Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 18 00:41:23 2021
| Host         : LAPTOP-540R5CO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: seg_inst/counter_reg[18]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.610        0.000                      0                   19        0.091        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.610        0.000                      0                   19        0.091        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.806ns (78.962%)  route 0.481ns (21.038%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  seg_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    seg_inst/counter_reg[12]_i_1_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.510 r  seg_inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.510    seg_inst/counter_reg[16]_i_1_n_6
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[17]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y52         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.711ns (78.050%)  route 0.481ns (21.950%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  seg_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    seg_inst/counter_reg[12]_i_1_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.415 r  seg_inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.415    seg_inst/counter_reg[16]_i_1_n_5
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[18]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y52         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.695ns (77.889%)  route 0.481ns (22.111%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  seg_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    seg_inst/counter_reg[12]_i_1_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.399 r  seg_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.399    seg_inst/counter_reg[16]_i_1_n_7
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[16]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y52         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.724ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.692ns (77.858%)  route 0.481ns (22.142%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.396 r  seg_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.396    seg_inst/counter_reg[12]_i_1_n_6
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[13]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.724    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 1.671ns (77.642%)  route 0.481ns (22.358%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.375 r  seg_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.375    seg_inst/counter_reg[12]_i_1_n_4
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[15]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 1.597ns (76.846%)  route 0.481ns (23.154%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.301 r  seg_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.301    seg_inst/counter_reg[12]_i_1_n_5
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[14]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.301    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.835ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 1.581ns (76.666%)  route 0.481ns (23.334%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.062    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.285 r  seg_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.285    seg_inst/counter_reg[12]_i_1_n_7
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[12]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y51         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  7.835    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 1.578ns (76.632%)  route 0.481ns (23.368%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.282 r  seg_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.282    seg_inst/counter_reg[8]_i_1_n_6
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[9]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y50         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.859ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 1.557ns (76.392%)  route 0.481ns (23.608%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.261 r  seg_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.261    seg_inst/counter_reg[8]_i_1_n_4
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[11]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y50         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  7.859    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 seg_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 1.483ns (75.502%)  route 0.481ns (24.498%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.638     5.222    seg_inst/clk
    SLICE_X59Y48         FDCE                                         r  seg_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDCE (Prop_fdce_C_Q)         0.456     5.678 r  seg_inst/counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    seg_inst/counter_reg_n_0_[1]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  seg_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    seg_inst/counter_reg[0]_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.948    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.187 r  seg_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.187    seg_inst/counter_reg[8]_i_1_n_5
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.913    seg_inst/clk
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[10]/C
                         clock pessimism              0.179    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X59Y50         FDCE (Setup_fdce_C_D)        0.062    15.119    seg_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  7.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  seg_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.003    seg_inst/counter_reg[8]_i_1_n_7
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  seg_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.014    seg_inst/counter_reg[8]_i_1_n_5
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  seg_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    seg_inst/counter_reg[8]_i_1_n_4
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  seg_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.039    seg_inst/counter_reg[8]_i_1_n_6
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y50         FDCE                                         r  seg_inst/counter_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  seg_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.042    seg_inst/counter_reg[12]_i_1_n_7
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  seg_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    seg_inst/counter_reg[12]_i_1_n_5
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.078 r  seg_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.078    seg_inst/counter_reg[12]_i_1_n_6
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.078 r  seg_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.078    seg_inst/counter_reg[12]_i_1_n_4
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y51         FDCE                                         r  seg_inst/counter_reg[15]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  seg_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    seg_inst/counter_reg[12]_i_1_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.081 r  seg_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.081    seg_inst/counter_reg[16]_i_1_n_7
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y52         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 seg_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.595     1.539    seg_inst/clk
    SLICE_X59Y49         FDCE                                         r  seg_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     1.680 r  seg_inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.788    seg_inst/counter_reg_n_0_[7]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  seg_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    seg_inst/counter_reg[4]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  seg_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    seg_inst/counter_reg[8]_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.027 r  seg_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.027    seg_inst/counter_reg[12]_i_1_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.092 r  seg_inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.092    seg_inst/counter_reg[16]_i_1_n_5
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.863     2.052    seg_inst/clk
    SLICE_X59Y52         FDCE                                         r  seg_inst/counter_reg[18]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y52         FDCE (Hold_fdce_C_D)         0.105     1.912    seg_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y48   seg_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   seg_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y50   seg_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   seg_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   seg_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   seg_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   seg_inst/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y52   seg_inst/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y52   seg_inst/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   seg_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   seg_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   seg_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y51   seg_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y51   seg_inst/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y51   seg_inst/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y51   seg_inst/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   seg_inst/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   seg_inst/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y52   seg_inst/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   seg_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   seg_inst/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   seg_inst/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   seg_inst/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   seg_inst/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   seg_inst/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   seg_inst/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   seg_inst/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   seg_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y50   seg_inst/counter_reg[11]/C



