# Generated by Yosys 0.12+54 (git sha1 59a715034, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 960
attribute \keep 1
attribute \top 1
attribute \src "rvfi_testbench.sv:15.1-68.10"
module \rvfi_testbench
  wire width 8 $add$rvfi_testbench.sv:36$10_Y
  wire $auto$opt_dff.cc:222:make_patterns_logic$952
  wire $auto$opt_reduce.cc:134:opt_mux$817
  wire $auto$opt_reduce.cc:134:opt_mux$819
  wire $auto$opt_reduce.cc:134:opt_mux$821
  wire $auto$opt_reduce.cc:134:opt_mux$823
  wire $auto$opt_reduce.cc:134:opt_mux$825
  wire $auto$opt_reduce.cc:134:opt_mux$827
  wire $auto$opt_reduce.cc:134:opt_mux$829
  wire $auto$opt_reduce.cc:134:opt_mux$831
  wire $auto$opt_reduce.cc:134:opt_mux$833
  wire $auto$opt_reduce.cc:134:opt_mux$835
  wire $auto$opt_reduce.cc:134:opt_mux$839
  wire $auto$opt_reduce.cc:134:opt_mux$841
  wire $auto$opt_reduce.cc:134:opt_mux$843
  wire $auto$opt_reduce.cc:134:opt_mux$845
  wire $auto$opt_reduce.cc:134:opt_mux$847
  wire $auto$opt_reduce.cc:134:opt_mux$849
  wire $auto$opt_reduce.cc:134:opt_mux$851
  wire $auto$opt_reduce.cc:134:opt_mux$853
  wire $auto$opt_reduce.cc:134:opt_mux$855
  wire $auto$opt_reduce.cc:134:opt_mux$857
  wire $auto$opt_reduce.cc:134:opt_mux$859
  wire $auto$opt_reduce.cc:134:opt_mux$861
  wire $auto$opt_reduce.cc:134:opt_mux$863
  wire $auto$opt_reduce.cc:134:opt_mux$865
  wire $auto$rtlil.cc:2346:Not$951
  wire $auto$rtlil.cc:3097:Anyseq$874
  wire $auto$rtlil.cc:3097:Anyseq$876
  wire $auto$rtlil.cc:3097:Anyseq$878
  wire $auto$rtlil.cc:3097:Anyseq$880
  wire $auto$rtlil.cc:3097:Anyseq$882
  wire $auto$rtlil.cc:3097:Anyseq$884
  wire $auto$rtlil.cc:3097:Anyseq$886
  wire $auto$rtlil.cc:3097:Anyseq$888
  wire $auto$rtlil.cc:3097:Anyseq$890
  wire $auto$rtlil.cc:3097:Anyseq$892
  wire width 4 $auto$rtlil.cc:3097:Anyseq$894
  wire width 4 $auto$rtlil.cc:3097:Anyseq$896
  wire width 5 $auto$rtlil.cc:3097:Anyseq$898
  wire width 3 $auto$rtlil.cc:3097:Anyseq$900
  wire width 3 $auto$rtlil.cc:3097:Anyseq$902
  wire $auto$rtlil.cc:3097:Anyseq$904
  wire $auto$rtlil.cc:3097:Anyseq$906
  wire width 5 $auto$rtlil.cc:3097:Anyseq$908
  wire width 32 $auto$rtlil.cc:3097:Anyseq$910
  wire $auto$rtlil.cc:3097:Anyseq$912
  wire width 32 $auto$rtlil.cc:3097:Anyseq$914
  wire width 32 $auto$rtlil.cc:3097:Anyseq$916
  wire width 32 $auto$rtlil.cc:3097:Anyseq$918
  wire width 32 $auto$rtlil.cc:3097:Anyseq$920
  wire width 32 $auto$rtlil.cc:3097:Anyseq$922
  wire width 32 $auto$rtlil.cc:3097:Anyseq$924
  wire width 5 $auto$rtlil.cc:3097:Anyseq$926
  wire width 32 $auto$rtlil.cc:3097:Anyseq$928
  wire width 5 $auto$rtlil.cc:3097:Anyseq$930
  wire width 32 $auto$rtlil.cc:3097:Anyseq$932
  wire width 8 $auto$rtlil.cc:3097:Anyseq$934
  wire width 8 $auto$rtlil.cc:3097:Anyseq$936
  wire width 8 $auto$rtlil.cc:3097:Anyseq$938
  wire width 8 $auto$rtlil.cc:3097:Anyseq$940
  wire width 32 $auto$rtlil.cc:3097:Anyseq$942
  wire width 3 $auto$rtlil.cc:3097:Anyseq$944
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.121-264.158|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "1 2 3 4 5 6"
  wire width 7 $auto$wreduce.cc:454:run$867
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.81-264.159|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "1 2 3 4 5 6"
  wire width 7 $auto$wreduce.cc:454:run$868
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.24-264.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 7 $auto$wreduce.cc:454:run$869
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:67.39-67.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $auto$wreduce.cc:454:run$870
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:73.39-73.72|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $auto$wreduce.cc:454:run$871
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  wire width 32 $auto$wreduce.cc:454:run$872
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  wire $eq$rvfi_testbench.sv:29$4_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  wire $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_CHECK[0:0]$36
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  wire $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_EN[0:0]$37
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  wire $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:38$30_CHECK[0:0]$38
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  wire $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_CHECK[0:0]$40
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  wire $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_EN[0:0]$41
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  wire $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_CHECK[0:0]$42
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  wire $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_EN[0:0]$43
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:39.12-39.48"
  wire $flatten\checker_inst.$eq$rvfi_reg_check.sv:39$44_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.29-41.70"
  wire $flatten\checker_inst.$eq$rvfi_reg_check.sv:41$45_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:42.13-42.58"
  wire $flatten\checker_inst.$eq$rvfi_reg_check.sv:42$47_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.29-43.70"
  wire $flatten\checker_inst.$eq$rvfi_reg_check.sv:43$48_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:44.13-44.58"
  wire $flatten\checker_inst.$eq$rvfi_reg_check.sv:44$50_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.113-47.163"
  wire $flatten\checker_inst.$eq$rvfi_reg_check.sv:47$55_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.9-41.70"
  wire $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:41$46_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.9-43.70"
  wire $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:43$49_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.10-47.60"
  wire $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$52_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.10-47.109"
  wire $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$54_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.10-47.163"
  wire $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$56_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.37-47.60"
  wire $flatten\checker_inst.$logic_not$rvfi_reg_check.sv:47$51_Y
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.64-47.109"
  wire $flatten\checker_inst.$lt$rvfi_reg_check.sv:47$53_Y
  wire $flatten\checker_inst.$procmux$417_Y
  wire $flatten\checker_inst.$procmux$423_Y
  wire $flatten\checker_inst.$procmux$435_Y
  wire $flatten\checker_inst.$procmux$441_Y
  wire $flatten\checker_inst.$procmux$443_Y
  wire $flatten\checker_inst.$procmux$449_Y
  wire $flatten\checker_inst.$procmux$451_Y
  wire $flatten\checker_inst.$procmux$457_Y
  wire $flatten\checker_inst.$procmux$459_Y
  wire $flatten\checker_inst.$procmux$465_Y
  wire $flatten\checker_inst.$procmux$467_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 $flatten\wrapper.\uut.$2\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 $flatten\wrapper.\uut.$3\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 $flatten\wrapper.\uut.$4\wr_en[3:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.28-119.47|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 64 $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$131_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.58-263.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$137_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.82-265.105|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$157_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.113-266.150|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$171_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.83-266.151|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$172_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.15-284.35|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 7 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:323.47-323.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:323$214_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325.42-325.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$216_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325.42-325.76|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$217_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325.42-325.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$218_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289.33-289.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.38-291.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$200_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.58-291.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$201_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58.29-58.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58$123_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.38-291.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$202_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.45-290.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$198_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.27-263.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$133_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.58-263.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$135_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.71-263.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$136_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.51-264.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$140_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.26-264.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$141_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.109-264.116|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "1 2 3 4 5 6"
  wire width 7 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$146_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.51-265.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 3 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$152_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.28-265.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$153_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.95-265.105|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.84-266.109|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 6 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$166_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.126-266.150|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$170_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.154-266.164|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$173_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.40-268.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$181_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.44-269.56|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$183_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.75-269.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 3 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$185_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270.57-270.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270$188_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.41-399.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$236_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414.40-414.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414$241_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.57-263.94|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$138_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.82-264.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "1 2 3 4 5 6"
  wire width 7 $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$145_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.81-264.117|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "1 2 3 4 5 6"
  wire width 7 $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$147_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.81-265.134|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$161_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.83-266.164|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$174_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267.72-267.94|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$179_Y
  wire $flatten\wrapper.\uut.$procmux$486_CMP
  wire $flatten\wrapper.\uut.$procmux$507_CMP
  wire $flatten\wrapper.\uut.$procmux$508_CMP
  wire $flatten\wrapper.\uut.$procmux$509_CMP
  wire $flatten\wrapper.\uut.$procmux$510_CMP
  wire $flatten\wrapper.\uut.$procmux$562_CMP
  wire $flatten\wrapper.\uut.$procmux$610_CMP
  wire $flatten\wrapper.\uut.$procmux$611_CMP
  wire $flatten\wrapper.\uut.$procmux$612_CMP
  wire $flatten\wrapper.\uut.$procmux$613_CMP
  wire $flatten\wrapper.\uut.$procmux$614_CMP
  wire $flatten\wrapper.\uut.$procmux$615_CMP
  wire $flatten\wrapper.\uut.$procmux$617_CMP
  wire $flatten\wrapper.\uut.$procmux$751_CMP
  wire $flatten\wrapper.\uut.$procmux$752_CMP
  wire $flatten\wrapper.\uut.$procmux$753_CMP
  wire $flatten\wrapper.\uut.$procmux$754_CMP
  wire $flatten\wrapper.\uut.$procmux$755_CMP
  wire $flatten\wrapper.\uut.$procmux$756_CMP
  wire $flatten\wrapper.\uut.$procmux$757_CMP
  wire $flatten\wrapper.\uut.$procmux$758_CMP
  wire $flatten\wrapper.\uut.$procmux$759_CMP
  wire $flatten\wrapper.\uut.$procmux$760_CMP
  wire $flatten\wrapper.\uut.$procmux$761_CMP
  wire $flatten\wrapper.\uut.$procmux$762_CMP
  wire $flatten\wrapper.\uut.$procmux$763_CMP
  wire $flatten\wrapper.\uut.$procmux$769_CMP
  wire $flatten\wrapper.\uut.$procmux$772_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.25-263.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$134_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.26-265.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$154_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.26-266.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$165_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.83-266.109|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$167_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267.27-267.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$177_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.29-269.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$184_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.74-269.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$186_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.40-399.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$237_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:393.47-393.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:393$235_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.47-408.59|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408$240_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.44-290.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$199_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:292.44-292.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:292$204_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307.51-307.86|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307$207_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309.51-309.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309$212_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:333.41-333.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:333$221_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335.74-335.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$225_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335.41-335.114|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$226_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.128-266.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$169_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:386.46-386.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:386$233_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:49.38-49.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 signed $flatten\wrapper.\uut.\alu.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:49$244_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:103.38-103.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\alu.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:103$254_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:56.39-56.51|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.\alu.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:56$246_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:97.38-97.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\alu.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:97$253_Y
  wire $flatten\wrapper.\uut.\alu.$procmux$356_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$357_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$358_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$361_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$362_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$363_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$364_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$365_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$368_CMP
  wire $flatten\wrapper.\uut.\alu.$procmux$370_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:61.38-61.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 signed $flatten\wrapper.\uut.\alu.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:61$247_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:85.38-85.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 signed $flatten\wrapper.\uut.\alu.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:85$251_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:91.38-91.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 signed $flatten\wrapper.\uut.\alu.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:91$252_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55.38-55.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 signed $flatten\wrapper.\uut.\alu.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55$245_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:79.38-79.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\alu.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:79$250_Y
  wire $flatten\wrapper.\uut.\alu_in_mux_1.$procmux$341_CMP
  wire $flatten\wrapper.\uut.\alu_in_mux_2.$procmux$341_CMP
  wire $flatten\wrapper.\uut.\pc_next_mux.$procmux$335_CMP
  wire $flatten\wrapper.\uut.\pc_next_mux.$procmux$336_CMP
  wire $flatten\wrapper.\uut.\pc_next_mux.$procmux$337_CMP
  wire $flatten\wrapper.\uut.\pc_next_mux.$procmux$338_CMP
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:36.5-41.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_ADDR[4:0]$85
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:36.5-41.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_DATA[31:0]$86
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:36.5-41.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:36.5-41.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_ADDR[4:0]$88
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:36.5-41.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_DATA[31:0]$89
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:36.5-41.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45.23-45.42|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$102_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46.23-46.42|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$105_Y
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40.30-40.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$100_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45.54-45.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$103_DATA
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46.54-46.57|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$106_DATA
  wire $flatten\wrapper.\uut.\rf_data_mux.$procmux$344_CMP
  wire $flatten\wrapper.\uut.\rf_data_mux.$procmux$345_CMP
  wire $flatten\wrapper.\uut.\rf_data_mux.$procmux$346_CMP
  wire $flatten\wrapper.\uut.\rf_data_mux.$procmux$347_CMP
  wire $flatten\wrapper.\uut.\rf_data_mux.$procmux$348_CMP
  wire $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP
  wire $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP
  wire $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP
  wire $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP
  wire $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP
  wire $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP
  wire $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP
  wire $flatten\wrapper.\uut.\sign_ext.$procmux$328_CMP
  wire $flatten\wrapper.\uut.\sign_ext.$procmux$329_CMP
  wire $flatten\wrapper.\uut.\sign_ext.$procmux$330_CMP
  wire $flatten\wrapper.\uut.\sign_ext.$procmux$331_CMP
  wire $flatten\wrapper.\uut.\sign_ext.$procmux$332_CMP
  wire $flatten\wrapper.\uut.\sign_ext.$procmux$333_CMP
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  wire $initstate$3_wire
  attribute \hdlname "checker_inst check"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:16.22-16.27"
  wire \checker_inst.check
  attribute \hdlname "checker_inst clock"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:16.8-16.13"
  wire \checker_inst.clock
  attribute \hdlname "checker_inst insn_order"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:19.24-19.34"
  wire width 64 \checker_inst.insn_order
  attribute \hdlname "checker_inst register_index"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:20.23-20.37"
  wire width 5 \checker_inst.register_index
  attribute \hdlname "checker_inst register_shadow"
  attribute \init 0
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:21.15-21.30"
  wire width 32 \checker_inst.register_shadow
  attribute \hdlname "checker_inst register_written"
  attribute \init 1'0
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:22.6-22.22"
  wire \checker_inst.register_written
  attribute \hdlname "checker_inst reset"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:16.15-16.20"
  wire \checker_inst.reset
  attribute \hdlname "checker_inst rvfi_halt"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.264-17.273"
  wire \checker_inst.rvfi_halt
  attribute \hdlname "checker_inst rvfi_insn"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.146-17.155"
  wire width 32 \checker_inst.rvfi_insn
  attribute \hdlname "checker_inst rvfi_intr"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.323-17.332"
  wire \checker_inst.rvfi_intr
  attribute \hdlname "checker_inst rvfi_ixl"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.441-17.449"
  wire width 2 \checker_inst.rvfi_ixl
  attribute \hdlname "checker_inst rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.876-17.889"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \checker_inst.rvfi_mem_addr
  attribute \hdlname "checker_inst rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.1005-17.1019"
  wire width 32 \checker_inst.rvfi_mem_rdata
  attribute \hdlname "checker_inst rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.919-17.933"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \checker_inst.rvfi_mem_rmask
  attribute \hdlname "checker_inst rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.1048-17.1062"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \checker_inst.rvfi_mem_wdata
  attribute \hdlname "checker_inst rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.962-17.976"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \checker_inst.rvfi_mem_wmask
  attribute \hdlname "checker_inst rvfi_mode"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.382-17.391"
  wire width 2 \checker_inst.rvfi_mode
  attribute \hdlname "checker_inst rvfi_order"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.103-17.113"
  wire width 64 \checker_inst.rvfi_order
  attribute \hdlname "checker_inst rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.790-17.803"
  wire width 32 \checker_inst.rvfi_pc_rdata
  attribute \hdlname "checker_inst rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.833-17.846"
  wire width 32 \checker_inst.rvfi_pc_wdata
  attribute \hdlname "checker_inst rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.704-17.716"
  wire width 5 \checker_inst.rvfi_rd_addr
  attribute \hdlname "checker_inst rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.747-17.760"
  wire width 32 \checker_inst.rvfi_rd_wdata
  attribute \hdlname "checker_inst rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.500-17.513"
  wire width 5 \checker_inst.rvfi_rs1_addr
  attribute \hdlname "checker_inst rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.602-17.616"
  wire width 32 \checker_inst.rvfi_rs1_rdata
  attribute \hdlname "checker_inst rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.559-17.572"
  wire width 5 \checker_inst.rvfi_rs2_addr
  attribute \hdlname "checker_inst rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.645-17.659"
  wire width 32 \checker_inst.rvfi_rs2_rdata
  attribute \hdlname "checker_inst rvfi_trap"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.205-17.214"
  wire \checker_inst.rvfi_trap
  attribute \hdlname "checker_inst rvfi_valid"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:17.44-17.54"
  wire \checker_inst.rvfi_valid
  attribute \src "rvfi_testbench.sv:24.8-24.13"
  wire input 1 \clock
  attribute \src "rvfi_testbench.sv:33.13-33.18"
  wire width 8 \cycle
  attribute \init 8'00000000
  attribute \src "rvfi_testbench.sv:32.12-32.21"
  wire width 8 \cycle_reg
  attribute \src "rvfi_testbench.sv:24.15-24.20"
  wire input 2 \reset
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.314-26.323"
  wire \rvfi_halt
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.176-26.185"
  wire width 32 \rvfi_insn
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.383-26.392"
  wire \rvfi_intr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.521-26.529"
  wire width 2 \rvfi_ixl
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1046-26.1059"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \rvfi_mem_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1205-26.1219"
  wire width 32 \rvfi_mem_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1099-26.1113"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \rvfi_mem_rmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1258-26.1272"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \rvfi_mem_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.1152-26.1166"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \rvfi_mem_wmask
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.452-26.461"
  wire width 2 \rvfi_mode
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.123-26.133"
  wire width 64 \rvfi_order
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.940-26.953"
  wire width 32 \rvfi_pc_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.993-26.1006"
  wire width 32 \rvfi_pc_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.834-26.846"
  wire width 5 \rvfi_rd_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.887-26.900"
  wire width 32 \rvfi_rd_wdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.590-26.603"
  wire width 5 \rvfi_rs1_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.712-26.726"
  wire width 32 \rvfi_rs1_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.659-26.672"
  wire width 5 \rvfi_rs2_addr
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.765-26.779"
  wire width 32 \rvfi_rs2_rdata
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.245-26.254"
  wire \rvfi_trap
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:26.54-26.64"
  wire \rvfi_valid
  attribute \hdlname "wrapper addr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:14.25-14.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.addr
  attribute \hdlname "wrapper clock"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:4.16-4.21"
  wire \wrapper.clock
  attribute \hdlname "wrapper instr"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:11.29-11.34"
  wire width 32 \wrapper.instr
  attribute \hdlname "wrapper pc"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:10.25-10.27"
  wire width 32 \wrapper.pc
  attribute \hdlname "wrapper rd_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:16.31-16.38"
  wire width 32 \wrapper.rd_data
  attribute \hdlname "wrapper reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:5.16-5.21"
  wire \wrapper.reset
  attribute \hdlname "wrapper rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.269-7.278"
  wire \wrapper.rvfi_halt
  attribute \hdlname "wrapper rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.149-7.158"
  wire width 32 \wrapper.rvfi_insn
  attribute \hdlname "wrapper rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.329-7.338"
  wire \wrapper.rvfi_intr
  attribute \hdlname "wrapper rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.449-7.457"
  wire width 2 \wrapper.rvfi_ixl
  attribute \hdlname "wrapper rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.893-7.906"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.rvfi_mem_addr
  attribute \hdlname "wrapper rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.1025-7.1039"
  wire width 32 \wrapper.rvfi_mem_rdata
  attribute \hdlname "wrapper rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.937-7.951"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.rvfi_mem_rmask
  attribute \hdlname "wrapper rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.1069-7.1083"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.rvfi_mem_wdata
  attribute \hdlname "wrapper rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.981-7.995"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.rvfi_mem_wmask
  attribute \hdlname "wrapper rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.389-7.398"
  wire width 2 \wrapper.rvfi_mode
  attribute \hdlname "wrapper rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.105-7.115"
  wire width 64 \wrapper.rvfi_order
  attribute \hdlname "wrapper rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.805-7.818"
  wire width 32 \wrapper.rvfi_pc_rdata
  attribute \hdlname "wrapper rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.849-7.862"
  wire width 32 \wrapper.rvfi_pc_wdata
  attribute \hdlname "wrapper rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.717-7.729"
  wire width 5 \wrapper.rvfi_rd_addr
  attribute \hdlname "wrapper rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.761-7.774"
  wire width 32 \wrapper.rvfi_rd_wdata
  attribute \hdlname "wrapper rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.509-7.522"
  wire width 5 \wrapper.rvfi_rs1_addr
  attribute \hdlname "wrapper rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.613-7.627"
  wire width 32 \wrapper.rvfi_rs1_rdata
  attribute \hdlname "wrapper rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.569-7.582"
  wire width 5 \wrapper.rvfi_rs2_addr
  attribute \hdlname "wrapper rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.657-7.671"
  wire width 32 \wrapper.rvfi_rs2_rdata
  attribute \hdlname "wrapper rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.209-7.218"
  wire \wrapper.rvfi_trap
  attribute \hdlname "wrapper rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:7.45-7.55"
  wire \wrapper.rvfi_valid
  attribute \hdlname "wrapper uut add_uimm_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:261.11-261.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.add_uimm_check
  attribute \hdlname "wrapper uut addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:18.25-18.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.uut.addr
  attribute \hdlname "wrapper uut addr_align"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:85.11-85.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.addr_align
  attribute \hdlname "wrapper uut alu alu_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:24.37-24.45|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 \wrapper.uut.alu.alu_ctrl
  attribute \hdlname "wrapper uut alu b_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:27.37-27.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.alu.b_flag
  attribute \hdlname "wrapper uut alu in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:25.37-25.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu.in_1
  attribute \hdlname "wrapper uut alu in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:26.37-26.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu.in_2
  attribute \hdlname "wrapper uut alu result"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:28.37-28.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu.result
  attribute \hdlname "wrapper uut alu_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:34.17-34.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 4 \wrapper.uut.alu_ctrl
  attribute \hdlname "wrapper uut alu_in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:82.18-82.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_1
  attribute \hdlname "wrapper uut alu_in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:82.28-82.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_2
  attribute \hdlname "wrapper uut alu_in_mux_1 in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.31-129.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:25.37-25.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_mux_1.in_1
  attribute \hdlname "wrapper uut alu_in_mux_1 in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.31-129.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:26.37-26.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_mux_1.in_2
  attribute \hdlname "wrapper uut alu_in_mux_1 out"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.31-129.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:27.37-27.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_mux_1.out
  attribute \hdlname "wrapper uut alu_in_mux_1 sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.31-129.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:24.37-24.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.alu_in_mux_1.sel
  attribute \hdlname "wrapper uut alu_in_mux_2 in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:130.31-130.112|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:25.37-25.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_mux_2.in_1
  attribute \hdlname "wrapper uut alu_in_mux_2 in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:130.31-130.112|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:26.37-26.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_mux_2.in_2
  attribute \hdlname "wrapper uut alu_in_mux_2 out"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:130.31-130.112|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:27.37-27.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.alu_in_mux_2.out
  attribute \hdlname "wrapper uut alu_in_mux_2 sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:130.31-130.112|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:24.37-24.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.alu_in_mux_2.sel
  attribute \hdlname "wrapper uut arith_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:256.11-256.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.arith_check
  attribute \hdlname "wrapper uut b_flag"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:25.11-25.17|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.b_flag
  attribute \hdlname "wrapper uut branch_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:257.11-257.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.branch_check
  attribute \hdlname "wrapper uut clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:12.25-12.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.clk
  attribute \hdlname "wrapper uut ctrl_instr_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:248.24-248.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.ctrl_instr_trap
  attribute \hdlname "wrapper uut dst_addr_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:101.11-101.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.dst_addr_sel
  attribute \hdlname "wrapper uut dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.18-78.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.dst_data
  attribute \hdlname "wrapper uut funct3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:246.17-246.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 3 \wrapper.uut.funct3
  attribute \hdlname "wrapper uut funct7"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:247.17-247.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 7 \wrapper.uut.funct7
  attribute \hdlname "wrapper uut imm_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:254.11-254.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.imm_check
  attribute \hdlname "wrapper uut imm_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:79.18-79.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.imm_ext
  attribute \hdlname "wrapper uut imm_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:32.17-32.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 3 \wrapper.uut.imm_sel
  attribute \hdlname "wrapper uut instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:14.25-14.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.instr
  attribute \hdlname "wrapper uut instr_index"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:76.18-76.29|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 64 \wrapper.uut.instr_index
  attribute \hdlname "wrapper uut jump_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:258.11-258.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.jump_check
  attribute \hdlname "wrapper uut jump_reg_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:259.11-259.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.jump_reg_check
  attribute \hdlname "wrapper uut ld_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:33.17-33.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.ld_ctrl
  attribute \hdlname "wrapper uut ld_ext data_in"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:177.16-177.85|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/LoadExtend.sv:24.25-24.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.ld_ext.data_in
  attribute \hdlname "wrapper uut ld_ext data_out"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:177.16-177.85|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/LoadExtend.sv:25.25-25.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.ld_ext.data_out
  attribute \hdlname "wrapper uut ld_ext ld_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:177.16-177.85|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/LoadExtend.sv:23.25-23.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.ld_ext.ld_ctrl
  attribute \hdlname "wrapper uut load_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:253.11-253.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.load_check
  attribute \hdlname "wrapper uut load_uimm_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:260.11-260.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.load_uimm_check
  attribute \hdlname "wrapper uut opcode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:36.17-36.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 7 \wrapper.uut.opcode
  attribute \hdlname "wrapper uut opcode_mask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:273.17-273.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 7 \wrapper.uut.opcode_mask
  attribute \hdlname "wrapper uut pc"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:17.25-17.27|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc
  attribute \hdlname "wrapper uut pc_dff clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:123.28-123.87|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/DFF.sv:24.37-24.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.pc_dff.clk
  attribute \hdlname "wrapper uut pc_dff data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:123.28-123.87|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/DFF.sv:26.37-26.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_dff.data
  attribute \hdlname "wrapper uut pc_dff out"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:123.28-123.87|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/DFF.sv:27.37-27.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_dff.out
  attribute \hdlname "wrapper uut pc_dff reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:123.28-123.87|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/DFF.sv:25.37-25.42|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.pc_dff.reset
  attribute \hdlname "wrapper uut pc_next"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:80.18-80.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_next
  attribute \hdlname "wrapper uut pc_next_mux in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:26.37-26.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_next_mux.in_1
  attribute \hdlname "wrapper uut pc_next_mux in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:27.37-27.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_next_mux.in_2
  attribute \hdlname "wrapper uut pc_next_mux in_3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:28.37-28.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_next_mux.in_3
  attribute \hdlname "wrapper uut pc_next_mux in_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:29.37-29.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_next_mux.in_4
  attribute \hdlname "wrapper uut pc_next_mux out"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:30.37-30.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_next_mux.out
  attribute \hdlname "wrapper uut pc_next_mux sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:25.37-25.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 \wrapper.uut.pc_next_mux.sel
  attribute \hdlname "wrapper uut pc_plus_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:80.27-80.36|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.pc_plus_4
  attribute \hdlname "wrapper uut pc_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:29.17-29.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 \wrapper.uut.pc_sel
  attribute \hdlname "wrapper uut rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:15.25-15.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rd_data
  attribute \hdlname "wrapper uut rd_data_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:79.27-79.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rd_data_ext
  attribute \hdlname "wrapper uut rd_data_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:30.17-30.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 3 \wrapper.uut.rd_data_sel
  attribute \hdlname "wrapper uut reg_file clk"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:23.25-23.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.reg_file.clk
  attribute \hdlname "wrapper uut reg_file dst_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:25.25-25.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.reg_file.dst_addr
  attribute \hdlname "wrapper uut reg_file dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:28.25-28.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.reg_file.dst_data
  attribute \hdlname "wrapper uut reg_file src_addr_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:26.25-26.35|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.reg_file.src_addr_1
  attribute \hdlname "wrapper uut reg_file src_addr_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:27.25-27.35|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.reg_file.src_addr_2
  attribute \hdlname "wrapper uut reg_file src_data_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:29.25-29.35|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.reg_file.src_data_1
  attribute \hdlname "wrapper uut reg_file src_data_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:30.25-30.35|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.reg_file.src_data_2
  attribute \hdlname "wrapper uut reg_file wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:24.25-24.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.reg_file.wr_en
  attribute \hdlname "wrapper uut reset"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:13.25-13.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.reset
  attribute \hdlname "wrapper uut result"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:153.18-153.24|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.result
  attribute \hdlname "wrapper uut rf_data_mux in_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:5.37-5.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rf_data_mux.in_1
  attribute \hdlname "wrapper uut rf_data_mux in_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:6.37-6.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rf_data_mux.in_2
  attribute \hdlname "wrapper uut rf_data_mux in_3"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:7.37-7.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rf_data_mux.in_3
  attribute \hdlname "wrapper uut rf_data_mux in_4"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:8.37-8.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rf_data_mux.in_4
  attribute \hdlname "wrapper uut rf_data_mux in_5"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:9.37-9.41|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rf_data_mux.in_5
  attribute \hdlname "wrapper uut rf_data_mux out"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:10.37-10.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rf_data_mux.out
  attribute \hdlname "wrapper uut rf_data_mux sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:4.37-4.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 3 \wrapper.uut.rf_data_mux.sel
  attribute \hdlname "wrapper uut rf_dst_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.17-77.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.rf_dst_addr
  attribute \hdlname "wrapper uut rf_dst_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:78.28-78.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rf_dst_data
  attribute \hdlname "wrapper uut rf_src_addr_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.30-77.43|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.rf_src_addr_1
  attribute \hdlname "wrapper uut rf_src_addr_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:77.45-77.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.rf_src_addr_2
  attribute \hdlname "wrapper uut rf_wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:26.11-26.19|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.rf_wr_en
  attribute \hdlname "wrapper uut rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:196.17-196.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.uut.rmask
  attribute \hdlname "wrapper uut rvfi_halt"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.272-21.281|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.rvfi_halt
  attribute \hdlname "wrapper uut rvfi_insn"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.152-21.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rvfi_insn
  attribute \hdlname "wrapper uut rvfi_intr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.332-21.341|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.rvfi_intr
  attribute \hdlname "wrapper uut rvfi_ixl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.452-21.460|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 \wrapper.uut.rvfi_ixl
  attribute \hdlname "wrapper uut rvfi_mem_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.896-21.909|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.uut.rvfi_mem_addr
  attribute \hdlname "wrapper uut rvfi_mem_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.1028-21.1042|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rvfi_mem_rdata
  attribute \hdlname "wrapper uut rvfi_mem_rmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.940-21.954|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.uut.rvfi_mem_rmask
  attribute \hdlname "wrapper uut rvfi_mem_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.1072-21.1086|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.uut.rvfi_mem_wdata
  attribute \hdlname "wrapper uut rvfi_mem_wmask"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.984-21.998|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.uut.rvfi_mem_wmask
  attribute \hdlname "wrapper uut rvfi_mode"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.392-21.401|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 2 \wrapper.uut.rvfi_mode
  attribute \hdlname "wrapper uut rvfi_order"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.108-21.118|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 64 \wrapper.uut.rvfi_order
  attribute \hdlname "wrapper uut rvfi_pc_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.808-21.821|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rvfi_pc_rdata
  attribute \hdlname "wrapper uut rvfi_pc_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.852-21.865|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rvfi_pc_wdata
  attribute \hdlname "wrapper uut rvfi_rd_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.720-21.732|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.rvfi_rd_addr
  attribute \hdlname "wrapper uut rvfi_rd_wdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.764-21.777|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rvfi_rd_wdata
  attribute \hdlname "wrapper uut rvfi_rs1_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.512-21.525|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.rvfi_rs1_addr
  attribute \hdlname "wrapper uut rvfi_rs1_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.616-21.630|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rvfi_rs1_rdata
  attribute \hdlname "wrapper uut rvfi_rs2_addr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.572-21.585|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.rvfi_rs2_addr
  attribute \hdlname "wrapper uut rvfi_rs2_rdata"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.660-21.674|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.rvfi_rs2_rdata
  attribute \hdlname "wrapper uut rvfi_trap"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.212-21.221|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.rvfi_trap
  attribute \hdlname "wrapper uut rvfi_valid"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:21.48-21.58|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.rvfi_valid
  attribute \hdlname "wrapper uut s_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:221.17-221.23|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.s_ctrl
  attribute \hdlname "wrapper uut s_ext data_in"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:4.25-4.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.s_ext.data_in
  attribute \hdlname "wrapper uut s_ext data_out"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:5.25-5.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.uut.s_ext.data_out
  attribute \hdlname "wrapper uut s_ext s_ctrl"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:3.25-3.31|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 5 \wrapper.uut.s_ext.s_ctrl
  attribute \hdlname "wrapper uut sign_ext imm_ext"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:25.25-25.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.sign_ext.imm_ext
  attribute \hdlname "wrapper uut sign_ext imm_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:23.25-23.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 3 \wrapper.uut.sign_ext.imm_sel
  attribute \hdlname "wrapper uut sign_ext instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:24.25-24.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.sign_ext.instr
  attribute \hdlname "wrapper uut src_1_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:27.11-27.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.src_1_sel
  attribute \hdlname "wrapper uut src_2_sel"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:28.11-28.20|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.src_2_sel
  attribute \hdlname "wrapper uut src_data_1"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:81.18-81.28|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.src_data_1
  attribute \hdlname "wrapper uut src_data_2"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:81.30-81.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.src_data_2
  attribute \hdlname "wrapper uut store_check"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:255.11-255.22|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire \wrapper.uut.store_check
  attribute \hdlname "wrapper uut target"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:80.38-80.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  wire width 32 \wrapper.uut.target
  attribute \hdlname "wrapper uut wr_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:19.25-19.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.uut.wr_data
  attribute \hdlname "wrapper uut wr_en"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:16.25-16.30|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.uut.wr_en
  attribute \hdlname "wrapper wr_data"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:15.25-15.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \wrapper.wr_data
  attribute \hdlname "wrapper wr_en"
  attribute \keep 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:13.24-13.29"
  attribute \unused_bits "0 1 2 3"
  wire width 4 \wrapper.wr_en
  attribute \src "rvfi_testbench.sv:36.28-36.58"
  cell $add $add$rvfi_testbench.sv:36$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \cycle_reg
    connect \B $auto$wreduce.cc:454:run$872 [0]
    connect \Y $add$rvfi_testbench.sv:36$10_Y
  end
  attribute \src "rvfi_testbench.sv:26.1273-29.39"
  cell $assume $assume$rvfi_testbench.sv:26$5
    connect \A $eq$rvfi_testbench.sv:29$4_Y
    connect \EN 1'1
  end
  attribute \src "rvfi_testbench.sv:35.2-37.5"
  cell $sdff $auto$ff.cc:262:slice$945
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000001
    parameter \WIDTH 8
    connect \CLK \clock
    connect \D $add$rvfi_testbench.sv:36$10_Y
    connect \Q \cycle_reg
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:123.28-123.87|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/DFF.sv:29.5-34.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $sdff $auto$ff.cc:262:slice$946
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \wrapper.uut.pc_dff.data
    connect \Q \wrapper.uut.pc_dff.out
    connect \SRST \reset
  end
  attribute \always_ff 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:115.5-120.8|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $sdff $auto$ff.cc:262:slice$947
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 64
    connect \CLK \clock
    connect \D $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$131_Y
    connect \Q \wrapper.uut.instr_index
    connect \SRST \reset
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  cell $sdffe $auto$ff.cc:262:slice$949
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clock
    connect \D 1'1
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$952
    connect \Q \checker_inst.register_written
    connect \SRST \checker_inst.reset
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:25.2-54.5"
  cell $sdffe $auto$ff.cc:262:slice$955
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clock
    connect \D \checker_inst.rvfi_rd_wdata
    connect \EN $auto$opt_dff.cc:222:make_patterns_logic$952
    connect \Q \checker_inst.register_shadow
    connect \SRST \checker_inst.reset
  end
  cell $not $auto$opt_dff.cc:213:make_patterns_logic$950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.check
    connect \Y $auto$rtlil.cc:2346:Not$951
  end
  cell $reduce_and $auto$opt_dff.cc:223:make_patterns_logic$953
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2346:Not$951 $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$56_Y }
    connect \Y $auto$opt_dff.cc:222:make_patterns_logic$952
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$818
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$612_CMP $flatten\wrapper.\uut.$procmux$610_CMP $flatten\wrapper.\uut.$procmux$562_CMP $flatten\wrapper.\uut.$procmux$486_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$819
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$611_CMP $flatten\wrapper.\uut.$procmux$610_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$821
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$612_CMP $flatten\wrapper.\uut.$procmux$562_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$823
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$617_CMP $flatten\wrapper.\uut.$procmux$615_CMP $flatten\wrapper.\uut.$procmux$610_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$825
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$613_CMP $flatten\wrapper.\uut.$procmux$612_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$827
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$828
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$562_CMP $flatten\wrapper.\uut.$procmux$486_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$829
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$617_CMP $flatten\wrapper.\uut.$procmux$612_CMP $flatten\wrapper.\uut.$procmux$610_CMP $flatten\wrapper.\uut.$procmux$562_CMP $flatten\wrapper.\uut.$procmux$486_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$831
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$615_CMP $flatten\wrapper.\uut.$procmux$614_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$833
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$617_CMP $flatten\wrapper.\uut.$procmux$615_CMP $flatten\wrapper.\uut.$procmux$614_CMP $flatten\wrapper.\uut.$procmux$612_CMP $flatten\wrapper.\uut.$procmux$562_CMP $flatten\wrapper.\uut.$procmux$486_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$835
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$617_CMP $flatten\wrapper.\uut.$procmux$615_CMP $flatten\wrapper.\uut.$procmux$611_CMP $flatten\wrapper.\uut.$procmux$610_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$817
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$614_CMP $flatten\wrapper.\uut.$procmux$486_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$839
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$758_CMP $flatten\wrapper.\uut.$procmux$751_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$841
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$759_CMP $flatten\wrapper.\uut.$procmux$752_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$843
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$760_CMP $flatten\wrapper.\uut.$procmux$753_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$845
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$761_CMP $flatten\wrapper.\uut.$procmux$754_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$847
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$762_CMP $flatten\wrapper.\uut.$procmux$755_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$849
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$procmux$763_CMP $flatten\wrapper.\uut.$procmux$756_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$851
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$852
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$853
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$855
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$856
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$857
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$859
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$860
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$861
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$862
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$863
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$865
  end
  cell $anyseq $auto$setundef.cc:501:execute$873
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$874
  end
  cell $anyseq $auto$setundef.cc:501:execute$875
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$876
  end
  cell $anyseq $auto$setundef.cc:501:execute$877
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$878
  end
  cell $anyseq $auto$setundef.cc:501:execute$879
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$880
  end
  cell $anyseq $auto$setundef.cc:501:execute$881
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$882
  end
  cell $anyseq $auto$setundef.cc:501:execute$883
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$884
  end
  cell $anyseq $auto$setundef.cc:501:execute$885
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$886
  end
  cell $anyseq $auto$setundef.cc:501:execute$887
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$888
  end
  cell $anyseq $auto$setundef.cc:501:execute$889
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$890
  end
  cell $anyseq $auto$setundef.cc:501:execute$891
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$892
  end
  cell $anyseq $auto$setundef.cc:501:execute$893
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$894
  end
  cell $anyseq $auto$setundef.cc:501:execute$895
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:3097:Anyseq$896
  end
  cell $anyseq $auto$setundef.cc:501:execute$897
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$898
  end
  cell $anyseq $auto$setundef.cc:501:execute$899
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$900
  end
  cell $anyseq $auto$setundef.cc:501:execute$901
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$902
  end
  cell $anyseq $auto$setundef.cc:501:execute$903
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$904
  end
  cell $anyseq $auto$setundef.cc:501:execute$905
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$906
  end
  cell $anyseq $auto$setundef.cc:501:execute$907
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$908
  end
  cell $anyseq $auto$setundef.cc:501:execute$909
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$910
  end
  cell $anyseq $auto$setundef.cc:501:execute$911
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3097:Anyseq$912
  end
  cell $anyseq $auto$setundef.cc:501:execute$913
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$914
  end
  cell $anyseq $auto$setundef.cc:501:execute$915
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$916
  end
  cell $anyseq $auto$setundef.cc:501:execute$917
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$918
  end
  cell $anyseq $auto$setundef.cc:501:execute$919
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$920
  end
  cell $anyseq $auto$setundef.cc:501:execute$921
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$922
  end
  cell $anyseq $auto$setundef.cc:501:execute$923
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$924
  end
  cell $anyseq $auto$setundef.cc:501:execute$925
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$926
  end
  cell $anyseq $auto$setundef.cc:501:execute$927
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$928
  end
  cell $anyseq $auto$setundef.cc:501:execute$929
    parameter \WIDTH 5
    connect \Y $auto$rtlil.cc:3097:Anyseq$930
  end
  cell $anyseq $auto$setundef.cc:501:execute$931
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$932
  end
  cell $anyseq $auto$setundef.cc:501:execute$933
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$934
  end
  cell $anyseq $auto$setundef.cc:501:execute$935
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$936
  end
  cell $anyseq $auto$setundef.cc:501:execute$937
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$938
  end
  cell $anyseq $auto$setundef.cc:501:execute$939
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:3097:Anyseq$940
  end
  cell $anyseq $auto$setundef.cc:501:execute$941
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3097:Anyseq$942
  end
  cell $anyseq $auto$setundef.cc:501:execute$943
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:3097:Anyseq$944
  end
  attribute \src "rvfi_testbench.sv:29.19-29.38"
  cell $eq $eq$rvfi_testbench.sv:29$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \B $initstate$3_wire
    connect \Y $eq$rvfi_testbench.sv:29$4_Y
  end
  attribute \src "rvfi_testbench.sv:53.12-53.23"
  cell $eq $eq$rvfi_testbench.sv:53$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 5'11110
    connect \Y \checker_inst.check
  end
  attribute \reg "insn_order"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:0.0-0.0"
  cell $anyconst $flatten\checker_inst.$anyconst$33
    parameter \WIDTH 64
    connect \Y \checker_inst.insn_order
  end
  attribute \reg "register_index"
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:0.0-0.0"
  cell $anyconst $flatten\checker_inst.$anyconst$34
    parameter \WIDTH 5
    connect \Y \checker_inst.register_index
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.71-42.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_reg_check.sv:41$59
    connect \A $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_CHECK[0:0]$40
    connect \EN $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_EN[0:0]$41
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.71-44.59"
  cell $assert $flatten\checker_inst.$assert$rvfi_reg_check.sv:43$60
    connect \A $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_CHECK[0:0]$42
    connect \EN $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_EN[0:0]$43
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:36.8-38.26"
  cell $assume $flatten\checker_inst.$assume$rvfi_reg_check.sv:36$57
    connect \A $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_CHECK[0:0]$36
    connect \EN $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_EN[0:0]$37
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:38.27-39.49"
  cell $assume $flatten\checker_inst.$assume$rvfi_reg_check.sv:38$58
    connect \A $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:38$30_CHECK[0:0]$38
    connect \EN $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_EN[0:0]$37
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:39.12-39.48"
  cell $eq $flatten\checker_inst.$eq$rvfi_reg_check.sv:39$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \checker_inst.insn_order
    connect \B \wrapper.uut.instr_index
    connect \Y $flatten\checker_inst.$eq$rvfi_reg_check.sv:39$44_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.29-41.70"
  cell $eq $flatten\checker_inst.$eq$rvfi_reg_check.sv:41$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_index
    connect \B \wrapper.uut.sign_ext.instr [19:15]
    connect \Y $flatten\checker_inst.$eq$rvfi_reg_check.sv:41$45_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:42.13-42.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_reg_check.sv:42$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_shadow
    connect \B \checker_inst.rvfi_rs1_rdata
    connect \Y $flatten\checker_inst.$eq$rvfi_reg_check.sv:42$47_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.29-43.70"
  cell $eq $flatten\checker_inst.$eq$rvfi_reg_check.sv:43$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_index
    connect \B \wrapper.uut.sign_ext.instr [24:20]
    connect \Y $flatten\checker_inst.$eq$rvfi_reg_check.sv:43$48_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:44.13-44.58"
  cell $eq $flatten\checker_inst.$eq$rvfi_reg_check.sv:44$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_shadow
    connect \B \checker_inst.rvfi_rs2_rdata
    connect \Y $flatten\checker_inst.$eq$rvfi_reg_check.sv:44$50_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.113-47.163"
  cell $eq $flatten\checker_inst.$eq$rvfi_reg_check.sv:47$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_index
    connect \B \checker_inst.rvfi_rd_addr
    connect \Y $flatten\checker_inst.$eq$rvfi_reg_check.sv:47$55_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.9-41.70"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:41$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_written
    connect \B $flatten\checker_inst.$eq$rvfi_reg_check.sv:41$45_Y
    connect \Y $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:41$46_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.9-43.70"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:43$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.register_written
    connect \B $flatten\checker_inst.$eq$rvfi_reg_check.sv:43$48_Y
    connect \Y $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:43$49_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.10-47.60"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rvfi_valid
    connect \B $flatten\checker_inst.$logic_not$rvfi_reg_check.sv:47$51_Y
    connect \Y $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$52_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.10-47.109"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$52_Y
    connect \B $flatten\checker_inst.$lt$rvfi_reg_check.sv:47$53_Y
    connect \Y $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$54_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.10-47.163"
  cell $logic_and $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$54_Y
    connect \B $flatten\checker_inst.$eq$rvfi_reg_check.sv:47$55_Y
    connect \Y $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:47$56_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.37-47.60"
  cell $logic_not $flatten\checker_inst.$logic_not$rvfi_reg_check.sv:47$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rvfi_trap
    connect \Y $flatten\checker_inst.$logic_not$rvfi_reg_check.sv:47$51_Y
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:47.64-47.109"
  cell $lt $flatten\checker_inst.$lt$rvfi_reg_check.sv:47$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr_index
    connect \B \checker_inst.insn_order
    connect \Y $flatten\checker_inst.$lt$rvfi_reg_check.sv:47$53_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:30.4-52.7|rvfi_reg_check.sv:30.8-30.13"
  cell $mux $flatten\checker_inst.$procmux$417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$417_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:26.3-53.6|rvfi_reg_check.sv:26.7-26.12"
  cell $mux $flatten\checker_inst.$procmux$420
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$417_Y
    connect \B 1'0
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_EN[0:0]$37
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:30.4-52.7|rvfi_reg_check.sv:30.8-30.13"
  cell $mux $flatten\checker_inst.$procmux$423
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$874
    connect \B \checker_inst.rvfi_valid
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$423_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:26.3-53.6|rvfi_reg_check.sv:26.7-26.12"
  cell $mux $flatten\checker_inst.$procmux$426
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$423_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$876
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:36$29_CHECK[0:0]$36
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:30.4-52.7|rvfi_reg_check.sv:30.8-30.13"
  cell $mux $flatten\checker_inst.$procmux$435
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$878
    connect \B $flatten\checker_inst.$eq$rvfi_reg_check.sv:39$44_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$435_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:26.3-53.6|rvfi_reg_check.sv:26.7-26.12"
  cell $mux $flatten\checker_inst.$procmux$438
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$435_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$880
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:38$30_CHECK[0:0]$38
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.5-42.60|rvfi_reg_check.sv:41.9-41.70"
  cell $mux $flatten\checker_inst.$procmux$441
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:41$46_Y
    connect \Y $flatten\checker_inst.$procmux$441_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:30.4-52.7|rvfi_reg_check.sv:30.8-30.13"
  cell $mux $flatten\checker_inst.$procmux$443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$441_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$443_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:26.3-53.6|rvfi_reg_check.sv:26.7-26.12"
  cell $mux $flatten\checker_inst.$procmux$446
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$443_Y
    connect \B 1'0
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_EN[0:0]$41
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:41.5-42.60|rvfi_reg_check.sv:41.9-41.70"
  cell $mux $flatten\checker_inst.$procmux$449
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$882
    connect \B $flatten\checker_inst.$eq$rvfi_reg_check.sv:42$47_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:41$46_Y
    connect \Y $flatten\checker_inst.$procmux$449_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:30.4-52.7|rvfi_reg_check.sv:30.8-30.13"
  cell $mux $flatten\checker_inst.$procmux$451
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$884
    connect \B $flatten\checker_inst.$procmux$449_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$451_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:26.3-53.6|rvfi_reg_check.sv:26.7-26.12"
  cell $mux $flatten\checker_inst.$procmux$454
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$451_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$886
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:41$31_CHECK[0:0]$40
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.5-44.60|rvfi_reg_check.sv:43.9-43.70"
  cell $mux $flatten\checker_inst.$procmux$457
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:43$49_Y
    connect \Y $flatten\checker_inst.$procmux$457_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:30.4-52.7|rvfi_reg_check.sv:30.8-30.13"
  cell $mux $flatten\checker_inst.$procmux$459
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\checker_inst.$procmux$457_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$459_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:26.3-53.6|rvfi_reg_check.sv:26.7-26.12"
  cell $mux $flatten\checker_inst.$procmux$462
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$459_Y
    connect \B 1'0
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_EN[0:0]$43
  end
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:43.5-44.60|rvfi_reg_check.sv:43.9-43.70"
  cell $mux $flatten\checker_inst.$procmux$465
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$888
    connect \B $flatten\checker_inst.$eq$rvfi_reg_check.sv:44$50_Y
    connect \S $flatten\checker_inst.$logic_and$rvfi_reg_check.sv:43$49_Y
    connect \Y $flatten\checker_inst.$procmux$465_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:30.4-52.7|rvfi_reg_check.sv:30.8-30.13"
  cell $mux $flatten\checker_inst.$procmux$467
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$890
    connect \B $flatten\checker_inst.$procmux$465_Y
    connect \S \checker_inst.check
    connect \Y $flatten\checker_inst.$procmux$467_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:39.17-57.3|rvfi_reg_check.sv:26.3-53.6|rvfi_reg_check.sv:26.7-26.12"
  cell $mux $flatten\checker_inst.$procmux$470
    parameter \WIDTH 1
    connect \A $flatten\checker_inst.$procmux$467_Y
    connect \B $auto$rtlil.cc:3097:Anyseq$892
    connect \S \checker_inst.reset
    connect \Y $flatten\checker_inst.$0$formal$rvfi_reg_check.sv:43$32_CHECK[0:0]$42
  end
  attribute \reg "instr"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$71
    parameter \WIDTH 32
    connect \Y { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:0] }
  end
  attribute \reg "rd_data"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:0.0-0.0"
  cell $anyseq $flatten\wrapper.$anyseq$72
    parameter \WIDTH 32
    connect \Y \wrapper.uut.ld_ext.data_in
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119.28-119.47|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A \wrapper.uut.instr_index
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:119$131_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:95.24-95.37|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:95$126
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc_dff.out
    connect \B 3'100
    connect \Y \wrapper.uut.pc_next_mux.in_1
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:98.21-98.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $add $flatten\wrapper.\uut.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:98$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.pc_dff.out
    connect \B \wrapper.uut.alu_in_mux_2.in_2
    connect \Y \wrapper.uut.pc_next_mux.in_2
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.58-263.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$135_Y
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$136_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$137_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.25-263.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$134_Y
    connect \B $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$138_Y
    connect \Y \wrapper.uut.load_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.121-264.158|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$146_Y [0]
    connect \B \wrapper.uut.instr [14]
    connect \Y $auto$wreduce.cc:454:run$867 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.24-264.160|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$869 [0]
    connect \B $auto$wreduce.cc:454:run$868 [0]
    connect \Y \wrapper.uut.imm_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.82-265.105|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$135_Y
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$157_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.26-265.135|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$154_Y
    connect \B $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$161_Y
    connect \Y \wrapper.uut.store_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.113-266.150|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$170_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$171_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.83-266.151|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$167_Y
    connect \B $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$171_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$172_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.26-266.165|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$165_Y
    connect \B $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$174_Y
    connect \Y \wrapper.uut.arith_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267.27-267.95|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$177_Y
    connect \B $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$179_Y
    connect \Y \wrapper.uut.branch_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.29-269.83|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$184_Y
    connect \B $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$186_Y
    connect \Y \wrapper.uut.jump_reg_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.15-284.35|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 7
    connect \A \wrapper.uut.opcode
    connect \B { \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] }
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:323.47-323.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:323$214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:323$214_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325.42-325.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$216_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325.42-325.76|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$216_Y
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$217_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325.42-325.88|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$217_Y
    connect \B \wrapper.uut.instr [30]
    connect \Y $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$218_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289.33-289.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.38-291.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$200_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.58-291.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14:12]
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$201_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58.29-58.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58$123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \checker_inst.rvfi_rd_addr
    connect \Y $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58$123_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.38-291.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_or $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$200_Y
    connect \B $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$201_Y
    connect \Y $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$202_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.45-290.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_bool $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.in_3 [1:0]
    connect \Y $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$198_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.27-263.39|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \wrapper.uut.opcode [6:2]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$133_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.58-263.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$135_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.71-263.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$136_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.51-264.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wrapper.uut.opcode [3:2]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$140_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.26-264.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wrapper.uut.opcode [6:5]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$141_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.109-264.116|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.instr [25]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$146_Y [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.51-265.63|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \wrapper.uut.opcode [4:2]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$152_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.28-265.38|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode [6]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$153_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.95-265.105|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.84-266.109|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [29:25] }
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$166_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.126-266.150|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$169_Y
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$170_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.154-266.164|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [30]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$173_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.40-268.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode [4]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$181_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.44-269.56|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wrapper.uut.opcode [4:3]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$183_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.75-269.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 3
    connect \A \wrapper.uut.instr [14:12]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$185_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270.57-270.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270$188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.opcode [3]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270$188_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.41-399.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \wrapper.uut.pc_next_mux.in_2 [1:0]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$236_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414.40-414.50|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414$241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.in_3 [1]
    connect \Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414$241_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:43.25-43.31|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:43$122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset
    connect \Y \checker_inst.rvfi_valid
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.57-263.94|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$137_Y
    connect \B \wrapper.uut.instr [13]
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$138_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.82-264.104|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [13]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$136_Y
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$145_Y [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.81-264.117|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$145_Y [0]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$146_Y [0]
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$147_Y [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.81-264.159|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$147_Y [0]
    connect \B $auto$wreduce.cc:454:run$867 [0]
    connect \Y $auto$wreduce.cc:454:run$868 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.81-265.134|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$157_Y
    connect \B $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$137_Y
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$161_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.83-266.164|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$172_Y
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$173_Y
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$174_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267.72-267.94|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$156_Y
    connect \Y $flatten\wrapper.\uut.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$179_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:360.38-360.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:360.34-363.56|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$480
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309$212_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$200_Y
    connect \Y $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$486_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 6'100011
    connect \Y $flatten\wrapper.\uut.$procmux$486_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:358.33-358.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:358.29-363.56|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$495
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$5\ctrl_instr_trap[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307$207_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197_Y
    connect \Y $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:337.33-343.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$506
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$894
    connect \B 16'0001001001001000
    connect \S { $flatten\wrapper.\uut.$procmux$510_CMP $flatten\wrapper.\uut.$procmux$509_CMP $flatten\wrapper.\uut.$procmux$508_CMP $flatten\wrapper.\uut.$procmux$507_CMP }
    connect \Y $flatten\wrapper.\uut.$4\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:337.33-343.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$507_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.in_3 [1:0]
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$507_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:337.33-343.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$508_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.in_3 [1:0]
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$508_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:337.33-343.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$509_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.in_3 [1:0]
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$509_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:337.33-343.40|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.$procmux$510_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.in_3 [1:0]
    connect \Y $flatten\wrapper.\uut.$procmux$510_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:334.38-334.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:334.34-344.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$527
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$4\wr_en[3:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$226_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$200_Y
    connect \Y $flatten\wrapper.\uut.$3\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:332.33-332.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:332.29-344.32|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$542
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$3\wr_en[3:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:333$221_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197_Y
    connect \Y $flatten\wrapper.\uut.$2\wr_en[3:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:308.38-308.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:308.34-311.56|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$556
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309$212_Y
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$202_Y
    connect \Y $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$562_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$562_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:306.33-306.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:306.29-311.56|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$573
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$3\ctrl_instr_trap[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307$207_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197_Y
    connect \Y $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.38-291.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291.34-294.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$587
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:292$204_Y
    connect \S $flatten\wrapper.\uut.$logic_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:291$202_Y
    connect \Y $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289.33-289.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289.29-294.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$604
    parameter \WIDTH 1
    connect \A $flatten\wrapper.\uut.$3\rf_wr_en[0:0]
    connect \B $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$199_Y
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:289$197_Y
    connect \Y $flatten\wrapper.\uut.$2\rf_wr_en[0:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$609
    parameter \S_WIDTH 6
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $flatten\wrapper.\uut.$2\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$4\ctrl_instr_trap[0:0] $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:393$235_Y $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408$240_Y \wrapper.uut.pc_next_mux.in_3 [1] 1'0 }
    connect \S { $flatten\wrapper.\uut.$procmux$562_CMP $flatten\wrapper.\uut.$procmux$486_CMP $flatten\wrapper.\uut.$procmux$614_CMP $flatten\wrapper.\uut.$procmux$613_CMP $flatten\wrapper.\uut.$procmux$612_CMP $auto$opt_reduce.cc:134:opt_mux$817 }
    connect \Y \checker_inst.rvfi_trap
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$610_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 5'10111
    connect \Y $flatten\wrapper.\uut.$procmux$610_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$611_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 6'110111
    connect \Y $flatten\wrapper.\uut.$procmux$611_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$612_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 7'1100111
    connect \Y $flatten\wrapper.\uut.$procmux$612_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$613_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 7'1101111
    connect \Y $flatten\wrapper.\uut.$procmux$613_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 7'1100011
    connect \Y $flatten\wrapper.\uut.$procmux$614_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$615_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 6'110011
    connect \Y $flatten\wrapper.\uut.$procmux$615_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284$196_Y
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$617_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$620
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:3097:Anyseq$896
    connect \B { $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:325$218_Y \wrapper.uut.instr [14:12] \wrapper.uut.instr [30] \wrapper.uut.instr [14:12] $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$135_Y 1'0 \wrapper.uut.instr [14:13] 4'0000 }
    connect \S { $flatten\wrapper.\uut.$procmux$617_CMP $flatten\wrapper.\uut.$procmux$615_CMP $flatten\wrapper.\uut.$procmux$614_CMP $auto$opt_reduce.cc:134:opt_mux$819 }
    connect \Y \wrapper.uut.alu.alu_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$637
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$898
    connect \B { \wrapper.uut.instr [14:12] \wrapper.uut.pc_next_mux.in_3 [1:0] }
    connect \S $flatten\wrapper.\uut.$procmux$562_CMP
    connect \Y \wrapper.uut.ld_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$640
    parameter \S_WIDTH 6
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$900
    connect \B { 2'00 $flatten\wrapper.\uut.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:323$214_Y 15'010011100000101 }
    connect \S { $flatten\wrapper.\uut.$procmux$617_CMP $flatten\wrapper.\uut.$procmux$486_CMP $flatten\wrapper.\uut.$procmux$614_CMP $flatten\wrapper.\uut.$procmux$613_CMP $auto$opt_reduce.cc:134:opt_mux$823 $auto$opt_reduce.cc:134:opt_mux$821 }
    connect \Y \wrapper.uut.sign_ext.imm_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$659
    parameter \S_WIDTH 5
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:3097:Anyseq$902
    connect \B 15'001100010011000
    connect \S { $flatten\wrapper.\uut.$procmux$562_CMP $flatten\wrapper.\uut.$procmux$614_CMP $auto$opt_reduce.cc:134:opt_mux$827 $flatten\wrapper.\uut.$procmux$611_CMP $auto$opt_reduce.cc:134:opt_mux$825 }
    connect \Y \wrapper.uut.rf_data_mux.sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$671
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { 1'0 $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:386$233_Y 1'0 $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$237_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414$241_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414$241_Y }
    connect \S { $flatten\wrapper.\uut.$procmux$614_CMP $flatten\wrapper.\uut.$procmux$613_CMP $flatten\wrapper.\uut.$procmux$612_CMP }
    connect \Y \wrapper.uut.pc_next_mux.sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$682
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$829
    connect \Y \wrapper.uut.addr_align
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$686
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$904
    connect \B 2'01
    connect \S { $auto$opt_reduce.cc:134:opt_mux$833 $auto$opt_reduce.cc:134:opt_mux$831 }
    connect \Y \wrapper.uut.alu_in_mux_2.sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$695
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$906
    connect \B 2'01
    connect \S { $auto$opt_reduce.cc:134:opt_mux$835 $flatten\wrapper.\uut.$procmux$610_CMP }
    connect \Y \wrapper.uut.alu_in_mux_1.sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$704
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $flatten\wrapper.\uut.$2\rf_wr_en[0:0] $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$237_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:414$241_Y 1'1 }
    connect \S { $flatten\wrapper.\uut.$procmux$562_CMP $flatten\wrapper.\uut.$procmux$613_CMP $flatten\wrapper.\uut.$procmux$612_CMP $auto$opt_reduce.cc:134:opt_mux$817 }
    connect \Y \wrapper.uut.reg_file.wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$719
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $flatten\wrapper.\uut.$2\wr_en[3:0]
    connect \S $flatten\wrapper.\uut.$procmux$486_CMP
    connect \Y \wrapper.wr_en
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$737
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$839
    connect \Y \wrapper.uut.dst_addr_sel
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:284.9-469.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$procmux$747
    parameter \WIDTH 5
    connect \A 5'01000
    connect \B { \wrapper.uut.instr [14:12] \wrapper.uut.pc_next_mux.in_3 [1:0] }
    connect \S $flatten\wrapper.\uut.$procmux$486_CMP
    connect \Y \wrapper.uut.s_ext.s_ctrl
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$750
    parameter \S_WIDTH 7
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 28'1111000100100100100000111100
    connect \S { $flatten\wrapper.\uut.$procmux$757_CMP $auto$opt_reduce.cc:134:opt_mux$851 $auto$opt_reduce.cc:134:opt_mux$849 $auto$opt_reduce.cc:134:opt_mux$847 $auto$opt_reduce.cc:134:opt_mux$845 $auto$opt_reduce.cc:134:opt_mux$843 $auto$opt_reduce.cc:134:opt_mux$841 }
    connect \Y \checker_inst.rvfi_mem_rmask
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$751_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10110
    connect \Y $flatten\wrapper.\uut.$procmux$751_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$752_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10100
    connect \Y $flatten\wrapper.\uut.$procmux$752_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$753_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10011
    connect \Y $flatten\wrapper.\uut.$procmux$753_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$754_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10010
    connect \Y $flatten\wrapper.\uut.$procmux$754_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$755_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10001
    connect \Y $flatten\wrapper.\uut.$procmux$755_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$756_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 5'10000
    connect \Y $flatten\wrapper.\uut.$procmux$756_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$757_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.$procmux$757_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$758_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.$procmux$758_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$759_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.$procmux$759_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$760_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.$procmux$760_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$761_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.$procmux$761_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.$procmux$762_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.$procmux$762_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:198.9-213.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.$procmux$763_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.ld_ctrl
    connect \Y $flatten\wrapper.\uut.$procmux$763_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:103.9-107.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$767
    parameter \S_WIDTH 2
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$908
    connect \B { \wrapper.uut.instr [11:7] 5'00000 }
    connect \S { $flatten\wrapper.\uut.$procmux$769_CMP \wrapper.uut.dst_addr_sel }
    connect \Y \checker_inst.rvfi_rd_addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:103.9-107.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$procmux$769_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.dst_addr_sel
    connect \Y $flatten\wrapper.\uut.$procmux$769_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:87.9-91.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.$procmux$770
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$910
    connect \B { \wrapper.uut.pc_next_mux.in_3 \wrapper.uut.pc_next_mux.in_3 [31:2] 2'00 }
    connect \S { $flatten\wrapper.\uut.$procmux$772_CMP \wrapper.uut.addr_align }
    connect \Y \wrapper.addr
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:87.9-91.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.$procmux$772_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.addr_align
    connect \Y $flatten\wrapper.\uut.$procmux$772_CMP
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263.25-263.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$133_Y \wrapper.uut.opcode [1:0] }
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:263$134_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264.24-264.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$141_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$140_Y \wrapper.uut.opcode [4] \wrapper.uut.opcode [1:0] }
    connect \Y $auto$wreduce.cc:454:run$869 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265.26-265.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$153_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$152_Y \wrapper.uut.opcode [5] \wrapper.uut.opcode [1:0] }
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$154_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.26-266.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$153_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$140_Y \wrapper.uut.opcode [5:4] \wrapper.uut.opcode [1:0] }
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$165_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.83-266.109|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$166_Y
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$167_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267.27-267.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$152_Y \wrapper.uut.opcode [6:5] \wrapper.uut.opcode [1:0] }
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:267$177_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268.25-268.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:268$181_Y \wrapper.uut.opcode [6:5] \wrapper.uut.opcode [3:0] }
    connect \Y \wrapper.uut.jump_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.29-269.70|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$183_Y \wrapper.uut.opcode [6:5] \wrapper.uut.opcode [2:0] }
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$184_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269.74-269.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$185_Y
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:269$186_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270.30-270.81|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270$188_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:265$153_Y \wrapper.uut.opcode [5:4] \wrapper.uut.opcode [2:0] }
    connect \Y \wrapper.uut.load_uimm_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:271.29-271.80|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:271$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:270$188_Y $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:264$141_Y \wrapper.uut.opcode [4] \wrapper.uut.opcode [2:0] }
    connect \Y \wrapper.uut.add_uimm_check
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399.40-399.53|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_and $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.$not$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$236_Y
    connect \Y $flatten\wrapper.\uut.$reduce_and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:399$237_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274.29-274.154|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_or $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:274$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A { \wrapper.uut.add_uimm_check \wrapper.uut.load_uimm_check \wrapper.uut.jump_reg_check \wrapper.uut.jump_check \wrapper.uut.branch_check \wrapper.uut.arith_check \wrapper.uut.store_check \wrapper.uut.imm_check \wrapper.uut.load_check }
    connect \Y \wrapper.uut.opcode_mask [6]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:393.47-393.60|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_or $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:393$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_dff.data [1:0]
    connect \Y $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:393$235_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408.47-408.59|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $reduce_or $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408$240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.in_2 [1:0]
    connect \Y $flatten\wrapper.\uut.$reduce_or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:408$240_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290.44-290.79|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$199
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$198_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$199_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:292.44-292.77|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:292$204
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.pc_next_mux.in_3 [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:292$204_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307.51-307.86|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307$207
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$198_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:307$207_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309.51-309.84|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309$212
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.pc_next_mux.in_3 [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:309$212_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:333.41-333.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:333$221
    parameter \WIDTH 4
    connect \A 4'1111
    connect \B 4'0000
    connect \S $flatten\wrapper.\uut.$ne$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:290$198_Y
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:333$221_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335.74-335.113|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$225
    parameter \WIDTH 4
    connect \A 4'0011
    connect \B 4'1100
    connect \S \wrapper.uut.pc_next_mux.in_3 [1]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$225_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335.41-335.114|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$226
    parameter \WIDTH 4
    connect \A $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$225_Y
    connect \B 4'0000
    connect \S \wrapper.uut.pc_next_mux.in_3 [0]
    connect \Y $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:335$226_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:37.21-37.54|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:37$121
    parameter \WIDTH 7
    connect \A \wrapper.uut.instr [6:0]
    connect \B 7'0000000
    connect \S \reset
    connect \Y \wrapper.uut.opcode
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58.28-58.72|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58$124
    parameter \WIDTH 32
    connect \A \wrapper.uut.reg_file.dst_data
    connect \B 0
    connect \S $flatten\wrapper.\uut.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:58$123_Y
    connect \Y \checker_inst.rvfi_rd_wdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266.128-266.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [14]
    connect \B \wrapper.uut.instr [12]
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:266$169_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:386.46-386.64|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $xor $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:386$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.instr [12]
    connect \B \wrapper.uut.b_flag
    connect \Y $flatten\wrapper.\uut.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:386$233_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:49.38-49.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $add $flatten\wrapper.\uut.\alu.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:49$244
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2
    connect \Y $flatten\wrapper.\uut.\alu.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:49$244_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:103.38-103.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $and $flatten\wrapper.\uut.\alu.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:103$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2
    connect \Y $flatten\wrapper.\uut.\alu.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:103$254_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:56.39-56.51|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\alu.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:56$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $flatten\wrapper.\uut.\alu.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55$245_Y
    connect \Y $flatten\wrapper.\uut.\alu.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:56$246_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:67.39-67.68|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $lt $flatten\wrapper.\uut.\alu.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:67$248
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2
    connect \Y $auto$wreduce.cc:454:run$870 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:73.39-73.72|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $lt $flatten\wrapper.\uut.\alu.$lt$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:73$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2
    connect \Y $auto$wreduce.cc:454:run$871 [0]
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:97.38-97.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $or $flatten\wrapper.\uut.\alu.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:97$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2
    connect \Y $flatten\wrapper.\uut.\alu.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:97$253_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\alu.$procmux$355
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3097:Anyseq$912
    connect \B { $flatten\wrapper.\uut.\alu.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:56$246_Y $auto$wreduce.cc:454:run$870 [0] $auto$wreduce.cc:454:run$871 [0] }
    connect \S { $flatten\wrapper.\uut.\alu.$procmux$358_CMP $flatten\wrapper.\uut.\alu.$procmux$357_CMP $flatten\wrapper.\uut.\alu.$procmux$356_CMP }
    connect \Y \wrapper.uut.b_flag
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$356_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$356_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$357_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$357_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$358_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$358_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\alu.$procmux$360
    parameter \S_WIDTH 10
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$914
    connect \B { $flatten\wrapper.\uut.\alu.$add$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:49$244_Y $flatten\wrapper.\uut.\alu.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55$245_Y $flatten\wrapper.\uut.\alu.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:61$247_Y 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$870 [0] 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$871 [0] $flatten\wrapper.\uut.\alu.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:79$250_Y $flatten\wrapper.\uut.\alu.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:85$251_Y $flatten\wrapper.\uut.\alu.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:91$252_Y $flatten\wrapper.\uut.\alu.$or$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:97$253_Y $flatten\wrapper.\uut.\alu.$and$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:103$254_Y }
    connect \S { $flatten\wrapper.\uut.\alu.$procmux$370_CMP $flatten\wrapper.\uut.\alu.$procmux$358_CMP $flatten\wrapper.\uut.\alu.$procmux$368_CMP $flatten\wrapper.\uut.\alu.$procmux$357_CMP $flatten\wrapper.\uut.\alu.$procmux$356_CMP $flatten\wrapper.\uut.\alu.$procmux$365_CMP $flatten\wrapper.\uut.\alu.$procmux$364_CMP $flatten\wrapper.\uut.\alu.$procmux$363_CMP $flatten\wrapper.\uut.\alu.$procmux$362_CMP $flatten\wrapper.\uut.\alu.$procmux$361_CMP }
    connect \Y \wrapper.uut.pc_next_mux.in_3
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$361_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 3'111
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$361_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$362_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$362_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$363_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 4'1101
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$363_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$364_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$364_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$365_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$365_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\alu.$procmux$368_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$368_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:46.9-112.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\alu.$procmux$370_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu.alu_ctrl
    connect \Y $flatten\wrapper.\uut.\alu.$procmux$370_CMP
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:61.38-61.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $shl $flatten\wrapper.\uut.\alu.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:61$247
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.\alu.$shl$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:61$247_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:85.38-85.73|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $shr $flatten\wrapper.\uut.\alu.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:85$251
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.\alu.$shr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:85$251_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:91.38-91.74|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $sshr $flatten\wrapper.\uut.\alu.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:91$252
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2 [4:0]
    connect \Y $flatten\wrapper.\uut.\alu.$sshr$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:91$252_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55.38-55.67|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $sub $flatten\wrapper.\uut.\alu.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55$245
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2
    connect \Y $flatten\wrapper.\uut.\alu.$sub$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:55$245_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:156.28-161.25|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:79.38-79.49|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $xor $flatten\wrapper.\uut.\alu.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:79$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wrapper.uut.alu.in_1
    connect \B \wrapper.uut.alu.in_2
    connect \Y $flatten\wrapper.\uut.\alu.$xor$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/ALU.sv:79$250_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.31-129.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:31.9-35.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\alu_in_mux_1.$procmux$339
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$916
    connect \B { \checker_inst.rvfi_rs1_rdata \wrapper.uut.pc_dff.out }
    connect \S { $flatten\wrapper.\uut.\alu_in_mux_1.$procmux$341_CMP \wrapper.uut.alu_in_mux_1.sel }
    connect \Y \wrapper.uut.alu.in_1
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:129.31-129.107|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:31.9-35.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.\alu_in_mux_1.$procmux$341_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_mux_1.sel
    connect \Y $flatten\wrapper.\uut.\alu_in_mux_1.$procmux$341_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:130.31-130.112|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:31.9-35.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\alu_in_mux_2.$procmux$339
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$918
    connect \B { \checker_inst.rvfi_rs2_rdata \wrapper.uut.alu_in_mux_2.in_2 }
    connect \S { $flatten\wrapper.\uut.\alu_in_mux_2.$procmux$341_CMP \wrapper.uut.alu_in_mux_2.sel }
    connect \Y \wrapper.uut.alu.in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:130.31-130.112|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:31.9-35.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX2x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $not $flatten\wrapper.\uut.\alu_in_mux_2.$procmux$341_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.alu_in_mux_2.sel
    connect \Y $flatten\wrapper.\uut.\alu_in_mux_2.$procmux$341_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:177.16-177.85|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/LoadExtend.sv:51.9-66.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/LoadExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\ld_ext.$procmux$312
    parameter \S_WIDTH 13
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$920
    connect \B { \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7] \wrapper.uut.ld_ext.data_in [7:0] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15:8] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23] \wrapper.uut.ld_ext.data_in [23:16] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31:24] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15] \wrapper.uut.ld_ext.data_in [15:0] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31] \wrapper.uut.ld_ext.data_in [31:16] \wrapper.uut.ld_ext.data_in 24'000000000000000000000000 \wrapper.uut.ld_ext.data_in [7:0] 24'000000000000000000000000 \wrapper.uut.ld_ext.data_in [15:8] 24'000000000000000000000000 \wrapper.uut.ld_ext.data_in [23:16] 24'000000000000000000000000 \wrapper.uut.ld_ext.data_in [31:24] 16'0000000000000000 \wrapper.uut.ld_ext.data_in [15:0] 16'0000000000000000 \wrapper.uut.ld_ext.data_in [31:16] }
    connect \S { $flatten\wrapper.\uut.$procmux$763_CMP $flatten\wrapper.\uut.$procmux$762_CMP $flatten\wrapper.\uut.$procmux$761_CMP $flatten\wrapper.\uut.$procmux$760_CMP $flatten\wrapper.\uut.$procmux$759_CMP $flatten\wrapper.\uut.$procmux$758_CMP $flatten\wrapper.\uut.$procmux$757_CMP $flatten\wrapper.\uut.$procmux$756_CMP $flatten\wrapper.\uut.$procmux$755_CMP $flatten\wrapper.\uut.$procmux$754_CMP $flatten\wrapper.\uut.$procmux$753_CMP $flatten\wrapper.\uut.$procmux$752_CMP $flatten\wrapper.\uut.$procmux$751_CMP }
    connect \Y \wrapper.uut.rf_data_mux.in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:34.9-40.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\pc_next_mux.$procmux$334
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$922
    connect \B { \wrapper.uut.pc_next_mux.in_1 \wrapper.uut.pc_next_mux.in_2 \wrapper.uut.pc_next_mux.in_3 \wrapper.uut.pc_next_mux.in_3 [31:1] 1'0 }
    connect \S { $flatten\wrapper.\uut.\pc_next_mux.$procmux$338_CMP $flatten\wrapper.\uut.\pc_next_mux.$procmux$337_CMP $flatten\wrapper.\uut.\pc_next_mux.$procmux$336_CMP $flatten\wrapper.\uut.\pc_next_mux.$procmux$335_CMP }
    connect \Y \wrapper.uut.pc_dff.data
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:34.9-40.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\pc_next_mux.$procmux$335_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.\pc_next_mux.$procmux$335_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:34.9-40.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\pc_next_mux.$procmux$336_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.\pc_next_mux.$procmux$336_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:34.9-40.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\pc_next_mux.$procmux$337_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.\pc_next_mux.$procmux$337_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:126.31-126.149|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:34.9-40.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX4x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\pc_next_mux.$procmux$338_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.pc_next_mux.sel
    connect \Y $flatten\wrapper.\uut.\pc_next_mux.$procmux$338_CMP
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45.23-45.42|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.instr [19:15]
    connect \Y $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$102_Y
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46.23-46.42|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.instr [24:20]
    connect \Y $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$105_Y
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.9-40.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.13-37.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$procmux$777
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wrapper.uut.reg_file.wr_en
    connect \Y $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.9-40.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.13-37.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$procmux$780
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$924
    connect \B \checker_inst.rvfi_rd_wdata
    connect \S \wrapper.uut.reg_file.wr_en
    connect \Y $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_DATA[31:0]$86
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.9-40.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.13-37.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$procmux$783
    parameter \WIDTH 5
    connect \A $auto$rtlil.cc:3097:Anyseq$926
    connect \B \checker_inst.rvfi_rd_addr
    connect \S \wrapper.uut.reg_file.wr_en
    connect \Y $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_ADDR[4:0]$85
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.9-40.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.13-37.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$procmux$786
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \wrapper.uut.reg_file.wr_en
    connect \Y $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.9-40.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.13-37.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$procmux$789
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$100_DATA
    connect \B $auto$rtlil.cc:3097:Anyseq$928
    connect \S \wrapper.uut.reg_file.wr_en
    connect \Y $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_DATA[31:0]$89
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.9-40.44|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:37.13-37.26|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$procmux$792
    parameter \WIDTH 5
    connect \A \checker_inst.rvfi_rd_addr
    connect \B $auto$rtlil.cc:3097:Anyseq$930
    connect \S \wrapper.uut.reg_file.wr_en
    connect \Y $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_ADDR[4:0]$88
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45.22-45.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$104
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$103_DATA
    connect \B 0
    connect \S $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$102_Y
    connect \Y \checker_inst.rvfi_rs1_rdata
  end
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46.22-46.69|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mux $flatten\wrapper.\uut.\reg_file.$ternary$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$107
    parameter \WIDTH 32
    connect \A $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$106_DATA
    connect \B 0
    connect \S $flatten\wrapper.\uut.\reg_file.$eq$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$105_Y
    connect \Y \checker_inst.rvfi_rs2_rdata
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:14.9-21.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\rf_data_mux.$procmux$343
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$932
    connect \B { \wrapper.uut.pc_next_mux.in_3 \wrapper.uut.rf_data_mux.in_2 \wrapper.uut.pc_next_mux.in_1 \wrapper.uut.alu_in_mux_2.in_2 32'00000000000000000000000000000000 }
    connect \S { $flatten\wrapper.\uut.\rf_data_mux.$procmux$348_CMP $flatten\wrapper.\uut.\rf_data_mux.$procmux$347_CMP $flatten\wrapper.\uut.\rf_data_mux.$procmux$346_CMP $flatten\wrapper.\uut.\rf_data_mux.$procmux$345_CMP $flatten\wrapper.\uut.\rf_data_mux.$procmux$344_CMP }
    connect \Y \wrapper.uut.reg_file.dst_data
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:14.9-21.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\rf_data_mux.$procmux$344_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rf_data_mux.sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.\rf_data_mux.$procmux$344_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:14.9-21.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\rf_data_mux.$procmux$345_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rf_data_mux.sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.\rf_data_mux.$procmux$345_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:14.9-21.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\rf_data_mux.$procmux$346_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rf_data_mux.sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.\rf_data_mux.$procmux$346_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:14.9-21.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\rf_data_mux.$procmux$347_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rf_data_mux.sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.\rf_data_mux.$procmux$347_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:133.31-133.161|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:14.9-21.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/MUX5x1.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\rf_data_mux.$procmux$348_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.rf_data_mux.sel
    connect \Y $flatten\wrapper.\uut.\rf_data_mux.$procmux$348_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\s_ext.$procmux$261
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$934
    connect \B { \checker_inst.rvfi_rs2_rdata [7:0] 8'00000000 \checker_inst.rvfi_rs2_rdata [15:8] \checker_inst.rvfi_rs2_rdata [31:24] }
    connect \S { $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP $auto$opt_reduce.cc:134:opt_mux$853 $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP }
    connect \Y \wrapper.wr_data [31:24]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ext.s_ctrl
    connect \B 4'1000
    connect \Y $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ext.s_ctrl
    connect \B 3'110
    connect \Y $flatten\wrapper.\uut.\s_ext.$procmux$263_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ext.s_ctrl
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.\s_ext.$procmux$264_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ext.s_ctrl
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.\s_ext.$procmux$265_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ext.s_ctrl
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.\s_ext.$procmux$266_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ext.s_ctrl
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.s_ext.s_ctrl
    connect \Y $flatten\wrapper.\uut.\s_ext.$procmux$268_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\s_ext.$procmux$270
    parameter \S_WIDTH 3
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$936
    connect \B { \checker_inst.rvfi_rs2_rdata [7:0] 8'00000000 \checker_inst.rvfi_rs2_rdata [15:8] }
    connect \S { $flatten\wrapper.\uut.\s_ext.$procmux$267_CMP $auto$opt_reduce.cc:134:opt_mux$857 $auto$opt_reduce.cc:134:opt_mux$855 }
    connect \Y \wrapper.wr_data [15:8]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\s_ext.$procmux$279
    parameter \S_WIDTH 3
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$938
    connect \B { 8'00000000 \checker_inst.rvfi_rs2_rdata [7:0] \checker_inst.rvfi_rs2_rdata [23:16] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$861 $auto$opt_reduce.cc:134:opt_mux$859 $flatten\wrapper.\uut.\s_ext.$procmux$262_CMP }
    connect \Y \wrapper.wr_data [23:16]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:224.17-224.82|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:21.9-30.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/StoreExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\s_ext.$procmux$288
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:3097:Anyseq$940
    connect \B { 8'00000000 \checker_inst.rvfi_rs2_rdata [7:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$865 $auto$opt_reduce.cc:134:opt_mux$863 }
    connect \Y \wrapper.wr_data [7:0]
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:39.9-47.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $pmux $flatten\wrapper.\uut.\sign_ext.$procmux$327
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:3097:Anyseq$942
    connect \B { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:20] 27'000000000000000000000000000 \wrapper.uut.sign_ext.instr [24:20] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:25] \wrapper.uut.instr [11:7] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [7] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:25] \wrapper.uut.instr [11:8] 1'0 \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [19:15] \wrapper.uut.instr [14:12] \wrapper.uut.sign_ext.instr [20] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:21] 1'0 \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:12] 12'000000000000 }
    connect \S { $flatten\wrapper.\uut.\sign_ext.$procmux$333_CMP $flatten\wrapper.\uut.\sign_ext.$procmux$332_CMP $flatten\wrapper.\uut.\sign_ext.$procmux$331_CMP $flatten\wrapper.\uut.\sign_ext.$procmux$330_CMP $flatten\wrapper.\uut.\sign_ext.$procmux$329_CMP $flatten\wrapper.\uut.\sign_ext.$procmux$328_CMP }
    connect \Y \wrapper.uut.alu_in_mux_2.in_2
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:39.9-47.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\sign_ext.$procmux$328_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.imm_sel
    connect \B 3'101
    connect \Y $flatten\wrapper.\uut.\sign_ext.$procmux$328_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:39.9-47.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\sign_ext.$procmux$329_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.imm_sel
    connect \B 3'100
    connect \Y $flatten\wrapper.\uut.\sign_ext.$procmux$329_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:39.9-47.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\sign_ext.$procmux$330_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.imm_sel
    connect \B 2'11
    connect \Y $flatten\wrapper.\uut.\sign_ext.$procmux$330_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:39.9-47.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\sign_ext.$procmux$331_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.imm_sel
    connect \B 2'10
    connect \Y $flatten\wrapper.\uut.\sign_ext.$procmux$331_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:39.9-47.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $eq $flatten\wrapper.\uut.\sign_ext.$procmux$332_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.imm_sel
    connect \B 1'1
    connect \Y $flatten\wrapper.\uut.\sign_ext.$procmux$332_CMP
  end
  attribute \full_case 1
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:169.16-169.78|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:39.9-47.16|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/SignExtend.sv:0.0-0.0|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $logic_not $flatten\wrapper.\uut.\sign_ext.$procmux$333_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \wrapper.uut.sign_ext.imm_sel
    connect \Y $flatten\wrapper.\uut.\sign_ext.$procmux$333_CMP
  end
  attribute \module_not_derived 1
  attribute \src "rvfi_testbench.sv:0.0-0.0"
  cell $initstate $initstate$3
    connect \Y $initstate$3_wire
  end
  attribute \src "rvfi_testbench.sv:41.12-41.22"
  cell $lt $lt$rvfi_testbench.sv:41$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle
    connect \B 4'1111
    connect \Y \checker_inst.reset
  end
  attribute \src "rvfi_testbench.sv:36.41-36.57"
  cell $ne $ne$rvfi_testbench.sv:36$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \cycle_reg
    connect \B 8'11111111
    connect \Y $auto$wreduce.cc:454:run$872 [0]
  end
  attribute \src "rvfi_testbench.sv:33.21-33.42"
  cell $mux $ternary$rvfi_testbench.sv:33$7
    parameter \WIDTH 8
    connect \A \cycle_reg
    connect \B 8'00000000
    connect \S \reset
    connect \Y \cycle
  end
  attribute \hdlname "wrapper uut reg_file mem"
  attribute \src "rvfi_testbench.sv:59.15-63.3|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/myRiscv.sv:138.18-146.33|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:33.18-33.21|/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/wrapper.sv:18.10-31.3"
  cell $mem_v2 \wrapper.uut.reg_file.mem
    parameter \ABITS 5
    parameter \INIT 1024'x
    parameter \MEMID "\\wrapper.uut.reg_file.mem"
    parameter \OFFSET 0
    parameter \RD_ARST_VALUE 96'x
    parameter \RD_CE_OVER_SRST 3'000
    parameter \RD_CLK_ENABLE 3'000
    parameter \RD_CLK_POLARITY 3'000
    parameter \RD_COLLISION_X_MASK 6'000000
    parameter \RD_INIT_VALUE 96'x
    parameter \RD_PORTS 3
    parameter \RD_SRST_VALUE 96'x
    parameter \RD_TRANSPARENCY_MASK 6'000000
    parameter \RD_WIDE_CONTINUATION 3'000
    parameter \SIZE 32
    parameter \WIDTH 32
    parameter \WR_CLK_ENABLE 2'11
    parameter \WR_CLK_POLARITY 2'11
    parameter \WR_PORTS 2
    parameter \WR_PRIORITY_MASK 4'0000
    parameter \WR_WIDE_CONTINUATION 2'00
    connect \RD_ADDR { \checker_inst.rvfi_rd_addr \wrapper.uut.sign_ext.instr [19:15] \wrapper.uut.sign_ext.instr [24:20] }
    connect \RD_ARST 3'000
    connect \RD_CLK $auto$rtlil.cc:3097:Anyseq$944
    connect \RD_DATA { $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$100_DATA $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:45$103_DATA $flatten\wrapper.\uut.\reg_file.$memrd$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:46$106_DATA }
    connect \RD_EN 3'111
    connect \RD_SRST 3'000
    connect \WR_ADDR { $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_ADDR[4:0]$88 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_ADDR[4:0]$85 }
    connect \WR_CLK { \clock \clock }
    connect \WR_DATA { $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_DATA[31:0]$89 $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_DATA[31:0]$86 }
    connect \WR_EN { $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] }
  end
  connect $auto$wreduce.cc:454:run$869 [6:1] 6'000000
  connect $auto$wreduce.cc:454:run$870 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$871 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$872 [31:1] 31'0000000000000000000000000000000
  connect $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [30:0] { $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:38$82_EN[31:0]$87 [31] }
  connect $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [30:0] { $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] $flatten\wrapper.\uut.\reg_file.$0$memwr$\mem$/home/ndcsn/workspace/riscv-formal/cores/myRiscv/../../cores/myRiscv/src/RegisterFile.sv:40$83_EN[31:0]$90 [31] }
  connect \checker_inst.clock \clock
  connect \checker_inst.rvfi_halt 1'0
  connect \checker_inst.rvfi_insn { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:0] }
  connect \checker_inst.rvfi_intr 1'0
  connect \checker_inst.rvfi_ixl 2'01
  connect \checker_inst.rvfi_mem_addr \wrapper.addr
  connect \checker_inst.rvfi_mem_rdata \wrapper.uut.ld_ext.data_in
  connect \checker_inst.rvfi_mem_wdata \wrapper.wr_data
  connect \checker_inst.rvfi_mem_wmask \wrapper.wr_en
  connect \checker_inst.rvfi_mode 2'11
  connect \checker_inst.rvfi_order \wrapper.uut.instr_index
  connect \checker_inst.rvfi_pc_rdata \wrapper.uut.pc_dff.out
  connect \checker_inst.rvfi_pc_wdata \wrapper.uut.pc_dff.data
  connect \checker_inst.rvfi_rs1_addr \wrapper.uut.sign_ext.instr [19:15]
  connect \checker_inst.rvfi_rs2_addr \wrapper.uut.sign_ext.instr [24:20]
  connect \rvfi_halt 1'0
  connect \rvfi_insn { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:0] }
  connect \rvfi_intr 1'0
  connect \rvfi_ixl 2'01
  connect \rvfi_mem_addr \wrapper.addr
  connect \rvfi_mem_rdata \wrapper.uut.ld_ext.data_in
  connect \rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \rvfi_mem_wdata \wrapper.wr_data
  connect \rvfi_mem_wmask \wrapper.wr_en
  connect \rvfi_mode 2'11
  connect \rvfi_order \wrapper.uut.instr_index
  connect \rvfi_pc_rdata \wrapper.uut.pc_dff.out
  connect \rvfi_pc_wdata \wrapper.uut.pc_dff.data
  connect \rvfi_rd_addr \checker_inst.rvfi_rd_addr
  connect \rvfi_rd_wdata \checker_inst.rvfi_rd_wdata
  connect \rvfi_rs1_addr \wrapper.uut.sign_ext.instr [19:15]
  connect \rvfi_rs1_rdata \checker_inst.rvfi_rs1_rdata
  connect \rvfi_rs2_addr \wrapper.uut.sign_ext.instr [24:20]
  connect \rvfi_rs2_rdata \checker_inst.rvfi_rs2_rdata
  connect \rvfi_trap \checker_inst.rvfi_trap
  connect \rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.clock \clock
  connect \wrapper.instr { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:0] }
  connect \wrapper.pc \wrapper.uut.pc_dff.out
  connect \wrapper.rd_data \wrapper.uut.ld_ext.data_in
  connect \wrapper.reset \reset
  connect \wrapper.rvfi_halt 1'0
  connect \wrapper.rvfi_insn { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:0] }
  connect \wrapper.rvfi_intr 1'0
  connect \wrapper.rvfi_ixl 2'01
  connect \wrapper.rvfi_mem_addr \wrapper.addr
  connect \wrapper.rvfi_mem_rdata \wrapper.uut.ld_ext.data_in
  connect \wrapper.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.rvfi_mem_wdata \wrapper.wr_data
  connect \wrapper.rvfi_mem_wmask \wrapper.wr_en
  connect \wrapper.rvfi_mode 2'11
  connect \wrapper.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.rvfi_pc_rdata \wrapper.uut.pc_dff.out
  connect \wrapper.rvfi_pc_wdata \wrapper.uut.pc_dff.data
  connect \wrapper.rvfi_rd_addr \checker_inst.rvfi_rd_addr
  connect \wrapper.rvfi_rd_wdata \checker_inst.rvfi_rd_wdata
  connect \wrapper.rvfi_rs1_addr \wrapper.uut.sign_ext.instr [19:15]
  connect \wrapper.rvfi_rs1_rdata \checker_inst.rvfi_rs1_rdata
  connect \wrapper.rvfi_rs2_addr \wrapper.uut.sign_ext.instr [24:20]
  connect \wrapper.rvfi_rs2_rdata \checker_inst.rvfi_rs2_rdata
  connect \wrapper.rvfi_trap \checker_inst.rvfi_trap
  connect \wrapper.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.addr \wrapper.addr
  connect \wrapper.uut.alu.b_flag \wrapper.uut.b_flag
  connect \wrapper.uut.alu.result \wrapper.uut.pc_next_mux.in_3
  connect \wrapper.uut.alu_ctrl \wrapper.uut.alu.alu_ctrl
  connect \wrapper.uut.alu_in_1 \wrapper.uut.alu.in_1
  connect \wrapper.uut.alu_in_2 \wrapper.uut.alu.in_2
  connect \wrapper.uut.alu_in_mux_1.in_1 \checker_inst.rvfi_rs1_rdata
  connect \wrapper.uut.alu_in_mux_1.in_2 \wrapper.uut.pc_dff.out
  connect \wrapper.uut.alu_in_mux_1.out \wrapper.uut.alu.in_1
  connect \wrapper.uut.alu_in_mux_2.in_1 \checker_inst.rvfi_rs2_rdata
  connect \wrapper.uut.alu_in_mux_2.out \wrapper.uut.alu.in_2
  connect \wrapper.uut.clk \clock
  connect \wrapper.uut.ctrl_instr_trap \checker_inst.rvfi_trap
  connect \wrapper.uut.dst_data \wrapper.uut.reg_file.dst_data
  connect \wrapper.uut.funct3 \wrapper.uut.instr [14:12]
  connect \wrapper.uut.funct7 { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:25] }
  connect \wrapper.uut.imm_ext \wrapper.uut.alu_in_mux_2.in_2
  connect \wrapper.uut.imm_sel \wrapper.uut.sign_ext.imm_sel
  connect { \wrapper.uut.instr [31] \wrapper.uut.instr [29:15] } { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.sign_ext.instr [29:15] }
  connect \wrapper.uut.ld_ext.data_out \wrapper.uut.rf_data_mux.in_2
  connect \wrapper.uut.ld_ext.ld_ctrl \wrapper.uut.ld_ctrl
  connect \wrapper.uut.opcode_mask [5:0] { \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] \wrapper.uut.opcode_mask [6] }
  connect \wrapper.uut.pc \wrapper.uut.pc_dff.out
  connect \wrapper.uut.pc_dff.clk \clock
  connect \wrapper.uut.pc_dff.reset \reset
  connect \wrapper.uut.pc_next \wrapper.uut.pc_dff.data
  connect \wrapper.uut.pc_next_mux.in_4 { \wrapper.uut.pc_next_mux.in_3 [31:1] 1'0 }
  connect \wrapper.uut.pc_next_mux.out \wrapper.uut.pc_dff.data
  connect \wrapper.uut.pc_plus_4 \wrapper.uut.pc_next_mux.in_1
  connect \wrapper.uut.pc_sel \wrapper.uut.pc_next_mux.sel
  connect \wrapper.uut.rd_data \wrapper.uut.ld_ext.data_in
  connect \wrapper.uut.rd_data_ext \wrapper.uut.rf_data_mux.in_2
  connect \wrapper.uut.rd_data_sel \wrapper.uut.rf_data_mux.sel
  connect \wrapper.uut.reg_file.clk \clock
  connect \wrapper.uut.reg_file.dst_addr \checker_inst.rvfi_rd_addr
  connect \wrapper.uut.reg_file.src_addr_1 \wrapper.uut.sign_ext.instr [19:15]
  connect \wrapper.uut.reg_file.src_addr_2 \wrapper.uut.sign_ext.instr [24:20]
  connect \wrapper.uut.reg_file.src_data_1 \checker_inst.rvfi_rs1_rdata
  connect \wrapper.uut.reg_file.src_data_2 \checker_inst.rvfi_rs2_rdata
  connect \wrapper.uut.reset \reset
  connect \wrapper.uut.result \wrapper.uut.pc_next_mux.in_3
  connect \wrapper.uut.rf_data_mux.in_1 \wrapper.uut.pc_next_mux.in_3
  connect \wrapper.uut.rf_data_mux.in_3 \wrapper.uut.pc_next_mux.in_1
  connect \wrapper.uut.rf_data_mux.in_4 \wrapper.uut.alu_in_mux_2.in_2
  connect \wrapper.uut.rf_data_mux.in_5 0
  connect \wrapper.uut.rf_data_mux.out \wrapper.uut.reg_file.dst_data
  connect \wrapper.uut.rf_dst_addr \checker_inst.rvfi_rd_addr
  connect \wrapper.uut.rf_dst_data \wrapper.uut.reg_file.dst_data
  connect \wrapper.uut.rf_src_addr_1 \wrapper.uut.sign_ext.instr [19:15]
  connect \wrapper.uut.rf_src_addr_2 \wrapper.uut.sign_ext.instr [24:20]
  connect \wrapper.uut.rf_wr_en \wrapper.uut.reg_file.wr_en
  connect \wrapper.uut.rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_halt 1'0
  connect \wrapper.uut.rvfi_insn { \wrapper.uut.sign_ext.instr [31] \wrapper.uut.instr [30] \wrapper.uut.sign_ext.instr [29:15] \wrapper.uut.instr [14:0] }
  connect \wrapper.uut.rvfi_intr 1'0
  connect \wrapper.uut.rvfi_ixl 2'01
  connect \wrapper.uut.rvfi_mem_addr \wrapper.addr
  connect \wrapper.uut.rvfi_mem_rdata \wrapper.uut.ld_ext.data_in
  connect \wrapper.uut.rvfi_mem_rmask \checker_inst.rvfi_mem_rmask
  connect \wrapper.uut.rvfi_mem_wdata \wrapper.wr_data
  connect \wrapper.uut.rvfi_mem_wmask \wrapper.wr_en
  connect \wrapper.uut.rvfi_mode 2'11
  connect \wrapper.uut.rvfi_order \wrapper.uut.instr_index
  connect \wrapper.uut.rvfi_pc_rdata \wrapper.uut.pc_dff.out
  connect \wrapper.uut.rvfi_pc_wdata \wrapper.uut.pc_dff.data
  connect \wrapper.uut.rvfi_rd_addr \checker_inst.rvfi_rd_addr
  connect \wrapper.uut.rvfi_rd_wdata \checker_inst.rvfi_rd_wdata
  connect \wrapper.uut.rvfi_rs1_addr \wrapper.uut.sign_ext.instr [19:15]
  connect \wrapper.uut.rvfi_rs1_rdata \checker_inst.rvfi_rs1_rdata
  connect \wrapper.uut.rvfi_rs2_addr \wrapper.uut.sign_ext.instr [24:20]
  connect \wrapper.uut.rvfi_rs2_rdata \checker_inst.rvfi_rs2_rdata
  connect \wrapper.uut.rvfi_trap \checker_inst.rvfi_trap
  connect \wrapper.uut.rvfi_valid \checker_inst.rvfi_valid
  connect \wrapper.uut.s_ctrl \wrapper.uut.s_ext.s_ctrl
  connect \wrapper.uut.s_ext.data_in \checker_inst.rvfi_rs2_rdata
  connect \wrapper.uut.s_ext.data_out \wrapper.wr_data
  connect \wrapper.uut.sign_ext.imm_ext \wrapper.uut.alu_in_mux_2.in_2
  connect { \wrapper.uut.sign_ext.instr [30] \wrapper.uut.sign_ext.instr [14:0] } { \wrapper.uut.instr [30] \wrapper.uut.instr [14:0] }
  connect \wrapper.uut.src_1_sel \wrapper.uut.alu_in_mux_1.sel
  connect \wrapper.uut.src_2_sel \wrapper.uut.alu_in_mux_2.sel
  connect \wrapper.uut.src_data_1 \checker_inst.rvfi_rs1_rdata
  connect \wrapper.uut.src_data_2 \checker_inst.rvfi_rs2_rdata
  connect \wrapper.uut.target \wrapper.uut.pc_next_mux.in_2
  connect \wrapper.uut.wr_data \wrapper.wr_data
  connect \wrapper.uut.wr_en \wrapper.wr_en
end
