// Seed: 776907062
module module_0;
  wire id_2;
  wire id_3;
  assign id_1 = id_1;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wor id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    output supply0 id_7,
    input tri id_8,
    output uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    output tri1 id_14,
    output supply1 id_15,
    output tri1 id_16,
    input wand id_17,
    input wire id_18,
    input wor id_19,
    output logic id_20,
    input supply0 id_21,
    output supply1 id_22,
    input wand id_23,
    input supply1 id_24
);
  assign id_16 = id_21;
  supply0 id_26 = id_6, id_27;
  initial begin : LABEL_0
    if (id_5) id_20 <= #id_5 1 != id_4;
  end
  initial assume (1 & 1);
  supply1 id_28 = id_27;
  module_0 modCall_1 ();
endmodule
