name: DAC
description: DAC address block description
groupName: DAC
registers:
  - name: DAC_CR
    displayName: DAC_CR
    description: DAC control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN1
        description: DAC channel1 enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 enabled
            value: 1
      - name: TEN1
        description: DAC channel1 trigger enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 trigger disabled and data written into the DAC_DHR1 register are transferred one dac_hclk clock cycle later to the DAC_DOR1 register
            value: 0
          - name: B_0x1
            description: DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred three dac_hclk clock cycles later to the DAC_DOR1 register
            value: 1
      - name: TSEL1
        description: DAC channel1 trigger selection
        bitOffset: 2
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWTRIG1
            value: 0
          - name: B_0x1
            description: dac_ch1_trg1
            value: 1
          - name: B_0x2
            description: dac_ch1_trg2
            value: 2
          - name: B_0xF
            description: dac_ch1_trg15
            value: 15
      - name: WAVE1
        description: DAC channel1 noise/triangle wave generation enable
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wave generation disabled
            value: 0
          - name: B_0x1
            description: Noise wave generation enabled
            value: 1
      - name: MAMP1
        description: DAC channel1 mask/amplitude selector
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Unmask bit0 of LFSR/ triangle amplitude equal to 1
            value: 0
          - name: B_0x1
            description: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
            value: 1
          - name: B_0x2
            description: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
            value: 2
          - name: B_0x3
            description: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
            value: 3
          - name: B_0x4
            description: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
            value: 4
          - name: B_0x5
            description: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
            value: 5
          - name: B_0x6
            description: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
            value: 6
          - name: B_0x7
            description: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
            value: 7
          - name: B_0x8
            description: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
            value: 8
          - name: B_0x9
            description: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
            value: 9
          - name: B_0xA
            description: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
            value: 10
      - name: DMAEN1
        description: DAC channel1 DMA enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 DMA mode disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 DMA mode enabled
            value: 1
      - name: DMAUDRIE1
        description: DAC channel1 DMA Underrun Interrupt enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 DMA Underrun Interrupt disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 DMA Underrun Interrupt enabled
            value: 1
      - name: CEN1
        description: DAC channel1 calibration enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 in Normal operating mode
            value: 0
          - name: B_0x1
            description: DAC channel1 in calibration mode
            value: 1
      - name: EN2
        description: DAC channel2 enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 enabled
            value: 1
      - name: TEN2
        description: DAC channel2 trigger enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 trigger disabled and data written into the DAC_DHR2 register are transferred one dac_hclk clock cycle later to the DAC_DOR2 register
            value: 0
          - name: B_0x1
            description: DAC channel2 trigger enabled and data from the DAC_DHR2 register are transferred three dac_hclk clock cycles later to the DAC_DOR2 register
            value: 1
      - name: TSEL2
        description: DAC channel2 trigger selection
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWTRIG2
            value: 0
          - name: B_0x1
            description: dac_ch2_trg1
            value: 1
          - name: B_0x2
            description: dac_ch2_trg2
            value: 2
          - name: B_0xF
            description: dac_ch2_trg15
            value: 15
      - name: WAVE2
        description: DAC channel2 noise/triangle wave generation enable
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wave generation disabled
            value: 0
          - name: B_0x1
            description: Noise wave generation enabled
            value: 1
      - name: MAMP2
        description: DAC channel2 mask/amplitude selector
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Unmask bit0 of LFSR/ triangle amplitude equal to 1
            value: 0
          - name: B_0x1
            description: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
            value: 1
          - name: B_0x2
            description: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
            value: 2
          - name: B_0x3
            description: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
            value: 3
          - name: B_0x4
            description: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
            value: 4
          - name: B_0x5
            description: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
            value: 5
          - name: B_0x6
            description: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
            value: 6
          - name: B_0x7
            description: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
            value: 7
          - name: B_0x8
            description: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
            value: 8
          - name: B_0x9
            description: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
            value: 9
          - name: B_0xA
            description: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
            value: 10
      - name: DMAEN2
        description: DAC channel2 DMA enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 DMA mode disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 DMA mode enabled
            value: 1
      - name: DMAUDRIE2
        description: DAC channel2 DMA underrun interrupt enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 DMA underrun interrupt disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 DMA underrun interrupt enabled
            value: 1
      - name: CEN2
        description: DAC channel2 calibration enable
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 in Normal operating mode
            value: 0
          - name: B_0x1
            description: DAC channel2 in calibration mode
            value: 1
  - name: DAC_SWTRGR
    displayName: DAC_SWTRGR
    description: DAC software trigger register
    addressOffset: 4
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SWTRIG1
        description: DAC channel1 software trigger
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No trigger
            value: 0
          - name: B_0x1
            description: Trigger
            value: 1
      - name: SWTRIG2
        description: DAC channel2 software trigger
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No trigger
            value: 0
          - name: B_0x1
            description: Trigger
            value: 1
  - name: DAC_DHR12R1
    displayName: DAC_DHR12R1
    description: DAC channel1 12-bit right-aligned data holding register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: DAC channel1 12-bit right-aligned data
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: DACC1DHRB
        description: DAC channel1 12-bit right-aligned data B
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: DAC_DHR12L1
    displayName: DAC_DHR12L1
    description: DAC channel1 12-bit left aligned data holding register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: DAC channel1 12-bit left-aligned data
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: DACC1DHRB
        description: DAC channel1 12-bit left-aligned data B
        bitOffset: 20
        bitWidth: 12
        access: read-write
  - name: DAC_DHR8R1
    displayName: DAC_DHR8R1
    description: DAC channel1 8-bit right aligned data holding register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: DAC channel1 8-bit right-aligned data
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DACC1DHRB
        description: DAC channel1 8-bit right-aligned data
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DAC_DHR12R2
    displayName: DAC_DHR12R2
    description: DAC channel2 12-bit right aligned data holding register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DHR
        description: DAC channel2 12-bit right-aligned data
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: DACC2DHRB
        description: DAC channel2 12-bit right-aligned data
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: DAC_DHR12L2
    displayName: DAC_DHR12L2
    description: DAC channel2 12-bit left aligned data holding register
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DHR
        description: DAC channel2 12-bit left-aligned data
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: DACC2DHRB
        description: DAC channel2 12-bit left-aligned data B
        bitOffset: 20
        bitWidth: 12
        access: read-write
  - name: DAC_DHR8R2
    displayName: DAC_DHR8R2
    description: DAC channel2 8-bit right-aligned data holding register
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DHR
        description: DAC channel2 8-bit right-aligned data
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DACC2DHRB
        description: DAC channel2 8-bit right-aligned data
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DAC_DHR12RD
    displayName: DAC_DHR12RD
    description: Dual DAC 12-bit right-aligned data holding register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: DAC channel1 12-bit right-aligned data
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: DACC2DHR
        description: DAC channel2 12-bit right-aligned data
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: DAC_DHR12LD
    displayName: DAC_DHR12LD
    description: Dual DAC 12-bit left aligned data holding register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: DAC channel1 12-bit left-aligned data
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: DACC2DHR
        description: DAC channel2 12-bit left-aligned data
        bitOffset: 20
        bitWidth: 12
        access: read-write
  - name: DAC_DHR8RD
    displayName: DAC_DHR8RD
    description: Dual DAC 8-bit right aligned data holding register
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: DAC channel1 8-bit right-aligned data
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DACC2DHR
        description: DAC channel2 8-bit right-aligned data
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DAC_DOR1
    displayName: DAC_DOR1
    description: DAC channel1 data output register
    addressOffset: 44
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DOR
        description: DAC channel1 data output
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: DACC1DORB
        description: DAC channel1 data output
        bitOffset: 16
        bitWidth: 12
        access: read-only
  - name: DAC_DOR2
    displayName: DAC_DOR2
    description: DAC channel2 data output register
    addressOffset: 48
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DOR
        description: DAC channel2 data output
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: DACC2DORB
        description: DAC channel2 data output
        bitOffset: 16
        bitWidth: 12
        access: read-only
  - name: DAC_SR
    displayName: DAC_SR
    description: DAC status register
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DAC1RDY
        description: DAC channel1 ready status bit
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 is not yet ready to accept the trigger nor output data
            value: 0
          - name: B_0x1
            description: DAC channel1 is ready to accept the trigger or output data
            value: 1
      - name: DORSTAT1
        description: DAC channel1 output register status bit
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DOR[11:0] is used actual DAC output
            value: 0
          - name: B_0x1
            description: DORB[11:0] is used actual DAC output
            value: 1
      - name: DMAUDR1
        description: DAC channel1 DMA underrun flag
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No DMA underrun error condition occurred for DAC channel1
            value: 0
          - name: B_0x1
            description: DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)
            value: 1
      - name: CAL_FLAG1
        description: DAC channel1 calibration offset status
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: calibration trimming value is lower than the offset correction value
            value: 0
          - name: B_0x1
            description: calibration trimming value is equal or greater than the offset correction value
            value: 1
      - name: BWST1
        description: DAC channel1 busy writing sample time flag
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'There is no write operation of DAC_SHSR1 ongoing: DAC_SHSR1 can be written'
            value: 0
          - name: B_0x1
            description: 'There is a write operation of DAC_SHSR1 ongoing: DAC_SHSR1 cannot be written'
            value: 1
      - name: DAC2RDY
        description: DAC channel2 ready status bit
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 is not yet ready to accept the trigger nor output data
            value: 0
          - name: B_0x1
            description: DAC channel2 is ready to accept the trigger or output data
            value: 1
      - name: DORSTAT2
        description: DAC channel2 output register status bit
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DOR[11:0] is used actual DAC output
            value: 0
          - name: B_0x1
            description: DORB[11:0] is used actual DAC output
            value: 1
      - name: DMAUDR2
        description: DAC channel2 DMA underrun flag
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No DMA underrun error condition occurred for DAC channel2
            value: 0
          - name: B_0x1
            description: DMA underrun error condition occurred for DAC channel2 (the currently selected trigger is driving DAC channel2 conversion at a frequency higher than the DMA service capability rate).
            value: 1
      - name: CAL_FLAG2
        description: DAC channel2 calibration offset status
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: calibration trimming value is lower than the offset correction value
            value: 0
          - name: B_0x1
            description: calibration trimming value is equal or greater than the offset correction value
            value: 1
      - name: BWST2
        description: DAC channel2 busy writing sample time flag
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'There is no write operation of DAC_SHSR2 ongoing: DAC_SHSR2 can be written'
            value: 0
          - name: B_0x1
            description: 'There is a write operation of DAC_SHSR2 ongoing: DAC_SHSR2 cannot be written'
            value: 1
  - name: DAC_CCR
    displayName: DAC_CCR
    description: DAC calibration control register
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4278255360
    fields:
      - name: OTRIM1
        description: DAC channel1 offset trimming value
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: OTRIM2
        description: DAC channel2 offset trimming value
        bitOffset: 16
        bitWidth: 5
        access: read-write
  - name: DAC_MCR
    displayName: DAC_MCR
    description: DAC mode control register
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODE1
        description: DAC channel1 mode
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 is connected to external pin with Buffer enabled
            value: 0
          - name: B_0x2
            description: DAC channel1 is connected to external pin with Buffer disabled
            value: 2
          - name: B_0x4
            description: DAC channel1 is connected to external pin with Buffer enabled
            value: 4
          - name: B_0x6
            description: DAC channel1 is connected to external pin with Buffer disabled
            value: 6
      - name: DMADOUBLE1
        description: DAC channel1 DMA double data mode
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Normal mode selected
            value: 0
          - name: B_0x1
            description: DMA Double data mode selected
            value: 1
      - name: SINFORMAT1
        description: Enable signed format for DAC channel1
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input data is in unsigned format
            value: 0
          - name: B_0x1
            description: Input data is in signed format (2's complement).
            value: 1
      - name: HFSEL
        description: High frequency interface mode selection
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: High frequency interface mode disabled
            value: 0
          - name: B_0x1
            description: High frequency interface mode enabled for AHB clock frequency > 80 MHz
            value: 1
          - name: B_0x2
            description: High frequency interface mode enabled for AHB clock frequency >160 MHz
            value: 2
      - name: MODE2
        description: DAC channel2 mode
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 is connected to external pin with Buffer enabled
            value: 0
          - name: B_0x2
            description: DAC channel2 is connected to external pin with buffer disabled
            value: 2
          - name: B_0x4
            description: DAC channel2 is connected to external pin with Buffer enabled
            value: 4
          - name: B_0x6
            description: DAC channel2 is connected to external pin with Buffer disabled
            value: 6
      - name: DMADOUBLE2
        description: DAC channel2 DMA double data mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Normal mode selected
            value: 0
          - name: B_0x1
            description: DMA Double data mode selected
            value: 1
      - name: SINFORMAT2
        description: Enable signed format for DAC channel2
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input data is in unsigned format
            value: 0
          - name: B_0x1
            description: Input data is in signed format (2's complement).
            value: 1
  - name: DAC_SHSR1
    displayName: DAC_SHSR1
    description: DAC channel1 sample and hold sample time register
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSAMPLE1
        description: DAC channel1 sample time (only valid in Sample and hold mode)
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: DAC_SHSR2
    displayName: DAC_SHSR2
    description: DAC channel2 sample and hold sample time register
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSAMPLE2
        description: DAC channel2 sample time (only valid in Sample and hold mode)
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: DAC_SHHR
    displayName: DAC_SHHR
    description: DAC sample and hold time register
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 65537
    resetMask: 4294967295
    fields:
      - name: THOLD1
        description: DAC channel1 hold time (only valid in Sample and hold mode)
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: THOLD2
        description: DAC channel2 hold time (only valid in Sample and hold mode).
        bitOffset: 16
        bitWidth: 10
        access: read-write
  - name: DAC_SHRR
    displayName: DAC_SHRR
    description: DAC sample and hold refresh time register
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 65537
    resetMask: 4294967295
    fields:
      - name: TREFRESH1
        description: DAC channel1 refresh time (only valid in Sample and hold mode)
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: TREFRESH2
        description: DAC channel2 refresh time (only valid in Sample and hold mode)
        bitOffset: 16
        bitWidth: 8
        access: read-write
interrupts:
  - name: INTR
    description: DAC1 global interrupt
addressBlocks:
  - offset: 0
    size: 80
    usage: registers
