
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;






struct amdgpu_device {int dummy; } ;


 int MMHUB ;
 int MMHUB_INSTANCE_REGISTER_OFFSET ;
 int WREG32_SOC15_OFFSET (int ,int ,int ,int,int) ;
 int mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 ;
 int mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 ;
 int mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 ;
 int mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 ;
 int mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 ;
 int mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 ;

__attribute__((used)) static void mmhub_v9_4_disable_identity_aperture(struct amdgpu_device *adev,
       int hubid)
{
 WREG32_SOC15_OFFSET(MMHUB, 0,
      mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32,
      hubid * MMHUB_INSTANCE_REGISTER_OFFSET, 0XFFFFFFFF);
 WREG32_SOC15_OFFSET(MMHUB, 0,
      mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32,
      hubid * MMHUB_INSTANCE_REGISTER_OFFSET, 0x0000000F);

 WREG32_SOC15_OFFSET(MMHUB, 0,
      mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32,
      hubid * MMHUB_INSTANCE_REGISTER_OFFSET, 0);
 WREG32_SOC15_OFFSET(MMHUB, 0,
      mmVML2PF0_VM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32,
      hubid * MMHUB_INSTANCE_REGISTER_OFFSET, 0);

 WREG32_SOC15_OFFSET(MMHUB, 0,
      mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32,
      hubid * MMHUB_INSTANCE_REGISTER_OFFSET, 0);
 WREG32_SOC15_OFFSET(MMHUB, 0,
      mmVML2PF0_VM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32,
      hubid * MMHUB_INSTANCE_REGISTER_OFFSET, 0);
}
