*** Start analyzing build configuration ***
Auto-config - Scanning: /home/work/Desktop/UVM-simprisc-ws
Auto-config - VLOG: /home/work/Desktop/UVM-simprisc-ws
Auto-config - Wrote:
    /home/work/Desktop/UVM-simprisc-ws/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/work/Desktop/UVM-simprisc-ws/.dvt/default.build
    -f /home/work/Desktop/UVM-simprisc-ws/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/work/Desktop/UVM-simprisc-ws/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [1s.214ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/uvm_pkg.sv ...
Loading (2) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/uvm_macros.svh ...
Loading (3) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_version_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_version_defines.svh [515 ms, 151 lines, SystemVerilog_2012] ...
Loading (4) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_global_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_global_defines.svh [51 ms, 61 lines, SystemVerilog_2012] ...
Loading (5) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_message_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_message_defines.svh [153 ms, 539 lines, SystemVerilog_2012] ...
Loading (6) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_phase_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_phase_defines.svh [51 ms, 130 lines, SystemVerilog_2012] ...
Loading (7) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_object_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_object_defines.svh [1020 ms, 3818 lines, SystemVerilog_2012] ...
Loading (8) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_printer_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_printer_defines.svh [51 ms, 423 lines, SystemVerilog_2012] ...
Loading (9) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_tlm_defines.svh ...
Loading (10) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [253 ms, 345 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_tlm_defines.svh [0 ms, 662 lines, SystemVerilog_2012] ...
Loading (11) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_sequence_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_sequence_defines.svh [151 ms, 456 lines, SystemVerilog_2012] ...
Loading (12) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_callback_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_callback_defines.svh [51 ms, 301 lines, SystemVerilog_2012] ...
Loading (13) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_reg_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_reg_defines.svh [51 ms, 69 lines, SystemVerilog_2012] ...
Loading (14) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_deprecated_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/macros/uvm_deprecated_defines.svh [50 ms, 252 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/uvm_macros.svh [0 ms, 97 lines, SystemVerilog_2012] ...
Loading (15) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_dpi.svh ...
Loading (16) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_hdl.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_hdl.svh [445 ms, 164 lines, SystemVerilog_2012] ...
Loading (17) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_svcmd_dpi.svh [32 ms, 66 lines, SystemVerilog_2012] ...
Loading (18) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_regex.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_regex.svh [14 ms, 89 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dpi/uvm_dpi.svh [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (19) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_base.svh ...
Loading (20) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_coreservice.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_coreservice.svh [202 ms, 224 lines, SystemVerilog_2012] ...
Loading (21) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_version.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_version.svh [16 ms, 39 lines, SystemVerilog_2012] ...
Loading (22) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_object_globals.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_object_globals.svh [277 ms, 658 lines, SystemVerilog_2012] ...
Loading (23) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_misc.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_misc.svh [971 ms, 820 lines, SystemVerilog_2012] ...
Loading (24) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_object.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_object.svh [547 ms, 1331 lines, SystemVerilog_2012] ...
Loading (25) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_pool.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_pool.svh [137 ms, 348 lines, SystemVerilog_2012] ...
Loading (26) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_queue.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_queue.svh [80 ms, 204 lines, SystemVerilog_2012] ...
Loading (27) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_factory.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_factory.svh [759 ms, 1790 lines, SystemVerilog_2012] ...
Loading (28) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_registry.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_registry.svh [125 ms, 381 lines, SystemVerilog_2012] ...
Loading (29) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_spell_chkr.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_spell_chkr.svh [87 ms, 204 lines, SystemVerilog_2012] ...
Loading (30) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_resource.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_resource.svh [555 ms, 1700 lines, SystemVerilog_2012] ...
Loading (31) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_resource_specializations.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_resource_specializations.svh [193 ms, 171 lines, SystemVerilog_2012] ...
Loading (32) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_resource_db.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_resource_db.svh [132 ms, 400 lines, SystemVerilog_2012] ...
Loading (33) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_config_db.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_config_db.svh [111 ms, 411 lines, SystemVerilog_2012] ...
Loading (34) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_printer.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_printer.svh [251 ms, 1232 lines, SystemVerilog_2012] ...
Loading (35) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_comparer.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_comparer.svh [111 ms, 423 lines, SystemVerilog_2012] ...
Loading (36) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_packer.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_packer.svh [242 ms, 1038 lines, SystemVerilog_2012] ...
Loading (37) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_links.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_links.svh [83 ms, 371 lines, SystemVerilog_2012] ...
Loading (38) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_tr_database.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_tr_database.svh [109 ms, 515 lines, SystemVerilog_2012] ...
Loading (39) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_tr_stream.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_tr_stream.svh [99 ms, 592 lines, SystemVerilog_2012] ...
Loading (40) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_recorder.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_recorder.svh [203 ms, 1141 lines, SystemVerilog_2012] ...
Loading (41) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_event_callback.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_event_callback.svh [3 ms, 91 lines, SystemVerilog_2012] ...
Loading (42) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_event.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_event.svh [67 ms, 395 lines, SystemVerilog_2012] ...
Loading (43) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_barrier.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_barrier.svh [32 ms, 210 lines, SystemVerilog_2012] ...
Loading (44) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_callback.svh ...
Loading (45) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/uvm_macros.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/uvm_macros.svh [2 ms, 97 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_callback.svh [230 ms, 1211 lines, SystemVerilog_2012] ...
Loading (46) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_message.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_message.svh [128 ms, 940 lines, SystemVerilog_2012] ...
Loading (47) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_catcher.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_catcher.svh [95 ms, 713 lines, SystemVerilog_2012] ...
Loading (48) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_server.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_server.svh [131 ms, 970 lines, SystemVerilog_2012] ...
Loading (49) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_handler.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_handler.svh [157 ms, 801 lines, SystemVerilog_2012] ...
Loading (50) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_object.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_report_object.svh [54 ms, 660 lines, SystemVerilog_2012] ...
Loading (51) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_transaction.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_transaction.svh [262 ms, 781 lines, SystemVerilog_2012] ...
Loading (52) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_phase.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_phase.svh [386 ms, 2254 lines, SystemVerilog_2012] ...
Loading (53) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_domain.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_domain.svh [63 ms, 219 lines, SystemVerilog_2012] ...
Loading (54) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_bottomup_phase.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_bottomup_phase.svh [13 ms, 113 lines, SystemVerilog_2012] ...
Loading (55) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_topdown_phase.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_topdown_phase.svh [21 ms, 115 lines, SystemVerilog_2012] ...
Loading (56) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_task_phase.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_task_phase.svh [25 ms, 162 lines, SystemVerilog_2012] ...
Loading (57) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_common_phases.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_common_phases.svh [46 ms, 452 lines, SystemVerilog_2012] ...
Loading (58) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_runtime_phases.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_runtime_phases.svh [55 ms, 556 lines, SystemVerilog_2012] ...
Loading (59) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_component.svh ...
Loading (60) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_root.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_root.svh [271 ms, 1083 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_component.svh [423 ms, 3884 lines, SystemVerilog_2012] ...
Loading (61) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_objection.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_objection.svh [159 ms, 1454 lines, SystemVerilog_2012] ...
Loading (62) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_heartbeat.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_heartbeat.svh [51 ms, 342 lines, SystemVerilog_2012] ...
Loading (63) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_globals.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_globals.svh [66 ms, 565 lines, SystemVerilog_2012] ...
Loading (64) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_cmdline_processor.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_cmdline_processor.svh [86 ms, 499 lines, SystemVerilog_2012] ...
Loading (65) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_traversal.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_traversal.svh [48 ms, 289 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_base.svh [0 ms, 113 lines, SystemVerilog_2012] ...
Loading (66) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_dap.svh ...
Loading (67) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_set_get_dap_base.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_set_get_dap_base.svh [1 ms, 84 lines, SystemVerilog_2012] ...
Loading (68) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_simple_lock_dap.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_simple_lock_dap.svh [117 ms, 179 lines, SystemVerilog_2012] ...
Loading (69) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_get_to_lock_dap.svh [73 ms, 155 lines, SystemVerilog_2012] ...
Loading (70) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_set_before_get_dap.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_set_before_get_dap.svh [64 ms, 185 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/dap/uvm_dap.svh [0 ms, 35 lines, SystemVerilog_2012] ...
Loading (71) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm.svh ...
Loading (72) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_ifs.svh [16 ms, 219 lines, SystemVerilog_2012] ...
Loading (73) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_sqr_ifs.svh [14 ms, 253 lines, SystemVerilog_2012] ...
Loading (74) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_port_base.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/base/uvm_port_base.svh [128 ms, 825 lines, SystemVerilog_2012] ...
Loading (75) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_imps.svh [50 ms, 345 lines, SystemVerilog_2012] ...
Loading (76) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_imps.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_imps.svh [314 ms, 317 lines, SystemVerilog_2012] ...
Loading (77) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_ports.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_ports.svh [223 ms, 263 lines, SystemVerilog_2012] ...
Loading (78) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_exports.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_exports.svh [216 ms, 260 lines, SystemVerilog_2012] ...
Loading (79) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_analysis_port.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_analysis_port.svh [14 ms, 178 lines, SystemVerilog_2012] ...
Loading (80) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_fifo_base.svh [27 ms, 253 lines, SystemVerilog_2012] ...
Loading (81) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_fifos.svh [25 ms, 239 lines, SystemVerilog_2012] ...
Loading (82) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm_req_rsp.svh [78 ms, 349 lines, SystemVerilog_2012] ...
Loading (83) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_sqr_connections.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_sqr_connections.svh [36 ms, 84 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm1/uvm_tlm.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (84) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_comps.svh ...
Loading (85) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_pair.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_pair.svh [87 ms, 171 lines, SystemVerilog_2012] ...
Loading (86) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_policies.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_policies.svh [4 ms, 142 lines, SystemVerilog_2012] ...
Loading (87) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_in_order_comparator.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_in_order_comparator.svh [28 ms, 260 lines, SystemVerilog_2012] ...
Loading (88) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_algorithmic_comparator.svh [3 ms, 135 lines, SystemVerilog_2012] ...
Loading (89) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_random_stimulus.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_random_stimulus.svh [73 ms, 132 lines, SystemVerilog_2012] ...
Loading (90) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_subscriber.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_subscriber.svh [7 ms, 68 lines, SystemVerilog_2012] ...
Loading (91) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_monitor.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_monitor.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (92) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_driver.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_driver.svh [8 ms, 89 lines, SystemVerilog_2012] ...
Loading (93) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_push_driver.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_push_driver.svh [6 ms, 97 lines, SystemVerilog_2012] ...
Loading (94) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_scoreboard.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_scoreboard.svh [0 ms, 56 lines, SystemVerilog_2012] ...
Loading (95) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_agent.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_agent.svh [28 ms, 136 lines, SystemVerilog_2012] ...
Loading (96) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_env.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_env.svh [1 ms, 54 lines, SystemVerilog_2012] ...
Loading (97) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_test.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_test.svh [8 ms, 82 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/comps/uvm_comps.svh [0 ms, 37 lines, SystemVerilog_2012] ...
Loading (98) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_seq.svh ...
Loading (99) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_item.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_item.svh [62 ms, 498 lines, SystemVerilog_2012] ...
Loading (100) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer_base.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer_base.svh [338 ms, 1775 lines, SystemVerilog_2012] ...
Loading (101) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer_analysis_fifo.svh [1 ms, 39 lines, SystemVerilog_2012] ...
Loading (102) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer_param_base.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer_param_base.svh [74 ms, 460 lines, SystemVerilog_2012] ...
Loading (103) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequencer.svh [39 ms, 347 lines, SystemVerilog_2012] ...
Loading (104) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_push_sequencer.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_push_sequencer.svh [9 ms, 85 lines, SystemVerilog_2012] ...
Loading (105) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_base.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_base.svh [175 ms, 1405 lines, SystemVerilog_2012] ...
Loading (106) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence.svh [13 ms, 148 lines, SystemVerilog_2012] ...
Loading (107) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_library.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_library.svh [557 ms, 814 lines, SystemVerilog_2012] ...
Loading (108) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_builtin.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_sequence_builtin.svh [43 ms, 301 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/seq/uvm_seq.svh [6 ms, 40 lines, SystemVerilog_2012] ...
Loading (109) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2.svh ...
Loading (110) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_defines.svh [0 ms, 45 lines, SystemVerilog_2012] ...
Loading (111) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_time.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_time.svh [59 ms, 333 lines, SystemVerilog_2012] ...
Loading (112) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_generic_payload.svh [198 ms, 1091 lines, SystemVerilog_2012] ...
Loading (113) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_ifs.svh [56 ms, 178 lines, SystemVerilog_2012] ...
Loading (114) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_imps.svh [12 ms, 272 lines, SystemVerilog_2012] ...
Loading (115) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_ports.svh [56 ms, 75 lines, SystemVerilog_2012] ...
Loading (116) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_exports.svh [22 ms, 65 lines, SystemVerilog_2012] ...
Loading (117) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets_base.svh [139 ms, 195 lines, SystemVerilog_2012] ...
Loading (118) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2_sockets.svh [83 ms, 435 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/tlm2/uvm_tlm2.svh [0 ms, 30 lines, SystemVerilog_2012] ...
Loading (119) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_model.svh ...
Loading (120) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_item.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_item.svh [141 ms, 316 lines, SystemVerilog_2012] ...
Loading (121) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_adapter.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_adapter.svh [83 ms, 254 lines, SystemVerilog_2012] ...
Loading (122) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_predictor.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_predictor.svh [83 ms, 265 lines, SystemVerilog_2012] ...
Loading (123) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_sequence.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_sequence.svh [116 ms, 548 lines, SystemVerilog_2012] ...
Loading (124) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_cbs.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_cbs.svh [131 ms, 530 lines, SystemVerilog_2012] ...
Loading (125) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_backdoor.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_backdoor.svh [87 ms, 386 lines, SystemVerilog_2012] ...
Loading (126) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_field.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_field.svh [253 ms, 2020 lines, SystemVerilog_2012] ...
Loading (127) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_vreg_field.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_vreg_field.svh [158 ms, 1005 lines, SystemVerilog_2012] ...
Loading (128) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg.svh [392 ms, 3258 lines, SystemVerilog_2012] ...
Loading (129) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_indirect.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_indirect.svh [42 ms, 330 lines, SystemVerilog_2012] ...
Loading (130) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_fifo.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_fifo.svh [25 ms, 311 lines, SystemVerilog_2012] ...
Loading (131) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_file.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_file.svh [88 ms, 547 lines, SystemVerilog_2012] ...
Loading (132) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_mem_mam.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_mem_mam.svh [139 ms, 1019 lines, SystemVerilog_2012] ...
Loading (133) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_vreg.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_vreg.svh [250 ms, 1554 lines, SystemVerilog_2012] ...
Loading (134) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_mem.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_mem.svh [330 ms, 2410 lines, SystemVerilog_2012] ...
Loading (135) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_map.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_map.svh [761 ms, 2484 lines, SystemVerilog_2012] ...
Loading (136) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_block.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_block.svh [301 ms, 2305 lines, SystemVerilog_2012] ...
Loading (137) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_hw_reset_seq.svh [22 ms, 200 lines, SystemVerilog_2012] ...
Loading (138) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_bit_bash_seq.svh [57 ms, 310 lines, SystemVerilog_2012] ...
Loading (139) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_mem_walk_seq.svh [93 ms, 300 lines, SystemVerilog_2012] ...
Loading (140) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_mem_access_seq.svh [98 ms, 308 lines, SystemVerilog_2012] ...
Loading (141) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_access_seq.svh [95 ms, 390 lines, SystemVerilog_2012] ...
Loading (142) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh [70 ms, 486 lines, SystemVerilog_2012] ...
Loading (143) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_built_in_seq.svh [47 ms, 139 lines, SystemVerilog_2012] ...
Loading (144) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh [115 ms, 175 lines, SystemVerilog_2012] ...
Loading (145) /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/snps_uvm_reg_bank.svh ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/snps_uvm_reg_bank.svh [154 ms, 722 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/reg/uvm_reg_model.svh [0 ms, 454 lines, SystemVerilog_2012] ...
Done /home/work/synopsys/L-2016.06/etc/uvm-1.2/src/uvm_pkg.sv [0 ms, 47 lines, SystemVerilog_2012] ...
Loading (146) /home/work/Desktop/UVM-simprisc-ws/src/pkg/simprisc_uvm_includes.svh ...
Loading (147) /home/work/Desktop/UVM-simprisc-ws/src/seq_packet.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/seq_packet.sv [59 ms, 34 lines, SystemVerilog_2012] ...
Loading (148) /home/work/Desktop/UVM-simprisc-ws/src/imon.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/imon.sv [16 ms, 39 lines, SystemVerilog_2012] ...
Loading (149) /home/work/Desktop/UVM-simprisc-ws/src/omon.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/omon.sv [14 ms, 41 lines, SystemVerilog_2012] ...
Loading (150) /home/work/Desktop/UVM-simprisc-ws/src/seq.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/seq.sv [57 ms, 27 lines, SystemVerilog_2012] ...
Loading (151) /home/work/Desktop/UVM-simprisc-ws/src/driver.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/driver.sv [12 ms, 48 lines, SystemVerilog_2012] ...
Loading (152) /home/work/Desktop/UVM-simprisc-ws/src/agt.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/agt.sv [13 ms, 67 lines, SystemVerilog_2012] ...
Loading (153) /home/work/Desktop/UVM-simprisc-ws/src/oagt.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/oagt.sv [11 ms, 48 lines, SystemVerilog_2012] ...
Loading (154) /home/work/Desktop/UVM-simprisc-ws/src/scoreboard.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/scoreboard.sv [11 ms, 33 lines, SystemVerilog_2012] ...
Loading (155) /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/sb_comparator.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/sb_comparator.sv [20 ms, 80 lines, SystemVerilog_2012] ...
Loading (156) /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/sb_predictor.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/sb_predictor.sv [2 ms, 26 lines, SystemVerilog_2012] ...
Loading (157) /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/sb_calc_exp.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/sb_calc_exp.sv [1 ms, 11 lines, SystemVerilog_2012] ...
Loading (158) /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/tb_scoreboard.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/scoreboard/tb_scoreboard.sv [13 ms, 28 lines, SystemVerilog_2012] ...
Loading (159) /home/work/Desktop/UVM-simprisc-ws/src/env.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/env.sv [16 ms, 30 lines, SystemVerilog_2012] ...
Done /home/work/Desktop/UVM-simprisc-ws/src/pkg/simprisc_uvm_includes.svh [0 ms, 19 lines, SystemVerilog_2012] ...
Loading (160) /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [15 ms, 38 lines, SystemVerilog_2012] ...
Loading (161) /home/work/Desktop/UVM-simprisc-ws/dut/soc_top.sv ...
Loading (162) /home/work/Desktop/UVM-simprisc-ws/dut/masterif.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/masterif.sv [66 ms, 61 lines, SystemVerilog_2012] ...
Loading (163) /home/work/Desktop/UVM-simprisc-ws/dut/defines.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/defines.sv [11 ms, 34 lines, SystemVerilog_2012] ...
Loading (164) /home/work/Desktop/UVM-simprisc-ws/dut/instruction_parser.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/instruction_parser.sv [15 ms, 58 lines, SystemVerilog_2012] ...
Loading (165) /home/work/Desktop/UVM-simprisc-ws/dut/umem.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/umem.sv [25 ms, 100 lines, SystemVerilog_2012] ...
Loading (166) /home/work/Desktop/UVM-simprisc-ws/dut/axim.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/axim.sv [63 ms, 399 lines, SystemVerilog_2012] ...
Loading (167) /home/work/Desktop/UVM-simprisc-ws/dut/adc_handoff.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/adc_handoff.sv [1 ms, 21 lines, SystemVerilog_2012] ...
Loading (168) /home/work/Desktop/UVM-simprisc-ws/dut/sindrv.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/sindrv.sv [39 ms, 104 lines, SystemVerilog_2012] ...
Loading (169) /home/work/Desktop/UVM-simprisc-ws/dut/design.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/design.sv [196 ms, 396 lines, SystemVerilog_2012] ...
Loading (170) /home/work/Desktop/UVM-simprisc-ws/dut/lfsr5.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/lfsr5.sv [2 ms, 25 lines, SystemVerilog_2012] ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/soc_top.sv [1 ms, 26 lines, SystemVerilog_2012] ...
Loading (171) /home/work/Desktop/UVM-simprisc-ws/src/uvm_top.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/uvm_top.sv [8 ms, 10 lines, SystemVerilog_2012] ...
Loading (172) /home/work/Desktop/UVM-simprisc-ws/dut/imem.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/imem.sv [2 ms, 15 lines, SystemVerilog_2012] ...
Loading (173) /home/work/Desktop/UVM-simprisc-ws/dut/testbench.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/dut/testbench.sv [1 ms, 20 lines, SystemVerilog_2012] ...
Loading (174) /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv ...
Done /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [16 ms, 49 lines, SystemVerilog_2012] ...
Loading (175) /home/work/Desktop/UVM-simprisc-ws/src/pkg/riscv_instruction_properties.svh ...
Done /home/work/Desktop/UVM-simprisc-ws/src/pkg/riscv_instruction_properties.svh [32 ms, 293 lines, SystemVerilog_2012] ...
*** Done parsing [LT 17725.0 ms, PT 19462.0 ms, SGT 11%, UGT 11%] ***
*** Total number of lines [80 289] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [19 ms] ...
Performing post full build step 2 (RI) [123 ms] ...
Performing post full build step 3 (RCP) [444 ms] ...
*** Done SystemVerilog build [21s.116ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [11 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [10 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [69 ms] ...
*** Error: EXTEND_CLASS: Extending non existing class 'uvm_test'
    at line 1 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: EXTEND_CLASS: Extending non existing class 'uvm_object'
    at line 2 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
Performing mixed post full build step 4 (Verilog - RD) [325 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [7158 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [2328 ms] ...
Performing mixed post full build step 7 (Verilog - US) [159 ms] ...
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_component_registry'
    at line 2 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_object_wrapper'
    at line 2 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'sys_env'
    at line 4 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_component'
    at line 6 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_phase'
    at line 11 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_phase'
    at line 18 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_phase'
    at line 24 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'get' is not a member of 'type_id' (type 'uvm_component_registry' is undeclared)
    at line 2 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'new' is not a member of 'super'
    at line 7 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_HIGH' is not declared
    at line 8 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_INFO' is not declared
    at line 8 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_enabled' is not declared
    at line 8 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_info' is not declared
    at line 8 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'start_of_simulation_phase' is not a member of 'super'
    at line 12 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_root'
    at line 14 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'uvm_factory'
    at line 15 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_HIGH' is not declared
    at line 13 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_INFO' is not declared
    at line 13 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_enabled' is not declared
    at line 13 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_info' is not declared
    at line 13 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'build_phase' is not a member of 'super'
    at line 19 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'sys_env'
    at line 21 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_HIGH' is not declared
    at line 20 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_INFO' is not declared
    at line 20 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_enabled' is not declared
    at line 20 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_info' is not declared
    at line 20 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'run_phase' is not a member of 'super'
    at line 25 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'raise_objection' is not a member of 'phase' (type 'uvm_phase' is undeclared)
    at line 27 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'drop_objection' is not a member of 'phase' (type 'uvm_phase' is undeclared)
    at line 32 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_NONE' is not declared
    at line 29 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_WARNING' is not declared
    at line 29 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_enabled' is not declared
    at line 29 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_warning' is not declared
    at line 29 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_HIGH' is not declared
    at line 30 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_INFO' is not declared
    at line 30 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_enabled' is not declared
    at line 30 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_info' is not declared
    at line 30 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_HIGH' is not declared
    at line 31 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_INFO' is not declared
    at line 31 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_enabled' is not declared
    at line 31 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_info' is not declared
    at line 31 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_HIGH' is not declared
    at line 33 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'UVM_INFO' is not declared
    at line 33 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_enabled' is not declared
    at line 33 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'uvm_report_info' is not declared
    at line 33 in /home/work/Desktop/UVM-simprisc-ws/src/tbase.sv [compile index 160]
*** Error: NON_EXISTING_TYPE: Non existing type 'riscv_instr_category_t'
    at line 4 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: NON_EXISTING_TYPE: Non existing type 'riscv_instr_group_t'
    at line 5 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: NON_EXISTING_TYPE: Non existing type 'riscv_instr_name_t'
    at line 7 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: NON_EXISTING_TYPE: Non existing type 'riscv_instr_group_t'
    at line 20 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: NON_EXISTING_TYPE: Non existing type 'riscv_instr_category_t'
    at line 21 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'LOAD' is not declared
    at line 30 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'STORE' is not declared
    at line 31 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'SHIFT' is not declared
    at line 32 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'ARITHMETIC' is not declared
    at line 33 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'LOGICAL' is not declared
    at line 34 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'COMPARE' is not declared
    at line 35 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'BRANCH' is not declared
    at line 36 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'JUMP' is not declared
    at line 37 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'SYNCH' is not declared
    at line 38 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'FENCEI' is not declared
    at line 38 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'SYSTEM' is not declared
    at line 39 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'URET' is not declared
    at line 39 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'SRET' is not declared
    at line 39 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'MRET' is not declared
    at line 39 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'DRET' is not declared
    at line 39 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'WFI' is not declared
    at line 39 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CSR' is not declared
    at line 41 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CSRRW' is not declared
    at line 41 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CSRRS' is not declared
    at line 41 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CSRRC' is not declared
    at line 41 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CSRRWI' is not declared
    at line 41 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CSRRSI' is not declared
    at line 41 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'CSRRCI' is not declared
    at line 41 in /home/work/Desktop/UVM-simprisc-ws/src/riscv_single_instruction.sv [compile index 174]
*** Error: NON_EXISTING_TYPE: Non existing type 'masterif.imem'
    at line 1 in /home/work/Desktop/UVM-simprisc-ws/dut/imem.sv [compile index 172]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'instruction_raw' is not a member of 'io' (type 'masterif.imem' is undeclared)
    at line 12 in /home/work/Desktop/UVM-simprisc-ws/dut/imem.sv [compile index 172]
*** Error: UNDECLARED_IDENTIFIER: Identifier 'pc' is not a member of 'io' (type 'masterif.imem' is undeclared)
    at line 12 in /home/work/Desktop/UVM-simprisc-ws/dut/imem.sv [compile index 172]
*** Done mixed mode extension build [10s.290ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [156 ms] ***
*** Total build time [33s.702ms] ***
