#include <stdexcept>
#include "ps2_runtime_macros.h"
#include "ps2_runtime.h"
#include "ps2_recompiled_functions.h"
#include "ps2_recompiled_stubs.h"

#include "ps2_syscalls.h"
#include "ps2_stubs.h"

#ifdef PS2_FUNCTION_LOG_TRACKER
#include "ps2_log.h"
#endif

// Function: sub_001DF6A0
// Address: 0x1df6a0 - 0x1df6d0
void sub_001DF6A0_0x1df6a0(uint8_t* rdram, R5900Context* ctx, PS2Runtime *runtime) {
#ifdef PS2_FUNCTION_LOG_TRACKER
    PS_LOG_ENTRY("sub_001DF6A0_0x1df6a0");
#endif

    ctx->pc = 0x1df6a0u;

    // 0x1df6a0: 0xc0102d  daddu       $v0, $a2, $zero
    ctx->pc = 0x1df6a0u;
    SET_GPR_U64(ctx, 2, (uint64_t)GPR_U64(ctx, 6) + (uint64_t)GPR_U64(ctx, 0));
    // 0x1df6a4: 0x27bdfff0  addiu       $sp, $sp, -0x10
    ctx->pc = 0x1df6a4u;
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 4294967280));
    // 0x1df6a8: 0x23140  sll         $a2, $v0, 5
    ctx->pc = 0x1df6a8u;
    SET_GPR_S32(ctx, 6, (int32_t)SLL32(GPR_U32(ctx, 2), 5));
    // 0x1df6ac: 0xffbf0000  sd          $ra, 0x0($sp)
    ctx->pc = 0x1df6acu;
    WRITE64(ADD32(GPR_U32(ctx, 29), 0), GPR_U64(ctx, 31));
    // 0x1df6b0: 0xc23023  subu        $a2, $a2, $v0
    ctx->pc = 0x1df6b0u;
    SET_GPR_S32(ctx, 6, (int32_t)SUB32(GPR_U32(ctx, 6), GPR_U32(ctx, 2)));
    // 0x1df6b4: 0x63080  sll         $a2, $a2, 2
    ctx->pc = 0x1df6b4u;
    SET_GPR_S32(ctx, 6, (int32_t)SLL32(GPR_U32(ctx, 6), 2));
    // 0x1df6b8: 0xdfbf0000  ld          $ra, 0x0($sp)
    ctx->pc = 0x1df6b8u;
    SET_GPR_U64(ctx, 31, READ64(ADD32(GPR_U32(ctx, 29), 0)));
    // 0x1df6bc: 0xc23021  addu        $a2, $a2, $v0
    ctx->pc = 0x1df6bcu;
    SET_GPR_S32(ctx, 6, (int32_t)ADD32(GPR_U32(ctx, 6), GPR_U32(ctx, 2)));
    // 0x1df6c0: 0x630c0  sll         $a2, $a2, 3
    ctx->pc = 0x1df6c0u;
    SET_GPR_S32(ctx, 6, (int32_t)SLL32(GPR_U32(ctx, 6), 3));
    // 0x1df6c4: 0x80771c6  j           func_1DC718
    ctx->pc = 0x1DF6C4u;
    ctx->pc = 0x1DF6C8u;
    ctx->in_delay_slot = true;
    ctx->branch_pc = 0x1DF6C4u;
    // 0x1df6c8: 0x27bd0010  addiu       $sp, $sp, 0x10 (Delay Slot)
    SET_GPR_S32(ctx, 29, (int32_t)ADD32(GPR_U32(ctx, 29), 16));
    ctx->in_delay_slot = false;
    ctx->pc = 0x1DC718u;
    sub_001DC718_0x1dc718(rdram, ctx, runtime); return;
    ctx->pc = 0x1DF6CCu;
    // 0x1df6cc: 0x0  nop
    ctx->pc = 0x1df6ccu;
    // NOP
}
