INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rutgers/OneDrive - Rutgers University/Desktop/Embedded Systems/Lab3/Lab3.srcs/sources_1/new/clock_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_div'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rutgers/OneDrive - Rutgers University/Desktop/Embedded Systems/Lab3/Lab3.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debounce'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rutgers/OneDrive - Rutgers University/Desktop/Embedded Systems/Lab3/Lab3.srcs/sources_1/new/uart_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rutgers/OneDrive - Rutgers University/Desktop/Embedded Systems/Lab3/Lab3.srcs/sources_1/new/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rutgers/OneDrive - Rutgers University/Desktop/Embedded Systems/Lab3/Lab3.srcs/sim_1/new/uart_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_top_tb'
