// Seed: 3699674684
module module_0 (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wire id_5
);
  assign id_1 = -1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_5 = 32'd9,
    parameter id_8 = 32'd65
) (
    input supply1 id_0,
    output supply1 id_1,
    input supply1 _id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri _id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply1 _id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri id_11,
    input supply0 id_12,
    output uwire id_13,
    input supply0 id_14,
    input tri0 id_15,
    input uwire id_16,
    output supply1 id_17
);
  assign id_10 = (1);
  module_0 modCall_1 (
      id_3,
      id_11,
      id_14,
      id_4,
      id_9,
      id_17
  );
  assign modCall_1.id_4 = 0;
  logic [id_2 : id_5  <<  id_8] id_19;
  ;
  assign id_19 = (id_16);
endmodule
