"/home/kaushal/Downloads/efinity/2023.2/bin/efx_map" --project "HW_FIFO_UART" --write-efx-verilog "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.map.v" --write-premap-module "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.elab.vdb" --binary-db "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow/HW_FIFO_UART.vdb" --device "T120F324" --family "Trion" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/work_syn" --output-dir "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/outflow" --project-xml "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART/HW_FIFO_UART.xml" --I "/home/kaushal/Vicharak/Sample_Projects/HW_FIFO_UART"