```verilog
// Full Adder Testbench
module full_adder_tb;

    reg A;
    reg B;
    reg Cin;

    wire Sum;
    wire Cout;

    // Instantiate Full Adder
    full_adder uut (
        .A(A),
        .B(B),
        .Cin(Cin),
        .Sum(Sum),
        .Cout(Cout)
    );

    initial begin
        $monitor("A=%b B=%b Cin=%b | Sum=%b Cout=%b",
                  A, B, Cin, Sum, Cout);

        A=0; B=0; Cin=0;
        #10 A=0; B=0; Cin=1;
        #10 A=0; B=1; Cin=0;
        #10 A=0; B=1; Cin=1;
        #10 A=1; B=0; Cin=0;
        #10 A=1; B=0; Cin=1;
        #10 A=1; B=1; Cin=0;
        #10 A=1; B=1; Cin=1;

        #10 $finish;
    end

endmodule
```
