Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Jan 18 11:48:55 2017
| Host         : MANTA-RAY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LMAC3_vc709_2015_4_timing_summary_routed.rpt -rpx LMAC3_vc709_2015_4_timing_summary_routed.rpx
| Design       : LMAC3_vc709_2015_4
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 101 register/latch pins with no clock driven by root clock pin: network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/cntr_speed_reg[0]/C (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/cntr_speed_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 202 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.397        0.000                      0                38351        0.024        0.000                      0                38309        0.272        0.000                       0                 17107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                        ------------         ----------      --------------
mcb_clk_ref                                                                                                                                                  {0.000 2.500}        5.000           200.000         
  clk50                                                                                                                                                      {0.000 10.000}       20.000          50.000          
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
xphy_refclk_clk_p                                                                                                                                            {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mcb_clk_ref                                                                                                                                                        4.440        0.000                      0                    2        0.207        0.000                      0                    2        2.150        0.000                       0                     3  
  clk50                                                                                                                                                           13.779        0.000                      0                  435        0.083        0.000                      0                  435        9.232        0.000                       0                   130  
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.397        0.000                      0                 3788        0.065        0.000                      0                 3788        0.272        0.000                       0                  1447  
network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.933        0.000                      0                  344        0.108        0.000                      0                  344        0.272        0.000                       0                   206  
xphy_refclk_clk_p                                                                                                                                                  0.573        0.000                      0                33781        0.024        0.000                      0                33739        0.686        0.000                       0                 15321  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                   From Clock                                                                                                                                                   To Clock                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                   ----------                                                                                                                                                   --------                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.213        0.000                      0                    1        0.345        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mcb_clk_ref
  To Clock:  mcb_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        4.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mcb_clk_ref rise@5.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.302ns (51.181%)  route 0.288ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.288     4.795    clk_divide__0[0]
    SLICE_X106Y246       LUT2 (Prop_lut2_I0_O)        0.043     4.838 r  clk_divide[1]_i_1/O
                         net (fo=1, routed)           0.000     4.838    clk_divide[1]_i_1_n_1
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     5.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950     7.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095     8.855    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/C
                         clock pessimism              0.393     9.248    
                         clock uncertainty           -0.035     9.213    
    SLICE_X106Y246       FDRE (Setup_fdre_C_D)        0.065     9.278    clk_divide_reg[1]
  -------------------------------------------------------------------
                         required time                          9.278    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  4.440    

Slack (MET) :             4.440ns  (required time - arrival time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mcb_clk_ref rise@5.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.302ns (51.268%)  route 0.287ns (48.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.855ns = ( 8.855 - 5.000 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 f  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.287     4.794    clk_divide__0[0]
    SLICE_X106Y246       LUT1 (Prop_lut1_I0_O)        0.043     4.837 r  clk_divide[0]_i_1/O
                         net (fo=1, routed)           0.000     4.837    clk_divide[0]_i_1_n_1
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     5.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950     7.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095     8.855    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
                         clock pessimism              0.393     9.248    
                         clock uncertainty           -0.035     9.213    
    SLICE_X106Y246       FDRE (Setup_fdre_C_D)        0.064     9.277    clk_divide_reg[0]
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                  4.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcb_clk_ref rise@0.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 f  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.148     2.374    clk_divide__0[0]
    SLICE_X106Y246       LUT1 (Prop_lut1_I0_O)        0.028     2.402 r  clk_divide[0]_i_1/O
                         net (fo=1, routed)           0.000     2.402    clk_divide[0]_i_1_n_1
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
                         clock pessimism             -0.343     2.108    
    SLICE_X106Y246       FDRE (Hold_fdre_C_D)         0.087     2.195    clk_divide_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcb_clk_ref rise@0.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.650%)  route 0.148ns (50.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.148     2.374    clk_divide__0[0]
    SLICE_X106Y246       LUT2 (Prop_lut2_I0_O)        0.028     2.402 r  clk_divide[1]_i_1/O
                         net (fo=1, routed)           0.000     2.402    clk_divide[1]_i_1_n_1
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE                                         r  clk_divide_reg[1]/C
                         clock pessimism             -0.343     2.108    
    SLICE_X106Y246       FDRE (Hold_fdre_C_D)         0.087     2.195    clk_divide_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcb_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ref_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16  u_bufg_clk_ref/I
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X106Y246  clk_divide_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X106Y246  clk_divide_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_divide_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :            0  Failing Endpoints,  Worst Slack       13.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 2.478ns (40.562%)  route 3.631ns (59.438%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 25.972 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.596    12.326    cc_inst/processor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X49Y176        LUT6 (Prop_lut6_I0_O)        0.132    12.458 r  cc_inst/processor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.458    cc_inst/processor/half_arith_logical_2
    SLICE_X49Y176        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.653 r  cc_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.653    cc_inst/processor/carry_arith_logical_3
    SLICE_X49Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.819 r  cc_inst/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.819    cc_inst/processor/arith_logical_value_5
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.369    25.972    cc_inst/processor/clk50
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.612    26.584    
                         clock uncertainty           -0.035    26.549    
    SLICE_X49Y177        FDRE (Setup_fdre_C_D)        0.049    26.598    cc_inst/processor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 13.779    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.476ns (40.542%)  route 3.631ns (59.458%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 25.973 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.596    12.326    cc_inst/processor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X49Y176        LUT6 (Prop_lut6_I0_O)        0.132    12.458 r  cc_inst/processor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.458    cc_inst/processor/half_arith_logical_2
    SLICE_X49Y176        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.653 r  cc_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.653    cc_inst/processor/carry_arith_logical_3
    SLICE_X49Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.706 r  cc_inst/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.706    cc_inst/processor/carry_arith_logical_7
    SLICE_X49Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.817 r  cc_inst/processor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.817    cc_inst/processor/arith_carry_value
    SLICE_X49Y178        FDRE                                         r  cc_inst/processor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.370    25.973    cc_inst/processor/clk50
    SLICE_X49Y178        FDRE                                         r  cc_inst/processor/arith_carry_flop/C
                         clock pessimism              0.612    26.585    
                         clock uncertainty           -0.035    26.550    
    SLICE_X49Y178        FDRE (Setup_fdre_C_D)        0.049    26.599    cc_inst/processor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         26.599    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.796ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.461ns (40.396%)  route 3.631ns (59.604%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 25.972 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.596    12.326    cc_inst/processor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X49Y176        LUT6 (Prop_lut6_I0_O)        0.132    12.458 r  cc_inst/processor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.458    cc_inst/processor/half_arith_logical_2
    SLICE_X49Y176        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.653 r  cc_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.653    cc_inst/processor/carry_arith_logical_3
    SLICE_X49Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.802 r  cc_inst/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.802    cc_inst/processor/arith_logical_value_7
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.369    25.972    cc_inst/processor/clk50
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.612    26.584    
                         clock uncertainty           -0.035    26.549    
    SLICE_X49Y177        FDRE (Setup_fdre_C_D)        0.049    26.598    cc_inst/processor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                 13.796    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.423ns (40.022%)  route 3.631ns (59.978%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 25.972 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.596    12.326    cc_inst/processor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X49Y176        LUT6 (Prop_lut6_I0_O)        0.132    12.458 r  cc_inst/processor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.458    cc_inst/processor/half_arith_logical_2
    SLICE_X49Y176        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.653 r  cc_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.653    cc_inst/processor/carry_arith_logical_3
    SLICE_X49Y177        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.764 r  cc_inst/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.764    cc_inst/processor/arith_logical_value_4
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.369    25.972    cc_inst/processor/clk50
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.612    26.584    
                         clock uncertainty           -0.035    26.549    
    SLICE_X49Y177        FDRE (Setup_fdre_C_D)        0.049    26.598    cc_inst/processor/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 2.423ns (40.022%)  route 3.631ns (59.978%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 25.972 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.596    12.326    cc_inst/processor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X49Y176        LUT6 (Prop_lut6_I0_O)        0.132    12.458 r  cc_inst/processor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.458    cc_inst/processor/half_arith_logical_2
    SLICE_X49Y176        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    12.653 r  cc_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.653    cc_inst/processor/carry_arith_logical_3
    SLICE_X49Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.764 r  cc_inst/processor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.764    cc_inst/processor/arith_logical_value_6
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.369    25.972    cc_inst/processor/clk50
    SLICE_X49Y177        FDRE                                         r  cc_inst/processor/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.612    26.584    
                         clock uncertainty           -0.035    26.549    
    SLICE_X49Y177        FDRE (Setup_fdre_C_D)        0.049    26.598    cc_inst/processor/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[3].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 2.295ns (38.726%)  route 3.631ns (61.274%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 25.971 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.596    12.326    cc_inst/processor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X49Y176        LUT6 (Prop_lut6_I0_O)        0.132    12.458 r  cc_inst/processor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.458    cc_inst/processor/half_arith_logical_2
    SLICE_X49Y176        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.178    12.636 r  cc_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.636    cc_inst/processor/arith_logical_value_3
    SLICE_X49Y176        FDRE                                         r  cc_inst/processor/data_path_loop[3].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.368    25.971    cc_inst/processor/clk50
    SLICE_X49Y176        FDRE                                         r  cc_inst/processor/data_path_loop[3].arith_logical_flop/C
                         clock pessimism              0.612    26.583    
                         clock uncertainty           -0.035    26.548    
    SLICE_X49Y176        FDRE (Setup_fdre_C_D)        0.049    26.597    cc_inst/processor/data_path_loop[3].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         26.597    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                 13.961    

Slack (MET) :             14.022ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[2].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.234ns (38.089%)  route 3.631ns (61.911%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 25.971 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.596    12.326    cc_inst/processor/data_path_loop[2].arith_logical_lut/I0
    SLICE_X49Y176        LUT6 (Prop_lut6_I0_O)        0.132    12.458 r  cc_inst/processor/data_path_loop[2].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.458    cc_inst/processor/half_arith_logical_2
    SLICE_X49Y176        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117    12.575 r  cc_inst/processor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.575    cc_inst/processor/arith_logical_value_2
    SLICE_X49Y176        FDRE                                         r  cc_inst/processor/data_path_loop[2].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.368    25.971    cc_inst/processor/clk50
    SLICE_X49Y176        FDRE                                         r  cc_inst/processor/data_path_loop[2].arith_logical_flop/C
                         clock pessimism              0.612    26.583    
                         clock uncertainty           -0.035    26.548    
    SLICE_X49Y176        FDRE (Setup_fdre_C_D)        0.049    26.597    cc_inst/processor/data_path_loop[2].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         26.597    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                 14.022    

Slack (MET) :             14.198ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/i2c_mux_rst_b_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.117ns (37.303%)  route 3.558ns (62.697%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 25.973 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.523    12.253    cc_inst/processor/port_id[2]
    SLICE_X51Y178        LUT4 (Prop_lut4_I2_O)        0.132    12.385 r  cc_inst/processor/i2c_mux_rst_b_int_i_1/O
                         net (fo=1, routed)           0.000    12.385    cc_inst/processor_n_2
    SLICE_X51Y178        FDRE                                         r  cc_inst/i2c_mux_rst_b_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.370    25.973    cc_inst/clk50
    SLICE_X51Y178        FDRE                                         r  cc_inst/i2c_mux_rst_b_int_reg/C
                         clock pessimism              0.612    26.585    
                         clock uncertainty           -0.035    26.550    
    SLICE_X51Y178        FDRE (Setup_fdre_C_D)        0.033    26.583    cc_inst/i2c_mux_rst_b_int_reg
  -------------------------------------------------------------------
                         required time                         26.583    
                         arrival time                         -12.385    
  -------------------------------------------------------------------
                         slack                                 14.198    

Slack (MET) :             14.232ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/si5324_rst_n_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.117ns (37.521%)  route 3.525ns (62.479%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 25.973 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          1.490    12.220    cc_inst/processor/port_id[2]
    SLICE_X51Y178        LUT4 (Prop_lut4_I2_O)        0.132    12.352 r  cc_inst/processor/si5324_rst_n_int_i_1/O
                         net (fo=1, routed)           0.000    12.352    cc_inst/processor_n_1
    SLICE_X51Y178        FDRE                                         r  cc_inst/si5324_rst_n_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.370    25.973    cc_inst/clk50
    SLICE_X51Y178        FDRE                                         r  cc_inst/si5324_rst_n_int_reg/C
                         clock pessimism              0.612    26.585    
                         clock uncertainty           -0.035    26.550    
    SLICE_X51Y178        FDRE (Setup_fdre_C_D)        0.034    26.584    cc_inst/si5324_rst_n_int_reg
  -------------------------------------------------------------------
                         required time                         26.584    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                 14.232    

Slack (MET) :             14.294ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.117ns (38.315%)  route 3.408ns (61.685%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 25.971 - 20.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.228     4.248    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.507 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.527     5.034    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.127 r  buffer_clk50/O
                         net (fo=129, routed)         1.583     6.709    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800     8.509 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.578    10.087    cc_inst/processor/lower_reg_banks/ADDRC0
    SLICE_X46Y176        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.133 r  cc_inst/processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.457    10.591    cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X45Y175        LUT5 (Prop_lut5_I0_O)        0.139    10.730 r  cc_inst/processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=22, routed)          0.600    11.330    cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC2
    SLICE_X50Y175        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.132    11.462 r  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.773    12.235    cc_inst/processor/spm_ram_data_6
    SLICE_X51Y176        FDRE                                         r  cc_inst/processor/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.095    23.855    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.206    24.061 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.459    24.520    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.603 r  buffer_clk50/O
                         net (fo=129, routed)         1.368    25.971    cc_inst/processor/clk50
    SLICE_X51Y176        FDRE                                         r  cc_inst/processor/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.612    26.583    
                         clock uncertainty           -0.035    26.548    
    SLICE_X51Y176        FDRE (Setup_fdre_C_D)       -0.019    26.529    cc_inst/processor/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         26.529    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                 14.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[7].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.820%)  route 0.109ns (52.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.689     3.187    cc_inst/processor/clk50
    SLICE_X47Y175        FDRE                                         r  cc_inst/processor/address_loop[7].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y175        FDRE (Prop_fdre_C_Q)         0.100     3.287 r  cc_inst/processor/address_loop[7].pc_flop/Q
                         net (fo=3, routed)           0.109     3.396    cc_inst/processor/stack_ram_high/DIB1
    SLICE_X46Y175        RAMD32                                       r  cc_inst/processor/stack_ram_high/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.909     3.824    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y175        RAMD32                                       r  cc_inst/processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.626     3.198    
    SLICE_X46Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     3.313    cc_inst/processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.313    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X47Y176        FDRE                                         r  cc_inst/processor/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.100     3.388    cc_inst/processor/stack_ram_high/DIC1
    SLICE_X46Y175        RAMD32                                       r  cc_inst/processor/stack_ram_high/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.909     3.824    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y175        RAMD32                                       r  cc_inst/processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.626     3.198    
    SLICE_X46Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     3.304    cc_inst/processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.388    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.606%)  route 0.124ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X47Y176        FDRE                                         r  cc_inst/processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.124     3.412    cc_inst/processor/stack_ram_high/DIC0
    SLICE_X46Y175        RAMD32                                       r  cc_inst/processor/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.909     3.824    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y175        RAMD32                                       r  cc_inst/processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.626     3.198    
    SLICE_X46Y175        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.327    cc_inst/processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.044%)  route 0.113ns (52.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X47Y176        FDRE                                         r  cc_inst/processor/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.113     3.400    cc_inst/processor/stack_ram_high/DID1
    SLICE_X46Y175        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.909     3.824    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y175        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD_D1/CLK
                         clock pessimism             -0.626     3.198    
    SLICE_X46Y175        RAMS32 (Hold_rams32_CLK_I)
                                                      0.110     3.308    cc_inst/processor/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.100ns (28.431%)  route 0.252ns (71.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.857ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X47Y176        FDRE                                         r  cc_inst/processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.252     3.540    cc_inst/program_rom/address[8]
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.943     3.857    cc_inst/program_rom/clk50
    RAMB36_X3Y35         RAMB36E1                                     r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.626     3.231    
    RAMB36_X3Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.414    cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_high/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.896%)  route 0.171ns (63.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.690     3.188    cc_inst/processor/clk50
    SLICE_X47Y176        FDRE                                         r  cc_inst/processor/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  cc_inst/processor/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.171     3.459    cc_inst/processor/stack_ram_high/DID0
    SLICE_X46Y175        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.909     3.824    cc_inst/processor/stack_ram_high/WCLK
    SLICE_X46Y175        RAMS32                                       r  cc_inst/processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.626     3.198    
    SLICE_X46Y175        RAMS32 (Hold_rams32_CLK_I)
                                                      0.129     3.327    cc_inst/processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.459    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.481%)  route 0.215ns (64.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.693     3.191    cc_inst/processor/clk50
    SLICE_X46Y179        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDRE (Prop_fdre_C_Q)         0.118     3.309 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.215     3.523    cc_inst/processor/lower_reg_banks/ADDRD4
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/lower_reg_banks/WCLK
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.626     3.199    
    SLICE_X46Y176        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.384    cc_inst/processor/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.481%)  route 0.215ns (64.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.693     3.191    cc_inst/processor/clk50
    SLICE_X46Y179        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDRE (Prop_fdre_C_Q)         0.118     3.309 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.215     3.523    cc_inst/processor/lower_reg_banks/ADDRD4
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/lower_reg_banks/WCLK
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.626     3.199    
    SLICE_X46Y176        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.384    cc_inst/processor/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.481%)  route 0.215ns (64.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.693     3.191    cc_inst/processor/clk50
    SLICE_X46Y179        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDRE (Prop_fdre_C_Q)         0.118     3.309 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.215     3.523    cc_inst/processor/lower_reg_banks/ADDRD4
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/lower_reg_banks/WCLK
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.626     3.199    
    SLICE_X46Y176        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.384    cc_inst/processor/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cc_inst/processor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.481%)  route 0.215ns (64.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.825ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.542     2.108    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.226 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.246     2.472    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.498 r  buffer_clk50/O
                         net (fo=129, routed)         0.693     3.191    cc_inst/processor/clk50
    SLICE_X46Y179        FDRE                                         r  cc_inst/processor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDRE (Prop_fdre_C_Q)         0.118     3.309 r  cc_inst/processor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.215     3.523    cc_inst/processor/lower_reg_banks/ADDRD4
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.744     2.451    clk_ref_200
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.147     2.598 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.287     2.885    clk_divide[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.915 r  buffer_clk50/O
                         net (fo=129, routed)         0.910     3.825    cc_inst/processor/lower_reg_banks/WCLK
    SLICE_X46Y176        RAMD32                                       r  cc_inst/processor/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.626     3.199    
    SLICE_X46Y176        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     3.384    cc_inst/processor/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divide_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X3Y35   cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         20.000      18.592     BUFGCTRL_X0Y2  buffer_clk50/I
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X47Y177  cc_inst/processor/address_loop[11].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X49Y176  cc_inst/processor/alu_mux_sel1_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X51Y176  cc_inst/processor/data_path_loop[0].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X49Y176  cc_inst/processor/data_path_loop[3].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X51Y176  cc_inst/processor/data_path_loop[6].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X48Y178  cc_inst/processor/flag_enable_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X47Y178  cc_inst/processor/run_flop/C
Min Period        n/a     FDRE/C              n/a            0.750         20.000      19.250     SLICE_X46Y177  cc_inst/processor/shadow_bank_flop/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y174  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X50Y175  cc_inst/processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y176  cc_inst/processor/upper_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y176  cc_inst/processor/upper_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y175  cc_inst/processor/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/stack_ram_low/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X46Y174  cc_inst/processor/stack_ram_low/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[56]/CE
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.223ns (9.261%)  route 2.185ns (90.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 5.225 - 3.103 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.860     2.353    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X215Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y163       FDRE (Prop_fdre_C_Q)         0.223     2.576 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/Q
                         net (fo=41, routed)          2.185     4.761    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__7[0]
    SLICE_X198Y165       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.798     5.225    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X198Y165       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[56]/C
                         clock pessimism              0.169     5.394    
                         clock uncertainty           -0.035     5.359    
    SLICE_X198Y165       FDSE (Setup_fdse_C_CE)      -0.201     5.158    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[56]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.517ns (19.691%)  route 2.109ns (80.309%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 5.228 - 3.103 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.855     2.348    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X210Y165       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y165       FDRE (Prop_fdre_C_Q)         0.259     2.607 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[25]/Q
                         net (fo=15, routed)          0.401     3.008    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[25]
    SLICE_X208Y167       LUT2 (Prop_lut2_I1_O)        0.043     3.051 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38/O
                         net (fo=1, routed)           0.326     3.377    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38_n_1
    SLICE_X208Y167       LUT6 (Prop_lut6_I1_O)        0.043     3.420 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30/O
                         net (fo=1, routed)           0.569     3.989    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30_n_1
    SLICE_X205Y166       LUT6 (Prop_lut6_I4_O)        0.043     4.032 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16/O
                         net (fo=1, routed)           0.277     4.309    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16_n_1
    SLICE_X205Y164       LUT6 (Prop_lut6_I1_O)        0.043     4.352 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.347     4.698    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_1
    SLICE_X203Y164       LUT6 (Prop_lut6_I2_O)        0.043     4.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.189     4.931    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_1
    SLICE_X203Y163       LUT5 (Prop_lut5_I2_O)        0.043     4.974 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.974    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_1
    SLICE_X203Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.801     5.228    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.169     5.397    
                         clock uncertainty           -0.035     5.362    
    SLICE_X203Y163       FDRE (Setup_fdre_C_D)        0.034     5.396    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.396    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.517ns (19.706%)  route 2.107ns (80.294%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 5.228 - 3.103 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.855     2.348    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X210Y165       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y165       FDRE (Prop_fdre_C_Q)         0.259     2.607 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[25]/Q
                         net (fo=15, routed)          0.401     3.008    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/Q[25]
    SLICE_X208Y167       LUT2 (Prop_lut2_I1_O)        0.043     3.051 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38/O
                         net (fo=1, routed)           0.326     3.377    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_38_n_1
    SLICE_X208Y167       LUT6 (Prop_lut6_I1_O)        0.043     3.420 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30/O
                         net (fo=1, routed)           0.569     3.989    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_30_n_1
    SLICE_X205Y166       LUT6 (Prop_lut6_I4_O)        0.043     4.032 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16/O
                         net (fo=1, routed)           0.277     4.309    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_16_n_1
    SLICE_X205Y164       LUT6 (Prop_lut6_I1_O)        0.043     4.352 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8/O
                         net (fo=1, routed)           0.347     4.698    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_8_n_1
    SLICE_X203Y164       LUT6 (Prop_lut6_I2_O)        0.043     4.741 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.187     4.929    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_1
    SLICE_X203Y163       LUT6 (Prop_lut6_I0_O)        0.043     4.972 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     4.972    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_1
    SLICE_X203Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.801     5.228    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X203Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.169     5.397    
                         clock uncertainty           -0.035     5.362    
    SLICE_X203Y163       FDRE (Setup_fdre_C_D)        0.033     5.395    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.223ns (9.642%)  route 2.090ns (90.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 5.227 - 3.103 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.860     2.353    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X215Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y163       FDRE (Prop_fdre_C_Q)         0.223     2.576 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/Q
                         net (fo=41, routed)          2.090     4.666    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__7[0]
    SLICE_X198Y163       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.800     5.227    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X198Y163       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[24]/C
                         clock pessimism              0.169     5.396    
                         clock uncertainty           -0.035     5.361    
    SLICE_X198Y163       FDSE (Setup_fdse_C_CE)      -0.201     5.160    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[24]
  -------------------------------------------------------------------
                         required time                          5.160    
                         arrival time                          -4.666    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.007ns (40.972%)  route 1.451ns (59.028%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 5.235 - 3.103 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.853     2.346    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X204Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y163       FDRE (Prop_fdre_C_Q)         0.259     2.605 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[4]/Q
                         net (fo=14, routed)          0.555     3.160    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/block_field[2]
    SLICE_X206Y162       LUT5 (Prop_lut5_I0_O)        0.043     3.203 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_i_56/O
                         net (fo=1, routed)           0.000     3.203    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_i_56_n_1
    SLICE_X206Y162       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     3.449 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.449    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_43_n_1
    SLICE_X206Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.503 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.503    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_33_n_1
    SLICE_X206Y164       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.557 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.557    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_23_n_1
    SLICE_X206Y165       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.611 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.611    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_13_n_1
    SLICE_X206Y166       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.665 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.665    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_7_n_1
    SLICE_X206Y167       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     3.741 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/mcp1_ignore_next_mismatch_reg_i_5/CO[1]
                         net (fo=2, routed)           0.563     4.304    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/CO[0]
    SLICE_X206Y158       LUT6 (Prop_lut6_I0_O)        0.124     4.428 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_ignore_next_mismatch_i_2/O
                         net (fo=2, routed)           0.333     4.761    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_err_block_count_inc_out_reg
    SLICE_X206Y157       LUT5 (Prop_lut5_I3_O)        0.043     4.804 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_block_lock_fsm_i/mcp1_err_block_count_inc_out_i_1/O
                         net (fo=1, routed)           0.000     4.804    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg_0
    SLICE_X206Y157       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.808     5.235    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/rxusrclk2
    SLICE_X206Y157       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg/C
                         clock pessimism              0.169     5.404    
                         clock uncertainty           -0.035     5.369    
    SLICE_X206Y157       FDRE (Setup_fdre_C_D)        0.064     5.433    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_pcs_test_i/mcp1_err_block_count_inc_out_reg
  -------------------------------------------------------------------
                         required time                          5.433    
                         arrival time                          -4.804    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[36]/CE
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.223ns (10.292%)  route 1.944ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 5.223 - 3.103 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.860     2.353    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X215Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y163       FDRE (Prop_fdre_C_Q)         0.223     2.576 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/Q
                         net (fo=41, routed)          1.944     4.520    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__7[0]
    SLICE_X196Y165       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.796     5.223    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X196Y165       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[36]/C
                         clock pessimism              0.169     5.392    
                         clock uncertainty           -0.035     5.357    
    SLICE_X196Y165       FDSE (Setup_fdse_C_CE)      -0.178     5.179    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[36]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[39]/CE
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.223ns (10.292%)  route 1.944ns (89.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 5.223 - 3.103 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.860     2.353    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X215Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y163       FDRE (Prop_fdre_C_Q)         0.223     2.576 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/Q
                         net (fo=41, routed)          1.944     4.520    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__7[0]
    SLICE_X196Y165       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.796     5.223    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X196Y165       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[39]/C
                         clock pessimism              0.169     5.392    
                         clock uncertainty           -0.035     5.357    
    SLICE_X196Y165       FDSE (Setup_fdse_C_CE)      -0.178     5.179    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[39]
  -------------------------------------------------------------------
                         required time                          5.179    
                         arrival time                          -4.520    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.388ns (19.144%)  route 1.639ns (80.856%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 5.234 - 3.103 ) 
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.863     2.356    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X216Y158       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y158       FDRE (Prop_fdre_C_Q)         0.259     2.615 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[9]/Q
                         net (fo=2, routed)           0.528     3.143    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_reg[9]
    SLICE_X218Y158       LUT5 (Prop_lut5_I0_O)        0.043     3.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11/O
                         net (fo=1, routed)           0.359     3.544    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_11_n_1
    SLICE_X218Y158       LUT4 (Prop_lut4_I2_O)        0.043     3.587 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.201     3.789    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[12]
    SLICE_X218Y160       LUT5 (Prop_lut5_I1_O)        0.043     3.832 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.551     4.383    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_3
    SLICE_X211Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.807     5.234    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X211Y162       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.169     5.403    
                         clock uncertainty           -0.035     5.368    
    SLICE_X211Y162       FDRE (Setup_fdre_C_R)       -0.304     5.064    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          5.064    
                         arrival time                          -4.383    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]/CE
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.223ns (10.504%)  route 1.900ns (89.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 5.225 - 3.103 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.860     2.353    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2
    SLICE_X215Y163       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y163       FDRE (Prop_fdre_C_Q)         0.223     2.576 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_RXRATECOUNTER.rxratecounter_i/rxusrclk2_en156_reg_rep__8/Q
                         net (fo=41, routed)          1.900     4.476    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2_en156_reg_rep__7[0]
    SLICE_X197Y161       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.798     5.225    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X197Y161       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]/C
                         clock pessimism              0.169     5.394    
                         clock uncertainty           -0.035     5.359    
    SLICE_X197Y161       FDSE (Setup_fdse_C_CE)      -0.201     5.158    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[35]
  -------------------------------------------------------------------
                         required time                          5.158    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_ctrl_delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.259ns (12.996%)  route 1.734ns (87.004%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 5.229 - 3.103 ) 
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.863     2.356    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gt0_rxbufreset_i_reg
    SLICE_X212Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y154       FDRE (Prop_fdre_C_Q)         0.259     2.615 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=260, routed)         1.734     4.349    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxreset_rxusrclk2
    SLICE_X197Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_ctrl_delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.802     5.229    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X197Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_ctrl_delay_reg[5]/C
                         clock pessimism              0.169     5.398    
                         clock uncertainty           -0.035     5.363    
    SLICE_X197Y154       FDRE (Setup_fdre_C_R)       -0.304     5.059    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_ctrl_delay_reg[5]
  -------------------------------------------------------------------
                         required time                          5.059    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                  0.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.445     4.086    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X195Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y154       FDRE (Prop_fdre_C_Q)         0.100     4.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[57]/Q
                         net (fo=1, routed)           0.094     4.280    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIB1
    SLICE_X196Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X196Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB_D1/CLK
                         clock pessimism             -0.242     4.100    
    SLICE_X196Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.215    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X201Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y155       FDRE (Prop_fdre_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[1]/Q
                         net (fo=1, routed)           0.095     4.283    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/DIA1
    SLICE_X200Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.602     4.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X200Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1/CLK
                         clock pessimism             -0.241     4.102    
    SLICE_X200Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.210    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.283    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.554%)  route 0.147ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X199Y153       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y153       FDRE (Prop_fdre_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[8]/Q
                         net (fo=1, routed)           0.147     4.335    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/DIB0
    SLICE_X196Y152       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.602     4.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/WCLK
    SLICE_X196Y152       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.220     4.123    
    SLICE_X196Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.255    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.304%)  route 0.148ns (59.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.448     4.089    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X198Y152       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y152       FDRE (Prop_fdre_C_Q)         0.100     4.189 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[14]/Q
                         net (fo=1, routed)           0.148     4.337    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/DIB0
    SLICE_X196Y150       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.602     4.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X196Y150       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.220     4.123    
    SLICE_X196Y150       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.255    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -4.255    
                         arrival time                           4.337    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.583%)  route 0.153ns (60.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X203Y153       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y153       FDSE (Prop_fdse_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[4]/Q
                         net (fo=1, routed)           0.153     4.341    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIB0
    SLICE_X196Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X196Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB/CLK
                         clock pessimism             -0.220     4.122    
    SLICE_X196Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.254    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMB
  -------------------------------------------------------------------
                         required time                         -4.254    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.445     4.086    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X195Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y155       FDRE (Prop_fdre_C_Q)         0.100     4.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[58]/Q
                         net (fo=1, routed)           0.134     4.320    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/DIC0
    SLICE_X196Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/WCLK
    SLICE_X196Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC/CLK
                         clock pessimism             -0.242     4.100    
    SLICE_X196Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.229    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.030%)  route 0.138ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X201Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y155       FDRE (Prop_fdre_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_cc_seq_out_reg[0]/Q
                         net (fo=1, routed)           0.138     4.326    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/DIA0
    SLICE_X200Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.602     4.343    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/WCLK
    SLICE_X200Y154       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA/CLK
                         clock pessimism             -0.241     4.102    
    SLICE_X200Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.233    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_72_73/RAMA
  -------------------------------------------------------------------
                         required time                         -4.233    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.080%)  route 0.138ns (57.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X199Y153       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y153       FDRE (Prop_fdre_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[40]/Q
                         net (fo=1, routed)           0.138     4.326    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIC0
    SLICE_X200Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.603     4.344    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X200Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC/CLK
                         clock pessimism             -0.241     4.103    
    SLICE_X200Y151       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     4.232    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.699%)  route 0.140ns (58.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.445     4.086    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X194Y155       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y155       FDRE (Prop_fdre_C_Q)         0.100     4.186 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_ctrl_out_reg[2]/Q
                         net (fo=1, routed)           0.140     4.326    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/DIA0
    SLICE_X196Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.601     4.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/WCLK
    SLICE_X196Y153       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.242     4.100    
    SLICE_X196Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.231    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -4.231    
                         arrival time                           4.326    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.228%)  route 0.143ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.241ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     3.641 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.447     4.088    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/rxusrclk2
    SLICE_X201Y154       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y154       FDRE (Prop_fdre_C_Q)         0.100     4.188 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/idle_delete_i/mcp1_fifo_data_out_reg[38]/Q
                         net (fo=1, routed)           0.143     4.331    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/DIB0
    SLICE_X200Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     3.741 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1445, routed)        0.603     4.344    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/WCLK
    SLICE_X200Y151       RAMD32                                       r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.241     4.103    
    SLICE_X200Y151       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.235    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y36         network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y162       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y162       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y162       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C
Min Period        n/a     FDSE/C                   n/a            0.750         3.103       2.353      SLICE_X210Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/FSM_onehot_mcp1_state_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y155       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y155       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/rx_sample_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X204Y152       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK               n/a            0.768         1.551       0.783      SLICE_X200Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X196Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a            0.768         1.551       0.783      SLICE_X196Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.274ns (13.875%)  route 1.701ns (86.125%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 6.766 - 3.103 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.826     3.943    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X219Y129       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y129       FDRE (Prop_fdre_C_Q)         0.223     4.166 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/Q
                         net (fo=72, routed)          1.324     5.490    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/ADDRB0
    SLICE_X220Y134       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051     5.541 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB/O
                         net (fo=1, routed)           0.377     5.918    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[38]
    SLICE_X221Y138       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.693     6.766    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X221Y138       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]/C
                         clock pessimism              0.237     7.003    
                         clock uncertainty           -0.035     6.968    
    SLICE_X221Y138       FDRE (Setup_fdre_C_D)       -0.117     6.851    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[38]
  -------------------------------------------------------------------
                         required time                          6.851    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.345ns (19.808%)  route 1.397ns (80.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 6.770 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y144       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y144       FDRE (Prop_fdre_C_Q)         0.259     4.215 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=19, routed)          0.633     4.848    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y144       LUT6 (Prop_lut6_I0_O)        0.043     4.891 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=3, routed)           0.357     5.247    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_1
    SLICE_X220Y141       LUT4 (Prop_lut4_I3_O)        0.043     5.290 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.407     5.698    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y145       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.697     6.770    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y145       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]/C
                         clock pessimism              0.264     7.034    
                         clock uncertainty           -0.035     6.999    
    SLICE_X220Y145       FDSE (Setup_fdse_C_S)       -0.281     6.718    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[6]
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.266ns (13.454%)  route 1.711ns (86.546%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.661ns = ( 6.764 - 3.103 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.826     3.943    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X219Y129       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y129       FDRE (Prop_fdre_C_Q)         0.223     4.166 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/Q
                         net (fo=72, routed)          1.324     5.490    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/ADDRB0
    SLICE_X220Y134       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     5.533 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMB_D1/O
                         net (fo=1, routed)           0.387     5.920    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[39]
    SLICE_X219Y135       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.691     6.764    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X219Y135       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]/C
                         clock pessimism              0.265     7.029    
                         clock uncertainty           -0.035     6.994    
    SLICE_X219Y135       FDRE (Setup_fdre_C_D)       -0.031     6.963    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[39]
  -------------------------------------------------------------------
                         required time                          6.963    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.266ns (13.621%)  route 1.687ns (86.379%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 6.765 - 3.103 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.826     3.943    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X219Y129       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y129       FDRE (Prop_fdre_C_Q)         0.223     4.166 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_addr_reg[0]/Q
                         net (fo=72, routed)          1.328     5.494    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/ADDRA0
    SLICE_X220Y134       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     5.537 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41/RAMA_D1/O
                         net (fo=1, routed)           0.359     5.896    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[37]
    SLICE_X221Y135       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.692     6.765    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X221Y135       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]/C
                         clock pessimism              0.237     7.002    
                         clock uncertainty           -0.035     6.967    
    SLICE_X221Y135       FDRE (Setup_fdre_C_D)       -0.009     6.958    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]
  -------------------------------------------------------------------
                         required time                          6.958    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.345ns (20.351%)  route 1.350ns (79.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 6.770 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y144       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y144       FDRE (Prop_fdre_C_Q)         0.259     4.215 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=19, routed)          0.633     4.848    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y144       LUT6 (Prop_lut6_I0_O)        0.043     4.891 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=3, routed)           0.357     5.247    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_1
    SLICE_X220Y141       LUT4 (Prop_lut4_I3_O)        0.043     5.290 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.361     5.651    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y146       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.697     6.770    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y146       FDSE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]/C
                         clock pessimism              0.264     7.034    
                         clock uncertainty           -0.035     6.999    
    SLICE_X220Y146       FDSE (Setup_fdse_C_S)       -0.281     6.718    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[0]
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.345ns (20.351%)  route 1.350ns (79.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 6.770 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y144       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y144       FDRE (Prop_fdre_C_Q)         0.259     4.215 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=19, routed)          0.633     4.848    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y144       LUT6 (Prop_lut6_I0_O)        0.043     4.891 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=3, routed)           0.357     5.247    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_1
    SLICE_X220Y141       LUT4 (Prop_lut4_I3_O)        0.043     5.290 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.361     5.651    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y146       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.697     6.770    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y146       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]/C
                         clock pessimism              0.264     7.034    
                         clock uncertainty           -0.035     6.999    
    SLICE_X220Y146       FDRE (Setup_fdre_C_R)       -0.281     6.718    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[2]
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.345ns (20.351%)  route 1.350ns (79.649%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns = ( 6.770 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y144       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y144       FDRE (Prop_fdre_C_Q)         0.259     4.215 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=19, routed)          0.633     4.848    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y144       LUT6 (Prop_lut6_I0_O)        0.043     4.891 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=3, routed)           0.357     5.247    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_1
    SLICE_X220Y141       LUT4 (Prop_lut4_I3_O)        0.043     5.290 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.361     5.651    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y146       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.697     6.770    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y146       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]/C
                         clock pessimism              0.264     7.034    
                         clock uncertainty           -0.035     6.999    
    SLICE_X220Y146       FDRE (Setup_fdre_C_R)       -0.281     6.718    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[5]
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.309ns (15.662%)  route 1.664ns (84.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 6.765 - 3.103 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.837     3.954    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X217Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y141       FDRE (Prop_fdre_C_Q)         0.223     4.177 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/Q
                         net (fo=38, routed)          1.218     5.395    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/sel0[0]
    SLICE_X219Y139       LUT4 (Prop_lut4_I0_O)        0.043     5.438 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[30]_i_2/O
                         net (fo=2, routed)           0.446     5.884    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[30]_i_2_n_1
    SLICE_X218Y138       LUT6 (Prop_lut6_I5_O)        0.043     5.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[14]_i_1/O
                         net (fo=1, routed)           0.000     5.927    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_25
    SLICE_X218Y138       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.692     6.765    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X218Y138       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[14]/C
                         clock pessimism              0.265     7.030    
                         clock uncertainty           -0.035     6.995    
    SLICE_X218Y138       FDRE (Setup_fdre_C_D)        0.034     7.029    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[14]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.345ns (20.893%)  route 1.306ns (79.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.665ns = ( 6.768 - 3.103 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.839     3.956    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y144       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y144       FDRE (Prop_fdre_C_Q)         0.259     4.215 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[1]/Q
                         net (fo=19, routed)          0.633     4.848    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/Q[0]
    SLICE_X220Y144       LUT6 (Prop_lut6_I0_O)        0.043     4.891 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3/O
                         net (fo=3, routed)           0.357     5.247    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_3_n_1
    SLICE_X220Y141       LUT4 (Prop_lut4_I3_O)        0.043     5.290 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int[6]_i_1/O
                         net (fo=7, routed)           0.317     5.607    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int0
    SLICE_X220Y140       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.695     6.768    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txusrclk2
    SLICE_X220Y140       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]/C
                         clock pessimism              0.264     7.032    
                         clock uncertainty           -0.035     6.997    
    SLICE_X220Y140       FDRE (Setup_fdre_C_R)       -0.281     6.716    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/txsequence_int_reg[3]
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.309ns (15.793%)  route 1.648ns (84.207%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 6.765 - 3.103 ) 
    Source Clock Delay      (SCD):    3.954ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.837     3.954    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X217Y141       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y141       FDRE (Prop_fdre_C_Q)         0.223     4.177 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/q_reg/Q
                         net (fo=38, routed)          1.215     5.392    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/sel0[0]
    SLICE_X219Y139       LUT5 (Prop_lut5_I0_O)        0.043     5.435 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[31]_i_2/O
                         net (fo=2, routed)           0.432     5.868    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[31]_i_2_n_1
    SLICE_X219Y138       LUT5 (Prop_lut5_I4_O)        0.043     5.911 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[15]_i_1/O
                         net (fo=1, routed)           0.000     5.911    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_24
    SLICE_X219Y138       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.692     6.765    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X219Y138       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[15]/C
                         clock pessimism              0.265     7.030    
                         clock uncertainty           -0.035     6.995    
    SLICE_X219Y138       FDRE (Setup_fdre_C_D)        0.034     7.029    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[15]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -5.911    
  -------------------------------------------------------------------
                         slack                                  1.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.759     1.686    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/I89
    SLICE_X221Y156       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y156       FDCE (Prop_fdce_C_Q)         0.100     1.786 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.841    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y156       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.984     2.002    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/I89
    SLICE_X221Y156       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.316     1.686    
    SLICE_X221Y156       FDCE (Hold_fdce_C_D)         0.047     1.733    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.756     1.683    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/gt0_rxbufreset_i_reg
    SLICE_X221Y162       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y162       FDCE (Prop_fdce_C_Q)         0.100     1.783 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.838    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y162       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.980     1.998    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/gt0_rxbufreset_i_reg
    SLICE_X221Y162       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.315     1.683    
    SLICE_X221Y162       FDCE (Hold_fdce_C_D)         0.047     1.730    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.801     1.728    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X219Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y128       FDRE (Prop_fdre_C_Q)         0.100     1.828 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/Q
                         net (fo=1, routed)           0.055     1.883    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[0]
    SLICE_X219Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.044     2.062    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X219Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]/C
                         clock pessimism             -0.334     1.728    
    SLICE_X219Y128       FDRE (Hold_fdre_C_D)         0.047     1.775    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.801     1.728    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X217Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y128       FDRE (Prop_fdre_C_Q)         0.100     1.828 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/Q
                         net (fo=1, routed)           0.055     1.883    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[1]
    SLICE_X217Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.044     2.062    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X217Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]/C
                         clock pessimism             -0.334     1.728    
    SLICE_X217Y128       FDRE (Hold_fdre_C_D)         0.047     1.775    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.801     1.728    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X219Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y128       FDRE (Prop_fdre_C_Q)         0.100     1.828 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.883    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[2]
    SLICE_X219Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.044     2.062    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X219Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]/C
                         clock pessimism             -0.334     1.728    
    SLICE_X219Y128       FDRE (Hold_fdre_C_D)         0.047     1.775    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.801     1.728    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X217Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y128       FDRE (Prop_fdre_C_Q)         0.100     1.828 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/Q
                         net (fo=1, routed)           0.055     1.883    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk0[3]
    SLICE_X217Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.044     2.062    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_clk
    SLICE_X217Y128       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]/C
                         clock pessimism             -0.334     1.728    
    SLICE_X217Y128       FDRE (Hold_fdre_C_D)         0.047     1.775    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/wr_gray_rdclk1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.811     1.738    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X211Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y148       FDRE (Prop_fdre_C_Q)         0.100     1.838 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1_reg/Q
                         net (fo=1, routed)           0.055     1.893    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1
    SLICE_X211Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.055     2.073    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/txusrclk2
    SLICE_X211Y148       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg/C
                         clock pessimism             -0.335     1.738    
    SLICE_X211Y148       FDRE (Hold_fdre_C_D)         0.047     1.785    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/synch_4/d1b_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.803     1.730    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/I89
    SLICE_X221Y130       FDPE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y130       FDPE (Prop_fdpe_C_Q)         0.100     1.830 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.885    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y130       FDPE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.046     2.064    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/I89
    SLICE_X221Y130       FDPE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.334     1.730    
    SLICE_X221Y130       FDPE (Hold_fdpe_C_D)         0.047     1.777    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.809     1.736    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X218Y139       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y139       FDRE (Prop_fdre_C_Q)         0.100     1.836 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[47]/Q
                         net (fo=1, routed)           0.055     1.891    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/rd_data[47]
    SLICE_X219Y139       LUT6 (Prop_lut6_I3_O)        0.028     1.919 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/gt_txd[13]_i_1/O
                         net (fo=1, routed)           0.000     1.919    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i_n_26
    SLICE_X219Y139       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.054     2.072    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X219Y139       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[13]/C
                         clock pessimism             -0.325     1.747    
    SLICE_X219Y139       FDRE (Hold_fdre_C_D)         0.060     1.807    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[22]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.100ns (17.611%)  route 0.468ns (82.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.808     1.735    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/txusrclk2
    SLICE_X218Y137       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y137       FDRE (Prop_fdre_C_Q)         0.100     1.835 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txd_reg[9]/Q
                         net (fo=1, routed)           0.468     2.303    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[9]
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.153     2.171    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/I89
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                                r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.119     2.052    
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[22])
                                                      0.130     2.182    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.831         3.103       0.272      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         3.103       1.694      BUFGCTRL_X0Y1        network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y156       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y156       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Min Period        n/a     FDCE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y156       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[30]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y137       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[32]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[34]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y130       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_gray_reg[4]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y130       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_lastgray_reg[0]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y130       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/rd_nextgray_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1b_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y150       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d4_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y154       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/gt_txc_reg[2]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y130       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y130       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y130       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y135       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y135       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[19]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[24]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[26]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y135       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[28]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[30]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y135       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[31]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y136       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/rd_data_reg[34]/C



---------------------------------------------------------------------------------------------------
From Clock:  xphy_refclk_clk_p
  To Clock:  xphy_refclk_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.972ns (35.828%)  route 3.532ns (64.172%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 11.293 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.482    10.865    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X163Y138       LUT4 (Prop_lut4_I1_O)        0.043    10.908 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[191]_i_1/O
                         net (fo=36, routed)          0.572    11.480    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[4]
    SLICE_X159Y132       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.505    11.293    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X159Y132       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[21]/C
                         clock pessimism              1.099    12.392    
                         clock uncertainty           -0.035    12.357    
    SLICE_X159Y132       FDSE (Setup_fdse_C_S)       -0.304    12.053    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[21]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.972ns (35.828%)  route 3.532ns (64.172%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 11.293 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.482    10.865    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X163Y138       LUT4 (Prop_lut4_I1_O)        0.043    10.908 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[191]_i_1/O
                         net (fo=36, routed)          0.572    11.480    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[4]
    SLICE_X159Y132       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.505    11.293    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X159Y132       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[23]/C
                         clock pessimism              1.099    12.392    
                         clock uncertainty           -0.035    12.357    
    SLICE_X159Y132       FDSE (Setup_fdse_C_S)       -0.304    12.053    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[23]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[169]/S
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.972ns (35.828%)  route 3.532ns (64.172%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 11.293 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.482    10.865    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X163Y138       LUT4 (Prop_lut4_I1_O)        0.043    10.908 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[191]_i_1/O
                         net (fo=36, routed)          0.572    11.480    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[4]
    SLICE_X159Y132       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[169]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.505    11.293    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X159Y132       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[169]/C
                         clock pessimism              1.099    12.392    
                         clock uncertainty           -0.035    12.357    
    SLICE_X159Y132       FDSE (Setup_fdse_C_S)       -0.304    12.053    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[169]
  -------------------------------------------------------------------
                         required time                         12.053    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.972ns (35.747%)  route 3.545ns (64.253%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 11.292 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.504    10.886    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.043    10.929 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[223]_i_1/O
                         net (fo=36, routed)          0.563    11.493    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[5]
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504    11.292    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[26]/C
                         clock pessimism              1.099    12.391    
                         clock uncertainty           -0.035    12.356    
    SLICE_X156Y131       FDSE (Setup_fdse_C_S)       -0.281    12.075    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/ctrl_out_eof_reg[26]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[201]/S
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.972ns (35.747%)  route 3.545ns (64.253%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 11.292 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.504    10.886    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.043    10.929 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[223]_i_1/O
                         net (fo=36, routed)          0.563    11.493    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[5]
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[201]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504    11.292    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[201]/C
                         clock pessimism              1.099    12.391    
                         clock uncertainty           -0.035    12.356    
    SLICE_X156Y131       FDSE (Setup_fdse_C_S)       -0.281    12.075    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[201]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[209]/S
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.972ns (35.747%)  route 3.545ns (64.253%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 11.292 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.504    10.886    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.043    10.929 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[223]_i_1/O
                         net (fo=36, routed)          0.563    11.493    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[5]
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[209]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504    11.292    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[209]/C
                         clock pessimism              1.099    12.391    
                         clock uncertainty           -0.035    12.356    
    SLICE_X156Y131       FDSE (Setup_fdse_C_S)       -0.281    12.075    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[209]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[210]/S
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.972ns (35.747%)  route 3.545ns (64.253%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 11.292 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.504    10.886    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.043    10.929 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[223]_i_1/O
                         net (fo=36, routed)          0.563    11.493    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[5]
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[210]/S
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504    11.292    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X156Y131       FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[210]/C
                         clock pessimism              1.099    12.391    
                         clock uncertainty           -0.035    12.356    
    SLICE_X156Y131       FDSE (Setup_fdse_C_S)       -0.281    12.075    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[210]
  -------------------------------------------------------------------
                         required time                         12.075    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D104/crc_bit12_0_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 0.309ns (5.549%)  route 5.260ns (94.451%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 11.700 - 6.400 ) 
    Source Clock Delay      (SCD):    6.296ns
    Clock Pessimism Removal (CPR):    1.101ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.824     6.296    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/CLK
    SLICE_X195Y136       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y136       FDRE (Prop_fdre_C_Q)         0.223     6.519 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_sync_i/data_out_reg/Q
                         net (fo=4, routed)           0.351     6.870    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/D[0]
    SLICE_X195Y136       LUT2 (Prop_lut2_I1_O)        0.043     6.913 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/resetdone_out_INST_0/O
                         net (fo=170, routed)         0.854     7.767    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D256/data_out_reg
    SLICE_X177Y145       LUT1 (Prop_lut1_I0_O)        0.043     7.810 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D256/crc_bit31_3_reg_i_1/O
                         net (fo=11278, routed)       4.056    11.865    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D104/data_out_reg
    SLICE_X167Y46        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D104/crc_bit12_0_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.912    11.700    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D104/x_clk
    SLICE_X167Y46        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D104/crc_bit12_0_reg_reg/C
                         clock pessimism              1.101    12.801    
                         clock uncertainty           -0.035    12.766    
    SLICE_X167Y46        FDRE (Setup_fdre_C_R)       -0.304    12.462    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D104/crc_bit12_0_reg_reg
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -11.865    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[197]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.972ns (36.033%)  route 3.501ns (63.967%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 11.296 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.504    10.886    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.043    10.929 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[223]_i_1/O
                         net (fo=36, routed)          0.519    11.449    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[5]
    SLICE_X159Y135       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[197]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.508    11.296    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X159Y135       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[197]/C
                         clock pessimism              1.099    12.395    
                         clock uncertainty           -0.035    12.360    
    SLICE_X159Y135       FDRE (Setup_fdre_C_R)       -0.304    12.056    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[197]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[199]/R
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (xphy_refclk_clk_p rise@6.400ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 1.972ns (36.033%)  route 3.501ns (63.967%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 11.296 - 6.400 ) 
    Source Clock Delay      (SCD):    5.976ns
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.024     4.379    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.472 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.504     5.976    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X9Y60         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     7.776 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[9]
                         net (fo=8, routed)           1.340     9.116    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/bbstub_dout[31][10]
    SLICE_X160Y129       LUT4 (Prop_lut4_I1_O)        0.043     9.159 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39/O
                         net (fo=1, routed)           0.367     9.526    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_39_n_1
    SLICE_X160Y129       LUT6 (Prop_lut6_I1_O)        0.043     9.569 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14/O
                         net (fo=2, routed)           0.770    10.339    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_14_n_1
    SLICE_X161Y137       LUT6 (Prop_lut6_I0_O)        0.043    10.382 f  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4/O
                         net (fo=40, routed)          0.504    10.886    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[255]_i_4_n_1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.043    10.929 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/data_out_eof[223]_i_1/O
                         net (fo=36, routed)          0.519    11.449    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/SR[5]
    SLICE_X159Y135       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[199]/R
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      6.400     6.400 r  
    AH8                                               0.000     6.400 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     7.818 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.887     9.705    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.788 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.508    11.296    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/x_clk
    SLICE_X159Y135       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[199]/C
                         clock pessimism              1.099    12.395    
                         clock uncertainty           -0.035    12.360    
    SLICE_X159Y135       FDRE (Setup_fdre_C_R)       -0.304    12.056    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/tcore_byte_reordering/data_out_eof_reg[199]
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_encap_100G/wdata_reg[32]/C
                            (rising edge-triggered cell FDSE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/bdata1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.060%)  route 0.108ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.826     2.194    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_encap_100G/x_clk
    SLICE_X191Y99        FDSE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_encap_100G/wdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y99        FDSE (Prop_fdse_C_Q)         0.100     2.294 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_encap_100G/wdata_reg[32]/Q
                         net (fo=1, routed)           0.108     2.403    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/Q[32]
    SLICE_X191Y100       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/bdata1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.018     2.768    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/x_clk
    SLICE_X191Y100       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/bdata1_reg[32]/C
                         clock pessimism             -0.430     2.338    
    SLICE_X191Y100       FDRE (Hold_fdre_C_D)         0.040     2.378    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/bdata1_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/xgmii_txd_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/cgmii_dout_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.576%)  route 0.173ns (57.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.825     2.193    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/x_clk
    SLICE_X183Y99        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/xgmii_txd_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y99        FDRE (Prop_fdre_C_Q)         0.100     2.293 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/xgmii_txd_reg[51]/Q
                         net (fo=1, routed)           0.173     2.466    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/pre_xgmii_txd[51]
    SLICE_X184Y102       LUT3 (Prop_lut3_I0_O)        0.028     2.494 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/cgmii_dout_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     2.494    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap_n_24
    SLICE_X184Y102       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/cgmii_dout_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.017     2.767    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/x_clk
    SLICE_X184Y102       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/cgmii_dout_reg_reg[51]/C
                         clock pessimism             -0.430     2.337    
    SLICE_X184Y102       FDRE (Hold_fdre_C_D)         0.087     2.424    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/cgmii_dout_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.100ns (23.394%)  route 0.327ns (76.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.064ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.696     2.064    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X147Y147       FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.100     2.164 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.327     2.492    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.893     2.643    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X9Y60         RAMB18E1                                     r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.410     2.233    
    RAMB18_X9Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.416    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_ctrl_fifo/br_pre_ctrl_fifo_ip_1024x40/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.823     2.191    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/x_clk
    SLICE_X179Y93        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y93        FDRE (Prop_fdre_C_Q)         0.100     2.291 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[251]/Q
                         net (fo=1, routed)           0.054     2.345    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/entx2ram_wdata[251]
    SLICE_X178Y93        LUT6 (Prop_lut6_I0_O)        0.028     2.373 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/rdata_dly[59]_i_1/O
                         net (fo=1, routed)           0.000     2.373    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/wdata_reg[255][59]
    SLICE_X178Y93        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.087     2.837    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/x_clk
    SLICE_X178Y93        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[59]/C
                         clock pessimism             -0.635     2.202    
    SLICE_X178Y93        FDRE (Hold_fdre_C_D)         0.087     2.289    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.820     2.188    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/x_clk
    SLICE_X179Y87        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y87        FDRE (Prop_fdre_C_Q)         0.100     2.288 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[134]/Q
                         net (fo=1, routed)           0.054     2.342    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/entx2ram_wdata[134]
    SLICE_X178Y87        LUT6 (Prop_lut6_I2_O)        0.028     2.370 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/rdata_dly[6]_i_1/O
                         net (fo=1, routed)           0.000     2.370    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/wdata_reg[255][6]
    SLICE_X178Y87        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.083     2.833    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/x_clk
    SLICE_X178Y87        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[6]/C
                         clock pessimism             -0.634     2.199    
    SLICE_X178Y87        FDRE (Hold_fdre_C_D)         0.087     2.286    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/crc_bit3_0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/lfsr_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.823     2.191    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/x_clk
    SLICE_X179Y56        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/crc_bit3_0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y56        FDRE (Prop_fdre_C_Q)         0.100     2.291 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/crc_bit3_0_reg_reg/Q
                         net (fo=1, routed)           0.055     2.346    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/crc_bit3_0_reg
    SLICE_X178Y56        LUT6 (Prop_lut6_I4_O)        0.028     2.374 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/lfsr_c[3]_i_1__25/O
                         net (fo=1, routed)           0.000     2.374    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/lfsr_c02_out
    SLICE_X178Y56        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/lfsr_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.087     2.837    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/x_clk
    SLICE_X178Y56        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/lfsr_c_reg[3]/C
                         clock pessimism             -0.635     2.202    
    SLICE_X178Y56        FDRE (Hold_fdre_C_D)         0.087     2.289    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D16/lfsr_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/crc_bit31_0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/lfsr_c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.793     2.161    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/x_clk
    SLICE_X173Y60        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/crc_bit31_0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y60        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/crc_bit31_0_reg_reg/Q
                         net (fo=1, routed)           0.055     2.316    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/crc_bit31_0_reg
    SLICE_X172Y60        LUT3 (Prop_lut3_I1_O)        0.028     2.344 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/lfsr_c[31]_i_1__26/O
                         net (fo=1, routed)           0.000     2.344    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/p_31_out[31]
    SLICE_X172Y60        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/lfsr_c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.057     2.807    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/x_clk
    SLICE_X172Y60        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/lfsr_c_reg[31]/C
                         clock pessimism             -0.635     2.172    
    SLICE_X172Y60        FDRE (Hold_fdre_C_D)         0.087     2.259    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_100G_wrap/tx_cgmii/eth_crc32_gen_tx/CRC32_D8/lfsr_c_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.820     2.188    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/x_clk
    SLICE_X179Y87        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y87        FDRE (Prop_fdre_C_Q)         0.100     2.288 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[17]/Q
                         net (fo=1, routed)           0.055     2.343    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/entx2ram_wdata[17]
    SLICE_X178Y87        LUT6 (Prop_lut6_I4_O)        0.028     2.371 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/rdata_dly[17]_i_1/O
                         net (fo=1, routed)           0.000     2.371    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/wdata_reg[255][17]
    SLICE_X178Y87        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.083     2.833    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/x_clk
    SLICE_X178Y87        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[17]/C
                         clock pessimism             -0.634     2.199    
    SLICE_X178Y87        FDRE (Hold_fdre_C_D)         0.087     2.286    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.793     2.161    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/x_clk
    SLICE_X173Y89        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y89        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[85]/Q
                         net (fo=1, routed)           0.055     2.316    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/entx2ram_wdata[85]
    SLICE_X172Y89        LUT6 (Prop_lut6_I1_O)        0.028     2.344 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/rdata_dly[21]_i_1/O
                         net (fo=1, routed)           0.000     2.344    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/wdata_reg[255][21]
    SLICE_X172Y89        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.057     2.807    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/x_clk
    SLICE_X172Y89        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[21]/C
                         clock pessimism             -0.635     2.172    
    SLICE_X172Y89        FDRE (Hold_fdre_C_D)         0.087     2.259    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[218]/C
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by xphy_refclk_clk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             xphy_refclk_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_refclk_clk_p rise@0.000ns - xphy_refclk_clk_p rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.901     1.342    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.368 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       0.821     2.189    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/x_clk
    SLICE_X181Y89        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[218]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y89        FDRE (Prop_fdre_C_Q)         0.100     2.289 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/wdata_reg[218]/Q
                         net (fo=1, routed)           0.055     2.344    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/entx2ram_wdata[218]
    SLICE_X180Y89        LUT6 (Prop_lut6_I0_O)        0.028     2.372 r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_encap_10G/rdata_dly[26]_i_1/O
                         net (fo=1, routed)           0.000     2.372    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/wdata_reg[255][26]
    SLICE_X180Y89        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_refclk_clk_p rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  xphy_refclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.988     1.720    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.750 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=15318, routed)       1.085     2.835    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/x_clk
    SLICE_X180Y89        FDRE                                         r  network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[26]/C
                         clock pessimism             -0.635     2.200    
    SLICE_X180Y89        FDRE (Hold_fdre_C_D)         0.087     2.287    network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/tx_10G_wrap/tx_xgmii/rdata_dly_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_refclk_clk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { xphy_refclk_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         6.400       0.686      GTHE2_CHANNEL_X1Y12  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         6.400       4.305      RAMB36_X11Y21        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip_512x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         6.400       4.305      RAMB36_X11Y21        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/ipcs_fifo/ipcs_fifo_ip_512x64/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.095         6.400       4.305      RAMB18_X13Y50        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_bcnt_fifo/x2c_bcnt_fifo_ip_256x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.095         6.400       4.305      RAMB18_X13Y50        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/x2c_ctrl/x2c_bcnt_fifo/x2c_bcnt_fifo_ip_256x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         6.400       4.561      RAMB36_X10Y31        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/br_pre_data_fifo_ip_1024x256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         6.400       4.561      RAMB36_X10Y31        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/byte_reordering_wrap/br_pre_data_fifo/br_pre_data_fifo_ip_1024x256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         6.400       4.561      RAMB36_X12Y22        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/rx_fifo/fmac_rxfifo_ip_4Kx256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         6.400       4.561      RAMB36_X12Y22        network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/rx_fifo/fmac_rxfifo_ip_4Kx256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         6.400       4.561      RAMB36_X9Y22         network_path_inst_0/LMAC_TOP_SYNTH/LMAC_CORE_TOP/core/rx_fifo/fmac_rxfifo_ip_4Kx256/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y134       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y133       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y133       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         3.200       2.432      SLICE_X220Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.200       2.432      SLICE_X216Y132       network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.223ns (36.067%)  route 0.395ns (63.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 6.597 - 3.103 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.663     3.780    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y161       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y161       FDRE (Prop_fdre_C_Q)         0.223     4.003 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.395     4.398    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X221Y160       FDCE                                         f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     3.103 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     4.990    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.073 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         1.524     6.597    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sync1_r_reg[4]
    SLICE_X221Y160       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.262     6.859    
                         clock uncertainty           -0.035     6.824    
    SLICE_X221Y160       FDCE (Recov_fdce_C_CLR)     -0.212     6.612    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  2.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.447%)  route 0.190ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.757     1.684    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X221Y161       FDRE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y161       FDRE (Prop_fdre_C_Q)         0.100     1.784 f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.190     1.974    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X221Y160       FDCE                                         f  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=204, routed)         0.982     2.000    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/sync1_r_reg[4]
    SLICE_X221Y160       FDCE                                         r  network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.302     1.698    
    SLICE_X221Y160       FDCE (Remov_fdce_C_CLR)     -0.069     1.629    network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.345    





