// Seed: 535091504
module module_0 ();
  reg id_2;
  reg id_3;
  assign module_1.id_3 = 0;
  always id_2 <= id_3;
  real id_4;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  uwire id_2,
    output wand  id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input wor id_1,
    input logic id_2,
    input supply0 id_3
);
  for (id_5 = $display(1, 1'd0); 1'b0; id_5 = 1) assign id_5 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.type_6 = 0;
  always begin : LABEL_0
    id_5 = id_0;
    id_5 <= 1;
  end
endmodule
