Total Cycles:                             1216846 (12168.5 msec)
Execution Cycles:                         1166442 ( 95.86%)
Stall Cycles:                               50404 (  4.14%)
Nops:                                         197 (  0.02%)
Executed operations:                      6160343

Executed branches:                          57920 (  0.94% ops)( 4.97% insts)
Not taken branches:                         27223 (  0.44% ops)( 2.33% insts)(47.00% br)
Taken branches:                             30697 (  0.50% ops)( 2.63% insts)(53.00% br)
  Taken uncond branches:                    27211 (  0.44% ops)( 2.33% insts)(46.98% br)
  Taken cond branches:                       3486 (  0.06% ops)( 0.30% insts)( 6.02% br)
Size of Loaded Code:                         9920 Bytes

Instruction Memory Operations:
  Accesses:                               1476077
    Hits (Hit Rate):                      1475961 ( 99.99%)
    Misses (Miss Rate):                       116 (  0.01%)
Instruction Memory Stall Cycles
  Total (in cycles):                         1949 (100.00%)
    Due to Misses:                           1740 ( 89.28%)
    Due to Bus Conflicts:                     209 ( 10.72%)

Data Memory Operations:                     Cache          
  Accesses:                                344428 (100.00%)
    Hits (Hit Rate):                       343359 ( 99.69%)
    Misses (Miss Rate):                      1069 (  0.31%)
  Write Backs (% of Misses):                  812 ( 75.96%)
Data Memory Stall Cycles
  Total (in cycles):                        17758 (100.00%)
    Due to Misses:                          14966 ( 84.28%)
    Due to Bus Conflicts:                    2792 ( 15.72%)

Percentage Bus Bandwidth Consumed:           2.11%


Avg. IPC (no stalls):   5.28
Avg. IPC (with stalls): 5.06

  cycle counter =      1166442
  total ops     =      6160343
   width[ 0] =           14
   width[ 1] =       101569
   width[ 2] =        54200
   width[ 3] =          258
   width[ 4] =        54130
   width[ 5] =         3364
   width[ 6] =       952710

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
     1213384    99.72      1165271    99.90        14462     1.22          360     0.03 __vex_main
         531     0.04          164     0.01           70     0.01          225     0.02 __sfvwrite
         350     0.03          230     0.02            0     0.00           90     0.01 fflush
         245     0.02           56     0.00           28     0.00          120     0.01 __smakebuf
         228     0.02           54     0.00           14     0.00          150     0.01 _bcopy
         210     0.02           45     0.00           98     0.01           30     0.00 std
         203     0.02           64     0.01           28     0.00          105     0.01 _malloc_r
         189     0.02           49     0.00           42     0.00           75     0.01 __swsetup
         151     0.01           96     0.01            0     0.00           45     0.00 __wrap_memchr
         141     0.01           42     0.00           14     0.00           75     0.01 _morecore_r
         138     0.01           27     0.00           28     0.00           60     0.01 exit
         137     0.01           70     0.01           28     0.00           30     0.00 __wrap_strlen
         134     0.01           21     0.00           14     0.00           60     0.01 __sinit
         129     0.01           18     0.00           42     0.00           45     0.00 _fstat_r
         113     0.01           25     0.00           42     0.00           30     0.00 _puts_r
         109     0.01           54     0.00            0     0.00           45     0.00 _fwalk
         109     0.01           40     0.00           14     0.00           45     0.00 _write_r
          97     0.01           44     0.00            0     0.00           45     0.00 __swrite
          84     0.01           32     0.00           14     0.00           30     0.00 _sbrk_r
          79     0.01            9     0.00           28     0.00           30     0.00 puts
          58     0.00           22     0.00           -0    -0.00           30     0.00 __wrap_memmove
          24     0.00            7     0.00           -0    -0.00           15     0.00 _cleanup_r
           3     0.00            2     0.00            0     0.00            0     0.00 NOP
           0             0            -0  (others not profiled)

Simulation time  =     0.0507 s
Simulation speed =   121.5058 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


