
==============================================================================
XRT Build Version: 2.17.319 (2024.1)
       Build Date: 2024-05-20 03:18:29
          Hash ID: a75e9843c875bac0f52d34a1763e39e16fb3c9a7
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2024.1) on 2024-05-20-23:21:20
   Version:                2.17.319
   Kernels:                mm2s, s2mm
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          06c5fed3-5c7a-5e58-aacd-a54869f03a0f
   Sections:               PDI, DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, 
                           IP_LAYOUT, CONNECTIVITY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, AIE_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx.com
   Board:                  xd
   Name:                   xilinx_vck190_base_202410_1
   Version:                202410.1
   Generated Version:      Vivado 2024.1 (SW Build: 5076211)
   Created:
               Wed May 22 12:46:36 2024   FPGA Device:            xcvc1902
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:vck190:3.3
   Board Part:             xilinx.com:vck190:part0:3.3
   Platform VBNV:          xilinx.com_xd_xilinx_vck190_base_202410_1_202410_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   Name:           clk_wizard_0_clk_out1 
   Type:           FIXED 
   Default Freq:   104.166666 MHz

   Name:           clk_wizard_0_clk_out2 
   Type:           FIXED 
   Default Freq:   208.333333 MHz

   Name:           clk_wizard_0_clk_out3 
   Type:           FIXED 
   Default Freq:   416.666666 MHz

   Name:           clk_wizard_0_clk_out4_o1_o1 
   Type:           CT_UNKNOWN 
   Default Freq:   625 MHz

   Name:           clk_wizard_0_clk_out4_o1_o2 
   Type:           CT_UNKNOWN 
   Default Freq:   312.5 MHz

   Name:           clk_wizard_0_clk_out4_o1_o3 
   Type:           CT_UNKNOWN 
   Default Freq:   156.25 MHz

   Name:           clk_wizard_0_clk_out4_o1_o4 
   Type:           CT_UNKNOWN 
   Default Freq:   78.125 MHz

Memory Configuration
--------------------
   Name:         DDR
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         DDR
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x800000000
   Address Size: 0x180000000
   Bank Used:    Yes

   Name:         LPDDR
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x50000000000
   Address Size: 0x200000000
   Bank Used:    No
==============================================================================
Kernel: mm2s

Definition
----------
   Signature: mm2s (void* mem, stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>& s, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        mm2s_1
   Base Address: 0xa4050000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR (MEM_DDR4)
   Memory:            DDR (MEM_DRAM)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        mm2s_2
   Base Address: 0xa4060000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR (MEM_DDR4)
   Memory:            DDR (MEM_DRAM)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: s2mm

Definition
----------
   Signature: s2mm (void* mem, stream<hls::axis<ap_int<32>, 0, 0, 0, '8', false>, 0>& s, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        s2mm
   Base Address: 0xa4070000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR (MEM_DDR4)
   Memory:            DDR (MEM_DRAM)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            <not applicable>

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2024.1 - 2024-05-20-23:21:20 (SW BUILD: 5074859)
   Command Line:  v++ --config system.cfg --connectivity.nk mm2s:2:mm2s_1,mm2s_2 --connectivity.nk s2mm:1:s2mm --connectivity.sc mm2s_1.s:ai_engine_0.mygraph_A_0_ --connectivity.sc mm2s_2.s:ai_engine_0.mygraph_B_0_ --connectivity.sc ai_engine_0.mygraph_C_0_:s2mm.s --debug --input_files pl_kernels/s2mm.xo --input_files pl_kernels/mm2s.xo --input_files libadf.a --link --optimize 0 --output tutorial.xsa --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm --report_level 0 --save-temps --target hw_emu 
   Options:       --config system.cfg
                  --connectivity.nk mm2s:2:mm2s_1,mm2s_2
                  --connectivity.nk s2mm:1:s2mm
                  --connectivity.sc mm2s_1.s:ai_engine_0.mygraph_A_0_
                  --connectivity.sc mm2s_2.s:ai_engine_0.mygraph_B_0_
                  --connectivity.sc ai_engine_0.mygraph_C_0_:s2mm.s
                  --debug
                  --input_files pl_kernels/s2mm.xo
                  --input_files pl_kernels/mm2s.xo
                  --input_files libadf.a
                  --link
                  --optimize 0
                  --output tutorial.xsa
                  --platform /tools/Xilinx/Vitis/2024.1/base_platforms/xilinx_vck190_base_202410_1/xilinx_vck190_base_202410_1.xpfm
                  --report_level 0
                  --save-temps
                  --target hw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
