

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Thu Jul 10 17:06:32 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26837|    26837| 0.268 ms | 0.268 ms |  26837|  26837|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     2352|     2352|         3|          -|          -|   784|    no    |
        |- Loop 2     |    23520|    23520|         3|          -|          -|  7840|    no    |
        |- Loop 3     |      950|      950|        95|          -|          -|    10|    no    |
        | + Loop 3.1  |       77|       77|        11|          -|          -|     7|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 20 
18 --> 19 
19 --> 17 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 41 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 30 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_V_offset)" [cnn/src/dense.cpp:8]   --->   Operation 48 'read' 'input_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln7_1 = sext i32 %input_V_offset_read to i64" [cnn/src/dense.cpp:7]   --->   Operation 49 'sext' 'sext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%input_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln7_1" [cnn/src/dense.cpp:7]   --->   Operation 50 'getelementptr' 'input_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_0_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 51 'alloca' 'temp_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_1_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 52 'alloca' 'temp_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_2_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 53 'alloca' 'temp_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_3_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 54 'alloca' 'temp_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_4_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 55 'alloca' 'temp_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_5_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 56 'alloca' 'temp_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_6_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 57 'alloca' 'temp_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_7_V = alloca [98 x i8], align 1" [cnn/src/dense.cpp:14]   --->   Operation 58 'alloca' 'temp_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tempWeight_0_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 59 'alloca' 'tempWeight_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tempWeight_1_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 60 'alloca' 'tempWeight_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tempWeight_2_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 61 'alloca' 'tempWeight_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tempWeight_3_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 62 'alloca' 'tempWeight_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tempWeight_4_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 63 'alloca' 'tempWeight_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tempWeight_5_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 64 'alloca' 'tempWeight_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tempWeight_6_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 65 'alloca' 'tempWeight_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tempWeight_7_V = alloca [980 x i8], align 1" [cnn/src/dense.cpp:19]   --->   Operation 66 'alloca' 'tempWeight_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_1 : Operation 67 [7/7] (8.75ns)   --->   "%input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)" [cnn/src/dense.cpp:16]   --->   Operation 67 'readreq' 'input_V_addr_3_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 68 [6/7] (8.75ns)   --->   "%input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)" [cnn/src/dense.cpp:16]   --->   Operation 68 'readreq' 'input_V_addr_3_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 69 [5/7] (8.75ns)   --->   "%input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)" [cnn/src/dense.cpp:16]   --->   Operation 69 'readreq' 'input_V_addr_3_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 70 [4/7] (8.75ns)   --->   "%input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)" [cnn/src/dense.cpp:16]   --->   Operation 70 'readreq' 'input_V_addr_3_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 71 [3/7] (8.75ns)   --->   "%input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)" [cnn/src/dense.cpp:16]   --->   Operation 71 'readreq' 'input_V_addr_3_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 72 [2/7] (8.75ns)   --->   "%input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)" [cnn/src/dense.cpp:16]   --->   Operation 72 'readreq' 'input_V_addr_3_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%fcBias_V_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcBias_V_offset)" [cnn/src/dense.cpp:8]   --->   Operation 73 'read' 'fcBias_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%fcWeight_V_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %fcWeight_V_offset)" [cnn/src/dense.cpp:8]   --->   Operation 74 'read' 'fcWeight_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%outputDense_V_offset_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %outputDense_V_offset)" [cnn/src/dense.cpp:8]   --->   Operation 75 'read' 'outputDense_V_offset_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i32 %fcBias_V_offset_read to i33" [cnn/src/dense.cpp:8]   --->   Operation 76 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i32 %fcWeight_V_offset_re to i64" [cnn/src/dense.cpp:8]   --->   Operation 77 'sext' 'sext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i8* %input_V, i64 %sext_ln8_1" [cnn/src/dense.cpp:8]   --->   Operation 78 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %outputDense_V_offset_1 to i33" [cnn/src/dense.cpp:7]   --->   Operation 79 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 10, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 7840, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 10, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_V, [6 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 784, [5 x i8]* @p_str211, [6 x i8]* @p_str312, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/7] (8.75ns)   --->   "%input_V_addr_3_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr_1, i32 784)" [cnn/src/dense.cpp:16]   --->   Operation 84 'readreq' 'input_V_addr_3_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader116" [cnn/src/dense.cpp:15]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ %i, %1 ], [ 0, %.preheader116.preheader ]"   --->   Operation 86 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.77ns)   --->   "%icmp_ln15 = icmp eq i10 %i_0, -240" [cnn/src/dense.cpp:15]   --->   Operation 87 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [cnn/src/dense.cpp:15]   --->   Operation 89 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.preheader.preheader, label %0" [cnn/src/dense.cpp:15]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (8.75ns)   --->   "%input_V_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr_1)" [cnn/src/dense.cpp:16]   --->   Operation 91 'read' 'input_V_addr_1_read' <Predicate = (!icmp_ln15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %i_0 to i3" [cnn/src/dense.cpp:16]   --->   Operation 92 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i_0, i32 3, i32 9)" [cnn/src/dense.cpp:16]   --->   Operation 93 'partselect' 'lshr_ln' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %lshr_ln to i64" [cnn/src/dense.cpp:16]   --->   Operation 94 'zext' 'zext_ln203' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%temp_0_V_addr = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 95 'getelementptr' 'temp_0_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%temp_1_V_addr = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 96 'getelementptr' 'temp_1_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%temp_2_V_addr = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 97 'getelementptr' 'temp_2_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%temp_3_V_addr = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 98 'getelementptr' 'temp_3_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%temp_4_V_addr = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 99 'getelementptr' 'temp_4_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%temp_5_V_addr = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 100 'getelementptr' 'temp_5_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%temp_6_V_addr = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 101 'getelementptr' 'temp_6_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%temp_7_V_addr = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln203" [cnn/src/dense.cpp:16]   --->   Operation 102 'getelementptr' 'temp_7_V_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln203, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [cnn/src/dense.cpp:16]   --->   Operation 103 'switch' <Predicate = (!icmp_ln15)> <Delay = 1.36>
ST_8 : Operation 104 [7/7] (8.75ns)   --->   "%input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)" [cnn/src/dense.cpp:21]   --->   Operation 104 'readreq' 'input_V_addr_1_rd_re' <Predicate = (icmp_ln15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.30>
ST_9 : Operation 105 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_6_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 105 'store' <Predicate = (trunc_ln203 == 6)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 106 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_5_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 107 'store' <Predicate = (trunc_ln203 == 5)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 108 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_4_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 109 'store' <Predicate = (trunc_ln203 == 4)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 110 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_3_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 111 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 112 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_2_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 113 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 114 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_1_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 115 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 116 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_0_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 117 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 118 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (2.30ns)   --->   "store i8 %input_V_addr_1_read, i8* %temp_7_V_addr, align 1" [cnn/src/dense.cpp:16]   --->   Operation 119 'store' <Predicate = (trunc_ln203 == 7)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br label %1" [cnn/src/dense.cpp:16]   --->   Operation 120 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader116" [cnn/src/dense.cpp:15]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 8.75>
ST_11 : Operation 122 [6/7] (8.75ns)   --->   "%input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)" [cnn/src/dense.cpp:21]   --->   Operation 122 'readreq' 'input_V_addr_1_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 8.75>
ST_12 : Operation 123 [5/7] (8.75ns)   --->   "%input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)" [cnn/src/dense.cpp:21]   --->   Operation 123 'readreq' 'input_V_addr_1_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 124 [4/7] (8.75ns)   --->   "%input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)" [cnn/src/dense.cpp:21]   --->   Operation 124 'readreq' 'input_V_addr_1_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 8.75>
ST_14 : Operation 125 [3/7] (8.75ns)   --->   "%input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)" [cnn/src/dense.cpp:21]   --->   Operation 125 'readreq' 'input_V_addr_1_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 126 [2/7] (8.75ns)   --->   "%input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)" [cnn/src/dense.cpp:21]   --->   Operation 126 'readreq' 'input_V_addr_1_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 127 [1/7] (8.75ns)   --->   "%input_V_addr_1_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_V_addr, i32 7840)" [cnn/src/dense.cpp:21]   --->   Operation 127 'readreq' 'input_V_addr_1_rd_re' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 128 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn/src/dense.cpp:20]   --->   Operation 128 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 14> <Delay = 8.75>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%i2_0 = phi i13 [ %i_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 129 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (2.09ns)   --->   "%icmp_ln20 = icmp eq i13 %i2_0, -352" [cnn/src/dense.cpp:20]   --->   Operation 130 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7840, i64 7840, i64 7840)"   --->   Operation 131 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i2_0, 1" [cnn/src/dense.cpp:20]   --->   Operation 132 'add' 'i_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader2622.preheader, label %2" [cnn/src/dense.cpp:20]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (8.75ns)   --->   "%input_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_V_addr)" [cnn/src/dense.cpp:21]   --->   Operation 134 'read' 'input_V_addr_read' <Predicate = (!icmp_ln20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i13 %i2_0 to i3" [cnn/src/dense.cpp:21]   --->   Operation 135 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%lshr_ln203_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %i2_0, i32 3, i32 12)" [cnn/src/dense.cpp:21]   --->   Operation 136 'partselect' 'lshr_ln203_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i10 %lshr_ln203_1 to i64" [cnn/src/dense.cpp:21]   --->   Operation 137 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 138 'getelementptr' 'tempWeight_0_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 139 'getelementptr' 'tempWeight_1_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 140 'getelementptr' 'tempWeight_2_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 141 'getelementptr' 'tempWeight_3_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 142 'getelementptr' 'tempWeight_4_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 143 'getelementptr' 'tempWeight_5_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 144 'getelementptr' 'tempWeight_6_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln203_1" [cnn/src/dense.cpp:21]   --->   Operation 145 'getelementptr' 'tempWeight_7_V_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln203_1, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [cnn/src/dense.cpp:21]   --->   Operation 146 'switch' <Predicate = (!icmp_ln20)> <Delay = 1.36>
ST_17 : Operation 147 [1/1] (1.76ns)   --->   "br label %.preheader2622" [cnn/src/dense.cpp:35]   --->   Operation 147 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 18 <SV = 15> <Delay = 3.25>
ST_18 : Operation 148 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_6_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 148 'store' <Predicate = (trunc_ln203_1 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 149 'br' <Predicate = (trunc_ln203_1 == 6)> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_5_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 150 'store' <Predicate = (trunc_ln203_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 151 'br' <Predicate = (trunc_ln203_1 == 5)> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_4_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 152 'store' <Predicate = (trunc_ln203_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 153 'br' <Predicate = (trunc_ln203_1 == 4)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_3_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 154 'store' <Predicate = (trunc_ln203_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 155 'br' <Predicate = (trunc_ln203_1 == 3)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_2_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 156 'store' <Predicate = (trunc_ln203_1 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 157 'br' <Predicate = (trunc_ln203_1 == 2)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_1_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 158 'store' <Predicate = (trunc_ln203_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 159 'br' <Predicate = (trunc_ln203_1 == 1)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_0_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 160 'store' <Predicate = (trunc_ln203_1 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 161 'br' <Predicate = (trunc_ln203_1 == 0)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %input_V_addr_read, i8* %tempWeight_7_V_addr, align 1" [cnn/src/dense.cpp:21]   --->   Operation 162 'store' <Predicate = (trunc_ln203_1 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "br label %3" [cnn/src/dense.cpp:21]   --->   Operation 163 'br' <Predicate = (trunc_ln203_1 == 7)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn/src/dense.cpp:20]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 15> <Delay = 2.55>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ %c, %6 ], [ 0, %.preheader2622.preheader ]"   --->   Operation 165 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %add_ln35_112, %6 ], [ 0, %.preheader2622.preheader ]" [cnn/src/dense.cpp:35]   --->   Operation 166 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (1.67ns)   --->   "%add_ln35_112 = add i13 %phi_mul, 784" [cnn/src/dense.cpp:35]   --->   Operation 167 'add' 'add_ln35_112' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (1.30ns)   --->   "%icmp_ln30 = icmp eq i4 %c_0, -6" [cnn/src/dense.cpp:30]   --->   Operation 168 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 169 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn/src/dense.cpp:30]   --->   Operation 170 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %7, label %4" [cnn/src/dense.cpp:30]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %c_0 to i33" [cnn/src/dense.cpp:31]   --->   Operation 172 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (2.55ns)   --->   "%add_ln31 = add i33 %sext_ln8, %zext_ln31" [cnn/src/dense.cpp:31]   --->   Operation 173 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i33 %add_ln31 to i64" [cnn/src/dense.cpp:31]   --->   Operation 174 'sext' 'sext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%fcBias_V_addr = getelementptr i8* %input_V, i64 %sext_ln31" [cnn/src/dense.cpp:31]   --->   Operation 175 'getelementptr' 'fcBias_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "ret void" [cnn/src/dense.cpp:41]   --->   Operation 176 'ret' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 177 [7/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:31]   --->   Operation 177 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 178 [6/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:31]   --->   Operation 178 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 8.75>
ST_23 : Operation 179 [5/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:31]   --->   Operation 179 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 8.75>
ST_24 : Operation 180 [4/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:31]   --->   Operation 180 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 8.75>
ST_25 : Operation 181 [3/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:31]   --->   Operation 181 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 8.75>
ST_26 : Operation 182 [2/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:31]   --->   Operation 182 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 8.75>
ST_27 : Operation 183 [1/7] (8.75ns)   --->   "%sum_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %fcBias_V_addr, i32 1)" [cnn/src/dense.cpp:31]   --->   Operation 183 'readreq' 'sum_V_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 8.75>
ST_28 : Operation 184 [1/1] (8.75ns)   --->   "%sum_V = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %fcBias_V_addr)" [cnn/src/dense.cpp:31]   --->   Operation 184 'read' 'sum_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 1.76>
ST_29 : Operation 185 [1/1] (1.76ns)   --->   "br label %5" [cnn/src/dense.cpp:33]   --->   Operation 185 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 25> <Delay = 4.93>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%p_Val2_1_0 = phi i8 [ %sum_V, %4 ], [ %add_ln703_111, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]"   --->   Operation 186 'phi' 'p_Val2_1_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%i3_0_0 = phi i10 [ 0, %4 ], [ %add_ln33_96, %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]" [cnn/src/dense.cpp:33]   --->   Operation 187 'phi' 'i3_0_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%i3_0_0_cast = zext i10 %i3_0_0 to i13" [cnn/src/dense.cpp:33]   --->   Operation 188 'zext' 'i3_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 189 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (1.77ns)   --->   "%icmp_ln33 = icmp eq i10 %i3_0_0, -240" [cnn/src/dense.cpp:33]   --->   Operation 190 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %6, label %_ZN8ap_fixedILi8ELi5EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0" [cnn/src/dense.cpp:33]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (1.67ns)   --->   "%add_ln35 = add i13 %i3_0_0_cast, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 192 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %i3_0_0, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 193 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %lshr_ln1 to i64" [cnn/src/dense.cpp:36]   --->   Operation 194 'zext' 'zext_ln1116' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%temp_0_V_addr_1 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 195 'getelementptr' 'temp_0_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 196 [2/2] (2.30ns)   --->   "%temp_0_V_load = load i8* %temp_0_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 196 'load' 'temp_0_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 197 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i10 %lshr_ln2 to i64" [cnn/src/dense.cpp:36]   --->   Operation 198 'zext' 'zext_ln1117' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_1 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117" [cnn/src/dense.cpp:36]   --->   Operation 199 'getelementptr' 'tempWeight_0_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 200 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load = load i8* %tempWeight_0_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 200 'load' 'tempWeight_0_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_1)   --->   "%or_ln33 = or i10 %i3_0_0, 1" [cnn/src/dense.cpp:33]   --->   Operation 201 'or' 'or_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_1)   --->   "%zext_ln33 = zext i10 %or_ln33 to i13" [cnn/src/dense.cpp:33]   --->   Operation 202 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln35_1 = add i13 %zext_ln33, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 203 'add' 'add_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%temp_1_V_addr_1 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 204 'getelementptr' 'temp_1_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 205 [2/2] (2.30ns)   --->   "%temp_1_V_load = load i8* %temp_1_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 205 'load' 'temp_1_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln1117_1 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_1, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 206 'partselect' 'lshr_ln1117_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i10 %lshr_ln1117_1 to i64" [cnn/src/dense.cpp:36]   --->   Operation 207 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_1 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_1" [cnn/src/dense.cpp:36]   --->   Operation 208 'getelementptr' 'tempWeight_1_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 209 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load = load i8* %tempWeight_1_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 209 'load' 'tempWeight_1_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_2)   --->   "%or_ln33_1 = or i10 %i3_0_0, 2" [cnn/src/dense.cpp:33]   --->   Operation 210 'or' 'or_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_2)   --->   "%zext_ln33_1 = zext i10 %or_ln33_1 to i13" [cnn/src/dense.cpp:33]   --->   Operation 211 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln35_2 = add i13 %zext_ln33_1, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 212 'add' 'add_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%temp_2_V_addr_1 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 213 'getelementptr' 'temp_2_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 214 [2/2] (2.30ns)   --->   "%temp_2_V_load = load i8* %temp_2_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 214 'load' 'temp_2_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%lshr_ln1117_2 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_2, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 215 'partselect' 'lshr_ln1117_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i10 %lshr_ln1117_2 to i64" [cnn/src/dense.cpp:36]   --->   Operation 216 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_1 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_2" [cnn/src/dense.cpp:36]   --->   Operation 217 'getelementptr' 'tempWeight_2_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 218 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load = load i8* %tempWeight_2_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 218 'load' 'tempWeight_2_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_3)   --->   "%or_ln33_2 = or i10 %i3_0_0, 3" [cnn/src/dense.cpp:33]   --->   Operation 219 'or' 'or_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_3)   --->   "%zext_ln33_2 = zext i10 %or_ln33_2 to i13" [cnn/src/dense.cpp:33]   --->   Operation 220 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 221 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln35_3 = add i13 %zext_ln33_2, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 221 'add' 'add_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 222 [1/1] (0.00ns)   --->   "%temp_3_V_addr_1 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 222 'getelementptr' 'temp_3_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 223 [2/2] (2.30ns)   --->   "%temp_3_V_load = load i8* %temp_3_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 223 'load' 'temp_3_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%lshr_ln1117_3 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_3, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 224 'partselect' 'lshr_ln1117_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i10 %lshr_ln1117_3 to i64" [cnn/src/dense.cpp:36]   --->   Operation 225 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 226 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_1 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_3" [cnn/src/dense.cpp:36]   --->   Operation 226 'getelementptr' 'tempWeight_3_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 227 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load = load i8* %tempWeight_3_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 227 'load' 'tempWeight_3_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%or_ln33_3 = or i10 %i3_0_0, 4" [cnn/src/dense.cpp:33]   --->   Operation 228 'or' 'or_ln33_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_4)   --->   "%zext_ln33_3 = zext i10 %or_ln33_3 to i13" [cnn/src/dense.cpp:33]   --->   Operation 229 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 230 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln35_4 = add i13 %zext_ln33_3, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 230 'add' 'add_ln35_4' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 231 [1/1] (0.00ns)   --->   "%temp_4_V_addr_1 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 231 'getelementptr' 'temp_4_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 232 [2/2] (2.30ns)   --->   "%temp_4_V_load = load i8* %temp_4_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 232 'load' 'temp_4_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 233 [1/1] (0.00ns)   --->   "%lshr_ln1117_4 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_4, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 233 'partselect' 'lshr_ln1117_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i10 %lshr_ln1117_4 to i64" [cnn/src/dense.cpp:36]   --->   Operation 234 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_1 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_4" [cnn/src/dense.cpp:36]   --->   Operation 235 'getelementptr' 'tempWeight_4_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 236 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load = load i8* %tempWeight_4_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 236 'load' 'tempWeight_4_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_5)   --->   "%or_ln33_4 = or i10 %i3_0_0, 5" [cnn/src/dense.cpp:33]   --->   Operation 237 'or' 'or_ln33_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_5)   --->   "%zext_ln33_4 = zext i10 %or_ln33_4 to i13" [cnn/src/dense.cpp:33]   --->   Operation 238 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 239 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln35_5 = add i13 %zext_ln33_4, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 239 'add' 'add_ln35_5' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 240 [1/1] (0.00ns)   --->   "%temp_5_V_addr_1 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 240 'getelementptr' 'temp_5_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 241 [2/2] (2.30ns)   --->   "%temp_5_V_load = load i8* %temp_5_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 241 'load' 'temp_5_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%lshr_ln1117_5 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_5, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 242 'partselect' 'lshr_ln1117_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i10 %lshr_ln1117_5 to i64" [cnn/src/dense.cpp:36]   --->   Operation 243 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_1 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_5" [cnn/src/dense.cpp:36]   --->   Operation 244 'getelementptr' 'tempWeight_5_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 245 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load = load i8* %tempWeight_5_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 245 'load' 'tempWeight_5_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_6)   --->   "%or_ln33_5 = or i10 %i3_0_0, 6" [cnn/src/dense.cpp:33]   --->   Operation 246 'or' 'or_ln33_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_6)   --->   "%zext_ln33_5 = zext i10 %or_ln33_5 to i13" [cnn/src/dense.cpp:33]   --->   Operation 247 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 248 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln35_6 = add i13 %zext_ln33_5, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 248 'add' 'add_ln35_6' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 249 [1/1] (0.00ns)   --->   "%temp_6_V_addr_1 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 249 'getelementptr' 'temp_6_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 250 [2/2] (2.30ns)   --->   "%temp_6_V_load = load i8* %temp_6_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 250 'load' 'temp_6_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%lshr_ln1117_6 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_6, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 251 'partselect' 'lshr_ln1117_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i10 %lshr_ln1117_6 to i64" [cnn/src/dense.cpp:36]   --->   Operation 252 'zext' 'zext_ln1117_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_1 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_6" [cnn/src/dense.cpp:36]   --->   Operation 253 'getelementptr' 'tempWeight_6_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 254 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load = load i8* %tempWeight_6_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 254 'load' 'tempWeight_6_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_7)   --->   "%or_ln33_6 = or i10 %i3_0_0, 7" [cnn/src/dense.cpp:33]   --->   Operation 255 'or' 'or_ln33_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_7)   --->   "%zext_ln33_6 = zext i10 %or_ln33_6 to i13" [cnn/src/dense.cpp:33]   --->   Operation 256 'zext' 'zext_ln33_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 257 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln35_7 = add i13 %zext_ln33_6, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 257 'add' 'add_ln35_7' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 258 [1/1] (0.00ns)   --->   "%temp_7_V_addr_1 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116" [cnn/src/dense.cpp:36]   --->   Operation 258 'getelementptr' 'temp_7_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 259 [2/2] (2.30ns)   --->   "%temp_7_V_load = load i8* %temp_7_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 259 'load' 'temp_7_V_load' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 260 [1/1] (0.00ns)   --->   "%lshr_ln1117_7 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_7, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 260 'partselect' 'lshr_ln1117_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i10 %lshr_ln1117_7 to i64" [cnn/src/dense.cpp:36]   --->   Operation 261 'zext' 'zext_ln1117_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_1 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_7" [cnn/src/dense.cpp:36]   --->   Operation 262 'getelementptr' 'tempWeight_7_V_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 263 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load = load i8* %tempWeight_7_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 263 'load' 'tempWeight_7_V_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%or_ln33_7 = or i10 %i3_0_0, 8" [cnn/src/dense.cpp:33]   --->   Operation 264 'or' 'or_ln33_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i10 %or_ln33_7 to i13" [cnn/src/dense.cpp:33]   --->   Operation 265 'zext' 'zext_ln33_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 266 [1/1] (1.67ns)   --->   "%add_ln35_8 = add i13 %zext_ln33_7, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 266 'add' 'add_ln35_8' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 267 [1/1] (0.00ns)   --->   "%lshr_ln1116_1 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_7, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 267 'partselect' 'lshr_ln1116_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i7 %lshr_ln1116_1 to i64" [cnn/src/dense.cpp:36]   --->   Operation 268 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 269 [1/1] (0.00ns)   --->   "%temp_0_V_addr_2 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_1" [cnn/src/dense.cpp:36]   --->   Operation 269 'getelementptr' 'temp_0_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 270 [2/2] (2.30ns)   --->   "%temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 270 'load' 'temp_0_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%lshr_ln1117_8 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_8, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 271 'partselect' 'lshr_ln1117_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i10 %lshr_ln1117_8 to i64" [cnn/src/dense.cpp:36]   --->   Operation 272 'zext' 'zext_ln1117_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_2 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_8" [cnn/src/dense.cpp:36]   --->   Operation 273 'getelementptr' 'tempWeight_0_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 274 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_1 = load i8* %tempWeight_0_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 274 'load' 'tempWeight_0_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln33_8 = or i10 %i3_0_0, 9" [cnn/src/dense.cpp:33]   --->   Operation 275 'or' 'or_ln33_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i10 %or_ln33_8 to i13" [cnn/src/dense.cpp:33]   --->   Operation 276 'zext' 'zext_ln33_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 277 [1/1] (1.67ns)   --->   "%add_ln35_9 = add i13 %zext_ln33_8, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 277 'add' 'add_ln35_9' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln1116_2 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_8, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 278 'partselect' 'lshr_ln1116_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i7 %lshr_ln1116_2 to i64" [cnn/src/dense.cpp:36]   --->   Operation 279 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%temp_1_V_addr_2 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_2" [cnn/src/dense.cpp:36]   --->   Operation 280 'getelementptr' 'temp_1_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 281 [2/2] (2.30ns)   --->   "%temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 281 'load' 'temp_1_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%lshr_ln1117_9 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_9, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 282 'partselect' 'lshr_ln1117_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i10 %lshr_ln1117_9 to i64" [cnn/src/dense.cpp:36]   --->   Operation 283 'zext' 'zext_ln1117_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 284 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_2 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_9" [cnn/src/dense.cpp:36]   --->   Operation 284 'getelementptr' 'tempWeight_1_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 285 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_1 = load i8* %tempWeight_1_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 285 'load' 'tempWeight_1_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln33_9 = or i10 %i3_0_0, 10" [cnn/src/dense.cpp:33]   --->   Operation 286 'or' 'or_ln33_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln33_9 = zext i10 %or_ln33_9 to i13" [cnn/src/dense.cpp:33]   --->   Operation 287 'zext' 'zext_ln33_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (1.67ns)   --->   "%add_ln35_10 = add i13 %zext_ln33_9, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 288 'add' 'add_ln35_10' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln1116_3 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_9, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 289 'partselect' 'lshr_ln1116_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i7 %lshr_ln1116_3 to i64" [cnn/src/dense.cpp:36]   --->   Operation 290 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%temp_2_V_addr_2 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_3" [cnn/src/dense.cpp:36]   --->   Operation 291 'getelementptr' 'temp_2_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 292 [2/2] (2.30ns)   --->   "%temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 292 'load' 'temp_2_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 293 [1/1] (0.00ns)   --->   "%lshr_ln1117_s = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_10, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 293 'partselect' 'lshr_ln1117_s' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1117_10 = zext i10 %lshr_ln1117_s to i64" [cnn/src/dense.cpp:36]   --->   Operation 294 'zext' 'zext_ln1117_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 295 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_2 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_10" [cnn/src/dense.cpp:36]   --->   Operation 295 'getelementptr' 'tempWeight_2_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 296 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_1 = load i8* %tempWeight_2_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 296 'load' 'tempWeight_2_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln33_10 = or i10 %i3_0_0, 11" [cnn/src/dense.cpp:33]   --->   Operation 297 'or' 'or_ln33_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i10 %or_ln33_10 to i13" [cnn/src/dense.cpp:33]   --->   Operation 298 'zext' 'zext_ln33_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 299 [1/1] (1.67ns)   --->   "%add_ln35_11 = add i13 %zext_ln33_10, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 299 'add' 'add_ln35_11' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 300 [1/1] (0.00ns)   --->   "%lshr_ln1116_4 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_10, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 300 'partselect' 'lshr_ln1116_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i7 %lshr_ln1116_4 to i64" [cnn/src/dense.cpp:36]   --->   Operation 301 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 302 [1/1] (0.00ns)   --->   "%temp_3_V_addr_2 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_4" [cnn/src/dense.cpp:36]   --->   Operation 302 'getelementptr' 'temp_3_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 303 [2/2] (2.30ns)   --->   "%temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 303 'load' 'temp_3_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 304 [1/1] (0.00ns)   --->   "%lshr_ln1117_10 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_11, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 304 'partselect' 'lshr_ln1117_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln1117_11 = zext i10 %lshr_ln1117_10 to i64" [cnn/src/dense.cpp:36]   --->   Operation 305 'zext' 'zext_ln1117_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_2 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_11" [cnn/src/dense.cpp:36]   --->   Operation 306 'getelementptr' 'tempWeight_3_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 307 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_1 = load i8* %tempWeight_3_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 307 'load' 'tempWeight_3_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 308 [1/1] (0.00ns)   --->   "%or_ln33_11 = or i10 %i3_0_0, 12" [cnn/src/dense.cpp:33]   --->   Operation 308 'or' 'or_ln33_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln33_11 = zext i10 %or_ln33_11 to i13" [cnn/src/dense.cpp:33]   --->   Operation 309 'zext' 'zext_ln33_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 310 [1/1] (1.67ns)   --->   "%add_ln35_12 = add i13 %zext_ln33_11, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 310 'add' 'add_ln35_12' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 311 [1/1] (0.00ns)   --->   "%lshr_ln1116_5 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_11, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 311 'partselect' 'lshr_ln1116_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i7 %lshr_ln1116_5 to i64" [cnn/src/dense.cpp:36]   --->   Operation 312 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 313 [1/1] (0.00ns)   --->   "%temp_4_V_addr_2 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_5" [cnn/src/dense.cpp:36]   --->   Operation 313 'getelementptr' 'temp_4_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 314 [2/2] (2.30ns)   --->   "%temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 314 'load' 'temp_4_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln1117_11 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_12, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 315 'partselect' 'lshr_ln1117_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i10 %lshr_ln1117_11 to i64" [cnn/src/dense.cpp:36]   --->   Operation 316 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 317 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_2 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_12" [cnn/src/dense.cpp:36]   --->   Operation 317 'getelementptr' 'tempWeight_4_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 318 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_1 = load i8* %tempWeight_4_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 318 'load' 'tempWeight_4_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln33_12 = or i10 %i3_0_0, 13" [cnn/src/dense.cpp:33]   --->   Operation 319 'or' 'or_ln33_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i10 %or_ln33_12 to i13" [cnn/src/dense.cpp:33]   --->   Operation 320 'zext' 'zext_ln33_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 321 [1/1] (1.67ns)   --->   "%add_ln35_13 = add i13 %zext_ln33_12, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 321 'add' 'add_ln35_13' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 322 [1/1] (0.00ns)   --->   "%lshr_ln1116_6 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_12, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 322 'partselect' 'lshr_ln1116_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i7 %lshr_ln1116_6 to i64" [cnn/src/dense.cpp:36]   --->   Operation 323 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%temp_5_V_addr_2 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_6" [cnn/src/dense.cpp:36]   --->   Operation 324 'getelementptr' 'temp_5_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 325 [2/2] (2.30ns)   --->   "%temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 325 'load' 'temp_5_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 326 [1/1] (0.00ns)   --->   "%lshr_ln1117_12 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_13, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 326 'partselect' 'lshr_ln1117_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i10 %lshr_ln1117_12 to i64" [cnn/src/dense.cpp:36]   --->   Operation 327 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_2 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_13" [cnn/src/dense.cpp:36]   --->   Operation 328 'getelementptr' 'tempWeight_5_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 329 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_1 = load i8* %tempWeight_5_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 329 'load' 'tempWeight_5_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln33_13 = or i10 %i3_0_0, 14" [cnn/src/dense.cpp:33]   --->   Operation 330 'or' 'or_ln33_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln33_13 = zext i10 %or_ln33_13 to i13" [cnn/src/dense.cpp:33]   --->   Operation 331 'zext' 'zext_ln33_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 332 [1/1] (1.67ns)   --->   "%add_ln35_14 = add i13 %zext_ln33_13, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 332 'add' 'add_ln35_14' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%lshr_ln1116_7 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_13, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 333 'partselect' 'lshr_ln1116_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i7 %lshr_ln1116_7 to i64" [cnn/src/dense.cpp:36]   --->   Operation 334 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 335 [1/1] (0.00ns)   --->   "%temp_6_V_addr_2 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_7" [cnn/src/dense.cpp:36]   --->   Operation 335 'getelementptr' 'temp_6_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 336 [2/2] (2.30ns)   --->   "%temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 336 'load' 'temp_6_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 337 [1/1] (0.00ns)   --->   "%lshr_ln1117_13 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_14, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 337 'partselect' 'lshr_ln1117_13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i10 %lshr_ln1117_13 to i64" [cnn/src/dense.cpp:36]   --->   Operation 338 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 339 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_2 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_14" [cnn/src/dense.cpp:36]   --->   Operation 339 'getelementptr' 'tempWeight_6_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 340 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_1 = load i8* %tempWeight_6_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 340 'load' 'tempWeight_6_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln33_14 = or i10 %i3_0_0, 15" [cnn/src/dense.cpp:33]   --->   Operation 341 'or' 'or_ln33_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln33_14 = zext i10 %or_ln33_14 to i13" [cnn/src/dense.cpp:33]   --->   Operation 342 'zext' 'zext_ln33_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 343 [1/1] (1.67ns)   --->   "%add_ln35_15 = add i13 %zext_ln33_14, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 343 'add' 'add_ln35_15' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 344 [1/1] (0.00ns)   --->   "%lshr_ln1116_8 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %or_ln33_14, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 344 'partselect' 'lshr_ln1116_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i7 %lshr_ln1116_8 to i64" [cnn/src/dense.cpp:36]   --->   Operation 345 'zext' 'zext_ln1116_8' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 346 [1/1] (0.00ns)   --->   "%temp_7_V_addr_2 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_8" [cnn/src/dense.cpp:36]   --->   Operation 346 'getelementptr' 'temp_7_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 347 [2/2] (2.30ns)   --->   "%temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 347 'load' 'temp_7_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 348 [1/1] (0.00ns)   --->   "%lshr_ln1117_14 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_15, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 348 'partselect' 'lshr_ln1117_14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i10 %lshr_ln1117_14 to i64" [cnn/src/dense.cpp:36]   --->   Operation 349 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 350 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_2 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_15" [cnn/src/dense.cpp:36]   --->   Operation 350 'getelementptr' 'tempWeight_7_V_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 351 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_1 = load i8* %tempWeight_7_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 351 'load' 'tempWeight_7_V_load_1' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_30 : Operation 352 [1/1] (1.73ns)   --->   "%add_ln33_96 = add i10 %i3_0_0, 112" [cnn/src/dense.cpp:33]   --->   Operation 352 'add' 'add_ln33_96' <Predicate = (!icmp_ln33)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 353 [1/1] (2.55ns)   --->   "%add_ln203 = add i33 %zext_ln31, %sext_ln7" [cnn/src/dense.cpp:39]   --->   Operation 353 'add' 'add_ln203' <Predicate = (icmp_ln33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i33 %add_ln203 to i64" [cnn/src/dense.cpp:39]   --->   Operation 354 'sext' 'sext_ln203' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%fcBias_V_addr_1 = getelementptr i8* %input_V, i64 %sext_ln203" [cnn/src/dense.cpp:39]   --->   Operation 355 'getelementptr' 'fcBias_V_addr_1' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 7.42>
ST_31 : Operation 356 [1/2] (2.30ns)   --->   "%temp_0_V_load = load i8* %temp_0_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 356 'load' 'temp_0_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i8 %temp_0_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 357 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 358 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load = load i8* %tempWeight_0_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 358 'load' 'tempWeight_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %tempWeight_0_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 359 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 360 [1/1] (4.17ns)   --->   "%mul_ln1118 = mul i11 %sext_ln1118, %sext_ln1117" [cnn/src/dense.cpp:36]   --->   Operation 360 'mul' 'mul_ln1118' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 361 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 362 [1/2] (2.30ns)   --->   "%temp_1_V_load = load i8* %temp_1_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 362 'load' 'temp_1_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i8 %temp_1_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 363 'sext' 'sext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 364 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load = load i8* %tempWeight_1_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 364 'load' 'tempWeight_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i8 %tempWeight_1_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 365 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 366 [1/1] (4.17ns)   --->   "%mul_ln1118_1 = mul i11 %sext_ln1118_1, %sext_ln1117_1" [cnn/src/dense.cpp:36]   --->   Operation 366 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_1, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 367 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 368 [1/2] (2.30ns)   --->   "%temp_2_V_load = load i8* %temp_2_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 368 'load' 'temp_2_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i8 %temp_2_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 369 'sext' 'sext_ln1117_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 370 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load = load i8* %tempWeight_2_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 370 'load' 'tempWeight_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %tempWeight_2_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 371 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (4.17ns)   --->   "%mul_ln1118_2 = mul i11 %sext_ln1118_2, %sext_ln1117_2" [cnn/src/dense.cpp:36]   --->   Operation 372 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_2, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 373 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 374 [1/2] (2.30ns)   --->   "%temp_3_V_load = load i8* %temp_3_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 374 'load' 'temp_3_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i8 %temp_3_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 375 'sext' 'sext_ln1117_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 376 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load = load i8* %tempWeight_3_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 376 'load' 'tempWeight_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %tempWeight_3_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 377 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 378 [1/1] (4.17ns)   --->   "%mul_ln1118_3 = mul i11 %sext_ln1118_3, %sext_ln1117_3" [cnn/src/dense.cpp:36]   --->   Operation 378 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_3, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 379 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 380 [1/2] (2.30ns)   --->   "%temp_4_V_load = load i8* %temp_4_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 380 'load' 'temp_4_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i8 %temp_4_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 381 'sext' 'sext_ln1117_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 382 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load = load i8* %tempWeight_4_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 382 'load' 'tempWeight_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %tempWeight_4_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 383 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (4.17ns)   --->   "%mul_ln1118_4 = mul i11 %sext_ln1118_4, %sext_ln1117_4" [cnn/src/dense.cpp:36]   --->   Operation 384 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_4, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 385 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 386 [1/2] (2.30ns)   --->   "%temp_5_V_load = load i8* %temp_5_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 386 'load' 'temp_5_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i8 %temp_5_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 387 'sext' 'sext_ln1117_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 388 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load = load i8* %tempWeight_5_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 388 'load' 'tempWeight_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i8 %tempWeight_5_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 389 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 390 [1/1] (4.17ns)   --->   "%mul_ln1118_5 = mul i11 %sext_ln1118_5, %sext_ln1117_5" [cnn/src/dense.cpp:36]   --->   Operation 390 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_5, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 391 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 392 [1/2] (2.30ns)   --->   "%temp_6_V_load = load i8* %temp_6_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 392 'load' 'temp_6_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i8 %temp_6_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 393 'sext' 'sext_ln1117_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 394 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load = load i8* %tempWeight_6_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 394 'load' 'tempWeight_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i8 %tempWeight_6_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 395 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (4.17ns)   --->   "%mul_ln1118_6 = mul i11 %sext_ln1118_6, %sext_ln1117_6" [cnn/src/dense.cpp:36]   --->   Operation 396 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_6, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 397 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 398 [1/2] (2.30ns)   --->   "%temp_7_V_load = load i8* %temp_7_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 398 'load' 'temp_7_V_load' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i8 %temp_7_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 399 'sext' 'sext_ln1117_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 400 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load = load i8* %tempWeight_7_V_addr_1, align 1" [cnn/src/dense.cpp:36]   --->   Operation 400 'load' 'tempWeight_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %tempWeight_7_V_load to i11" [cnn/src/dense.cpp:36]   --->   Operation 401 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 402 [1/1] (4.17ns)   --->   "%mul_ln1118_7 = mul i11 %sext_ln1118_7, %sext_ln1117_7" [cnn/src/dense.cpp:36]   --->   Operation 402 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_7, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 403 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 404 [1/2] (2.30ns)   --->   "%temp_0_V_load_1 = load i8* %temp_0_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 404 'load' 'temp_0_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i8 %temp_0_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 405 'sext' 'sext_ln1117_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 406 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_1 = load i8* %tempWeight_0_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 406 'load' 'tempWeight_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %tempWeight_0_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 407 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (4.17ns)   --->   "%mul_ln1118_8 = mul i11 %sext_ln1118_8, %sext_ln1117_8" [cnn/src/dense.cpp:36]   --->   Operation 408 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_8, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 409 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 410 [1/2] (2.30ns)   --->   "%temp_1_V_load_1 = load i8* %temp_1_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 410 'load' 'temp_1_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1117_9 = sext i8 %temp_1_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 411 'sext' 'sext_ln1117_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 412 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_1 = load i8* %tempWeight_1_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 412 'load' 'tempWeight_1_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %tempWeight_1_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 413 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 414 [1/1] (4.17ns)   --->   "%mul_ln1118_9 = mul i11 %sext_ln1118_9, %sext_ln1117_9" [cnn/src/dense.cpp:36]   --->   Operation 414 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_9, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 415 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 416 [1/2] (2.30ns)   --->   "%temp_2_V_load_1 = load i8* %temp_2_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 416 'load' 'temp_2_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1117_10 = sext i8 %temp_2_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 417 'sext' 'sext_ln1117_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 418 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_1 = load i8* %tempWeight_2_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 418 'load' 'tempWeight_2_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %tempWeight_2_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 419 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (4.17ns)   --->   "%mul_ln1118_10 = mul i11 %sext_ln1118_10, %sext_ln1117_10" [cnn/src/dense.cpp:36]   --->   Operation 420 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_10, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 421 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 422 [1/2] (2.30ns)   --->   "%temp_3_V_load_1 = load i8* %temp_3_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 422 'load' 'temp_3_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1117_11 = sext i8 %temp_3_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 423 'sext' 'sext_ln1117_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_1 = load i8* %tempWeight_3_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 424 'load' 'tempWeight_3_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i8 %tempWeight_3_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 425 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 426 [1/1] (4.17ns)   --->   "%mul_ln1118_11 = mul i11 %sext_ln1118_11, %sext_ln1117_11" [cnn/src/dense.cpp:36]   --->   Operation 426 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_11, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 427 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 428 [1/2] (2.30ns)   --->   "%temp_4_V_load_1 = load i8* %temp_4_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 428 'load' 'temp_4_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1117_12 = sext i8 %temp_4_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 429 'sext' 'sext_ln1117_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 430 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_1 = load i8* %tempWeight_4_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 430 'load' 'tempWeight_4_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i8 %tempWeight_4_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 431 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 432 [1/1] (4.17ns)   --->   "%mul_ln1118_12 = mul i11 %sext_ln1118_12, %sext_ln1117_12" [cnn/src/dense.cpp:36]   --->   Operation 432 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_12, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 433 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 434 [1/2] (2.30ns)   --->   "%temp_5_V_load_1 = load i8* %temp_5_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 434 'load' 'temp_5_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln1117_13 = sext i8 %temp_5_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 435 'sext' 'sext_ln1117_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 436 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_1 = load i8* %tempWeight_5_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 436 'load' 'tempWeight_5_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %tempWeight_5_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 437 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 438 [1/1] (4.17ns)   --->   "%mul_ln1118_13 = mul i11 %sext_ln1118_13, %sext_ln1117_13" [cnn/src/dense.cpp:36]   --->   Operation 438 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_13, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 439 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 440 [1/2] (2.30ns)   --->   "%temp_6_V_load_1 = load i8* %temp_6_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 440 'load' 'temp_6_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1117_14 = sext i8 %temp_6_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 441 'sext' 'sext_ln1117_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 442 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_1 = load i8* %tempWeight_6_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 442 'load' 'tempWeight_6_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i8 %tempWeight_6_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 443 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 444 [1/1] (4.17ns)   --->   "%mul_ln1118_14 = mul i11 %sext_ln1118_14, %sext_ln1117_14" [cnn/src/dense.cpp:36]   --->   Operation 444 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_14, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 445 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 446 [1/2] (2.30ns)   --->   "%temp_7_V_load_1 = load i8* %temp_7_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 446 'load' 'temp_7_V_load_1' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln1117_15 = sext i8 %temp_7_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 447 'sext' 'sext_ln1117_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 448 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_1 = load i8* %tempWeight_7_V_addr_2, align 1" [cnn/src/dense.cpp:36]   --->   Operation 448 'load' 'tempWeight_7_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i8 %tempWeight_7_V_load_1 to i11" [cnn/src/dense.cpp:36]   --->   Operation 449 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 450 [1/1] (4.17ns)   --->   "%mul_ln1118_15 = mul i11 %sext_ln1118_15, %sext_ln1117_15" [cnn/src/dense.cpp:36]   --->   Operation 450 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_15, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 451 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %i3_0_0, 16" [cnn/src/dense.cpp:33]   --->   Operation 452 'add' 'add_ln33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln33_15 = zext i10 %add_ln33 to i13" [cnn/src/dense.cpp:33]   --->   Operation 453 'zext' 'zext_ln33_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (1.67ns)   --->   "%add_ln35_16 = add i13 %zext_ln33_15, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 454 'add' 'add_ln35_16' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 455 [1/1] (0.00ns)   --->   "%lshr_ln1116_9 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 455 'partselect' 'lshr_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i7 %lshr_ln1116_9 to i64" [cnn/src/dense.cpp:36]   --->   Operation 456 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (0.00ns)   --->   "%temp_0_V_addr_3 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_9" [cnn/src/dense.cpp:36]   --->   Operation 457 'getelementptr' 'temp_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 458 [2/2] (2.30ns)   --->   "%temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 458 'load' 'temp_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%lshr_ln1117_15 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_16, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 459 'partselect' 'lshr_ln1117_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i10 %lshr_ln1117_15 to i64" [cnn/src/dense.cpp:36]   --->   Operation 460 'zext' 'zext_ln1117_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_3 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_16" [cnn/src/dense.cpp:36]   --->   Operation 461 'getelementptr' 'tempWeight_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 462 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_2 = load i8* %tempWeight_0_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 462 'load' 'tempWeight_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 463 [1/1] (1.73ns)   --->   "%add_ln33_1 = add i10 %i3_0_0, 17" [cnn/src/dense.cpp:33]   --->   Operation 463 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln33_16 = zext i10 %add_ln33_1 to i13" [cnn/src/dense.cpp:33]   --->   Operation 464 'zext' 'zext_ln33_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 465 [1/1] (1.67ns)   --->   "%add_ln35_17 = add i13 %zext_ln33_16, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 465 'add' 'add_ln35_17' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 466 [1/1] (0.00ns)   --->   "%lshr_ln1116_s = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_1, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 466 'partselect' 'lshr_ln1116_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i7 %lshr_ln1116_s to i64" [cnn/src/dense.cpp:36]   --->   Operation 467 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 468 [1/1] (0.00ns)   --->   "%temp_1_V_addr_3 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_10" [cnn/src/dense.cpp:36]   --->   Operation 468 'getelementptr' 'temp_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 469 [2/2] (2.30ns)   --->   "%temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 469 'load' 'temp_1_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 470 [1/1] (0.00ns)   --->   "%lshr_ln1117_16 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_17, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 470 'partselect' 'lshr_ln1117_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln1117_17 = zext i10 %lshr_ln1117_16 to i64" [cnn/src/dense.cpp:36]   --->   Operation 471 'zext' 'zext_ln1117_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 472 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_3 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_17" [cnn/src/dense.cpp:36]   --->   Operation 472 'getelementptr' 'tempWeight_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 473 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_2 = load i8* %tempWeight_1_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 473 'load' 'tempWeight_1_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 474 [1/1] (1.73ns)   --->   "%add_ln33_2 = add i10 %i3_0_0, 18" [cnn/src/dense.cpp:33]   --->   Operation 474 'add' 'add_ln33_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln33_17 = zext i10 %add_ln33_2 to i13" [cnn/src/dense.cpp:33]   --->   Operation 475 'zext' 'zext_ln33_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 476 [1/1] (1.67ns)   --->   "%add_ln35_18 = add i13 %zext_ln33_17, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 476 'add' 'add_ln35_18' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 477 [1/1] (0.00ns)   --->   "%lshr_ln1116_10 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_2, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 477 'partselect' 'lshr_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i7 %lshr_ln1116_10 to i64" [cnn/src/dense.cpp:36]   --->   Operation 478 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 479 [1/1] (0.00ns)   --->   "%temp_2_V_addr_3 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_11" [cnn/src/dense.cpp:36]   --->   Operation 479 'getelementptr' 'temp_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 480 [2/2] (2.30ns)   --->   "%temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 480 'load' 'temp_2_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 481 [1/1] (0.00ns)   --->   "%lshr_ln1117_17 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_18, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 481 'partselect' 'lshr_ln1117_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln1117_18 = zext i10 %lshr_ln1117_17 to i64" [cnn/src/dense.cpp:36]   --->   Operation 482 'zext' 'zext_ln1117_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 483 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_3 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_18" [cnn/src/dense.cpp:36]   --->   Operation 483 'getelementptr' 'tempWeight_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 484 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_2 = load i8* %tempWeight_2_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 484 'load' 'tempWeight_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 485 [1/1] (1.73ns)   --->   "%add_ln33_3 = add i10 %i3_0_0, 19" [cnn/src/dense.cpp:33]   --->   Operation 485 'add' 'add_ln33_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln33_18 = zext i10 %add_ln33_3 to i13" [cnn/src/dense.cpp:33]   --->   Operation 486 'zext' 'zext_ln33_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 487 [1/1] (1.67ns)   --->   "%add_ln35_19 = add i13 %zext_ln33_18, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 487 'add' 'add_ln35_19' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 488 [1/1] (0.00ns)   --->   "%lshr_ln1116_11 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_3, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 488 'partselect' 'lshr_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i7 %lshr_ln1116_11 to i64" [cnn/src/dense.cpp:36]   --->   Operation 489 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 490 [1/1] (0.00ns)   --->   "%temp_3_V_addr_3 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_12" [cnn/src/dense.cpp:36]   --->   Operation 490 'getelementptr' 'temp_3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 491 [2/2] (2.30ns)   --->   "%temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 491 'load' 'temp_3_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 492 [1/1] (0.00ns)   --->   "%lshr_ln1117_18 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_19, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 492 'partselect' 'lshr_ln1117_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln1117_19 = zext i10 %lshr_ln1117_18 to i64" [cnn/src/dense.cpp:36]   --->   Operation 493 'zext' 'zext_ln1117_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 494 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_3 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_19" [cnn/src/dense.cpp:36]   --->   Operation 494 'getelementptr' 'tempWeight_3_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 495 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_2 = load i8* %tempWeight_3_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 495 'load' 'tempWeight_3_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 496 [1/1] (1.73ns)   --->   "%add_ln33_4 = add i10 %i3_0_0, 20" [cnn/src/dense.cpp:33]   --->   Operation 496 'add' 'add_ln33_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln33_19 = zext i10 %add_ln33_4 to i13" [cnn/src/dense.cpp:33]   --->   Operation 497 'zext' 'zext_ln33_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 498 [1/1] (1.67ns)   --->   "%add_ln35_20 = add i13 %zext_ln33_19, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 498 'add' 'add_ln35_20' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 499 [1/1] (0.00ns)   --->   "%lshr_ln1116_12 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_4, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 499 'partselect' 'lshr_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i7 %lshr_ln1116_12 to i64" [cnn/src/dense.cpp:36]   --->   Operation 500 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 501 [1/1] (0.00ns)   --->   "%temp_4_V_addr_3 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_13" [cnn/src/dense.cpp:36]   --->   Operation 501 'getelementptr' 'temp_4_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 502 [2/2] (2.30ns)   --->   "%temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 502 'load' 'temp_4_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 503 [1/1] (0.00ns)   --->   "%lshr_ln1117_19 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_20, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 503 'partselect' 'lshr_ln1117_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln1117_20 = zext i10 %lshr_ln1117_19 to i64" [cnn/src/dense.cpp:36]   --->   Operation 504 'zext' 'zext_ln1117_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_3 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_20" [cnn/src/dense.cpp:36]   --->   Operation 505 'getelementptr' 'tempWeight_4_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 506 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_2 = load i8* %tempWeight_4_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 506 'load' 'tempWeight_4_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 507 [1/1] (1.73ns)   --->   "%add_ln33_5 = add i10 %i3_0_0, 21" [cnn/src/dense.cpp:33]   --->   Operation 507 'add' 'add_ln33_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln33_20 = zext i10 %add_ln33_5 to i13" [cnn/src/dense.cpp:33]   --->   Operation 508 'zext' 'zext_ln33_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 509 [1/1] (1.67ns)   --->   "%add_ln35_21 = add i13 %zext_ln33_20, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 509 'add' 'add_ln35_21' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%lshr_ln1116_13 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_5, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 510 'partselect' 'lshr_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i7 %lshr_ln1116_13 to i64" [cnn/src/dense.cpp:36]   --->   Operation 511 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 512 [1/1] (0.00ns)   --->   "%temp_5_V_addr_3 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_14" [cnn/src/dense.cpp:36]   --->   Operation 512 'getelementptr' 'temp_5_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 513 [2/2] (2.30ns)   --->   "%temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 513 'load' 'temp_5_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 514 [1/1] (0.00ns)   --->   "%lshr_ln1117_20 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_21, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 514 'partselect' 'lshr_ln1117_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln1117_21 = zext i10 %lshr_ln1117_20 to i64" [cnn/src/dense.cpp:36]   --->   Operation 515 'zext' 'zext_ln1117_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 516 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_3 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_21" [cnn/src/dense.cpp:36]   --->   Operation 516 'getelementptr' 'tempWeight_5_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 517 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_2 = load i8* %tempWeight_5_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 517 'load' 'tempWeight_5_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 518 [1/1] (1.73ns)   --->   "%add_ln33_6 = add i10 %i3_0_0, 22" [cnn/src/dense.cpp:33]   --->   Operation 518 'add' 'add_ln33_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln33_21 = zext i10 %add_ln33_6 to i13" [cnn/src/dense.cpp:33]   --->   Operation 519 'zext' 'zext_ln33_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 520 [1/1] (1.67ns)   --->   "%add_ln35_22 = add i13 %zext_ln33_21, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 520 'add' 'add_ln35_22' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 521 [1/1] (0.00ns)   --->   "%lshr_ln1116_14 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_6, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 521 'partselect' 'lshr_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i7 %lshr_ln1116_14 to i64" [cnn/src/dense.cpp:36]   --->   Operation 522 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 523 [1/1] (0.00ns)   --->   "%temp_6_V_addr_3 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_15" [cnn/src/dense.cpp:36]   --->   Operation 523 'getelementptr' 'temp_6_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 524 [2/2] (2.30ns)   --->   "%temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 524 'load' 'temp_6_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 525 [1/1] (0.00ns)   --->   "%lshr_ln1117_21 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_22, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 525 'partselect' 'lshr_ln1117_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln1117_22 = zext i10 %lshr_ln1117_21 to i64" [cnn/src/dense.cpp:36]   --->   Operation 526 'zext' 'zext_ln1117_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 527 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_3 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_22" [cnn/src/dense.cpp:36]   --->   Operation 527 'getelementptr' 'tempWeight_6_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 528 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_2 = load i8* %tempWeight_6_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 528 'load' 'tempWeight_6_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 529 [1/1] (1.73ns)   --->   "%add_ln33_7 = add i10 %i3_0_0, 23" [cnn/src/dense.cpp:33]   --->   Operation 529 'add' 'add_ln33_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln33_22 = zext i10 %add_ln33_7 to i13" [cnn/src/dense.cpp:33]   --->   Operation 530 'zext' 'zext_ln33_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 531 [1/1] (1.67ns)   --->   "%add_ln35_23 = add i13 %zext_ln33_22, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 531 'add' 'add_ln35_23' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 532 [1/1] (0.00ns)   --->   "%lshr_ln1116_15 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_7, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 532 'partselect' 'lshr_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln1116_16 = zext i7 %lshr_ln1116_15 to i64" [cnn/src/dense.cpp:36]   --->   Operation 533 'zext' 'zext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 534 [1/1] (0.00ns)   --->   "%temp_7_V_addr_3 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_16" [cnn/src/dense.cpp:36]   --->   Operation 534 'getelementptr' 'temp_7_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 535 [2/2] (2.30ns)   --->   "%temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 535 'load' 'temp_7_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 536 [1/1] (0.00ns)   --->   "%lshr_ln1117_22 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_23, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 536 'partselect' 'lshr_ln1117_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1117_23 = zext i10 %lshr_ln1117_22 to i64" [cnn/src/dense.cpp:36]   --->   Operation 537 'zext' 'zext_ln1117_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 538 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_3 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_23" [cnn/src/dense.cpp:36]   --->   Operation 538 'getelementptr' 'tempWeight_7_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 539 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_2 = load i8* %tempWeight_7_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 539 'load' 'tempWeight_7_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 540 [1/1] (1.73ns)   --->   "%add_ln33_8 = add i10 %i3_0_0, 24" [cnn/src/dense.cpp:33]   --->   Operation 540 'add' 'add_ln33_8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln33_23 = zext i10 %add_ln33_8 to i13" [cnn/src/dense.cpp:33]   --->   Operation 541 'zext' 'zext_ln33_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 542 [1/1] (1.67ns)   --->   "%add_ln35_24 = add i13 %zext_ln33_23, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 542 'add' 'add_ln35_24' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 543 [1/1] (0.00ns)   --->   "%lshr_ln1116_16 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_8, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 543 'partselect' 'lshr_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln1116_17 = zext i7 %lshr_ln1116_16 to i64" [cnn/src/dense.cpp:36]   --->   Operation 544 'zext' 'zext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 545 [1/1] (0.00ns)   --->   "%temp_0_V_addr_4 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_17" [cnn/src/dense.cpp:36]   --->   Operation 545 'getelementptr' 'temp_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 546 [2/2] (2.30ns)   --->   "%temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 546 'load' 'temp_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 547 [1/1] (0.00ns)   --->   "%lshr_ln1117_23 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_24, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 547 'partselect' 'lshr_ln1117_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln1117_24 = zext i10 %lshr_ln1117_23 to i64" [cnn/src/dense.cpp:36]   --->   Operation 548 'zext' 'zext_ln1117_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 549 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_4 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_24" [cnn/src/dense.cpp:36]   --->   Operation 549 'getelementptr' 'tempWeight_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 550 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_3 = load i8* %tempWeight_0_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 550 'load' 'tempWeight_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 551 [1/1] (1.73ns)   --->   "%add_ln33_9 = add i10 %i3_0_0, 25" [cnn/src/dense.cpp:33]   --->   Operation 551 'add' 'add_ln33_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln33_24 = zext i10 %add_ln33_9 to i13" [cnn/src/dense.cpp:33]   --->   Operation 552 'zext' 'zext_ln33_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 553 [1/1] (1.67ns)   --->   "%add_ln35_25 = add i13 %zext_ln33_24, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 553 'add' 'add_ln35_25' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%lshr_ln1116_17 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_9, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 554 'partselect' 'lshr_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1116_18 = zext i7 %lshr_ln1116_17 to i64" [cnn/src/dense.cpp:36]   --->   Operation 555 'zext' 'zext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%temp_1_V_addr_4 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_18" [cnn/src/dense.cpp:36]   --->   Operation 556 'getelementptr' 'temp_1_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 557 [2/2] (2.30ns)   --->   "%temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 557 'load' 'temp_1_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 558 [1/1] (0.00ns)   --->   "%lshr_ln1117_24 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_25, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 558 'partselect' 'lshr_ln1117_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln1117_25 = zext i10 %lshr_ln1117_24 to i64" [cnn/src/dense.cpp:36]   --->   Operation 559 'zext' 'zext_ln1117_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 560 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_4 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_25" [cnn/src/dense.cpp:36]   --->   Operation 560 'getelementptr' 'tempWeight_1_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 561 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_3 = load i8* %tempWeight_1_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 561 'load' 'tempWeight_1_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 562 [1/1] (1.73ns)   --->   "%add_ln33_10 = add i10 %i3_0_0, 26" [cnn/src/dense.cpp:33]   --->   Operation 562 'add' 'add_ln33_10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln33_25 = zext i10 %add_ln33_10 to i13" [cnn/src/dense.cpp:33]   --->   Operation 563 'zext' 'zext_ln33_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 564 [1/1] (1.67ns)   --->   "%add_ln35_26 = add i13 %zext_ln33_25, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 564 'add' 'add_ln35_26' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 565 [1/1] (0.00ns)   --->   "%lshr_ln1116_18 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_10, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 565 'partselect' 'lshr_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln1116_19 = zext i7 %lshr_ln1116_18 to i64" [cnn/src/dense.cpp:36]   --->   Operation 566 'zext' 'zext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%temp_2_V_addr_4 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_19" [cnn/src/dense.cpp:36]   --->   Operation 567 'getelementptr' 'temp_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 568 [2/2] (2.30ns)   --->   "%temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 568 'load' 'temp_2_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%lshr_ln1117_25 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_26, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 569 'partselect' 'lshr_ln1117_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1117_26 = zext i10 %lshr_ln1117_25 to i64" [cnn/src/dense.cpp:36]   --->   Operation 570 'zext' 'zext_ln1117_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_4 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_26" [cnn/src/dense.cpp:36]   --->   Operation 571 'getelementptr' 'tempWeight_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 572 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_3 = load i8* %tempWeight_2_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 572 'load' 'tempWeight_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 573 [1/1] (1.73ns)   --->   "%add_ln33_11 = add i10 %i3_0_0, 27" [cnn/src/dense.cpp:33]   --->   Operation 573 'add' 'add_ln33_11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln33_26 = zext i10 %add_ln33_11 to i13" [cnn/src/dense.cpp:33]   --->   Operation 574 'zext' 'zext_ln33_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 575 [1/1] (1.67ns)   --->   "%add_ln35_27 = add i13 %zext_ln33_26, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 575 'add' 'add_ln35_27' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 576 [1/1] (0.00ns)   --->   "%lshr_ln1116_19 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_11, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 576 'partselect' 'lshr_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln1116_20 = zext i7 %lshr_ln1116_19 to i64" [cnn/src/dense.cpp:36]   --->   Operation 577 'zext' 'zext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 578 [1/1] (0.00ns)   --->   "%temp_3_V_addr_4 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_20" [cnn/src/dense.cpp:36]   --->   Operation 578 'getelementptr' 'temp_3_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 579 [2/2] (2.30ns)   --->   "%temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 579 'load' 'temp_3_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 580 [1/1] (0.00ns)   --->   "%lshr_ln1117_26 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_27, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 580 'partselect' 'lshr_ln1117_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln1117_27 = zext i10 %lshr_ln1117_26 to i64" [cnn/src/dense.cpp:36]   --->   Operation 581 'zext' 'zext_ln1117_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 582 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_4 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_27" [cnn/src/dense.cpp:36]   --->   Operation 582 'getelementptr' 'tempWeight_3_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 583 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_3 = load i8* %tempWeight_3_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 583 'load' 'tempWeight_3_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 584 [1/1] (1.73ns)   --->   "%add_ln33_12 = add i10 %i3_0_0, 28" [cnn/src/dense.cpp:33]   --->   Operation 584 'add' 'add_ln33_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln33_27 = zext i10 %add_ln33_12 to i13" [cnn/src/dense.cpp:33]   --->   Operation 585 'zext' 'zext_ln33_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 586 [1/1] (1.67ns)   --->   "%add_ln35_28 = add i13 %zext_ln33_27, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 586 'add' 'add_ln35_28' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 587 [1/1] (0.00ns)   --->   "%lshr_ln1116_20 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_12, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 587 'partselect' 'lshr_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln1116_21 = zext i7 %lshr_ln1116_20 to i64" [cnn/src/dense.cpp:36]   --->   Operation 588 'zext' 'zext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 589 [1/1] (0.00ns)   --->   "%temp_4_V_addr_4 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_21" [cnn/src/dense.cpp:36]   --->   Operation 589 'getelementptr' 'temp_4_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 590 [2/2] (2.30ns)   --->   "%temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 590 'load' 'temp_4_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 591 [1/1] (0.00ns)   --->   "%lshr_ln1117_27 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_28, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 591 'partselect' 'lshr_ln1117_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln1117_28 = zext i10 %lshr_ln1117_27 to i64" [cnn/src/dense.cpp:36]   --->   Operation 592 'zext' 'zext_ln1117_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 593 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_4 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_28" [cnn/src/dense.cpp:36]   --->   Operation 593 'getelementptr' 'tempWeight_4_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 594 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_3 = load i8* %tempWeight_4_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 594 'load' 'tempWeight_4_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 595 [1/1] (1.73ns)   --->   "%add_ln33_13 = add i10 %i3_0_0, 29" [cnn/src/dense.cpp:33]   --->   Operation 595 'add' 'add_ln33_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln33_28 = zext i10 %add_ln33_13 to i13" [cnn/src/dense.cpp:33]   --->   Operation 596 'zext' 'zext_ln33_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 597 [1/1] (1.67ns)   --->   "%add_ln35_29 = add i13 %zext_ln33_28, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 597 'add' 'add_ln35_29' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 598 [1/1] (0.00ns)   --->   "%lshr_ln1116_21 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_13, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 598 'partselect' 'lshr_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln1116_22 = zext i7 %lshr_ln1116_21 to i64" [cnn/src/dense.cpp:36]   --->   Operation 599 'zext' 'zext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 600 [1/1] (0.00ns)   --->   "%temp_5_V_addr_4 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_22" [cnn/src/dense.cpp:36]   --->   Operation 600 'getelementptr' 'temp_5_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 601 [2/2] (2.30ns)   --->   "%temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 601 'load' 'temp_5_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 602 [1/1] (0.00ns)   --->   "%lshr_ln1117_28 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_29, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 602 'partselect' 'lshr_ln1117_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1117_29 = zext i10 %lshr_ln1117_28 to i64" [cnn/src/dense.cpp:36]   --->   Operation 603 'zext' 'zext_ln1117_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 604 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_4 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_29" [cnn/src/dense.cpp:36]   --->   Operation 604 'getelementptr' 'tempWeight_5_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 605 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_3 = load i8* %tempWeight_5_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 605 'load' 'tempWeight_5_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 606 [1/1] (1.73ns)   --->   "%add_ln33_14 = add i10 %i3_0_0, 30" [cnn/src/dense.cpp:33]   --->   Operation 606 'add' 'add_ln33_14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln33_29 = zext i10 %add_ln33_14 to i13" [cnn/src/dense.cpp:33]   --->   Operation 607 'zext' 'zext_ln33_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 608 [1/1] (1.67ns)   --->   "%add_ln35_30 = add i13 %zext_ln33_29, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 608 'add' 'add_ln35_30' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 609 [1/1] (0.00ns)   --->   "%lshr_ln1116_22 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_14, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 609 'partselect' 'lshr_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln1116_23 = zext i7 %lshr_ln1116_22 to i64" [cnn/src/dense.cpp:36]   --->   Operation 610 'zext' 'zext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 611 [1/1] (0.00ns)   --->   "%temp_6_V_addr_4 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_23" [cnn/src/dense.cpp:36]   --->   Operation 611 'getelementptr' 'temp_6_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 612 [2/2] (2.30ns)   --->   "%temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 612 'load' 'temp_6_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 613 [1/1] (0.00ns)   --->   "%lshr_ln1117_29 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_30, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 613 'partselect' 'lshr_ln1117_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln1117_30 = zext i10 %lshr_ln1117_29 to i64" [cnn/src/dense.cpp:36]   --->   Operation 614 'zext' 'zext_ln1117_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 615 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_4 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_30" [cnn/src/dense.cpp:36]   --->   Operation 615 'getelementptr' 'tempWeight_6_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 616 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_3 = load i8* %tempWeight_6_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 616 'load' 'tempWeight_6_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 617 [1/1] (1.73ns)   --->   "%add_ln33_15 = add i10 %i3_0_0, 31" [cnn/src/dense.cpp:33]   --->   Operation 617 'add' 'add_ln33_15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln33_30 = zext i10 %add_ln33_15 to i13" [cnn/src/dense.cpp:33]   --->   Operation 618 'zext' 'zext_ln33_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 619 [1/1] (1.67ns)   --->   "%add_ln35_31 = add i13 %zext_ln33_30, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 619 'add' 'add_ln35_31' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 620 [1/1] (0.00ns)   --->   "%lshr_ln1116_23 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_15, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 620 'partselect' 'lshr_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln1116_24 = zext i7 %lshr_ln1116_23 to i64" [cnn/src/dense.cpp:36]   --->   Operation 621 'zext' 'zext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 622 [1/1] (0.00ns)   --->   "%temp_7_V_addr_4 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_24" [cnn/src/dense.cpp:36]   --->   Operation 622 'getelementptr' 'temp_7_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 623 [2/2] (2.30ns)   --->   "%temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 623 'load' 'temp_7_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%lshr_ln1117_30 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_31, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 624 'partselect' 'lshr_ln1117_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln1117_31 = zext i10 %lshr_ln1117_30 to i64" [cnn/src/dense.cpp:36]   --->   Operation 625 'zext' 'zext_ln1117_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_4 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_31" [cnn/src/dense.cpp:36]   --->   Operation 626 'getelementptr' 'tempWeight_7_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 627 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_3 = load i8* %tempWeight_7_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 627 'load' 'tempWeight_7_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>

State 32 <SV = 27> <Delay = 7.42>
ST_32 : Operation 628 [1/2] (2.30ns)   --->   "%temp_0_V_load_2 = load i8* %temp_0_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 628 'load' 'temp_0_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1117_16 = sext i8 %temp_0_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 629 'sext' 'sext_ln1117_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 630 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_2 = load i8* %tempWeight_0_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 630 'load' 'tempWeight_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i8 %tempWeight_0_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 631 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 632 [1/1] (4.17ns)   --->   "%mul_ln1118_16 = mul i11 %sext_ln1118_16, %sext_ln1117_16" [cnn/src/dense.cpp:36]   --->   Operation 632 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_16, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 633 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 634 [1/2] (2.30ns)   --->   "%temp_1_V_load_2 = load i8* %temp_1_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 634 'load' 'temp_1_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln1117_17 = sext i8 %temp_1_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 635 'sext' 'sext_ln1117_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 636 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_2 = load i8* %tempWeight_1_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 636 'load' 'tempWeight_1_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i8 %tempWeight_1_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 637 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 638 [1/1] (4.17ns)   --->   "%mul_ln1118_17 = mul i11 %sext_ln1118_17, %sext_ln1117_17" [cnn/src/dense.cpp:36]   --->   Operation 638 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_17, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 639 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 640 [1/2] (2.30ns)   --->   "%temp_2_V_load_2 = load i8* %temp_2_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 640 'load' 'temp_2_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1117_18 = sext i8 %temp_2_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 641 'sext' 'sext_ln1117_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 642 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_2 = load i8* %tempWeight_2_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 642 'load' 'tempWeight_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i8 %tempWeight_2_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 643 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 644 [1/1] (4.17ns)   --->   "%mul_ln1118_18 = mul i11 %sext_ln1118_18, %sext_ln1117_18" [cnn/src/dense.cpp:36]   --->   Operation 644 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_18, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 645 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 646 [1/2] (2.30ns)   --->   "%temp_3_V_load_2 = load i8* %temp_3_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 646 'load' 'temp_3_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1117_19 = sext i8 %temp_3_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 647 'sext' 'sext_ln1117_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 648 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_2 = load i8* %tempWeight_3_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 648 'load' 'tempWeight_3_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i8 %tempWeight_3_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 649 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 650 [1/1] (4.17ns)   --->   "%mul_ln1118_19 = mul i11 %sext_ln1118_19, %sext_ln1117_19" [cnn/src/dense.cpp:36]   --->   Operation 650 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_19, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 651 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 652 [1/2] (2.30ns)   --->   "%temp_4_V_load_2 = load i8* %temp_4_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 652 'load' 'temp_4_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1117_20 = sext i8 %temp_4_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 653 'sext' 'sext_ln1117_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 654 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_2 = load i8* %tempWeight_4_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 654 'load' 'tempWeight_4_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i8 %tempWeight_4_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 655 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 656 [1/1] (4.17ns)   --->   "%mul_ln1118_20 = mul i11 %sext_ln1118_20, %sext_ln1117_20" [cnn/src/dense.cpp:36]   --->   Operation 656 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_20, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 657 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 658 [1/2] (2.30ns)   --->   "%temp_5_V_load_2 = load i8* %temp_5_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 658 'load' 'temp_5_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1117_21 = sext i8 %temp_5_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 659 'sext' 'sext_ln1117_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 660 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_2 = load i8* %tempWeight_5_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 660 'load' 'tempWeight_5_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i8 %tempWeight_5_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 661 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 662 [1/1] (4.17ns)   --->   "%mul_ln1118_21 = mul i11 %sext_ln1118_21, %sext_ln1117_21" [cnn/src/dense.cpp:36]   --->   Operation 662 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_21, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 663 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 664 [1/2] (2.30ns)   --->   "%temp_6_V_load_2 = load i8* %temp_6_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 664 'load' 'temp_6_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1117_22 = sext i8 %temp_6_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 665 'sext' 'sext_ln1117_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 666 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_2 = load i8* %tempWeight_6_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 666 'load' 'tempWeight_6_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i8 %tempWeight_6_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 667 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 668 [1/1] (4.17ns)   --->   "%mul_ln1118_22 = mul i11 %sext_ln1118_22, %sext_ln1117_22" [cnn/src/dense.cpp:36]   --->   Operation 668 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_22, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 669 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 670 [1/2] (2.30ns)   --->   "%temp_7_V_load_2 = load i8* %temp_7_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 670 'load' 'temp_7_V_load_2' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln1117_23 = sext i8 %temp_7_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 671 'sext' 'sext_ln1117_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 672 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_2 = load i8* %tempWeight_7_V_addr_3, align 1" [cnn/src/dense.cpp:36]   --->   Operation 672 'load' 'tempWeight_7_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i8 %tempWeight_7_V_load_2 to i11" [cnn/src/dense.cpp:36]   --->   Operation 673 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 674 [1/1] (4.17ns)   --->   "%mul_ln1118_23 = mul i11 %sext_ln1118_23, %sext_ln1117_23" [cnn/src/dense.cpp:36]   --->   Operation 674 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 675 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_23, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 675 'partselect' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 676 [1/2] (2.30ns)   --->   "%temp_0_V_load_3 = load i8* %temp_0_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 676 'load' 'temp_0_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1117_24 = sext i8 %temp_0_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 677 'sext' 'sext_ln1117_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 678 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_3 = load i8* %tempWeight_0_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 678 'load' 'tempWeight_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i8 %tempWeight_0_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 679 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 680 [1/1] (4.17ns)   --->   "%mul_ln1118_24 = mul i11 %sext_ln1118_24, %sext_ln1117_24" [cnn/src/dense.cpp:36]   --->   Operation 680 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_24, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 681 'partselect' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 682 [1/2] (2.30ns)   --->   "%temp_1_V_load_3 = load i8* %temp_1_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 682 'load' 'temp_1_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln1117_25 = sext i8 %temp_1_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 683 'sext' 'sext_ln1117_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 684 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_3 = load i8* %tempWeight_1_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 684 'load' 'tempWeight_1_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i8 %tempWeight_1_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 685 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 686 [1/1] (4.17ns)   --->   "%mul_ln1118_25 = mul i11 %sext_ln1118_25, %sext_ln1117_25" [cnn/src/dense.cpp:36]   --->   Operation 686 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_25, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 687 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 688 [1/2] (2.30ns)   --->   "%temp_2_V_load_3 = load i8* %temp_2_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 688 'load' 'temp_2_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1117_26 = sext i8 %temp_2_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 689 'sext' 'sext_ln1117_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 690 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_3 = load i8* %tempWeight_2_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 690 'load' 'tempWeight_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i8 %tempWeight_2_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 691 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 692 [1/1] (4.17ns)   --->   "%mul_ln1118_26 = mul i11 %sext_ln1118_26, %sext_ln1117_26" [cnn/src/dense.cpp:36]   --->   Operation 692 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_26, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 693 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 694 [1/2] (2.30ns)   --->   "%temp_3_V_load_3 = load i8* %temp_3_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 694 'load' 'temp_3_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 695 [1/1] (0.00ns)   --->   "%sext_ln1117_27 = sext i8 %temp_3_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 695 'sext' 'sext_ln1117_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 696 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_3 = load i8* %tempWeight_3_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 696 'load' 'tempWeight_3_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i8 %tempWeight_3_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 697 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 698 [1/1] (4.17ns)   --->   "%mul_ln1118_27 = mul i11 %sext_ln1118_27, %sext_ln1117_27" [cnn/src/dense.cpp:36]   --->   Operation 698 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_27, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 699 'partselect' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 700 [1/2] (2.30ns)   --->   "%temp_4_V_load_3 = load i8* %temp_4_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 700 'load' 'temp_4_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1117_28 = sext i8 %temp_4_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 701 'sext' 'sext_ln1117_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 702 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_3 = load i8* %tempWeight_4_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 702 'load' 'tempWeight_4_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i8 %tempWeight_4_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 703 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 704 [1/1] (4.17ns)   --->   "%mul_ln1118_28 = mul i11 %sext_ln1118_28, %sext_ln1117_28" [cnn/src/dense.cpp:36]   --->   Operation 704 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_28, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 705 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 706 [1/2] (2.30ns)   --->   "%temp_5_V_load_3 = load i8* %temp_5_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 706 'load' 'temp_5_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln1117_29 = sext i8 %temp_5_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 707 'sext' 'sext_ln1117_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 708 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_3 = load i8* %tempWeight_5_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 708 'load' 'tempWeight_5_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i8 %tempWeight_5_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 709 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 710 [1/1] (4.17ns)   --->   "%mul_ln1118_29 = mul i11 %sext_ln1118_29, %sext_ln1117_29" [cnn/src/dense.cpp:36]   --->   Operation 710 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_29, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 711 'partselect' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 712 [1/2] (2.30ns)   --->   "%temp_6_V_load_3 = load i8* %temp_6_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 712 'load' 'temp_6_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 713 [1/1] (0.00ns)   --->   "%sext_ln1117_30 = sext i8 %temp_6_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 713 'sext' 'sext_ln1117_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 714 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_3 = load i8* %tempWeight_6_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 714 'load' 'tempWeight_6_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i8 %tempWeight_6_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 715 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 716 [1/1] (4.17ns)   --->   "%mul_ln1118_30 = mul i11 %sext_ln1118_30, %sext_ln1117_30" [cnn/src/dense.cpp:36]   --->   Operation 716 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_30, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 717 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 718 [1/2] (2.30ns)   --->   "%temp_7_V_load_3 = load i8* %temp_7_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 718 'load' 'temp_7_V_load_3' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln1117_31 = sext i8 %temp_7_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 719 'sext' 'sext_ln1117_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 720 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_3 = load i8* %tempWeight_7_V_addr_4, align 1" [cnn/src/dense.cpp:36]   --->   Operation 720 'load' 'tempWeight_7_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i8 %tempWeight_7_V_load_3 to i11" [cnn/src/dense.cpp:36]   --->   Operation 721 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 722 [1/1] (4.17ns)   --->   "%mul_ln1118_31 = mul i11 %sext_ln1118_31, %sext_ln1117_31" [cnn/src/dense.cpp:36]   --->   Operation 722 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_31, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 723 'partselect' 'trunc_ln708_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 724 [1/1] (1.73ns)   --->   "%add_ln33_16 = add i10 %i3_0_0, 32" [cnn/src/dense.cpp:33]   --->   Operation 724 'add' 'add_ln33_16' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln33_31 = zext i10 %add_ln33_16 to i13" [cnn/src/dense.cpp:33]   --->   Operation 725 'zext' 'zext_ln33_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 726 [1/1] (1.67ns)   --->   "%add_ln35_32 = add i13 %zext_ln33_31, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 726 'add' 'add_ln35_32' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 727 [1/1] (0.00ns)   --->   "%lshr_ln1116_24 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_16, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 727 'partselect' 'lshr_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln1116_25 = zext i7 %lshr_ln1116_24 to i64" [cnn/src/dense.cpp:36]   --->   Operation 728 'zext' 'zext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 729 [1/1] (0.00ns)   --->   "%temp_0_V_addr_5 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_25" [cnn/src/dense.cpp:36]   --->   Operation 729 'getelementptr' 'temp_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 730 [2/2] (2.30ns)   --->   "%temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 730 'load' 'temp_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 731 [1/1] (0.00ns)   --->   "%lshr_ln1117_31 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_32, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 731 'partselect' 'lshr_ln1117_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln1117_32 = zext i10 %lshr_ln1117_31 to i64" [cnn/src/dense.cpp:36]   --->   Operation 732 'zext' 'zext_ln1117_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 733 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_5 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_32" [cnn/src/dense.cpp:36]   --->   Operation 733 'getelementptr' 'tempWeight_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 734 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_4 = load i8* %tempWeight_0_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 734 'load' 'tempWeight_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 735 [1/1] (1.73ns)   --->   "%add_ln33_17 = add i10 %i3_0_0, 33" [cnn/src/dense.cpp:33]   --->   Operation 735 'add' 'add_ln33_17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln33_32 = zext i10 %add_ln33_17 to i13" [cnn/src/dense.cpp:33]   --->   Operation 736 'zext' 'zext_ln33_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 737 [1/1] (1.67ns)   --->   "%add_ln35_33 = add i13 %zext_ln33_32, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 737 'add' 'add_ln35_33' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 738 [1/1] (0.00ns)   --->   "%lshr_ln1116_25 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_17, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 738 'partselect' 'lshr_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln1116_26 = zext i7 %lshr_ln1116_25 to i64" [cnn/src/dense.cpp:36]   --->   Operation 739 'zext' 'zext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 740 [1/1] (0.00ns)   --->   "%temp_1_V_addr_5 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_26" [cnn/src/dense.cpp:36]   --->   Operation 740 'getelementptr' 'temp_1_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 741 [2/2] (2.30ns)   --->   "%temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 741 'load' 'temp_1_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 742 [1/1] (0.00ns)   --->   "%lshr_ln1117_32 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_33, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 742 'partselect' 'lshr_ln1117_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln1117_33 = zext i10 %lshr_ln1117_32 to i64" [cnn/src/dense.cpp:36]   --->   Operation 743 'zext' 'zext_ln1117_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 744 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_5 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_33" [cnn/src/dense.cpp:36]   --->   Operation 744 'getelementptr' 'tempWeight_1_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 745 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_4 = load i8* %tempWeight_1_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 745 'load' 'tempWeight_1_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 746 [1/1] (1.73ns)   --->   "%add_ln33_18 = add i10 %i3_0_0, 34" [cnn/src/dense.cpp:33]   --->   Operation 746 'add' 'add_ln33_18' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln33_33 = zext i10 %add_ln33_18 to i13" [cnn/src/dense.cpp:33]   --->   Operation 747 'zext' 'zext_ln33_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 748 [1/1] (1.67ns)   --->   "%add_ln35_34 = add i13 %zext_ln33_33, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 748 'add' 'add_ln35_34' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 749 [1/1] (0.00ns)   --->   "%lshr_ln1116_26 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_18, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 749 'partselect' 'lshr_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln1116_27 = zext i7 %lshr_ln1116_26 to i64" [cnn/src/dense.cpp:36]   --->   Operation 750 'zext' 'zext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 751 [1/1] (0.00ns)   --->   "%temp_2_V_addr_5 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_27" [cnn/src/dense.cpp:36]   --->   Operation 751 'getelementptr' 'temp_2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 752 [2/2] (2.30ns)   --->   "%temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 752 'load' 'temp_2_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 753 [1/1] (0.00ns)   --->   "%lshr_ln1117_33 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_34, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 753 'partselect' 'lshr_ln1117_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1117_34 = zext i10 %lshr_ln1117_33 to i64" [cnn/src/dense.cpp:36]   --->   Operation 754 'zext' 'zext_ln1117_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 755 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_5 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_34" [cnn/src/dense.cpp:36]   --->   Operation 755 'getelementptr' 'tempWeight_2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 756 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_4 = load i8* %tempWeight_2_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 756 'load' 'tempWeight_2_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 757 [1/1] (1.73ns)   --->   "%add_ln33_19 = add i10 %i3_0_0, 35" [cnn/src/dense.cpp:33]   --->   Operation 757 'add' 'add_ln33_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln33_34 = zext i10 %add_ln33_19 to i13" [cnn/src/dense.cpp:33]   --->   Operation 758 'zext' 'zext_ln33_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 759 [1/1] (1.67ns)   --->   "%add_ln35_35 = add i13 %zext_ln33_34, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 759 'add' 'add_ln35_35' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 760 [1/1] (0.00ns)   --->   "%lshr_ln1116_27 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_19, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 760 'partselect' 'lshr_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln1116_28 = zext i7 %lshr_ln1116_27 to i64" [cnn/src/dense.cpp:36]   --->   Operation 761 'zext' 'zext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 762 [1/1] (0.00ns)   --->   "%temp_3_V_addr_5 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_28" [cnn/src/dense.cpp:36]   --->   Operation 762 'getelementptr' 'temp_3_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 763 [2/2] (2.30ns)   --->   "%temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 763 'load' 'temp_3_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 764 [1/1] (0.00ns)   --->   "%lshr_ln1117_34 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_35, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 764 'partselect' 'lshr_ln1117_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 765 [1/1] (0.00ns)   --->   "%zext_ln1117_35 = zext i10 %lshr_ln1117_34 to i64" [cnn/src/dense.cpp:36]   --->   Operation 765 'zext' 'zext_ln1117_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 766 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_5 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_35" [cnn/src/dense.cpp:36]   --->   Operation 766 'getelementptr' 'tempWeight_3_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 767 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_4 = load i8* %tempWeight_3_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 767 'load' 'tempWeight_3_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 768 [1/1] (1.73ns)   --->   "%add_ln33_20 = add i10 %i3_0_0, 36" [cnn/src/dense.cpp:33]   --->   Operation 768 'add' 'add_ln33_20' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln33_35 = zext i10 %add_ln33_20 to i13" [cnn/src/dense.cpp:33]   --->   Operation 769 'zext' 'zext_ln33_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 770 [1/1] (1.67ns)   --->   "%add_ln35_36 = add i13 %zext_ln33_35, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 770 'add' 'add_ln35_36' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 771 [1/1] (0.00ns)   --->   "%lshr_ln1116_28 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_20, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 771 'partselect' 'lshr_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln1116_29 = zext i7 %lshr_ln1116_28 to i64" [cnn/src/dense.cpp:36]   --->   Operation 772 'zext' 'zext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 773 [1/1] (0.00ns)   --->   "%temp_4_V_addr_5 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_29" [cnn/src/dense.cpp:36]   --->   Operation 773 'getelementptr' 'temp_4_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 774 [2/2] (2.30ns)   --->   "%temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 774 'load' 'temp_4_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 775 [1/1] (0.00ns)   --->   "%lshr_ln1117_35 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_36, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 775 'partselect' 'lshr_ln1117_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln1117_36 = zext i10 %lshr_ln1117_35 to i64" [cnn/src/dense.cpp:36]   --->   Operation 776 'zext' 'zext_ln1117_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 777 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_5 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_36" [cnn/src/dense.cpp:36]   --->   Operation 777 'getelementptr' 'tempWeight_4_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 778 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_4 = load i8* %tempWeight_4_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 778 'load' 'tempWeight_4_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 779 [1/1] (1.73ns)   --->   "%add_ln33_21 = add i10 %i3_0_0, 37" [cnn/src/dense.cpp:33]   --->   Operation 779 'add' 'add_ln33_21' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln33_36 = zext i10 %add_ln33_21 to i13" [cnn/src/dense.cpp:33]   --->   Operation 780 'zext' 'zext_ln33_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 781 [1/1] (1.67ns)   --->   "%add_ln35_37 = add i13 %zext_ln33_36, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 781 'add' 'add_ln35_37' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 782 [1/1] (0.00ns)   --->   "%lshr_ln1116_29 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_21, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 782 'partselect' 'lshr_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln1116_30 = zext i7 %lshr_ln1116_29 to i64" [cnn/src/dense.cpp:36]   --->   Operation 783 'zext' 'zext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 784 [1/1] (0.00ns)   --->   "%temp_5_V_addr_5 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_30" [cnn/src/dense.cpp:36]   --->   Operation 784 'getelementptr' 'temp_5_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 785 [2/2] (2.30ns)   --->   "%temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 785 'load' 'temp_5_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 786 [1/1] (0.00ns)   --->   "%lshr_ln1117_36 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_37, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 786 'partselect' 'lshr_ln1117_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln1117_37 = zext i10 %lshr_ln1117_36 to i64" [cnn/src/dense.cpp:36]   --->   Operation 787 'zext' 'zext_ln1117_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 788 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_5 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_37" [cnn/src/dense.cpp:36]   --->   Operation 788 'getelementptr' 'tempWeight_5_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 789 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_4 = load i8* %tempWeight_5_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 789 'load' 'tempWeight_5_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 790 [1/1] (1.73ns)   --->   "%add_ln33_22 = add i10 %i3_0_0, 38" [cnn/src/dense.cpp:33]   --->   Operation 790 'add' 'add_ln33_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 791 [1/1] (0.00ns)   --->   "%zext_ln33_37 = zext i10 %add_ln33_22 to i13" [cnn/src/dense.cpp:33]   --->   Operation 791 'zext' 'zext_ln33_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 792 [1/1] (1.67ns)   --->   "%add_ln35_38 = add i13 %zext_ln33_37, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 792 'add' 'add_ln35_38' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 793 [1/1] (0.00ns)   --->   "%lshr_ln1116_30 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_22, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 793 'partselect' 'lshr_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln1116_31 = zext i7 %lshr_ln1116_30 to i64" [cnn/src/dense.cpp:36]   --->   Operation 794 'zext' 'zext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 795 [1/1] (0.00ns)   --->   "%temp_6_V_addr_5 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_31" [cnn/src/dense.cpp:36]   --->   Operation 795 'getelementptr' 'temp_6_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 796 [2/2] (2.30ns)   --->   "%temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 796 'load' 'temp_6_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 797 [1/1] (0.00ns)   --->   "%lshr_ln1117_37 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_38, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 797 'partselect' 'lshr_ln1117_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln1117_38 = zext i10 %lshr_ln1117_37 to i64" [cnn/src/dense.cpp:36]   --->   Operation 798 'zext' 'zext_ln1117_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 799 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_5 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_38" [cnn/src/dense.cpp:36]   --->   Operation 799 'getelementptr' 'tempWeight_6_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 800 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_4 = load i8* %tempWeight_6_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 800 'load' 'tempWeight_6_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 801 [1/1] (1.73ns)   --->   "%add_ln33_23 = add i10 %i3_0_0, 39" [cnn/src/dense.cpp:33]   --->   Operation 801 'add' 'add_ln33_23' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln33_38 = zext i10 %add_ln33_23 to i13" [cnn/src/dense.cpp:33]   --->   Operation 802 'zext' 'zext_ln33_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 803 [1/1] (1.67ns)   --->   "%add_ln35_39 = add i13 %zext_ln33_38, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 803 'add' 'add_ln35_39' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 804 [1/1] (0.00ns)   --->   "%lshr_ln1116_31 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_23, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 804 'partselect' 'lshr_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln1116_32 = zext i7 %lshr_ln1116_31 to i64" [cnn/src/dense.cpp:36]   --->   Operation 805 'zext' 'zext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 806 [1/1] (0.00ns)   --->   "%temp_7_V_addr_5 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_32" [cnn/src/dense.cpp:36]   --->   Operation 806 'getelementptr' 'temp_7_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 807 [2/2] (2.30ns)   --->   "%temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 807 'load' 'temp_7_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 808 [1/1] (0.00ns)   --->   "%lshr_ln1117_38 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_39, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 808 'partselect' 'lshr_ln1117_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1117_39 = zext i10 %lshr_ln1117_38 to i64" [cnn/src/dense.cpp:36]   --->   Operation 809 'zext' 'zext_ln1117_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 810 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_5 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_39" [cnn/src/dense.cpp:36]   --->   Operation 810 'getelementptr' 'tempWeight_7_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 811 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_4 = load i8* %tempWeight_7_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 811 'load' 'tempWeight_7_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 812 [1/1] (1.73ns)   --->   "%add_ln33_24 = add i10 %i3_0_0, 40" [cnn/src/dense.cpp:33]   --->   Operation 812 'add' 'add_ln33_24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln33_39 = zext i10 %add_ln33_24 to i13" [cnn/src/dense.cpp:33]   --->   Operation 813 'zext' 'zext_ln33_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 814 [1/1] (1.67ns)   --->   "%add_ln35_40 = add i13 %zext_ln33_39, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 814 'add' 'add_ln35_40' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 815 [1/1] (0.00ns)   --->   "%lshr_ln1116_32 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_24, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 815 'partselect' 'lshr_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln1116_33 = zext i7 %lshr_ln1116_32 to i64" [cnn/src/dense.cpp:36]   --->   Operation 816 'zext' 'zext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 817 [1/1] (0.00ns)   --->   "%temp_0_V_addr_6 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_33" [cnn/src/dense.cpp:36]   --->   Operation 817 'getelementptr' 'temp_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 818 [2/2] (2.30ns)   --->   "%temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 818 'load' 'temp_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 819 [1/1] (0.00ns)   --->   "%lshr_ln1117_39 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_40, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 819 'partselect' 'lshr_ln1117_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln1117_40 = zext i10 %lshr_ln1117_39 to i64" [cnn/src/dense.cpp:36]   --->   Operation 820 'zext' 'zext_ln1117_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 821 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_6 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_40" [cnn/src/dense.cpp:36]   --->   Operation 821 'getelementptr' 'tempWeight_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 822 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_5 = load i8* %tempWeight_0_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 822 'load' 'tempWeight_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 823 [1/1] (1.73ns)   --->   "%add_ln33_25 = add i10 %i3_0_0, 41" [cnn/src/dense.cpp:33]   --->   Operation 823 'add' 'add_ln33_25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln33_40 = zext i10 %add_ln33_25 to i13" [cnn/src/dense.cpp:33]   --->   Operation 824 'zext' 'zext_ln33_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 825 [1/1] (1.67ns)   --->   "%add_ln35_41 = add i13 %zext_ln33_40, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 825 'add' 'add_ln35_41' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 826 [1/1] (0.00ns)   --->   "%lshr_ln1116_33 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_25, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 826 'partselect' 'lshr_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln1116_34 = zext i7 %lshr_ln1116_33 to i64" [cnn/src/dense.cpp:36]   --->   Operation 827 'zext' 'zext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 828 [1/1] (0.00ns)   --->   "%temp_1_V_addr_6 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_34" [cnn/src/dense.cpp:36]   --->   Operation 828 'getelementptr' 'temp_1_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 829 [2/2] (2.30ns)   --->   "%temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 829 'load' 'temp_1_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 830 [1/1] (0.00ns)   --->   "%lshr_ln1117_40 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_41, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 830 'partselect' 'lshr_ln1117_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln1117_41 = zext i10 %lshr_ln1117_40 to i64" [cnn/src/dense.cpp:36]   --->   Operation 831 'zext' 'zext_ln1117_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 832 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_6 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_41" [cnn/src/dense.cpp:36]   --->   Operation 832 'getelementptr' 'tempWeight_1_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 833 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_5 = load i8* %tempWeight_1_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 833 'load' 'tempWeight_1_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 834 [1/1] (1.73ns)   --->   "%add_ln33_26 = add i10 %i3_0_0, 42" [cnn/src/dense.cpp:33]   --->   Operation 834 'add' 'add_ln33_26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln33_41 = zext i10 %add_ln33_26 to i13" [cnn/src/dense.cpp:33]   --->   Operation 835 'zext' 'zext_ln33_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 836 [1/1] (1.67ns)   --->   "%add_ln35_42 = add i13 %zext_ln33_41, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 836 'add' 'add_ln35_42' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 837 [1/1] (0.00ns)   --->   "%lshr_ln1116_34 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_26, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 837 'partselect' 'lshr_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln1116_35 = zext i7 %lshr_ln1116_34 to i64" [cnn/src/dense.cpp:36]   --->   Operation 838 'zext' 'zext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 839 [1/1] (0.00ns)   --->   "%temp_2_V_addr_6 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_35" [cnn/src/dense.cpp:36]   --->   Operation 839 'getelementptr' 'temp_2_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 840 [2/2] (2.30ns)   --->   "%temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 840 'load' 'temp_2_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 841 [1/1] (0.00ns)   --->   "%lshr_ln1117_41 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_42, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 841 'partselect' 'lshr_ln1117_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln1117_42 = zext i10 %lshr_ln1117_41 to i64" [cnn/src/dense.cpp:36]   --->   Operation 842 'zext' 'zext_ln1117_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 843 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_6 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_42" [cnn/src/dense.cpp:36]   --->   Operation 843 'getelementptr' 'tempWeight_2_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 844 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_5 = load i8* %tempWeight_2_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 844 'load' 'tempWeight_2_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 845 [1/1] (1.73ns)   --->   "%add_ln33_27 = add i10 %i3_0_0, 43" [cnn/src/dense.cpp:33]   --->   Operation 845 'add' 'add_ln33_27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln33_42 = zext i10 %add_ln33_27 to i13" [cnn/src/dense.cpp:33]   --->   Operation 846 'zext' 'zext_ln33_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 847 [1/1] (1.67ns)   --->   "%add_ln35_43 = add i13 %zext_ln33_42, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 847 'add' 'add_ln35_43' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 848 [1/1] (0.00ns)   --->   "%lshr_ln1116_35 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_27, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 848 'partselect' 'lshr_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln1116_36 = zext i7 %lshr_ln1116_35 to i64" [cnn/src/dense.cpp:36]   --->   Operation 849 'zext' 'zext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 850 [1/1] (0.00ns)   --->   "%temp_3_V_addr_6 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_36" [cnn/src/dense.cpp:36]   --->   Operation 850 'getelementptr' 'temp_3_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 851 [2/2] (2.30ns)   --->   "%temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 851 'load' 'temp_3_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 852 [1/1] (0.00ns)   --->   "%lshr_ln1117_42 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_43, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 852 'partselect' 'lshr_ln1117_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln1117_43 = zext i10 %lshr_ln1117_42 to i64" [cnn/src/dense.cpp:36]   --->   Operation 853 'zext' 'zext_ln1117_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 854 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_6 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_43" [cnn/src/dense.cpp:36]   --->   Operation 854 'getelementptr' 'tempWeight_3_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 855 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_5 = load i8* %tempWeight_3_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 855 'load' 'tempWeight_3_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 856 [1/1] (1.73ns)   --->   "%add_ln33_28 = add i10 %i3_0_0, 44" [cnn/src/dense.cpp:33]   --->   Operation 856 'add' 'add_ln33_28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln33_43 = zext i10 %add_ln33_28 to i13" [cnn/src/dense.cpp:33]   --->   Operation 857 'zext' 'zext_ln33_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 858 [1/1] (1.67ns)   --->   "%add_ln35_44 = add i13 %zext_ln33_43, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 858 'add' 'add_ln35_44' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 859 [1/1] (0.00ns)   --->   "%lshr_ln1116_36 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_28, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 859 'partselect' 'lshr_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln1116_37 = zext i7 %lshr_ln1116_36 to i64" [cnn/src/dense.cpp:36]   --->   Operation 860 'zext' 'zext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 861 [1/1] (0.00ns)   --->   "%temp_4_V_addr_6 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_37" [cnn/src/dense.cpp:36]   --->   Operation 861 'getelementptr' 'temp_4_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 862 [2/2] (2.30ns)   --->   "%temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 862 'load' 'temp_4_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 863 [1/1] (0.00ns)   --->   "%lshr_ln1117_43 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_44, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 863 'partselect' 'lshr_ln1117_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln1117_44 = zext i10 %lshr_ln1117_43 to i64" [cnn/src/dense.cpp:36]   --->   Operation 864 'zext' 'zext_ln1117_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 865 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_6 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_44" [cnn/src/dense.cpp:36]   --->   Operation 865 'getelementptr' 'tempWeight_4_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 866 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_5 = load i8* %tempWeight_4_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 866 'load' 'tempWeight_4_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 867 [1/1] (1.73ns)   --->   "%add_ln33_29 = add i10 %i3_0_0, 45" [cnn/src/dense.cpp:33]   --->   Operation 867 'add' 'add_ln33_29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln33_44 = zext i10 %add_ln33_29 to i13" [cnn/src/dense.cpp:33]   --->   Operation 868 'zext' 'zext_ln33_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 869 [1/1] (1.67ns)   --->   "%add_ln35_45 = add i13 %zext_ln33_44, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 869 'add' 'add_ln35_45' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 870 [1/1] (0.00ns)   --->   "%lshr_ln1116_37 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_29, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 870 'partselect' 'lshr_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln1116_38 = zext i7 %lshr_ln1116_37 to i64" [cnn/src/dense.cpp:36]   --->   Operation 871 'zext' 'zext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 872 [1/1] (0.00ns)   --->   "%temp_5_V_addr_6 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_38" [cnn/src/dense.cpp:36]   --->   Operation 872 'getelementptr' 'temp_5_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 873 [2/2] (2.30ns)   --->   "%temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 873 'load' 'temp_5_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 874 [1/1] (0.00ns)   --->   "%lshr_ln1117_44 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_45, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 874 'partselect' 'lshr_ln1117_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln1117_45 = zext i10 %lshr_ln1117_44 to i64" [cnn/src/dense.cpp:36]   --->   Operation 875 'zext' 'zext_ln1117_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 876 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_6 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_45" [cnn/src/dense.cpp:36]   --->   Operation 876 'getelementptr' 'tempWeight_5_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 877 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_5 = load i8* %tempWeight_5_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 877 'load' 'tempWeight_5_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 878 [1/1] (1.73ns)   --->   "%add_ln33_30 = add i10 %i3_0_0, 46" [cnn/src/dense.cpp:33]   --->   Operation 878 'add' 'add_ln33_30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln33_45 = zext i10 %add_ln33_30 to i13" [cnn/src/dense.cpp:33]   --->   Operation 879 'zext' 'zext_ln33_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 880 [1/1] (1.67ns)   --->   "%add_ln35_46 = add i13 %zext_ln33_45, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 880 'add' 'add_ln35_46' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 881 [1/1] (0.00ns)   --->   "%lshr_ln1116_38 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_30, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 881 'partselect' 'lshr_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln1116_39 = zext i7 %lshr_ln1116_38 to i64" [cnn/src/dense.cpp:36]   --->   Operation 882 'zext' 'zext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 883 [1/1] (0.00ns)   --->   "%temp_6_V_addr_6 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_39" [cnn/src/dense.cpp:36]   --->   Operation 883 'getelementptr' 'temp_6_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 884 [2/2] (2.30ns)   --->   "%temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 884 'load' 'temp_6_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 885 [1/1] (0.00ns)   --->   "%lshr_ln1117_45 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_46, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 885 'partselect' 'lshr_ln1117_45' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln1117_46 = zext i10 %lshr_ln1117_45 to i64" [cnn/src/dense.cpp:36]   --->   Operation 886 'zext' 'zext_ln1117_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 887 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_6 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_46" [cnn/src/dense.cpp:36]   --->   Operation 887 'getelementptr' 'tempWeight_6_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 888 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_5 = load i8* %tempWeight_6_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 888 'load' 'tempWeight_6_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 889 [1/1] (1.73ns)   --->   "%add_ln33_31 = add i10 %i3_0_0, 47" [cnn/src/dense.cpp:33]   --->   Operation 889 'add' 'add_ln33_31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln33_46 = zext i10 %add_ln33_31 to i13" [cnn/src/dense.cpp:33]   --->   Operation 890 'zext' 'zext_ln33_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 891 [1/1] (1.67ns)   --->   "%add_ln35_47 = add i13 %zext_ln33_46, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 891 'add' 'add_ln35_47' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 892 [1/1] (0.00ns)   --->   "%lshr_ln1116_39 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_31, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 892 'partselect' 'lshr_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln1116_40 = zext i7 %lshr_ln1116_39 to i64" [cnn/src/dense.cpp:36]   --->   Operation 893 'zext' 'zext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 894 [1/1] (0.00ns)   --->   "%temp_7_V_addr_6 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_40" [cnn/src/dense.cpp:36]   --->   Operation 894 'getelementptr' 'temp_7_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 895 [2/2] (2.30ns)   --->   "%temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 895 'load' 'temp_7_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 896 [1/1] (0.00ns)   --->   "%lshr_ln1117_46 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_47, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 896 'partselect' 'lshr_ln1117_46' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln1117_47 = zext i10 %lshr_ln1117_46 to i64" [cnn/src/dense.cpp:36]   --->   Operation 897 'zext' 'zext_ln1117_47' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 898 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_6 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_47" [cnn/src/dense.cpp:36]   --->   Operation 898 'getelementptr' 'tempWeight_7_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 899 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_5 = load i8* %tempWeight_7_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 899 'load' 'tempWeight_7_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_32 : Operation 900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i8 %trunc_ln708_2, %trunc_ln708_1" [cnn/src/dense.cpp:37]   --->   Operation 900 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 901 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i8 %trunc_ln2, %add_ln703" [cnn/src/dense.cpp:37]   --->   Operation 901 'add' 'add_ln703_1' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 902 [1/1] (1.91ns)   --->   "%add_ln703_2 = add i8 %trunc_ln708_4, %trunc_ln708_3" [cnn/src/dense.cpp:37]   --->   Operation 902 'add' 'add_ln703_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 903 [1/1] (1.91ns)   --->   "%add_ln703_3 = add i8 %trunc_ln708_6, %trunc_ln708_5" [cnn/src/dense.cpp:37]   --->   Operation 903 'add' 'add_ln703_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i8 %add_ln703_2, %add_ln703_3" [cnn/src/dense.cpp:37]   --->   Operation 904 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 905 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_5 = add i8 %add_ln703_1, %add_ln703_4" [cnn/src/dense.cpp:37]   --->   Operation 905 'add' 'add_ln703_5' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i8 %trunc_ln708_9, %trunc_ln708_8" [cnn/src/dense.cpp:37]   --->   Operation 906 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 907 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i8 %trunc_ln708_7, %add_ln703_6" [cnn/src/dense.cpp:37]   --->   Operation 907 'add' 'add_ln703_7' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 908 [1/1] (1.91ns)   --->   "%add_ln703_8 = add i8 %trunc_ln708_10, %trunc_ln708_s" [cnn/src/dense.cpp:37]   --->   Operation 908 'add' 'add_ln703_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_9 = add i8 %trunc_ln708_12, %trunc_ln708_11" [cnn/src/dense.cpp:37]   --->   Operation 909 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 910 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_10 = add i8 %add_ln703_8, %add_ln703_9" [cnn/src/dense.cpp:37]   --->   Operation 910 'add' 'add_ln703_10' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 28> <Delay = 7.42>
ST_33 : Operation 911 [1/2] (2.30ns)   --->   "%temp_0_V_load_4 = load i8* %temp_0_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 911 'load' 'temp_0_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln1117_32 = sext i8 %temp_0_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 912 'sext' 'sext_ln1117_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 913 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_4 = load i8* %tempWeight_0_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 913 'load' 'tempWeight_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i8 %tempWeight_0_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 914 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 915 [1/1] (4.17ns)   --->   "%mul_ln1118_32 = mul i11 %sext_ln1118_32, %sext_ln1117_32" [cnn/src/dense.cpp:36]   --->   Operation 915 'mul' 'mul_ln1118_32' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln708_31 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_32, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 916 'partselect' 'trunc_ln708_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 917 [1/2] (2.30ns)   --->   "%temp_1_V_load_4 = load i8* %temp_1_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 917 'load' 'temp_1_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln1117_33 = sext i8 %temp_1_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 918 'sext' 'sext_ln1117_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 919 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_4 = load i8* %tempWeight_1_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 919 'load' 'tempWeight_1_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i8 %tempWeight_1_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 920 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 921 [1/1] (4.17ns)   --->   "%mul_ln1118_33 = mul i11 %sext_ln1118_33, %sext_ln1117_33" [cnn/src/dense.cpp:36]   --->   Operation 921 'mul' 'mul_ln1118_33' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln708_32 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_33, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 922 'partselect' 'trunc_ln708_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 923 [1/2] (2.30ns)   --->   "%temp_2_V_load_4 = load i8* %temp_2_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 923 'load' 'temp_2_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln1117_34 = sext i8 %temp_2_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 924 'sext' 'sext_ln1117_34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 925 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_4 = load i8* %tempWeight_2_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 925 'load' 'tempWeight_2_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i8 %tempWeight_2_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 926 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 927 [1/1] (4.17ns)   --->   "%mul_ln1118_34 = mul i11 %sext_ln1118_34, %sext_ln1117_34" [cnn/src/dense.cpp:36]   --->   Operation 927 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln708_33 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_34, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 928 'partselect' 'trunc_ln708_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 929 [1/2] (2.30ns)   --->   "%temp_3_V_load_4 = load i8* %temp_3_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 929 'load' 'temp_3_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1117_35 = sext i8 %temp_3_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 930 'sext' 'sext_ln1117_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 931 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_4 = load i8* %tempWeight_3_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 931 'load' 'tempWeight_3_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i8 %tempWeight_3_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 932 'sext' 'sext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 933 [1/1] (4.17ns)   --->   "%mul_ln1118_35 = mul i11 %sext_ln1118_35, %sext_ln1117_35" [cnn/src/dense.cpp:36]   --->   Operation 933 'mul' 'mul_ln1118_35' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln708_34 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_35, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 934 'partselect' 'trunc_ln708_34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 935 [1/2] (2.30ns)   --->   "%temp_4_V_load_4 = load i8* %temp_4_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 935 'load' 'temp_4_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1117_36 = sext i8 %temp_4_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 936 'sext' 'sext_ln1117_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 937 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_4 = load i8* %tempWeight_4_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 937 'load' 'tempWeight_4_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i8 %tempWeight_4_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 938 'sext' 'sext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 939 [1/1] (4.17ns)   --->   "%mul_ln1118_36 = mul i11 %sext_ln1118_36, %sext_ln1117_36" [cnn/src/dense.cpp:36]   --->   Operation 939 'mul' 'mul_ln1118_36' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln708_35 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_36, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 940 'partselect' 'trunc_ln708_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 941 [1/2] (2.30ns)   --->   "%temp_5_V_load_4 = load i8* %temp_5_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 941 'load' 'temp_5_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1117_37 = sext i8 %temp_5_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 942 'sext' 'sext_ln1117_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 943 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_4 = load i8* %tempWeight_5_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 943 'load' 'tempWeight_5_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i8 %tempWeight_5_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 944 'sext' 'sext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 945 [1/1] (4.17ns)   --->   "%mul_ln1118_37 = mul i11 %sext_ln1118_37, %sext_ln1117_37" [cnn/src/dense.cpp:36]   --->   Operation 945 'mul' 'mul_ln1118_37' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln708_36 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_37, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 946 'partselect' 'trunc_ln708_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 947 [1/2] (2.30ns)   --->   "%temp_6_V_load_4 = load i8* %temp_6_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 947 'load' 'temp_6_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln1117_38 = sext i8 %temp_6_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 948 'sext' 'sext_ln1117_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 949 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_4 = load i8* %tempWeight_6_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 949 'load' 'tempWeight_6_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i8 %tempWeight_6_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 950 'sext' 'sext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 951 [1/1] (4.17ns)   --->   "%mul_ln1118_38 = mul i11 %sext_ln1118_38, %sext_ln1117_38" [cnn/src/dense.cpp:36]   --->   Operation 951 'mul' 'mul_ln1118_38' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln708_37 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_38, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 952 'partselect' 'trunc_ln708_37' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 953 [1/2] (2.30ns)   --->   "%temp_7_V_load_4 = load i8* %temp_7_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 953 'load' 'temp_7_V_load_4' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 954 [1/1] (0.00ns)   --->   "%sext_ln1117_39 = sext i8 %temp_7_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 954 'sext' 'sext_ln1117_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 955 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_4 = load i8* %tempWeight_7_V_addr_5, align 1" [cnn/src/dense.cpp:36]   --->   Operation 955 'load' 'tempWeight_7_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i8 %tempWeight_7_V_load_4 to i11" [cnn/src/dense.cpp:36]   --->   Operation 956 'sext' 'sext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 957 [1/1] (4.17ns)   --->   "%mul_ln1118_39 = mul i11 %sext_ln1118_39, %sext_ln1117_39" [cnn/src/dense.cpp:36]   --->   Operation 957 'mul' 'mul_ln1118_39' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln708_38 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_39, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 958 'partselect' 'trunc_ln708_38' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 959 [1/2] (2.30ns)   --->   "%temp_0_V_load_5 = load i8* %temp_0_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 959 'load' 'temp_0_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1117_40 = sext i8 %temp_0_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 960 'sext' 'sext_ln1117_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 961 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_5 = load i8* %tempWeight_0_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 961 'load' 'tempWeight_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i8 %tempWeight_0_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 962 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 963 [1/1] (4.17ns)   --->   "%mul_ln1118_40 = mul i11 %sext_ln1118_40, %sext_ln1117_40" [cnn/src/dense.cpp:36]   --->   Operation 963 'mul' 'mul_ln1118_40' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 964 [1/1] (0.00ns)   --->   "%trunc_ln708_39 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_40, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 964 'partselect' 'trunc_ln708_39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 965 [1/2] (2.30ns)   --->   "%temp_1_V_load_5 = load i8* %temp_1_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 965 'load' 'temp_1_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln1117_41 = sext i8 %temp_1_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 966 'sext' 'sext_ln1117_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 967 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_5 = load i8* %tempWeight_1_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 967 'load' 'tempWeight_1_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i8 %tempWeight_1_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 968 'sext' 'sext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 969 [1/1] (4.17ns)   --->   "%mul_ln1118_41 = mul i11 %sext_ln1118_41, %sext_ln1117_41" [cnn/src/dense.cpp:36]   --->   Operation 969 'mul' 'mul_ln1118_41' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln708_40 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_41, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 970 'partselect' 'trunc_ln708_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 971 [1/2] (2.30ns)   --->   "%temp_2_V_load_5 = load i8* %temp_2_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 971 'load' 'temp_2_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln1117_42 = sext i8 %temp_2_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 972 'sext' 'sext_ln1117_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 973 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_5 = load i8* %tempWeight_2_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 973 'load' 'tempWeight_2_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i8 %tempWeight_2_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 974 'sext' 'sext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 975 [1/1] (4.17ns)   --->   "%mul_ln1118_42 = mul i11 %sext_ln1118_42, %sext_ln1117_42" [cnn/src/dense.cpp:36]   --->   Operation 975 'mul' 'mul_ln1118_42' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln708_41 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_42, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 976 'partselect' 'trunc_ln708_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 977 [1/2] (2.30ns)   --->   "%temp_3_V_load_5 = load i8* %temp_3_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 977 'load' 'temp_3_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1117_43 = sext i8 %temp_3_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 978 'sext' 'sext_ln1117_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 979 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_5 = load i8* %tempWeight_3_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 979 'load' 'tempWeight_3_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i8 %tempWeight_3_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 980 'sext' 'sext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 981 [1/1] (4.17ns)   --->   "%mul_ln1118_43 = mul i11 %sext_ln1118_43, %sext_ln1117_43" [cnn/src/dense.cpp:36]   --->   Operation 981 'mul' 'mul_ln1118_43' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln708_42 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_43, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 982 'partselect' 'trunc_ln708_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 983 [1/2] (2.30ns)   --->   "%temp_4_V_load_5 = load i8* %temp_4_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 983 'load' 'temp_4_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln1117_44 = sext i8 %temp_4_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 984 'sext' 'sext_ln1117_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 985 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_5 = load i8* %tempWeight_4_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 985 'load' 'tempWeight_4_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i8 %tempWeight_4_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 986 'sext' 'sext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 987 [1/1] (4.17ns)   --->   "%mul_ln1118_44 = mul i11 %sext_ln1118_44, %sext_ln1117_44" [cnn/src/dense.cpp:36]   --->   Operation 987 'mul' 'mul_ln1118_44' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln708_43 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_44, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 988 'partselect' 'trunc_ln708_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 989 [1/2] (2.30ns)   --->   "%temp_5_V_load_5 = load i8* %temp_5_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 989 'load' 'temp_5_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln1117_45 = sext i8 %temp_5_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 990 'sext' 'sext_ln1117_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 991 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_5 = load i8* %tempWeight_5_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 991 'load' 'tempWeight_5_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i8 %tempWeight_5_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 992 'sext' 'sext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 993 [1/1] (4.17ns)   --->   "%mul_ln1118_45 = mul i11 %sext_ln1118_45, %sext_ln1117_45" [cnn/src/dense.cpp:36]   --->   Operation 993 'mul' 'mul_ln1118_45' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln708_44 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_45, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 994 'partselect' 'trunc_ln708_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 995 [1/2] (2.30ns)   --->   "%temp_6_V_load_5 = load i8* %temp_6_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 995 'load' 'temp_6_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln1117_46 = sext i8 %temp_6_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 996 'sext' 'sext_ln1117_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 997 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_5 = load i8* %tempWeight_6_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 997 'load' 'tempWeight_6_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i8 %tempWeight_6_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 998 'sext' 'sext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 999 [1/1] (4.17ns)   --->   "%mul_ln1118_46 = mul i11 %sext_ln1118_46, %sext_ln1117_46" [cnn/src/dense.cpp:36]   --->   Operation 999 'mul' 'mul_ln1118_46' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln708_45 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_46, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1000 'partselect' 'trunc_ln708_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1001 [1/2] (2.30ns)   --->   "%temp_7_V_load_5 = load i8* %temp_7_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1001 'load' 'temp_7_V_load_5' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln1117_47 = sext i8 %temp_7_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1002 'sext' 'sext_ln1117_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1003 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_5 = load i8* %tempWeight_7_V_addr_6, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1003 'load' 'tempWeight_7_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i8 %tempWeight_7_V_load_5 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1004 'sext' 'sext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1005 [1/1] (4.17ns)   --->   "%mul_ln1118_47 = mul i11 %sext_ln1118_47, %sext_ln1117_47" [cnn/src/dense.cpp:36]   --->   Operation 1005 'mul' 'mul_ln1118_47' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln708_46 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_47, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1006 'partselect' 'trunc_ln708_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1007 [1/1] (1.73ns)   --->   "%add_ln33_32 = add i10 %i3_0_0, 48" [cnn/src/dense.cpp:33]   --->   Operation 1007 'add' 'add_ln33_32' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1008 [1/1] (0.00ns)   --->   "%zext_ln33_47 = zext i10 %add_ln33_32 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1008 'zext' 'zext_ln33_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1009 [1/1] (1.67ns)   --->   "%add_ln35_48 = add i13 %zext_ln33_47, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1009 'add' 'add_ln35_48' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1010 [1/1] (0.00ns)   --->   "%lshr_ln1116_40 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_32, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1010 'partselect' 'lshr_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln1116_41 = zext i7 %lshr_ln1116_40 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1011 'zext' 'zext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1012 [1/1] (0.00ns)   --->   "%temp_0_V_addr_7 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_41" [cnn/src/dense.cpp:36]   --->   Operation 1012 'getelementptr' 'temp_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1013 [2/2] (2.30ns)   --->   "%temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1013 'load' 'temp_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1014 [1/1] (0.00ns)   --->   "%lshr_ln1117_47 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_48, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1014 'partselect' 'lshr_ln1117_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln1117_48 = zext i10 %lshr_ln1117_47 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1015 'zext' 'zext_ln1117_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1016 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_7 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_48" [cnn/src/dense.cpp:36]   --->   Operation 1016 'getelementptr' 'tempWeight_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1017 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_6 = load i8* %tempWeight_0_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1017 'load' 'tempWeight_0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1018 [1/1] (1.73ns)   --->   "%add_ln33_33 = add i10 %i3_0_0, 49" [cnn/src/dense.cpp:33]   --->   Operation 1018 'add' 'add_ln33_33' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln33_48 = zext i10 %add_ln33_33 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1019 'zext' 'zext_ln33_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1020 [1/1] (1.67ns)   --->   "%add_ln35_49 = add i13 %zext_ln33_48, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1020 'add' 'add_ln35_49' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1021 [1/1] (0.00ns)   --->   "%lshr_ln1116_41 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_33, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1021 'partselect' 'lshr_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln1116_42 = zext i7 %lshr_ln1116_41 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1022 'zext' 'zext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1023 [1/1] (0.00ns)   --->   "%temp_1_V_addr_7 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_42" [cnn/src/dense.cpp:36]   --->   Operation 1023 'getelementptr' 'temp_1_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1024 [2/2] (2.30ns)   --->   "%temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1024 'load' 'temp_1_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1025 [1/1] (0.00ns)   --->   "%lshr_ln1117_48 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_49, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1025 'partselect' 'lshr_ln1117_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln1117_49 = zext i10 %lshr_ln1117_48 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1026 'zext' 'zext_ln1117_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1027 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_7 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_49" [cnn/src/dense.cpp:36]   --->   Operation 1027 'getelementptr' 'tempWeight_1_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1028 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_6 = load i8* %tempWeight_1_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1028 'load' 'tempWeight_1_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1029 [1/1] (1.73ns)   --->   "%add_ln33_34 = add i10 %i3_0_0, 50" [cnn/src/dense.cpp:33]   --->   Operation 1029 'add' 'add_ln33_34' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1030 [1/1] (0.00ns)   --->   "%zext_ln33_49 = zext i10 %add_ln33_34 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1030 'zext' 'zext_ln33_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1031 [1/1] (1.67ns)   --->   "%add_ln35_50 = add i13 %zext_ln33_49, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1031 'add' 'add_ln35_50' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1032 [1/1] (0.00ns)   --->   "%lshr_ln1116_42 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_34, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1032 'partselect' 'lshr_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1033 [1/1] (0.00ns)   --->   "%zext_ln1116_43 = zext i7 %lshr_ln1116_42 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1033 'zext' 'zext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1034 [1/1] (0.00ns)   --->   "%temp_2_V_addr_7 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_43" [cnn/src/dense.cpp:36]   --->   Operation 1034 'getelementptr' 'temp_2_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1035 [2/2] (2.30ns)   --->   "%temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1035 'load' 'temp_2_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1036 [1/1] (0.00ns)   --->   "%lshr_ln1117_49 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_50, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1036 'partselect' 'lshr_ln1117_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln1117_50 = zext i10 %lshr_ln1117_49 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1037 'zext' 'zext_ln1117_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1038 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_7 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_50" [cnn/src/dense.cpp:36]   --->   Operation 1038 'getelementptr' 'tempWeight_2_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1039 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_6 = load i8* %tempWeight_2_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1039 'load' 'tempWeight_2_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1040 [1/1] (1.73ns)   --->   "%add_ln33_35 = add i10 %i3_0_0, 51" [cnn/src/dense.cpp:33]   --->   Operation 1040 'add' 'add_ln33_35' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1041 [1/1] (0.00ns)   --->   "%zext_ln33_50 = zext i10 %add_ln33_35 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1041 'zext' 'zext_ln33_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1042 [1/1] (1.67ns)   --->   "%add_ln35_51 = add i13 %zext_ln33_50, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1042 'add' 'add_ln35_51' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1043 [1/1] (0.00ns)   --->   "%lshr_ln1116_43 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_35, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1043 'partselect' 'lshr_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1044 [1/1] (0.00ns)   --->   "%zext_ln1116_44 = zext i7 %lshr_ln1116_43 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1044 'zext' 'zext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1045 [1/1] (0.00ns)   --->   "%temp_3_V_addr_7 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_44" [cnn/src/dense.cpp:36]   --->   Operation 1045 'getelementptr' 'temp_3_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1046 [2/2] (2.30ns)   --->   "%temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1046 'load' 'temp_3_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1047 [1/1] (0.00ns)   --->   "%lshr_ln1117_50 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_51, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1047 'partselect' 'lshr_ln1117_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1048 [1/1] (0.00ns)   --->   "%zext_ln1117_51 = zext i10 %lshr_ln1117_50 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1048 'zext' 'zext_ln1117_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1049 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_7 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_51" [cnn/src/dense.cpp:36]   --->   Operation 1049 'getelementptr' 'tempWeight_3_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1050 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_6 = load i8* %tempWeight_3_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1050 'load' 'tempWeight_3_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1051 [1/1] (1.73ns)   --->   "%add_ln33_36 = add i10 %i3_0_0, 52" [cnn/src/dense.cpp:33]   --->   Operation 1051 'add' 'add_ln33_36' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln33_51 = zext i10 %add_ln33_36 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1052 'zext' 'zext_ln33_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1053 [1/1] (1.67ns)   --->   "%add_ln35_52 = add i13 %zext_ln33_51, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1053 'add' 'add_ln35_52' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1054 [1/1] (0.00ns)   --->   "%lshr_ln1116_44 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_36, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1054 'partselect' 'lshr_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln1116_45 = zext i7 %lshr_ln1116_44 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1055 'zext' 'zext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1056 [1/1] (0.00ns)   --->   "%temp_4_V_addr_7 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_45" [cnn/src/dense.cpp:36]   --->   Operation 1056 'getelementptr' 'temp_4_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1057 [2/2] (2.30ns)   --->   "%temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1057 'load' 'temp_4_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1058 [1/1] (0.00ns)   --->   "%lshr_ln1117_51 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_52, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1058 'partselect' 'lshr_ln1117_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1059 [1/1] (0.00ns)   --->   "%zext_ln1117_52 = zext i10 %lshr_ln1117_51 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1059 'zext' 'zext_ln1117_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1060 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_7 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_52" [cnn/src/dense.cpp:36]   --->   Operation 1060 'getelementptr' 'tempWeight_4_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1061 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_6 = load i8* %tempWeight_4_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1061 'load' 'tempWeight_4_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1062 [1/1] (1.73ns)   --->   "%add_ln33_37 = add i10 %i3_0_0, 53" [cnn/src/dense.cpp:33]   --->   Operation 1062 'add' 'add_ln33_37' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln33_52 = zext i10 %add_ln33_37 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1063 'zext' 'zext_ln33_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1064 [1/1] (1.67ns)   --->   "%add_ln35_53 = add i13 %zext_ln33_52, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1064 'add' 'add_ln35_53' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1065 [1/1] (0.00ns)   --->   "%lshr_ln1116_45 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_37, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1065 'partselect' 'lshr_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1066 [1/1] (0.00ns)   --->   "%zext_ln1116_46 = zext i7 %lshr_ln1116_45 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1066 'zext' 'zext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1067 [1/1] (0.00ns)   --->   "%temp_5_V_addr_7 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_46" [cnn/src/dense.cpp:36]   --->   Operation 1067 'getelementptr' 'temp_5_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1068 [2/2] (2.30ns)   --->   "%temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1068 'load' 'temp_5_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1069 [1/1] (0.00ns)   --->   "%lshr_ln1117_52 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_53, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1069 'partselect' 'lshr_ln1117_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln1117_53 = zext i10 %lshr_ln1117_52 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1070 'zext' 'zext_ln1117_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1071 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_7 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_53" [cnn/src/dense.cpp:36]   --->   Operation 1071 'getelementptr' 'tempWeight_5_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1072 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_6 = load i8* %tempWeight_5_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1072 'load' 'tempWeight_5_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1073 [1/1] (1.73ns)   --->   "%add_ln33_38 = add i10 %i3_0_0, 54" [cnn/src/dense.cpp:33]   --->   Operation 1073 'add' 'add_ln33_38' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln33_53 = zext i10 %add_ln33_38 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1074 'zext' 'zext_ln33_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1075 [1/1] (1.67ns)   --->   "%add_ln35_54 = add i13 %zext_ln33_53, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1075 'add' 'add_ln35_54' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1076 [1/1] (0.00ns)   --->   "%lshr_ln1116_46 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_38, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1076 'partselect' 'lshr_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1077 [1/1] (0.00ns)   --->   "%zext_ln1116_47 = zext i7 %lshr_ln1116_46 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1077 'zext' 'zext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1078 [1/1] (0.00ns)   --->   "%temp_6_V_addr_7 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_47" [cnn/src/dense.cpp:36]   --->   Operation 1078 'getelementptr' 'temp_6_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1079 [2/2] (2.30ns)   --->   "%temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1079 'load' 'temp_6_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1080 [1/1] (0.00ns)   --->   "%lshr_ln1117_53 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_54, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1080 'partselect' 'lshr_ln1117_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln1117_54 = zext i10 %lshr_ln1117_53 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1081 'zext' 'zext_ln1117_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1082 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_7 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_54" [cnn/src/dense.cpp:36]   --->   Operation 1082 'getelementptr' 'tempWeight_6_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1083 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_6 = load i8* %tempWeight_6_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1083 'load' 'tempWeight_6_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1084 [1/1] (1.73ns)   --->   "%add_ln33_39 = add i10 %i3_0_0, 55" [cnn/src/dense.cpp:33]   --->   Operation 1084 'add' 'add_ln33_39' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln33_54 = zext i10 %add_ln33_39 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1085 'zext' 'zext_ln33_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1086 [1/1] (1.67ns)   --->   "%add_ln35_55 = add i13 %zext_ln33_54, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1086 'add' 'add_ln35_55' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1087 [1/1] (0.00ns)   --->   "%lshr_ln1116_47 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_39, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1087 'partselect' 'lshr_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln1116_48 = zext i7 %lshr_ln1116_47 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1088 'zext' 'zext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1089 [1/1] (0.00ns)   --->   "%temp_7_V_addr_7 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_48" [cnn/src/dense.cpp:36]   --->   Operation 1089 'getelementptr' 'temp_7_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1090 [2/2] (2.30ns)   --->   "%temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1090 'load' 'temp_7_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1091 [1/1] (0.00ns)   --->   "%lshr_ln1117_54 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_55, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1091 'partselect' 'lshr_ln1117_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln1117_55 = zext i10 %lshr_ln1117_54 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1092 'zext' 'zext_ln1117_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1093 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_7 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_55" [cnn/src/dense.cpp:36]   --->   Operation 1093 'getelementptr' 'tempWeight_7_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1094 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_6 = load i8* %tempWeight_7_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1094 'load' 'tempWeight_7_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1095 [1/1] (1.73ns)   --->   "%add_ln33_40 = add i10 %i3_0_0, 56" [cnn/src/dense.cpp:33]   --->   Operation 1095 'add' 'add_ln33_40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln33_55 = zext i10 %add_ln33_40 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1096 'zext' 'zext_ln33_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1097 [1/1] (1.67ns)   --->   "%add_ln35_56 = add i13 %zext_ln33_55, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1097 'add' 'add_ln35_56' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1098 [1/1] (0.00ns)   --->   "%lshr_ln1116_48 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_40, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1098 'partselect' 'lshr_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1099 [1/1] (0.00ns)   --->   "%zext_ln1116_49 = zext i7 %lshr_ln1116_48 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1099 'zext' 'zext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1100 [1/1] (0.00ns)   --->   "%temp_0_V_addr_8 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_49" [cnn/src/dense.cpp:36]   --->   Operation 1100 'getelementptr' 'temp_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1101 [2/2] (2.30ns)   --->   "%temp_0_V_load_7 = load i8* %temp_0_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1101 'load' 'temp_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1102 [1/1] (0.00ns)   --->   "%lshr_ln1117_55 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_56, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1102 'partselect' 'lshr_ln1117_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln1117_56 = zext i10 %lshr_ln1117_55 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1103 'zext' 'zext_ln1117_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1104 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_8 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_56" [cnn/src/dense.cpp:36]   --->   Operation 1104 'getelementptr' 'tempWeight_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1105 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_7 = load i8* %tempWeight_0_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1105 'load' 'tempWeight_0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1106 [1/1] (1.73ns)   --->   "%add_ln33_41 = add i10 %i3_0_0, 57" [cnn/src/dense.cpp:33]   --->   Operation 1106 'add' 'add_ln33_41' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln33_56 = zext i10 %add_ln33_41 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1107 'zext' 'zext_ln33_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1108 [1/1] (1.67ns)   --->   "%add_ln35_57 = add i13 %zext_ln33_56, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1108 'add' 'add_ln35_57' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1109 [1/1] (0.00ns)   --->   "%lshr_ln1116_49 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_41, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1109 'partselect' 'lshr_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1116_50 = zext i7 %lshr_ln1116_49 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1110 'zext' 'zext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1111 [1/1] (0.00ns)   --->   "%temp_1_V_addr_8 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_50" [cnn/src/dense.cpp:36]   --->   Operation 1111 'getelementptr' 'temp_1_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1112 [2/2] (2.30ns)   --->   "%temp_1_V_load_7 = load i8* %temp_1_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1112 'load' 'temp_1_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1113 [1/1] (0.00ns)   --->   "%lshr_ln1117_56 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_57, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1113 'partselect' 'lshr_ln1117_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln1117_57 = zext i10 %lshr_ln1117_56 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1114 'zext' 'zext_ln1117_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1115 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_8 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_57" [cnn/src/dense.cpp:36]   --->   Operation 1115 'getelementptr' 'tempWeight_1_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1116 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_7 = load i8* %tempWeight_1_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1116 'load' 'tempWeight_1_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1117 [1/1] (1.73ns)   --->   "%add_ln33_42 = add i10 %i3_0_0, 58" [cnn/src/dense.cpp:33]   --->   Operation 1117 'add' 'add_ln33_42' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln33_57 = zext i10 %add_ln33_42 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1118 'zext' 'zext_ln33_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1119 [1/1] (1.67ns)   --->   "%add_ln35_58 = add i13 %zext_ln33_57, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1119 'add' 'add_ln35_58' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1120 [1/1] (0.00ns)   --->   "%lshr_ln1116_50 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_42, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1120 'partselect' 'lshr_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln1116_51 = zext i7 %lshr_ln1116_50 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1121 'zext' 'zext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1122 [1/1] (0.00ns)   --->   "%temp_2_V_addr_8 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_51" [cnn/src/dense.cpp:36]   --->   Operation 1122 'getelementptr' 'temp_2_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1123 [2/2] (2.30ns)   --->   "%temp_2_V_load_7 = load i8* %temp_2_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1123 'load' 'temp_2_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1124 [1/1] (0.00ns)   --->   "%lshr_ln1117_57 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_58, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1124 'partselect' 'lshr_ln1117_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln1117_58 = zext i10 %lshr_ln1117_57 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1125 'zext' 'zext_ln1117_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1126 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_8 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_58" [cnn/src/dense.cpp:36]   --->   Operation 1126 'getelementptr' 'tempWeight_2_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1127 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_7 = load i8* %tempWeight_2_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1127 'load' 'tempWeight_2_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1128 [1/1] (1.73ns)   --->   "%add_ln33_43 = add i10 %i3_0_0, 59" [cnn/src/dense.cpp:33]   --->   Operation 1128 'add' 'add_ln33_43' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln33_58 = zext i10 %add_ln33_43 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1129 'zext' 'zext_ln33_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1130 [1/1] (1.67ns)   --->   "%add_ln35_59 = add i13 %zext_ln33_58, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1130 'add' 'add_ln35_59' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1131 [1/1] (0.00ns)   --->   "%lshr_ln1116_51 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_43, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1131 'partselect' 'lshr_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1132 [1/1] (0.00ns)   --->   "%zext_ln1116_52 = zext i7 %lshr_ln1116_51 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1132 'zext' 'zext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1133 [1/1] (0.00ns)   --->   "%temp_3_V_addr_8 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_52" [cnn/src/dense.cpp:36]   --->   Operation 1133 'getelementptr' 'temp_3_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1134 [2/2] (2.30ns)   --->   "%temp_3_V_load_7 = load i8* %temp_3_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1134 'load' 'temp_3_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1135 [1/1] (0.00ns)   --->   "%lshr_ln1117_58 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_59, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1135 'partselect' 'lshr_ln1117_58' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln1117_59 = zext i10 %lshr_ln1117_58 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1136 'zext' 'zext_ln1117_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1137 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_8 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_59" [cnn/src/dense.cpp:36]   --->   Operation 1137 'getelementptr' 'tempWeight_3_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1138 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_7 = load i8* %tempWeight_3_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1138 'load' 'tempWeight_3_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1139 [1/1] (1.73ns)   --->   "%add_ln33_44 = add i10 %i3_0_0, 60" [cnn/src/dense.cpp:33]   --->   Operation 1139 'add' 'add_ln33_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln33_59 = zext i10 %add_ln33_44 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1140 'zext' 'zext_ln33_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1141 [1/1] (1.67ns)   --->   "%add_ln35_60 = add i13 %zext_ln33_59, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1141 'add' 'add_ln35_60' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1142 [1/1] (0.00ns)   --->   "%lshr_ln1116_52 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_44, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1142 'partselect' 'lshr_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln1116_53 = zext i7 %lshr_ln1116_52 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1143 'zext' 'zext_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1144 [1/1] (0.00ns)   --->   "%temp_4_V_addr_8 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_53" [cnn/src/dense.cpp:36]   --->   Operation 1144 'getelementptr' 'temp_4_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1145 [2/2] (2.30ns)   --->   "%temp_4_V_load_7 = load i8* %temp_4_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1145 'load' 'temp_4_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1146 [1/1] (0.00ns)   --->   "%lshr_ln1117_59 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_60, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1146 'partselect' 'lshr_ln1117_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1147 [1/1] (0.00ns)   --->   "%zext_ln1117_60 = zext i10 %lshr_ln1117_59 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1147 'zext' 'zext_ln1117_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1148 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_8 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_60" [cnn/src/dense.cpp:36]   --->   Operation 1148 'getelementptr' 'tempWeight_4_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1149 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_7 = load i8* %tempWeight_4_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1149 'load' 'tempWeight_4_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1150 [1/1] (1.73ns)   --->   "%add_ln33_45 = add i10 %i3_0_0, 61" [cnn/src/dense.cpp:33]   --->   Operation 1150 'add' 'add_ln33_45' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln33_60 = zext i10 %add_ln33_45 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1151 'zext' 'zext_ln33_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1152 [1/1] (1.67ns)   --->   "%add_ln35_61 = add i13 %zext_ln33_60, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1152 'add' 'add_ln35_61' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1153 [1/1] (0.00ns)   --->   "%lshr_ln1116_53 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_45, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1153 'partselect' 'lshr_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln1116_54 = zext i7 %lshr_ln1116_53 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1154 'zext' 'zext_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1155 [1/1] (0.00ns)   --->   "%temp_5_V_addr_8 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_54" [cnn/src/dense.cpp:36]   --->   Operation 1155 'getelementptr' 'temp_5_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1156 [2/2] (2.30ns)   --->   "%temp_5_V_load_7 = load i8* %temp_5_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1156 'load' 'temp_5_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1157 [1/1] (0.00ns)   --->   "%lshr_ln1117_60 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_61, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1157 'partselect' 'lshr_ln1117_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln1117_61 = zext i10 %lshr_ln1117_60 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1158 'zext' 'zext_ln1117_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1159 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_8 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_61" [cnn/src/dense.cpp:36]   --->   Operation 1159 'getelementptr' 'tempWeight_5_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1160 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_7 = load i8* %tempWeight_5_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1160 'load' 'tempWeight_5_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1161 [1/1] (1.73ns)   --->   "%add_ln33_46 = add i10 %i3_0_0, 62" [cnn/src/dense.cpp:33]   --->   Operation 1161 'add' 'add_ln33_46' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln33_61 = zext i10 %add_ln33_46 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1162 'zext' 'zext_ln33_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1163 [1/1] (1.67ns)   --->   "%add_ln35_62 = add i13 %zext_ln33_61, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1163 'add' 'add_ln35_62' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1164 [1/1] (0.00ns)   --->   "%lshr_ln1116_54 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_46, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1164 'partselect' 'lshr_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln1116_55 = zext i7 %lshr_ln1116_54 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1165 'zext' 'zext_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1166 [1/1] (0.00ns)   --->   "%temp_6_V_addr_8 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_55" [cnn/src/dense.cpp:36]   --->   Operation 1166 'getelementptr' 'temp_6_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1167 [2/2] (2.30ns)   --->   "%temp_6_V_load_7 = load i8* %temp_6_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1167 'load' 'temp_6_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1168 [1/1] (0.00ns)   --->   "%lshr_ln1117_61 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_62, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1168 'partselect' 'lshr_ln1117_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln1117_62 = zext i10 %lshr_ln1117_61 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1169 'zext' 'zext_ln1117_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1170 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_8 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_62" [cnn/src/dense.cpp:36]   --->   Operation 1170 'getelementptr' 'tempWeight_6_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1171 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_7 = load i8* %tempWeight_6_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1171 'load' 'tempWeight_6_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1172 [1/1] (1.73ns)   --->   "%add_ln33_47 = add i10 %i3_0_0, 63" [cnn/src/dense.cpp:33]   --->   Operation 1172 'add' 'add_ln33_47' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln33_62 = zext i10 %add_ln33_47 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1173 'zext' 'zext_ln33_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1174 [1/1] (1.67ns)   --->   "%add_ln35_63 = add i13 %zext_ln33_62, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1174 'add' 'add_ln35_63' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1175 [1/1] (0.00ns)   --->   "%lshr_ln1116_55 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_47, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1175 'partselect' 'lshr_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln1116_56 = zext i7 %lshr_ln1116_55 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1176 'zext' 'zext_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1177 [1/1] (0.00ns)   --->   "%temp_7_V_addr_8 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_56" [cnn/src/dense.cpp:36]   --->   Operation 1177 'getelementptr' 'temp_7_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1178 [2/2] (2.30ns)   --->   "%temp_7_V_load_7 = load i8* %temp_7_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1178 'load' 'temp_7_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1179 [1/1] (0.00ns)   --->   "%lshr_ln1117_62 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_63, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1179 'partselect' 'lshr_ln1117_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln1117_63 = zext i10 %lshr_ln1117_62 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1180 'zext' 'zext_ln1117_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1181 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_8 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_63" [cnn/src/dense.cpp:36]   --->   Operation 1181 'getelementptr' 'tempWeight_7_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1182 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_7 = load i8* %tempWeight_7_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1182 'load' 'tempWeight_7_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_33 : Operation 1183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_11 = add i8 %add_ln703_7, %add_ln703_10" [cnn/src/dense.cpp:37]   --->   Operation 1183 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1184 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_12 = add i8 %add_ln703_5, %add_ln703_11" [cnn/src/dense.cpp:37]   --->   Operation 1184 'add' 'add_ln703_12' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_13 = add i8 %trunc_ln708_15, %trunc_ln708_14" [cnn/src/dense.cpp:37]   --->   Operation 1185 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1186 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_14 = add i8 %trunc_ln708_13, %add_ln703_13" [cnn/src/dense.cpp:37]   --->   Operation 1186 'add' 'add_ln703_14' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1187 [1/1] (1.91ns)   --->   "%add_ln703_15 = add i8 %trunc_ln708_17, %trunc_ln708_16" [cnn/src/dense.cpp:37]   --->   Operation 1187 'add' 'add_ln703_15' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1188 [1/1] (1.91ns)   --->   "%add_ln703_16 = add i8 %trunc_ln708_19, %trunc_ln708_18" [cnn/src/dense.cpp:37]   --->   Operation 1188 'add' 'add_ln703_16' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_17 = add i8 %add_ln703_15, %add_ln703_16" [cnn/src/dense.cpp:37]   --->   Operation 1189 'add' 'add_ln703_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1190 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_18 = add i8 %add_ln703_14, %add_ln703_17" [cnn/src/dense.cpp:37]   --->   Operation 1190 'add' 'add_ln703_18' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_19 = add i8 %trunc_ln708_22, %trunc_ln708_21" [cnn/src/dense.cpp:37]   --->   Operation 1191 'add' 'add_ln703_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1192 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_20 = add i8 %trunc_ln708_20, %add_ln703_19" [cnn/src/dense.cpp:37]   --->   Operation 1192 'add' 'add_ln703_20' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1193 [1/1] (1.91ns)   --->   "%add_ln703_21 = add i8 %trunc_ln708_24, %trunc_ln708_23" [cnn/src/dense.cpp:37]   --->   Operation 1193 'add' 'add_ln703_21' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1194 [1/1] (1.91ns)   --->   "%add_ln703_22 = add i8 %trunc_ln708_26, %trunc_ln708_25" [cnn/src/dense.cpp:37]   --->   Operation 1194 'add' 'add_ln703_22' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_23 = add i8 %add_ln703_21, %add_ln703_22" [cnn/src/dense.cpp:37]   --->   Operation 1195 'add' 'add_ln703_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1196 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_24 = add i8 %add_ln703_20, %add_ln703_23" [cnn/src/dense.cpp:37]   --->   Operation 1196 'add' 'add_ln703_24' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_27 = add i8 %trunc_ln708_29, %trunc_ln708_28" [cnn/src/dense.cpp:37]   --->   Operation 1197 'add' 'add_ln703_27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1198 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_28 = add i8 %trunc_ln708_27, %add_ln703_27" [cnn/src/dense.cpp:37]   --->   Operation 1198 'add' 'add_ln703_28' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 29> <Delay = 7.42>
ST_34 : Operation 1199 [1/2] (2.30ns)   --->   "%temp_0_V_load_6 = load i8* %temp_0_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1199 'load' 'temp_0_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln1117_48 = sext i8 %temp_0_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1200 'sext' 'sext_ln1117_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1201 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_6 = load i8* %tempWeight_0_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1201 'load' 'tempWeight_0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i8 %tempWeight_0_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1202 'sext' 'sext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1203 [1/1] (4.17ns)   --->   "%mul_ln1118_48 = mul i11 %sext_ln1118_48, %sext_ln1117_48" [cnn/src/dense.cpp:36]   --->   Operation 1203 'mul' 'mul_ln1118_48' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln708_47 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_48, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1204 'partselect' 'trunc_ln708_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1205 [1/2] (2.30ns)   --->   "%temp_1_V_load_6 = load i8* %temp_1_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1205 'load' 'temp_1_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1117_49 = sext i8 %temp_1_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1206 'sext' 'sext_ln1117_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1207 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_6 = load i8* %tempWeight_1_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1207 'load' 'tempWeight_1_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i8 %tempWeight_1_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1208 'sext' 'sext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1209 [1/1] (4.17ns)   --->   "%mul_ln1118_49 = mul i11 %sext_ln1118_49, %sext_ln1117_49" [cnn/src/dense.cpp:36]   --->   Operation 1209 'mul' 'mul_ln1118_49' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln708_48 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_49, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1210 'partselect' 'trunc_ln708_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1211 [1/2] (2.30ns)   --->   "%temp_2_V_load_6 = load i8* %temp_2_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1211 'load' 'temp_2_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1117_50 = sext i8 %temp_2_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1212 'sext' 'sext_ln1117_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1213 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_6 = load i8* %tempWeight_2_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1213 'load' 'tempWeight_2_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i8 %tempWeight_2_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1214 'sext' 'sext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1215 [1/1] (4.17ns)   --->   "%mul_ln1118_50 = mul i11 %sext_ln1118_50, %sext_ln1117_50" [cnn/src/dense.cpp:36]   --->   Operation 1215 'mul' 'mul_ln1118_50' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln708_49 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_50, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1216 'partselect' 'trunc_ln708_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1217 [1/2] (2.30ns)   --->   "%temp_3_V_load_6 = load i8* %temp_3_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1217 'load' 'temp_3_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1117_51 = sext i8 %temp_3_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1218 'sext' 'sext_ln1117_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1219 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_6 = load i8* %tempWeight_3_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1219 'load' 'tempWeight_3_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i8 %tempWeight_3_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1220 'sext' 'sext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1221 [1/1] (4.17ns)   --->   "%mul_ln1118_51 = mul i11 %sext_ln1118_51, %sext_ln1117_51" [cnn/src/dense.cpp:36]   --->   Operation 1221 'mul' 'mul_ln1118_51' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln708_50 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_51, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1222 'partselect' 'trunc_ln708_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1223 [1/2] (2.30ns)   --->   "%temp_4_V_load_6 = load i8* %temp_4_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1223 'load' 'temp_4_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln1117_52 = sext i8 %temp_4_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1224 'sext' 'sext_ln1117_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1225 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_6 = load i8* %tempWeight_4_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1225 'load' 'tempWeight_4_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i8 %tempWeight_4_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1226 'sext' 'sext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1227 [1/1] (4.17ns)   --->   "%mul_ln1118_52 = mul i11 %sext_ln1118_52, %sext_ln1117_52" [cnn/src/dense.cpp:36]   --->   Operation 1227 'mul' 'mul_ln1118_52' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln708_51 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_52, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1228 'partselect' 'trunc_ln708_51' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1229 [1/2] (2.30ns)   --->   "%temp_5_V_load_6 = load i8* %temp_5_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1229 'load' 'temp_5_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1230 [1/1] (0.00ns)   --->   "%sext_ln1117_53 = sext i8 %temp_5_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1230 'sext' 'sext_ln1117_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1231 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_6 = load i8* %tempWeight_5_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1231 'load' 'tempWeight_5_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i8 %tempWeight_5_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1232 'sext' 'sext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1233 [1/1] (4.17ns)   --->   "%mul_ln1118_53 = mul i11 %sext_ln1118_53, %sext_ln1117_53" [cnn/src/dense.cpp:36]   --->   Operation 1233 'mul' 'mul_ln1118_53' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln708_52 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_53, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1234 'partselect' 'trunc_ln708_52' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1235 [1/2] (2.30ns)   --->   "%temp_6_V_load_6 = load i8* %temp_6_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1235 'load' 'temp_6_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1117_54 = sext i8 %temp_6_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1236 'sext' 'sext_ln1117_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1237 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_6 = load i8* %tempWeight_6_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1237 'load' 'tempWeight_6_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i8 %tempWeight_6_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1238 'sext' 'sext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1239 [1/1] (4.17ns)   --->   "%mul_ln1118_54 = mul i11 %sext_ln1118_54, %sext_ln1117_54" [cnn/src/dense.cpp:36]   --->   Operation 1239 'mul' 'mul_ln1118_54' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln708_53 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_54, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1240 'partselect' 'trunc_ln708_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1241 [1/2] (2.30ns)   --->   "%temp_7_V_load_6 = load i8* %temp_7_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1241 'load' 'temp_7_V_load_6' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1117_55 = sext i8 %temp_7_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1242 'sext' 'sext_ln1117_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1243 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_6 = load i8* %tempWeight_7_V_addr_7, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1243 'load' 'tempWeight_7_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i8 %tempWeight_7_V_load_6 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1244 'sext' 'sext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1245 [1/1] (4.17ns)   --->   "%mul_ln1118_55 = mul i11 %sext_ln1118_55, %sext_ln1117_55" [cnn/src/dense.cpp:36]   --->   Operation 1245 'mul' 'mul_ln1118_55' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln708_54 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_55, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1246 'partselect' 'trunc_ln708_54' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1247 [1/2] (2.30ns)   --->   "%temp_0_V_load_7 = load i8* %temp_0_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1247 'load' 'temp_0_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln1117_56 = sext i8 %temp_0_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1248 'sext' 'sext_ln1117_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1249 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_7 = load i8* %tempWeight_0_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1249 'load' 'tempWeight_0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i8 %tempWeight_0_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1250 'sext' 'sext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1251 [1/1] (4.17ns)   --->   "%mul_ln1118_56 = mul i11 %sext_ln1118_56, %sext_ln1117_56" [cnn/src/dense.cpp:36]   --->   Operation 1251 'mul' 'mul_ln1118_56' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln708_55 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_56, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1252 'partselect' 'trunc_ln708_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1253 [1/2] (2.30ns)   --->   "%temp_1_V_load_7 = load i8* %temp_1_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1253 'load' 'temp_1_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln1117_57 = sext i8 %temp_1_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1254 'sext' 'sext_ln1117_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1255 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_7 = load i8* %tempWeight_1_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1255 'load' 'tempWeight_1_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i8 %tempWeight_1_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1256 'sext' 'sext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1257 [1/1] (4.17ns)   --->   "%mul_ln1118_57 = mul i11 %sext_ln1118_57, %sext_ln1117_57" [cnn/src/dense.cpp:36]   --->   Operation 1257 'mul' 'mul_ln1118_57' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_57, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1258 'partselect' 'trunc_ln708_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1259 [1/2] (2.30ns)   --->   "%temp_2_V_load_7 = load i8* %temp_2_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1259 'load' 'temp_2_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln1117_58 = sext i8 %temp_2_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1260 'sext' 'sext_ln1117_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1261 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_7 = load i8* %tempWeight_2_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1261 'load' 'tempWeight_2_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i8 %tempWeight_2_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1262 'sext' 'sext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1263 [1/1] (4.17ns)   --->   "%mul_ln1118_58 = mul i11 %sext_ln1118_58, %sext_ln1117_58" [cnn/src/dense.cpp:36]   --->   Operation 1263 'mul' 'mul_ln1118_58' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1264 [1/1] (0.00ns)   --->   "%trunc_ln708_57 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_58, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1264 'partselect' 'trunc_ln708_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1265 [1/2] (2.30ns)   --->   "%temp_3_V_load_7 = load i8* %temp_3_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1265 'load' 'temp_3_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln1117_59 = sext i8 %temp_3_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1266 'sext' 'sext_ln1117_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1267 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_7 = load i8* %tempWeight_3_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1267 'load' 'tempWeight_3_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i8 %tempWeight_3_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1268 'sext' 'sext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1269 [1/1] (4.17ns)   --->   "%mul_ln1118_59 = mul i11 %sext_ln1118_59, %sext_ln1117_59" [cnn/src/dense.cpp:36]   --->   Operation 1269 'mul' 'mul_ln1118_59' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln708_58 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_59, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1270 'partselect' 'trunc_ln708_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1271 [1/2] (2.30ns)   --->   "%temp_4_V_load_7 = load i8* %temp_4_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1271 'load' 'temp_4_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1117_60 = sext i8 %temp_4_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1272 'sext' 'sext_ln1117_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1273 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_7 = load i8* %tempWeight_4_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1273 'load' 'tempWeight_4_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i8 %tempWeight_4_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1274 'sext' 'sext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1275 [1/1] (4.17ns)   --->   "%mul_ln1118_60 = mul i11 %sext_ln1118_60, %sext_ln1117_60" [cnn/src/dense.cpp:36]   --->   Operation 1275 'mul' 'mul_ln1118_60' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln708_59 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_60, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1276 'partselect' 'trunc_ln708_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1277 [1/2] (2.30ns)   --->   "%temp_5_V_load_7 = load i8* %temp_5_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1277 'load' 'temp_5_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln1117_61 = sext i8 %temp_5_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1278 'sext' 'sext_ln1117_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1279 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_7 = load i8* %tempWeight_5_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1279 'load' 'tempWeight_5_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i8 %tempWeight_5_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1280 'sext' 'sext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1281 [1/1] (4.17ns)   --->   "%mul_ln1118_61 = mul i11 %sext_ln1118_61, %sext_ln1117_61" [cnn/src/dense.cpp:36]   --->   Operation 1281 'mul' 'mul_ln1118_61' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln708_60 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_61, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1282 'partselect' 'trunc_ln708_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1283 [1/2] (2.30ns)   --->   "%temp_6_V_load_7 = load i8* %temp_6_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1283 'load' 'temp_6_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln1117_62 = sext i8 %temp_6_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1284 'sext' 'sext_ln1117_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1285 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_7 = load i8* %tempWeight_6_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1285 'load' 'tempWeight_6_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i8 %tempWeight_6_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1286 'sext' 'sext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1287 [1/1] (4.17ns)   --->   "%mul_ln1118_62 = mul i11 %sext_ln1118_62, %sext_ln1117_62" [cnn/src/dense.cpp:36]   --->   Operation 1287 'mul' 'mul_ln1118_62' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_62, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1288 'partselect' 'trunc_ln708_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1289 [1/2] (2.30ns)   --->   "%temp_7_V_load_7 = load i8* %temp_7_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1289 'load' 'temp_7_V_load_7' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln1117_63 = sext i8 %temp_7_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1290 'sext' 'sext_ln1117_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1291 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_7 = load i8* %tempWeight_7_V_addr_8, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1291 'load' 'tempWeight_7_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i8 %tempWeight_7_V_load_7 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1292 'sext' 'sext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1293 [1/1] (4.17ns)   --->   "%mul_ln1118_63 = mul i11 %sext_ln1118_63, %sext_ln1117_63" [cnn/src/dense.cpp:36]   --->   Operation 1293 'mul' 'mul_ln1118_63' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_63, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1294 'partselect' 'trunc_ln708_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1295 [1/1] (1.73ns)   --->   "%add_ln33_48 = add i10 %i3_0_0, 64" [cnn/src/dense.cpp:33]   --->   Operation 1295 'add' 'add_ln33_48' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln33_63 = zext i10 %add_ln33_48 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1296 'zext' 'zext_ln33_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1297 [1/1] (1.67ns)   --->   "%add_ln35_64 = add i13 %zext_ln33_63, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1297 'add' 'add_ln35_64' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1298 [1/1] (0.00ns)   --->   "%lshr_ln1116_56 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_48, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1298 'partselect' 'lshr_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln1116_57 = zext i7 %lshr_ln1116_56 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1299 'zext' 'zext_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1300 [1/1] (0.00ns)   --->   "%temp_0_V_addr_9 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_57" [cnn/src/dense.cpp:36]   --->   Operation 1300 'getelementptr' 'temp_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1301 [2/2] (2.30ns)   --->   "%temp_0_V_load_8 = load i8* %temp_0_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1301 'load' 'temp_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1302 [1/1] (0.00ns)   --->   "%lshr_ln1117_63 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_64, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1302 'partselect' 'lshr_ln1117_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln1117_64 = zext i10 %lshr_ln1117_63 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1303 'zext' 'zext_ln1117_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1304 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_9 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_64" [cnn/src/dense.cpp:36]   --->   Operation 1304 'getelementptr' 'tempWeight_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1305 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_8 = load i8* %tempWeight_0_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1305 'load' 'tempWeight_0_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1306 [1/1] (1.73ns)   --->   "%add_ln33_49 = add i10 %i3_0_0, 65" [cnn/src/dense.cpp:33]   --->   Operation 1306 'add' 'add_ln33_49' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln33_64 = zext i10 %add_ln33_49 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1307 'zext' 'zext_ln33_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1308 [1/1] (1.67ns)   --->   "%add_ln35_65 = add i13 %zext_ln33_64, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1308 'add' 'add_ln35_65' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1309 [1/1] (0.00ns)   --->   "%lshr_ln1116_57 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_49, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1309 'partselect' 'lshr_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln1116_58 = zext i7 %lshr_ln1116_57 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1310 'zext' 'zext_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1311 [1/1] (0.00ns)   --->   "%temp_1_V_addr_9 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_58" [cnn/src/dense.cpp:36]   --->   Operation 1311 'getelementptr' 'temp_1_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1312 [2/2] (2.30ns)   --->   "%temp_1_V_load_8 = load i8* %temp_1_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1312 'load' 'temp_1_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1313 [1/1] (0.00ns)   --->   "%lshr_ln1117_64 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_65, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1313 'partselect' 'lshr_ln1117_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln1117_65 = zext i10 %lshr_ln1117_64 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1314 'zext' 'zext_ln1117_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1315 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_9 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_65" [cnn/src/dense.cpp:36]   --->   Operation 1315 'getelementptr' 'tempWeight_1_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1316 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_8 = load i8* %tempWeight_1_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1316 'load' 'tempWeight_1_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1317 [1/1] (1.73ns)   --->   "%add_ln33_50 = add i10 %i3_0_0, 66" [cnn/src/dense.cpp:33]   --->   Operation 1317 'add' 'add_ln33_50' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln33_65 = zext i10 %add_ln33_50 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1318 'zext' 'zext_ln33_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1319 [1/1] (1.67ns)   --->   "%add_ln35_66 = add i13 %zext_ln33_65, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1319 'add' 'add_ln35_66' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1320 [1/1] (0.00ns)   --->   "%lshr_ln1116_58 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_50, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1320 'partselect' 'lshr_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln1116_59 = zext i7 %lshr_ln1116_58 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1321 'zext' 'zext_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1322 [1/1] (0.00ns)   --->   "%temp_2_V_addr_9 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_59" [cnn/src/dense.cpp:36]   --->   Operation 1322 'getelementptr' 'temp_2_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1323 [2/2] (2.30ns)   --->   "%temp_2_V_load_8 = load i8* %temp_2_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1323 'load' 'temp_2_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1324 [1/1] (0.00ns)   --->   "%lshr_ln1117_65 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_66, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1324 'partselect' 'lshr_ln1117_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln1117_66 = zext i10 %lshr_ln1117_65 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1325 'zext' 'zext_ln1117_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1326 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_9 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_66" [cnn/src/dense.cpp:36]   --->   Operation 1326 'getelementptr' 'tempWeight_2_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1327 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_8 = load i8* %tempWeight_2_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1327 'load' 'tempWeight_2_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1328 [1/1] (1.73ns)   --->   "%add_ln33_51 = add i10 %i3_0_0, 67" [cnn/src/dense.cpp:33]   --->   Operation 1328 'add' 'add_ln33_51' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln33_66 = zext i10 %add_ln33_51 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1329 'zext' 'zext_ln33_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1330 [1/1] (1.67ns)   --->   "%add_ln35_67 = add i13 %zext_ln33_66, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1330 'add' 'add_ln35_67' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1331 [1/1] (0.00ns)   --->   "%lshr_ln1116_59 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_51, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1331 'partselect' 'lshr_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln1116_60 = zext i7 %lshr_ln1116_59 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1332 'zext' 'zext_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1333 [1/1] (0.00ns)   --->   "%temp_3_V_addr_9 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_60" [cnn/src/dense.cpp:36]   --->   Operation 1333 'getelementptr' 'temp_3_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1334 [2/2] (2.30ns)   --->   "%temp_3_V_load_8 = load i8* %temp_3_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1334 'load' 'temp_3_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1335 [1/1] (0.00ns)   --->   "%lshr_ln1117_66 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_67, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1335 'partselect' 'lshr_ln1117_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln1117_67 = zext i10 %lshr_ln1117_66 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1336 'zext' 'zext_ln1117_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1337 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_9 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_67" [cnn/src/dense.cpp:36]   --->   Operation 1337 'getelementptr' 'tempWeight_3_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1338 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_8 = load i8* %tempWeight_3_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1338 'load' 'tempWeight_3_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1339 [1/1] (1.73ns)   --->   "%add_ln33_52 = add i10 %i3_0_0, 68" [cnn/src/dense.cpp:33]   --->   Operation 1339 'add' 'add_ln33_52' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1340 [1/1] (0.00ns)   --->   "%zext_ln33_67 = zext i10 %add_ln33_52 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1340 'zext' 'zext_ln33_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1341 [1/1] (1.67ns)   --->   "%add_ln35_68 = add i13 %zext_ln33_67, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1341 'add' 'add_ln35_68' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1342 [1/1] (0.00ns)   --->   "%lshr_ln1116_60 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_52, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1342 'partselect' 'lshr_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln1116_61 = zext i7 %lshr_ln1116_60 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1343 'zext' 'zext_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1344 [1/1] (0.00ns)   --->   "%temp_4_V_addr_9 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_61" [cnn/src/dense.cpp:36]   --->   Operation 1344 'getelementptr' 'temp_4_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1345 [2/2] (2.30ns)   --->   "%temp_4_V_load_8 = load i8* %temp_4_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1345 'load' 'temp_4_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1346 [1/1] (0.00ns)   --->   "%lshr_ln1117_67 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_68, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1346 'partselect' 'lshr_ln1117_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln1117_68 = zext i10 %lshr_ln1117_67 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1347 'zext' 'zext_ln1117_68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1348 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_9 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_68" [cnn/src/dense.cpp:36]   --->   Operation 1348 'getelementptr' 'tempWeight_4_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1349 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_8 = load i8* %tempWeight_4_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1349 'load' 'tempWeight_4_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1350 [1/1] (1.73ns)   --->   "%add_ln33_53 = add i10 %i3_0_0, 69" [cnn/src/dense.cpp:33]   --->   Operation 1350 'add' 'add_ln33_53' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln33_68 = zext i10 %add_ln33_53 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1351 'zext' 'zext_ln33_68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1352 [1/1] (1.67ns)   --->   "%add_ln35_69 = add i13 %zext_ln33_68, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1352 'add' 'add_ln35_69' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1353 [1/1] (0.00ns)   --->   "%lshr_ln1116_61 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_53, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1353 'partselect' 'lshr_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln1116_62 = zext i7 %lshr_ln1116_61 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1354 'zext' 'zext_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1355 [1/1] (0.00ns)   --->   "%temp_5_V_addr_9 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_62" [cnn/src/dense.cpp:36]   --->   Operation 1355 'getelementptr' 'temp_5_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1356 [2/2] (2.30ns)   --->   "%temp_5_V_load_8 = load i8* %temp_5_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1356 'load' 'temp_5_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1357 [1/1] (0.00ns)   --->   "%lshr_ln1117_68 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_69, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1357 'partselect' 'lshr_ln1117_68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln1117_69 = zext i10 %lshr_ln1117_68 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1358 'zext' 'zext_ln1117_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1359 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_9 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_69" [cnn/src/dense.cpp:36]   --->   Operation 1359 'getelementptr' 'tempWeight_5_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1360 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_8 = load i8* %tempWeight_5_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1360 'load' 'tempWeight_5_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1361 [1/1] (1.73ns)   --->   "%add_ln33_54 = add i10 %i3_0_0, 70" [cnn/src/dense.cpp:33]   --->   Operation 1361 'add' 'add_ln33_54' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln33_69 = zext i10 %add_ln33_54 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1362 'zext' 'zext_ln33_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1363 [1/1] (1.67ns)   --->   "%add_ln35_70 = add i13 %zext_ln33_69, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1363 'add' 'add_ln35_70' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1364 [1/1] (0.00ns)   --->   "%lshr_ln1116_62 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_54, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1364 'partselect' 'lshr_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln1116_63 = zext i7 %lshr_ln1116_62 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1365 'zext' 'zext_ln1116_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1366 [1/1] (0.00ns)   --->   "%temp_6_V_addr_9 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_63" [cnn/src/dense.cpp:36]   --->   Operation 1366 'getelementptr' 'temp_6_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1367 [2/2] (2.30ns)   --->   "%temp_6_V_load_8 = load i8* %temp_6_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1367 'load' 'temp_6_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1368 [1/1] (0.00ns)   --->   "%lshr_ln1117_69 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_70, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1368 'partselect' 'lshr_ln1117_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1369 [1/1] (0.00ns)   --->   "%zext_ln1117_70 = zext i10 %lshr_ln1117_69 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1369 'zext' 'zext_ln1117_70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1370 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_9 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_70" [cnn/src/dense.cpp:36]   --->   Operation 1370 'getelementptr' 'tempWeight_6_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1371 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_8 = load i8* %tempWeight_6_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1371 'load' 'tempWeight_6_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1372 [1/1] (1.73ns)   --->   "%add_ln33_55 = add i10 %i3_0_0, 71" [cnn/src/dense.cpp:33]   --->   Operation 1372 'add' 'add_ln33_55' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln33_70 = zext i10 %add_ln33_55 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1373 'zext' 'zext_ln33_70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1374 [1/1] (1.67ns)   --->   "%add_ln35_71 = add i13 %zext_ln33_70, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1374 'add' 'add_ln35_71' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1375 [1/1] (0.00ns)   --->   "%lshr_ln1116_63 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_55, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1375 'partselect' 'lshr_ln1116_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln1116_64 = zext i7 %lshr_ln1116_63 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1376 'zext' 'zext_ln1116_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1377 [1/1] (0.00ns)   --->   "%temp_7_V_addr_9 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_64" [cnn/src/dense.cpp:36]   --->   Operation 1377 'getelementptr' 'temp_7_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1378 [2/2] (2.30ns)   --->   "%temp_7_V_load_8 = load i8* %temp_7_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1378 'load' 'temp_7_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1379 [1/1] (0.00ns)   --->   "%lshr_ln1117_70 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_71, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1379 'partselect' 'lshr_ln1117_70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln1117_71 = zext i10 %lshr_ln1117_70 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1380 'zext' 'zext_ln1117_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1381 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_9 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_71" [cnn/src/dense.cpp:36]   --->   Operation 1381 'getelementptr' 'tempWeight_7_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1382 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_8 = load i8* %tempWeight_7_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1382 'load' 'tempWeight_7_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1383 [1/1] (1.73ns)   --->   "%add_ln33_56 = add i10 %i3_0_0, 72" [cnn/src/dense.cpp:33]   --->   Operation 1383 'add' 'add_ln33_56' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln33_71 = zext i10 %add_ln33_56 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1384 'zext' 'zext_ln33_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1385 [1/1] (1.67ns)   --->   "%add_ln35_72 = add i13 %zext_ln33_71, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1385 'add' 'add_ln35_72' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1386 [1/1] (0.00ns)   --->   "%lshr_ln1116_64 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_56, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1386 'partselect' 'lshr_ln1116_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln1116_65 = zext i7 %lshr_ln1116_64 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1387 'zext' 'zext_ln1116_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1388 [1/1] (0.00ns)   --->   "%temp_0_V_addr_10 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_65" [cnn/src/dense.cpp:36]   --->   Operation 1388 'getelementptr' 'temp_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1389 [2/2] (2.30ns)   --->   "%temp_0_V_load_9 = load i8* %temp_0_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1389 'load' 'temp_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1390 [1/1] (0.00ns)   --->   "%lshr_ln1117_71 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_72, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1390 'partselect' 'lshr_ln1117_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln1117_72 = zext i10 %lshr_ln1117_71 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1391 'zext' 'zext_ln1117_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1392 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_10 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_72" [cnn/src/dense.cpp:36]   --->   Operation 1392 'getelementptr' 'tempWeight_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1393 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_9 = load i8* %tempWeight_0_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1393 'load' 'tempWeight_0_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1394 [1/1] (1.73ns)   --->   "%add_ln33_57 = add i10 %i3_0_0, 73" [cnn/src/dense.cpp:33]   --->   Operation 1394 'add' 'add_ln33_57' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln33_72 = zext i10 %add_ln33_57 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1395 'zext' 'zext_ln33_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1396 [1/1] (1.67ns)   --->   "%add_ln35_73 = add i13 %zext_ln33_72, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1396 'add' 'add_ln35_73' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1397 [1/1] (0.00ns)   --->   "%lshr_ln1116_65 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_57, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1397 'partselect' 'lshr_ln1116_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln1116_66 = zext i7 %lshr_ln1116_65 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1398 'zext' 'zext_ln1116_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1399 [1/1] (0.00ns)   --->   "%temp_1_V_addr_10 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_66" [cnn/src/dense.cpp:36]   --->   Operation 1399 'getelementptr' 'temp_1_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1400 [2/2] (2.30ns)   --->   "%temp_1_V_load_9 = load i8* %temp_1_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1400 'load' 'temp_1_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1401 [1/1] (0.00ns)   --->   "%lshr_ln1117_72 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_73, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1401 'partselect' 'lshr_ln1117_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln1117_73 = zext i10 %lshr_ln1117_72 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1402 'zext' 'zext_ln1117_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1403 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_10 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_73" [cnn/src/dense.cpp:36]   --->   Operation 1403 'getelementptr' 'tempWeight_1_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1404 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_9 = load i8* %tempWeight_1_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1404 'load' 'tempWeight_1_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1405 [1/1] (1.73ns)   --->   "%add_ln33_58 = add i10 %i3_0_0, 74" [cnn/src/dense.cpp:33]   --->   Operation 1405 'add' 'add_ln33_58' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1406 [1/1] (0.00ns)   --->   "%zext_ln33_73 = zext i10 %add_ln33_58 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1406 'zext' 'zext_ln33_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1407 [1/1] (1.67ns)   --->   "%add_ln35_74 = add i13 %zext_ln33_73, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1407 'add' 'add_ln35_74' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1408 [1/1] (0.00ns)   --->   "%lshr_ln1116_66 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_58, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1408 'partselect' 'lshr_ln1116_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln1116_67 = zext i7 %lshr_ln1116_66 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1409 'zext' 'zext_ln1116_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1410 [1/1] (0.00ns)   --->   "%temp_2_V_addr_10 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_67" [cnn/src/dense.cpp:36]   --->   Operation 1410 'getelementptr' 'temp_2_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1411 [2/2] (2.30ns)   --->   "%temp_2_V_load_9 = load i8* %temp_2_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1411 'load' 'temp_2_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1412 [1/1] (0.00ns)   --->   "%lshr_ln1117_73 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_74, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1412 'partselect' 'lshr_ln1117_73' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln1117_74 = zext i10 %lshr_ln1117_73 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1413 'zext' 'zext_ln1117_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1414 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_10 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_74" [cnn/src/dense.cpp:36]   --->   Operation 1414 'getelementptr' 'tempWeight_2_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1415 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_9 = load i8* %tempWeight_2_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1415 'load' 'tempWeight_2_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1416 [1/1] (1.73ns)   --->   "%add_ln33_59 = add i10 %i3_0_0, 75" [cnn/src/dense.cpp:33]   --->   Operation 1416 'add' 'add_ln33_59' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln33_74 = zext i10 %add_ln33_59 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1417 'zext' 'zext_ln33_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1418 [1/1] (1.67ns)   --->   "%add_ln35_75 = add i13 %zext_ln33_74, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1418 'add' 'add_ln35_75' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1419 [1/1] (0.00ns)   --->   "%lshr_ln1116_67 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_59, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1419 'partselect' 'lshr_ln1116_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln1116_68 = zext i7 %lshr_ln1116_67 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1420 'zext' 'zext_ln1116_68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1421 [1/1] (0.00ns)   --->   "%temp_3_V_addr_10 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_68" [cnn/src/dense.cpp:36]   --->   Operation 1421 'getelementptr' 'temp_3_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1422 [2/2] (2.30ns)   --->   "%temp_3_V_load_9 = load i8* %temp_3_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1422 'load' 'temp_3_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1423 [1/1] (0.00ns)   --->   "%lshr_ln1117_74 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_75, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1423 'partselect' 'lshr_ln1117_74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln1117_75 = zext i10 %lshr_ln1117_74 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1424 'zext' 'zext_ln1117_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1425 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_10 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_75" [cnn/src/dense.cpp:36]   --->   Operation 1425 'getelementptr' 'tempWeight_3_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1426 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_9 = load i8* %tempWeight_3_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1426 'load' 'tempWeight_3_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1427 [1/1] (1.73ns)   --->   "%add_ln33_60 = add i10 %i3_0_0, 76" [cnn/src/dense.cpp:33]   --->   Operation 1427 'add' 'add_ln33_60' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln33_75 = zext i10 %add_ln33_60 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1428 'zext' 'zext_ln33_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1429 [1/1] (1.67ns)   --->   "%add_ln35_76 = add i13 %zext_ln33_75, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1429 'add' 'add_ln35_76' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1430 [1/1] (0.00ns)   --->   "%lshr_ln1116_68 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_60, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1430 'partselect' 'lshr_ln1116_68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1431 [1/1] (0.00ns)   --->   "%zext_ln1116_69 = zext i7 %lshr_ln1116_68 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1431 'zext' 'zext_ln1116_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1432 [1/1] (0.00ns)   --->   "%temp_4_V_addr_10 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_69" [cnn/src/dense.cpp:36]   --->   Operation 1432 'getelementptr' 'temp_4_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1433 [2/2] (2.30ns)   --->   "%temp_4_V_load_9 = load i8* %temp_4_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1433 'load' 'temp_4_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1434 [1/1] (0.00ns)   --->   "%lshr_ln1117_75 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_76, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1434 'partselect' 'lshr_ln1117_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln1117_76 = zext i10 %lshr_ln1117_75 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1435 'zext' 'zext_ln1117_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1436 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_10 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_76" [cnn/src/dense.cpp:36]   --->   Operation 1436 'getelementptr' 'tempWeight_4_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1437 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_9 = load i8* %tempWeight_4_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1437 'load' 'tempWeight_4_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1438 [1/1] (1.73ns)   --->   "%add_ln33_61 = add i10 %i3_0_0, 77" [cnn/src/dense.cpp:33]   --->   Operation 1438 'add' 'add_ln33_61' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln33_76 = zext i10 %add_ln33_61 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1439 'zext' 'zext_ln33_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1440 [1/1] (1.67ns)   --->   "%add_ln35_77 = add i13 %zext_ln33_76, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1440 'add' 'add_ln35_77' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1441 [1/1] (0.00ns)   --->   "%lshr_ln1116_69 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_61, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1441 'partselect' 'lshr_ln1116_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln1116_70 = zext i7 %lshr_ln1116_69 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1442 'zext' 'zext_ln1116_70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1443 [1/1] (0.00ns)   --->   "%temp_5_V_addr_10 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_70" [cnn/src/dense.cpp:36]   --->   Operation 1443 'getelementptr' 'temp_5_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1444 [2/2] (2.30ns)   --->   "%temp_5_V_load_9 = load i8* %temp_5_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1444 'load' 'temp_5_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1445 [1/1] (0.00ns)   --->   "%lshr_ln1117_76 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_77, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1445 'partselect' 'lshr_ln1117_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln1117_77 = zext i10 %lshr_ln1117_76 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1446 'zext' 'zext_ln1117_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1447 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_10 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_77" [cnn/src/dense.cpp:36]   --->   Operation 1447 'getelementptr' 'tempWeight_5_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1448 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_9 = load i8* %tempWeight_5_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1448 'load' 'tempWeight_5_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1449 [1/1] (1.73ns)   --->   "%add_ln33_62 = add i10 %i3_0_0, 78" [cnn/src/dense.cpp:33]   --->   Operation 1449 'add' 'add_ln33_62' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1450 [1/1] (0.00ns)   --->   "%zext_ln33_77 = zext i10 %add_ln33_62 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1450 'zext' 'zext_ln33_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1451 [1/1] (1.67ns)   --->   "%add_ln35_78 = add i13 %zext_ln33_77, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1451 'add' 'add_ln35_78' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1452 [1/1] (0.00ns)   --->   "%lshr_ln1116_70 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_62, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1452 'partselect' 'lshr_ln1116_70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln1116_71 = zext i7 %lshr_ln1116_70 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1453 'zext' 'zext_ln1116_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1454 [1/1] (0.00ns)   --->   "%temp_6_V_addr_10 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_71" [cnn/src/dense.cpp:36]   --->   Operation 1454 'getelementptr' 'temp_6_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1455 [2/2] (2.30ns)   --->   "%temp_6_V_load_9 = load i8* %temp_6_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1455 'load' 'temp_6_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1456 [1/1] (0.00ns)   --->   "%lshr_ln1117_77 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_78, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1456 'partselect' 'lshr_ln1117_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln1117_78 = zext i10 %lshr_ln1117_77 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1457 'zext' 'zext_ln1117_78' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1458 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_10 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_78" [cnn/src/dense.cpp:36]   --->   Operation 1458 'getelementptr' 'tempWeight_6_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1459 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_9 = load i8* %tempWeight_6_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1459 'load' 'tempWeight_6_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1460 [1/1] (1.73ns)   --->   "%add_ln33_63 = add i10 %i3_0_0, 79" [cnn/src/dense.cpp:33]   --->   Operation 1460 'add' 'add_ln33_63' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln33_78 = zext i10 %add_ln33_63 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1461 'zext' 'zext_ln33_78' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1462 [1/1] (1.67ns)   --->   "%add_ln35_79 = add i13 %zext_ln33_78, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1462 'add' 'add_ln35_79' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1463 [1/1] (0.00ns)   --->   "%lshr_ln1116_71 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_63, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1463 'partselect' 'lshr_ln1116_71' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1464 [1/1] (0.00ns)   --->   "%zext_ln1116_72 = zext i7 %lshr_ln1116_71 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1464 'zext' 'zext_ln1116_72' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1465 [1/1] (0.00ns)   --->   "%temp_7_V_addr_10 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_72" [cnn/src/dense.cpp:36]   --->   Operation 1465 'getelementptr' 'temp_7_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1466 [2/2] (2.30ns)   --->   "%temp_7_V_load_9 = load i8* %temp_7_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1466 'load' 'temp_7_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1467 [1/1] (0.00ns)   --->   "%lshr_ln1117_78 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_79, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1467 'partselect' 'lshr_ln1117_78' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln1117_79 = zext i10 %lshr_ln1117_78 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1468 'zext' 'zext_ln1117_79' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1469 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_10 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_79" [cnn/src/dense.cpp:36]   --->   Operation 1469 'getelementptr' 'tempWeight_7_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1470 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_9 = load i8* %tempWeight_7_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1470 'load' 'tempWeight_7_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_34 : Operation 1471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_25 = add i8 %add_ln703_18, %add_ln703_24" [cnn/src/dense.cpp:37]   --->   Operation 1471 'add' 'add_ln703_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1472 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_26 = add i8 %add_ln703_12, %add_ln703_25" [cnn/src/dense.cpp:37]   --->   Operation 1472 'add' 'add_ln703_26' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1473 [1/1] (1.91ns)   --->   "%add_ln703_29 = add i8 %trunc_ln708_31, %trunc_ln708_30" [cnn/src/dense.cpp:37]   --->   Operation 1473 'add' 'add_ln703_29' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1474 [1/1] (1.91ns)   --->   "%add_ln703_30 = add i8 %trunc_ln708_33, %trunc_ln708_32" [cnn/src/dense.cpp:37]   --->   Operation 1474 'add' 'add_ln703_30' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_31 = add i8 %add_ln703_29, %add_ln703_30" [cnn/src/dense.cpp:37]   --->   Operation 1475 'add' 'add_ln703_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1476 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_32 = add i8 %add_ln703_28, %add_ln703_31" [cnn/src/dense.cpp:37]   --->   Operation 1476 'add' 'add_ln703_32' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_33 = add i8 %trunc_ln708_36, %trunc_ln708_35" [cnn/src/dense.cpp:37]   --->   Operation 1477 'add' 'add_ln703_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1478 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_34 = add i8 %trunc_ln708_34, %add_ln703_33" [cnn/src/dense.cpp:37]   --->   Operation 1478 'add' 'add_ln703_34' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1479 [1/1] (1.91ns)   --->   "%add_ln703_35 = add i8 %trunc_ln708_38, %trunc_ln708_37" [cnn/src/dense.cpp:37]   --->   Operation 1479 'add' 'add_ln703_35' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_36 = add i8 %trunc_ln708_40, %trunc_ln708_39" [cnn/src/dense.cpp:37]   --->   Operation 1480 'add' 'add_ln703_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1481 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_37 = add i8 %add_ln703_35, %add_ln703_36" [cnn/src/dense.cpp:37]   --->   Operation 1481 'add' 'add_ln703_37' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_40 = add i8 %trunc_ln708_43, %trunc_ln708_42" [cnn/src/dense.cpp:37]   --->   Operation 1482 'add' 'add_ln703_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1483 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_41 = add i8 %trunc_ln708_41, %add_ln703_40" [cnn/src/dense.cpp:37]   --->   Operation 1483 'add' 'add_ln703_41' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 1484 [1/1] (1.91ns)   --->   "%add_ln703_42 = add i8 %trunc_ln708_45, %trunc_ln708_44" [cnn/src/dense.cpp:37]   --->   Operation 1484 'add' 'add_ln703_42' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 7.42>
ST_35 : Operation 1485 [1/2] (2.30ns)   --->   "%temp_0_V_load_8 = load i8* %temp_0_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1485 'load' 'temp_0_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1117_64 = sext i8 %temp_0_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1486 'sext' 'sext_ln1117_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1487 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_8 = load i8* %tempWeight_0_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1487 'load' 'tempWeight_0_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i8 %tempWeight_0_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1488 'sext' 'sext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1489 [1/1] (4.17ns)   --->   "%mul_ln1118_64 = mul i11 %sext_ln1118_64, %sext_ln1117_64" [cnn/src/dense.cpp:36]   --->   Operation 1489 'mul' 'mul_ln1118_64' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_64, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1490 'partselect' 'trunc_ln708_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1491 [1/2] (2.30ns)   --->   "%temp_1_V_load_8 = load i8* %temp_1_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1491 'load' 'temp_1_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1117_65 = sext i8 %temp_1_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1492 'sext' 'sext_ln1117_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1493 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_8 = load i8* %tempWeight_1_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1493 'load' 'tempWeight_1_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i8 %tempWeight_1_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1494 'sext' 'sext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1495 [1/1] (4.17ns)   --->   "%mul_ln1118_65 = mul i11 %sext_ln1118_65, %sext_ln1117_65" [cnn/src/dense.cpp:36]   --->   Operation 1495 'mul' 'mul_ln1118_65' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1496 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_65, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1496 'partselect' 'trunc_ln708_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1497 [1/2] (2.30ns)   --->   "%temp_2_V_load_8 = load i8* %temp_2_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1497 'load' 'temp_2_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln1117_66 = sext i8 %temp_2_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1498 'sext' 'sext_ln1117_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1499 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_8 = load i8* %tempWeight_2_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1499 'load' 'tempWeight_2_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i8 %tempWeight_2_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1500 'sext' 'sext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1501 [1/1] (4.17ns)   --->   "%mul_ln1118_66 = mul i11 %sext_ln1118_66, %sext_ln1117_66" [cnn/src/dense.cpp:36]   --->   Operation 1501 'mul' 'mul_ln1118_66' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_66, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1502 'partselect' 'trunc_ln708_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1503 [1/2] (2.30ns)   --->   "%temp_3_V_load_8 = load i8* %temp_3_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1503 'load' 'temp_3_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln1117_67 = sext i8 %temp_3_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1504 'sext' 'sext_ln1117_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1505 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_8 = load i8* %tempWeight_3_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1505 'load' 'tempWeight_3_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i8 %tempWeight_3_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1506 'sext' 'sext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1507 [1/1] (4.17ns)   --->   "%mul_ln1118_67 = mul i11 %sext_ln1118_67, %sext_ln1117_67" [cnn/src/dense.cpp:36]   --->   Operation 1507 'mul' 'mul_ln1118_67' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1508 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_67, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1508 'partselect' 'trunc_ln708_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1509 [1/2] (2.30ns)   --->   "%temp_4_V_load_8 = load i8* %temp_4_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1509 'load' 'temp_4_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln1117_68 = sext i8 %temp_4_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1510 'sext' 'sext_ln1117_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1511 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_8 = load i8* %tempWeight_4_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1511 'load' 'tempWeight_4_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1512 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i8 %tempWeight_4_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1512 'sext' 'sext_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1513 [1/1] (4.17ns)   --->   "%mul_ln1118_68 = mul i11 %sext_ln1118_68, %sext_ln1117_68" [cnn/src/dense.cpp:36]   --->   Operation 1513 'mul' 'mul_ln1118_68' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1514 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_68, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1514 'partselect' 'trunc_ln708_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1515 [1/2] (2.30ns)   --->   "%temp_5_V_load_8 = load i8* %temp_5_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1515 'load' 'temp_5_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln1117_69 = sext i8 %temp_5_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1516 'sext' 'sext_ln1117_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1517 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_8 = load i8* %tempWeight_5_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1517 'load' 'tempWeight_5_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i8 %tempWeight_5_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1518 'sext' 'sext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1519 [1/1] (4.17ns)   --->   "%mul_ln1118_69 = mul i11 %sext_ln1118_69, %sext_ln1117_69" [cnn/src/dense.cpp:36]   --->   Operation 1519 'mul' 'mul_ln1118_69' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1520 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_69, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1520 'partselect' 'trunc_ln708_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1521 [1/2] (2.30ns)   --->   "%temp_6_V_load_8 = load i8* %temp_6_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1521 'load' 'temp_6_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln1117_70 = sext i8 %temp_6_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1522 'sext' 'sext_ln1117_70' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1523 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_8 = load i8* %tempWeight_6_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1523 'load' 'tempWeight_6_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln1118_70 = sext i8 %tempWeight_6_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1524 'sext' 'sext_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1525 [1/1] (4.17ns)   --->   "%mul_ln1118_70 = mul i11 %sext_ln1118_70, %sext_ln1117_70" [cnn/src/dense.cpp:36]   --->   Operation 1525 'mul' 'mul_ln1118_70' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1526 [1/1] (0.00ns)   --->   "%trunc_ln708_69 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_70, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1526 'partselect' 'trunc_ln708_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1527 [1/2] (2.30ns)   --->   "%temp_7_V_load_8 = load i8* %temp_7_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1527 'load' 'temp_7_V_load_8' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1528 [1/1] (0.00ns)   --->   "%sext_ln1117_71 = sext i8 %temp_7_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1528 'sext' 'sext_ln1117_71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1529 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_8 = load i8* %tempWeight_7_V_addr_9, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1529 'load' 'tempWeight_7_V_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln1118_71 = sext i8 %tempWeight_7_V_load_8 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1530 'sext' 'sext_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1531 [1/1] (4.17ns)   --->   "%mul_ln1118_71 = mul i11 %sext_ln1118_71, %sext_ln1117_71" [cnn/src/dense.cpp:36]   --->   Operation 1531 'mul' 'mul_ln1118_71' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln708_70 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_71, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1532 'partselect' 'trunc_ln708_70' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1533 [1/2] (2.30ns)   --->   "%temp_0_V_load_9 = load i8* %temp_0_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1533 'load' 'temp_0_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln1117_72 = sext i8 %temp_0_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1534 'sext' 'sext_ln1117_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1535 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_9 = load i8* %tempWeight_0_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1535 'load' 'tempWeight_0_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i8 %tempWeight_0_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1536 'sext' 'sext_ln1118_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1537 [1/1] (4.17ns)   --->   "%mul_ln1118_72 = mul i11 %sext_ln1118_72, %sext_ln1117_72" [cnn/src/dense.cpp:36]   --->   Operation 1537 'mul' 'mul_ln1118_72' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1538 [1/1] (0.00ns)   --->   "%trunc_ln708_71 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_72, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1538 'partselect' 'trunc_ln708_71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1539 [1/2] (2.30ns)   --->   "%temp_1_V_load_9 = load i8* %temp_1_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1539 'load' 'temp_1_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln1117_73 = sext i8 %temp_1_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1540 'sext' 'sext_ln1117_73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1541 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_9 = load i8* %tempWeight_1_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1541 'load' 'tempWeight_1_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i8 %tempWeight_1_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1542 'sext' 'sext_ln1118_73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1543 [1/1] (4.17ns)   --->   "%mul_ln1118_73 = mul i11 %sext_ln1118_73, %sext_ln1117_73" [cnn/src/dense.cpp:36]   --->   Operation 1543 'mul' 'mul_ln1118_73' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln708_72 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_73, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1544 'partselect' 'trunc_ln708_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1545 [1/2] (2.30ns)   --->   "%temp_2_V_load_9 = load i8* %temp_2_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1545 'load' 'temp_2_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln1117_74 = sext i8 %temp_2_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1546 'sext' 'sext_ln1117_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1547 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_9 = load i8* %tempWeight_2_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1547 'load' 'tempWeight_2_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i8 %tempWeight_2_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1548 'sext' 'sext_ln1118_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1549 [1/1] (4.17ns)   --->   "%mul_ln1118_74 = mul i11 %sext_ln1118_74, %sext_ln1117_74" [cnn/src/dense.cpp:36]   --->   Operation 1549 'mul' 'mul_ln1118_74' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1550 [1/1] (0.00ns)   --->   "%trunc_ln708_73 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_74, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1550 'partselect' 'trunc_ln708_73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1551 [1/2] (2.30ns)   --->   "%temp_3_V_load_9 = load i8* %temp_3_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1551 'load' 'temp_3_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln1117_75 = sext i8 %temp_3_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1552 'sext' 'sext_ln1117_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1553 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_9 = load i8* %tempWeight_3_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1553 'load' 'tempWeight_3_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i8 %tempWeight_3_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1554 'sext' 'sext_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1555 [1/1] (4.17ns)   --->   "%mul_ln1118_75 = mul i11 %sext_ln1118_75, %sext_ln1117_75" [cnn/src/dense.cpp:36]   --->   Operation 1555 'mul' 'mul_ln1118_75' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1556 [1/1] (0.00ns)   --->   "%trunc_ln708_74 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_75, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1556 'partselect' 'trunc_ln708_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1557 [1/2] (2.30ns)   --->   "%temp_4_V_load_9 = load i8* %temp_4_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1557 'load' 'temp_4_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln1117_76 = sext i8 %temp_4_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1558 'sext' 'sext_ln1117_76' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1559 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_9 = load i8* %tempWeight_4_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1559 'load' 'tempWeight_4_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i8 %tempWeight_4_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1560 'sext' 'sext_ln1118_76' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1561 [1/1] (4.17ns)   --->   "%mul_ln1118_76 = mul i11 %sext_ln1118_76, %sext_ln1117_76" [cnn/src/dense.cpp:36]   --->   Operation 1561 'mul' 'mul_ln1118_76' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln708_75 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_76, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1562 'partselect' 'trunc_ln708_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1563 [1/2] (2.30ns)   --->   "%temp_5_V_load_9 = load i8* %temp_5_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1563 'load' 'temp_5_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln1117_77 = sext i8 %temp_5_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1564 'sext' 'sext_ln1117_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1565 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_9 = load i8* %tempWeight_5_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1565 'load' 'tempWeight_5_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i8 %tempWeight_5_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1566 'sext' 'sext_ln1118_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1567 [1/1] (4.17ns)   --->   "%mul_ln1118_77 = mul i11 %sext_ln1118_77, %sext_ln1117_77" [cnn/src/dense.cpp:36]   --->   Operation 1567 'mul' 'mul_ln1118_77' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln708_76 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_77, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1568 'partselect' 'trunc_ln708_76' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1569 [1/2] (2.30ns)   --->   "%temp_6_V_load_9 = load i8* %temp_6_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1569 'load' 'temp_6_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln1117_78 = sext i8 %temp_6_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1570 'sext' 'sext_ln1117_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1571 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_9 = load i8* %tempWeight_6_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1571 'load' 'tempWeight_6_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i8 %tempWeight_6_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1572 'sext' 'sext_ln1118_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1573 [1/1] (4.17ns)   --->   "%mul_ln1118_78 = mul i11 %sext_ln1118_78, %sext_ln1117_78" [cnn/src/dense.cpp:36]   --->   Operation 1573 'mul' 'mul_ln1118_78' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln708_77 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_78, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1574 'partselect' 'trunc_ln708_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1575 [1/2] (2.30ns)   --->   "%temp_7_V_load_9 = load i8* %temp_7_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1575 'load' 'temp_7_V_load_9' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln1117_79 = sext i8 %temp_7_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1576 'sext' 'sext_ln1117_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1577 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_9 = load i8* %tempWeight_7_V_addr_10, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1577 'load' 'tempWeight_7_V_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i8 %tempWeight_7_V_load_9 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1578 'sext' 'sext_ln1118_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1579 [1/1] (4.17ns)   --->   "%mul_ln1118_79 = mul i11 %sext_ln1118_79, %sext_ln1117_79" [cnn/src/dense.cpp:36]   --->   Operation 1579 'mul' 'mul_ln1118_79' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln708_78 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_79, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1580 'partselect' 'trunc_ln708_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1581 [1/1] (1.73ns)   --->   "%add_ln33_64 = add i10 %i3_0_0, 80" [cnn/src/dense.cpp:33]   --->   Operation 1581 'add' 'add_ln33_64' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln33_79 = zext i10 %add_ln33_64 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1582 'zext' 'zext_ln33_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1583 [1/1] (1.67ns)   --->   "%add_ln35_80 = add i13 %zext_ln33_79, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1583 'add' 'add_ln35_80' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1584 [1/1] (0.00ns)   --->   "%lshr_ln1116_72 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_64, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1584 'partselect' 'lshr_ln1116_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1585 [1/1] (0.00ns)   --->   "%zext_ln1116_73 = zext i7 %lshr_ln1116_72 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1585 'zext' 'zext_ln1116_73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1586 [1/1] (0.00ns)   --->   "%temp_0_V_addr_11 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_73" [cnn/src/dense.cpp:36]   --->   Operation 1586 'getelementptr' 'temp_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1587 [2/2] (2.30ns)   --->   "%temp_0_V_load_10 = load i8* %temp_0_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1587 'load' 'temp_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1588 [1/1] (0.00ns)   --->   "%lshr_ln1117_79 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_80, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1588 'partselect' 'lshr_ln1117_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln1117_80 = zext i10 %lshr_ln1117_79 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1589 'zext' 'zext_ln1117_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1590 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_11 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_80" [cnn/src/dense.cpp:36]   --->   Operation 1590 'getelementptr' 'tempWeight_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1591 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_10 = load i8* %tempWeight_0_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1591 'load' 'tempWeight_0_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1592 [1/1] (1.73ns)   --->   "%add_ln33_65 = add i10 %i3_0_0, 81" [cnn/src/dense.cpp:33]   --->   Operation 1592 'add' 'add_ln33_65' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln33_80 = zext i10 %add_ln33_65 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1593 'zext' 'zext_ln33_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1594 [1/1] (1.67ns)   --->   "%add_ln35_81 = add i13 %zext_ln33_80, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1594 'add' 'add_ln35_81' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1595 [1/1] (0.00ns)   --->   "%lshr_ln1116_73 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_65, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1595 'partselect' 'lshr_ln1116_73' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln1116_74 = zext i7 %lshr_ln1116_73 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1596 'zext' 'zext_ln1116_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1597 [1/1] (0.00ns)   --->   "%temp_1_V_addr_11 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_74" [cnn/src/dense.cpp:36]   --->   Operation 1597 'getelementptr' 'temp_1_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1598 [2/2] (2.30ns)   --->   "%temp_1_V_load_10 = load i8* %temp_1_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1598 'load' 'temp_1_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1599 [1/1] (0.00ns)   --->   "%lshr_ln1117_80 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_81, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1599 'partselect' 'lshr_ln1117_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln1117_81 = zext i10 %lshr_ln1117_80 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1600 'zext' 'zext_ln1117_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1601 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_11 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_81" [cnn/src/dense.cpp:36]   --->   Operation 1601 'getelementptr' 'tempWeight_1_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1602 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_10 = load i8* %tempWeight_1_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1602 'load' 'tempWeight_1_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1603 [1/1] (1.73ns)   --->   "%add_ln33_66 = add i10 %i3_0_0, 82" [cnn/src/dense.cpp:33]   --->   Operation 1603 'add' 'add_ln33_66' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln33_81 = zext i10 %add_ln33_66 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1604 'zext' 'zext_ln33_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1605 [1/1] (1.67ns)   --->   "%add_ln35_82 = add i13 %zext_ln33_81, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1605 'add' 'add_ln35_82' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1606 [1/1] (0.00ns)   --->   "%lshr_ln1116_74 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_66, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1606 'partselect' 'lshr_ln1116_74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln1116_75 = zext i7 %lshr_ln1116_74 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1607 'zext' 'zext_ln1116_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1608 [1/1] (0.00ns)   --->   "%temp_2_V_addr_11 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_75" [cnn/src/dense.cpp:36]   --->   Operation 1608 'getelementptr' 'temp_2_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1609 [2/2] (2.30ns)   --->   "%temp_2_V_load_10 = load i8* %temp_2_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1609 'load' 'temp_2_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1610 [1/1] (0.00ns)   --->   "%lshr_ln1117_81 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_82, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1610 'partselect' 'lshr_ln1117_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln1117_82 = zext i10 %lshr_ln1117_81 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1611 'zext' 'zext_ln1117_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1612 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_11 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_82" [cnn/src/dense.cpp:36]   --->   Operation 1612 'getelementptr' 'tempWeight_2_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1613 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_10 = load i8* %tempWeight_2_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1613 'load' 'tempWeight_2_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1614 [1/1] (1.73ns)   --->   "%add_ln33_67 = add i10 %i3_0_0, 83" [cnn/src/dense.cpp:33]   --->   Operation 1614 'add' 'add_ln33_67' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln33_82 = zext i10 %add_ln33_67 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1615 'zext' 'zext_ln33_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1616 [1/1] (1.67ns)   --->   "%add_ln35_83 = add i13 %zext_ln33_82, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1616 'add' 'add_ln35_83' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1617 [1/1] (0.00ns)   --->   "%lshr_ln1116_75 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_67, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1617 'partselect' 'lshr_ln1116_75' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln1116_76 = zext i7 %lshr_ln1116_75 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1618 'zext' 'zext_ln1116_76' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1619 [1/1] (0.00ns)   --->   "%temp_3_V_addr_11 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_76" [cnn/src/dense.cpp:36]   --->   Operation 1619 'getelementptr' 'temp_3_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1620 [2/2] (2.30ns)   --->   "%temp_3_V_load_10 = load i8* %temp_3_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1620 'load' 'temp_3_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1621 [1/1] (0.00ns)   --->   "%lshr_ln1117_82 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_83, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1621 'partselect' 'lshr_ln1117_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln1117_83 = zext i10 %lshr_ln1117_82 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1622 'zext' 'zext_ln1117_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1623 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_11 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_83" [cnn/src/dense.cpp:36]   --->   Operation 1623 'getelementptr' 'tempWeight_3_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1624 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_10 = load i8* %tempWeight_3_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1624 'load' 'tempWeight_3_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1625 [1/1] (1.73ns)   --->   "%add_ln33_68 = add i10 %i3_0_0, 84" [cnn/src/dense.cpp:33]   --->   Operation 1625 'add' 'add_ln33_68' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln33_83 = zext i10 %add_ln33_68 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1626 'zext' 'zext_ln33_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1627 [1/1] (1.67ns)   --->   "%add_ln35_84 = add i13 %zext_ln33_83, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1627 'add' 'add_ln35_84' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1628 [1/1] (0.00ns)   --->   "%lshr_ln1116_76 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_68, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1628 'partselect' 'lshr_ln1116_76' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln1116_77 = zext i7 %lshr_ln1116_76 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1629 'zext' 'zext_ln1116_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1630 [1/1] (0.00ns)   --->   "%temp_4_V_addr_11 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_77" [cnn/src/dense.cpp:36]   --->   Operation 1630 'getelementptr' 'temp_4_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1631 [2/2] (2.30ns)   --->   "%temp_4_V_load_10 = load i8* %temp_4_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1631 'load' 'temp_4_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1632 [1/1] (0.00ns)   --->   "%lshr_ln1117_83 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_84, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1632 'partselect' 'lshr_ln1117_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln1117_84 = zext i10 %lshr_ln1117_83 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1633 'zext' 'zext_ln1117_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1634 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_11 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_84" [cnn/src/dense.cpp:36]   --->   Operation 1634 'getelementptr' 'tempWeight_4_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1635 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_10 = load i8* %tempWeight_4_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1635 'load' 'tempWeight_4_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1636 [1/1] (1.73ns)   --->   "%add_ln33_69 = add i10 %i3_0_0, 85" [cnn/src/dense.cpp:33]   --->   Operation 1636 'add' 'add_ln33_69' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln33_84 = zext i10 %add_ln33_69 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1637 'zext' 'zext_ln33_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1638 [1/1] (1.67ns)   --->   "%add_ln35_85 = add i13 %zext_ln33_84, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1638 'add' 'add_ln35_85' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1639 [1/1] (0.00ns)   --->   "%lshr_ln1116_77 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_69, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1639 'partselect' 'lshr_ln1116_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln1116_78 = zext i7 %lshr_ln1116_77 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1640 'zext' 'zext_ln1116_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1641 [1/1] (0.00ns)   --->   "%temp_5_V_addr_11 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_78" [cnn/src/dense.cpp:36]   --->   Operation 1641 'getelementptr' 'temp_5_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1642 [2/2] (2.30ns)   --->   "%temp_5_V_load_10 = load i8* %temp_5_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1642 'load' 'temp_5_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1643 [1/1] (0.00ns)   --->   "%lshr_ln1117_84 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_85, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1643 'partselect' 'lshr_ln1117_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1644 [1/1] (0.00ns)   --->   "%zext_ln1117_85 = zext i10 %lshr_ln1117_84 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1644 'zext' 'zext_ln1117_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1645 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_11 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_85" [cnn/src/dense.cpp:36]   --->   Operation 1645 'getelementptr' 'tempWeight_5_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1646 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_10 = load i8* %tempWeight_5_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1646 'load' 'tempWeight_5_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1647 [1/1] (1.73ns)   --->   "%add_ln33_70 = add i10 %i3_0_0, 86" [cnn/src/dense.cpp:33]   --->   Operation 1647 'add' 'add_ln33_70' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln33_85 = zext i10 %add_ln33_70 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1648 'zext' 'zext_ln33_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1649 [1/1] (1.67ns)   --->   "%add_ln35_86 = add i13 %zext_ln33_85, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1649 'add' 'add_ln35_86' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1650 [1/1] (0.00ns)   --->   "%lshr_ln1116_78 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_70, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1650 'partselect' 'lshr_ln1116_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln1116_79 = zext i7 %lshr_ln1116_78 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1651 'zext' 'zext_ln1116_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1652 [1/1] (0.00ns)   --->   "%temp_6_V_addr_11 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_79" [cnn/src/dense.cpp:36]   --->   Operation 1652 'getelementptr' 'temp_6_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1653 [2/2] (2.30ns)   --->   "%temp_6_V_load_10 = load i8* %temp_6_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1653 'load' 'temp_6_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1654 [1/1] (0.00ns)   --->   "%lshr_ln1117_85 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_86, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1654 'partselect' 'lshr_ln1117_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln1117_86 = zext i10 %lshr_ln1117_85 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1655 'zext' 'zext_ln1117_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1656 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_11 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_86" [cnn/src/dense.cpp:36]   --->   Operation 1656 'getelementptr' 'tempWeight_6_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1657 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_10 = load i8* %tempWeight_6_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1657 'load' 'tempWeight_6_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1658 [1/1] (1.73ns)   --->   "%add_ln33_71 = add i10 %i3_0_0, 87" [cnn/src/dense.cpp:33]   --->   Operation 1658 'add' 'add_ln33_71' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1659 [1/1] (0.00ns)   --->   "%zext_ln33_86 = zext i10 %add_ln33_71 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1659 'zext' 'zext_ln33_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1660 [1/1] (1.67ns)   --->   "%add_ln35_87 = add i13 %zext_ln33_86, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1660 'add' 'add_ln35_87' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1661 [1/1] (0.00ns)   --->   "%lshr_ln1116_79 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_71, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1661 'partselect' 'lshr_ln1116_79' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln1116_80 = zext i7 %lshr_ln1116_79 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1662 'zext' 'zext_ln1116_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1663 [1/1] (0.00ns)   --->   "%temp_7_V_addr_11 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_80" [cnn/src/dense.cpp:36]   --->   Operation 1663 'getelementptr' 'temp_7_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1664 [2/2] (2.30ns)   --->   "%temp_7_V_load_10 = load i8* %temp_7_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1664 'load' 'temp_7_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1665 [1/1] (0.00ns)   --->   "%lshr_ln1117_86 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_87, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1665 'partselect' 'lshr_ln1117_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1666 [1/1] (0.00ns)   --->   "%zext_ln1117_87 = zext i10 %lshr_ln1117_86 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1666 'zext' 'zext_ln1117_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1667 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_11 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_87" [cnn/src/dense.cpp:36]   --->   Operation 1667 'getelementptr' 'tempWeight_7_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1668 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_10 = load i8* %tempWeight_7_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1668 'load' 'tempWeight_7_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1669 [1/1] (1.73ns)   --->   "%add_ln33_72 = add i10 %i3_0_0, 88" [cnn/src/dense.cpp:33]   --->   Operation 1669 'add' 'add_ln33_72' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1670 [1/1] (0.00ns)   --->   "%zext_ln33_87 = zext i10 %add_ln33_72 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1670 'zext' 'zext_ln33_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1671 [1/1] (1.67ns)   --->   "%add_ln35_88 = add i13 %zext_ln33_87, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1671 'add' 'add_ln35_88' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1672 [1/1] (0.00ns)   --->   "%lshr_ln1116_80 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_72, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1672 'partselect' 'lshr_ln1116_80' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln1116_81 = zext i7 %lshr_ln1116_80 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1673 'zext' 'zext_ln1116_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1674 [1/1] (0.00ns)   --->   "%temp_0_V_addr_12 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_81" [cnn/src/dense.cpp:36]   --->   Operation 1674 'getelementptr' 'temp_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1675 [2/2] (2.30ns)   --->   "%temp_0_V_load_11 = load i8* %temp_0_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1675 'load' 'temp_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1676 [1/1] (0.00ns)   --->   "%lshr_ln1117_87 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_88, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1676 'partselect' 'lshr_ln1117_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln1117_88 = zext i10 %lshr_ln1117_87 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1677 'zext' 'zext_ln1117_88' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1678 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_12 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_88" [cnn/src/dense.cpp:36]   --->   Operation 1678 'getelementptr' 'tempWeight_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1679 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_11 = load i8* %tempWeight_0_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1679 'load' 'tempWeight_0_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1680 [1/1] (1.73ns)   --->   "%add_ln33_73 = add i10 %i3_0_0, 89" [cnn/src/dense.cpp:33]   --->   Operation 1680 'add' 'add_ln33_73' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln33_88 = zext i10 %add_ln33_73 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1681 'zext' 'zext_ln33_88' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1682 [1/1] (1.67ns)   --->   "%add_ln35_89 = add i13 %zext_ln33_88, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1682 'add' 'add_ln35_89' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1683 [1/1] (0.00ns)   --->   "%lshr_ln1116_81 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_73, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1683 'partselect' 'lshr_ln1116_81' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln1116_82 = zext i7 %lshr_ln1116_81 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1684 'zext' 'zext_ln1116_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1685 [1/1] (0.00ns)   --->   "%temp_1_V_addr_12 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_82" [cnn/src/dense.cpp:36]   --->   Operation 1685 'getelementptr' 'temp_1_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1686 [2/2] (2.30ns)   --->   "%temp_1_V_load_11 = load i8* %temp_1_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1686 'load' 'temp_1_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1687 [1/1] (0.00ns)   --->   "%lshr_ln1117_88 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_89, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1687 'partselect' 'lshr_ln1117_88' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln1117_89 = zext i10 %lshr_ln1117_88 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1688 'zext' 'zext_ln1117_89' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1689 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_12 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_89" [cnn/src/dense.cpp:36]   --->   Operation 1689 'getelementptr' 'tempWeight_1_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1690 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_11 = load i8* %tempWeight_1_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1690 'load' 'tempWeight_1_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1691 [1/1] (1.73ns)   --->   "%add_ln33_74 = add i10 %i3_0_0, 90" [cnn/src/dense.cpp:33]   --->   Operation 1691 'add' 'add_ln33_74' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln33_89 = zext i10 %add_ln33_74 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1692 'zext' 'zext_ln33_89' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1693 [1/1] (1.67ns)   --->   "%add_ln35_90 = add i13 %zext_ln33_89, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1693 'add' 'add_ln35_90' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1694 [1/1] (0.00ns)   --->   "%lshr_ln1116_82 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_74, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1694 'partselect' 'lshr_ln1116_82' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln1116_83 = zext i7 %lshr_ln1116_82 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1695 'zext' 'zext_ln1116_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1696 [1/1] (0.00ns)   --->   "%temp_2_V_addr_12 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_83" [cnn/src/dense.cpp:36]   --->   Operation 1696 'getelementptr' 'temp_2_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1697 [2/2] (2.30ns)   --->   "%temp_2_V_load_11 = load i8* %temp_2_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1697 'load' 'temp_2_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1698 [1/1] (0.00ns)   --->   "%lshr_ln1117_89 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_90, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1698 'partselect' 'lshr_ln1117_89' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln1117_90 = zext i10 %lshr_ln1117_89 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1699 'zext' 'zext_ln1117_90' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1700 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_12 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_90" [cnn/src/dense.cpp:36]   --->   Operation 1700 'getelementptr' 'tempWeight_2_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1701 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_11 = load i8* %tempWeight_2_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1701 'load' 'tempWeight_2_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1702 [1/1] (1.73ns)   --->   "%add_ln33_75 = add i10 %i3_0_0, 91" [cnn/src/dense.cpp:33]   --->   Operation 1702 'add' 'add_ln33_75' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln33_90 = zext i10 %add_ln33_75 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1703 'zext' 'zext_ln33_90' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1704 [1/1] (1.67ns)   --->   "%add_ln35_91 = add i13 %zext_ln33_90, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1704 'add' 'add_ln35_91' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1705 [1/1] (0.00ns)   --->   "%lshr_ln1116_83 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_75, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1705 'partselect' 'lshr_ln1116_83' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1706 [1/1] (0.00ns)   --->   "%zext_ln1116_84 = zext i7 %lshr_ln1116_83 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1706 'zext' 'zext_ln1116_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1707 [1/1] (0.00ns)   --->   "%temp_3_V_addr_12 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_84" [cnn/src/dense.cpp:36]   --->   Operation 1707 'getelementptr' 'temp_3_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1708 [2/2] (2.30ns)   --->   "%temp_3_V_load_11 = load i8* %temp_3_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1708 'load' 'temp_3_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1709 [1/1] (0.00ns)   --->   "%lshr_ln1117_90 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_91, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1709 'partselect' 'lshr_ln1117_90' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln1117_91 = zext i10 %lshr_ln1117_90 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1710 'zext' 'zext_ln1117_91' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1711 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_12 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_91" [cnn/src/dense.cpp:36]   --->   Operation 1711 'getelementptr' 'tempWeight_3_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1712 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_11 = load i8* %tempWeight_3_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1712 'load' 'tempWeight_3_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1713 [1/1] (1.73ns)   --->   "%add_ln33_76 = add i10 %i3_0_0, 92" [cnn/src/dense.cpp:33]   --->   Operation 1713 'add' 'add_ln33_76' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1714 [1/1] (0.00ns)   --->   "%zext_ln33_91 = zext i10 %add_ln33_76 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1714 'zext' 'zext_ln33_91' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1715 [1/1] (1.67ns)   --->   "%add_ln35_92 = add i13 %zext_ln33_91, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1715 'add' 'add_ln35_92' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1716 [1/1] (0.00ns)   --->   "%lshr_ln1116_84 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_76, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1716 'partselect' 'lshr_ln1116_84' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln1116_85 = zext i7 %lshr_ln1116_84 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1717 'zext' 'zext_ln1116_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1718 [1/1] (0.00ns)   --->   "%temp_4_V_addr_12 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_85" [cnn/src/dense.cpp:36]   --->   Operation 1718 'getelementptr' 'temp_4_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1719 [2/2] (2.30ns)   --->   "%temp_4_V_load_11 = load i8* %temp_4_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1719 'load' 'temp_4_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1720 [1/1] (0.00ns)   --->   "%lshr_ln1117_91 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_92, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1720 'partselect' 'lshr_ln1117_91' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln1117_92 = zext i10 %lshr_ln1117_91 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1721 'zext' 'zext_ln1117_92' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1722 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_12 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_92" [cnn/src/dense.cpp:36]   --->   Operation 1722 'getelementptr' 'tempWeight_4_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1723 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_11 = load i8* %tempWeight_4_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1723 'load' 'tempWeight_4_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1724 [1/1] (1.73ns)   --->   "%add_ln33_77 = add i10 %i3_0_0, 93" [cnn/src/dense.cpp:33]   --->   Operation 1724 'add' 'add_ln33_77' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln33_92 = zext i10 %add_ln33_77 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1725 'zext' 'zext_ln33_92' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1726 [1/1] (1.67ns)   --->   "%add_ln35_93 = add i13 %zext_ln33_92, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1726 'add' 'add_ln35_93' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1727 [1/1] (0.00ns)   --->   "%lshr_ln1116_85 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_77, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1727 'partselect' 'lshr_ln1116_85' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln1116_86 = zext i7 %lshr_ln1116_85 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1728 'zext' 'zext_ln1116_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1729 [1/1] (0.00ns)   --->   "%temp_5_V_addr_12 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_86" [cnn/src/dense.cpp:36]   --->   Operation 1729 'getelementptr' 'temp_5_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1730 [2/2] (2.30ns)   --->   "%temp_5_V_load_11 = load i8* %temp_5_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1730 'load' 'temp_5_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1731 [1/1] (0.00ns)   --->   "%lshr_ln1117_92 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_93, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1731 'partselect' 'lshr_ln1117_92' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1732 [1/1] (0.00ns)   --->   "%zext_ln1117_93 = zext i10 %lshr_ln1117_92 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1732 'zext' 'zext_ln1117_93' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1733 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_12 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_93" [cnn/src/dense.cpp:36]   --->   Operation 1733 'getelementptr' 'tempWeight_5_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1734 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_11 = load i8* %tempWeight_5_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1734 'load' 'tempWeight_5_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1735 [1/1] (1.73ns)   --->   "%add_ln33_78 = add i10 %i3_0_0, 94" [cnn/src/dense.cpp:33]   --->   Operation 1735 'add' 'add_ln33_78' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1736 [1/1] (0.00ns)   --->   "%zext_ln33_93 = zext i10 %add_ln33_78 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1736 'zext' 'zext_ln33_93' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1737 [1/1] (1.67ns)   --->   "%add_ln35_94 = add i13 %zext_ln33_93, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1737 'add' 'add_ln35_94' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1738 [1/1] (0.00ns)   --->   "%lshr_ln1116_86 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_78, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1738 'partselect' 'lshr_ln1116_86' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln1116_87 = zext i7 %lshr_ln1116_86 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1739 'zext' 'zext_ln1116_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1740 [1/1] (0.00ns)   --->   "%temp_6_V_addr_12 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_87" [cnn/src/dense.cpp:36]   --->   Operation 1740 'getelementptr' 'temp_6_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1741 [2/2] (2.30ns)   --->   "%temp_6_V_load_11 = load i8* %temp_6_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1741 'load' 'temp_6_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1742 [1/1] (0.00ns)   --->   "%lshr_ln1117_93 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_94, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1742 'partselect' 'lshr_ln1117_93' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1743 [1/1] (0.00ns)   --->   "%zext_ln1117_94 = zext i10 %lshr_ln1117_93 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1743 'zext' 'zext_ln1117_94' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1744 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_12 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_94" [cnn/src/dense.cpp:36]   --->   Operation 1744 'getelementptr' 'tempWeight_6_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1745 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_11 = load i8* %tempWeight_6_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1745 'load' 'tempWeight_6_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1746 [1/1] (1.73ns)   --->   "%add_ln33_79 = add i10 %i3_0_0, 95" [cnn/src/dense.cpp:33]   --->   Operation 1746 'add' 'add_ln33_79' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln33_94 = zext i10 %add_ln33_79 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1747 'zext' 'zext_ln33_94' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1748 [1/1] (1.67ns)   --->   "%add_ln35_95 = add i13 %zext_ln33_94, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1748 'add' 'add_ln35_95' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1749 [1/1] (0.00ns)   --->   "%lshr_ln1116_87 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_79, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1749 'partselect' 'lshr_ln1116_87' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln1116_88 = zext i7 %lshr_ln1116_87 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1750 'zext' 'zext_ln1116_88' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1751 [1/1] (0.00ns)   --->   "%temp_7_V_addr_12 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_88" [cnn/src/dense.cpp:36]   --->   Operation 1751 'getelementptr' 'temp_7_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1752 [2/2] (2.30ns)   --->   "%temp_7_V_load_11 = load i8* %temp_7_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1752 'load' 'temp_7_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1753 [1/1] (0.00ns)   --->   "%lshr_ln1117_94 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_95, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1753 'partselect' 'lshr_ln1117_94' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln1117_95 = zext i10 %lshr_ln1117_94 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1754 'zext' 'zext_ln1117_95' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1755 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_12 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_95" [cnn/src/dense.cpp:36]   --->   Operation 1755 'getelementptr' 'tempWeight_7_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1756 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_11 = load i8* %tempWeight_7_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1756 'load' 'tempWeight_7_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_35 : Operation 1757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_38 = add i8 %add_ln703_34, %add_ln703_37" [cnn/src/dense.cpp:37]   --->   Operation 1757 'add' 'add_ln703_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1758 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_39 = add i8 %add_ln703_32, %add_ln703_38" [cnn/src/dense.cpp:37]   --->   Operation 1758 'add' 'add_ln703_39' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1759 [1/1] (1.91ns)   --->   "%add_ln703_43 = add i8 %trunc_ln708_47, %trunc_ln708_46" [cnn/src/dense.cpp:37]   --->   Operation 1759 'add' 'add_ln703_43' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_44 = add i8 %add_ln703_42, %add_ln703_43" [cnn/src/dense.cpp:37]   --->   Operation 1760 'add' 'add_ln703_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1761 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_45 = add i8 %add_ln703_41, %add_ln703_44" [cnn/src/dense.cpp:37]   --->   Operation 1761 'add' 'add_ln703_45' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_46 = add i8 %trunc_ln708_50, %trunc_ln708_49" [cnn/src/dense.cpp:37]   --->   Operation 1762 'add' 'add_ln703_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1763 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_47 = add i8 %trunc_ln708_48, %add_ln703_46" [cnn/src/dense.cpp:37]   --->   Operation 1763 'add' 'add_ln703_47' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1764 [1/1] (1.91ns)   --->   "%add_ln703_48 = add i8 %trunc_ln708_52, %trunc_ln708_51" [cnn/src/dense.cpp:37]   --->   Operation 1764 'add' 'add_ln703_48' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_49 = add i8 %trunc_ln708_54, %trunc_ln708_53" [cnn/src/dense.cpp:37]   --->   Operation 1765 'add' 'add_ln703_49' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1766 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_50 = add i8 %add_ln703_48, %add_ln703_49" [cnn/src/dense.cpp:37]   --->   Operation 1766 'add' 'add_ln703_50' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_55 = add i8 %trunc_ln708_57, %trunc_ln708_56" [cnn/src/dense.cpp:37]   --->   Operation 1767 'add' 'add_ln703_55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1768 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_56 = add i8 %trunc_ln708_55, %add_ln703_55" [cnn/src/dense.cpp:37]   --->   Operation 1768 'add' 'add_ln703_56' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1769 [1/1] (1.91ns)   --->   "%add_ln703_57 = add i8 %trunc_ln708_59, %trunc_ln708_58" [cnn/src/dense.cpp:37]   --->   Operation 1769 'add' 'add_ln703_57' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1770 [1/1] (1.91ns)   --->   "%add_ln703_58 = add i8 %trunc_ln708_61, %trunc_ln708_60" [cnn/src/dense.cpp:37]   --->   Operation 1770 'add' 'add_ln703_58' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_59 = add i8 %add_ln703_57, %add_ln703_58" [cnn/src/dense.cpp:37]   --->   Operation 1771 'add' 'add_ln703_59' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 1772 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_60 = add i8 %add_ln703_56, %add_ln703_59" [cnn/src/dense.cpp:37]   --->   Operation 1772 'add' 'add_ln703_60' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 31> <Delay = 7.42>
ST_36 : Operation 1773 [1/2] (2.30ns)   --->   "%temp_0_V_load_10 = load i8* %temp_0_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1773 'load' 'temp_0_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln1117_80 = sext i8 %temp_0_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1774 'sext' 'sext_ln1117_80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1775 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_10 = load i8* %tempWeight_0_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1775 'load' 'tempWeight_0_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i8 %tempWeight_0_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1776 'sext' 'sext_ln1118_80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1777 [1/1] (4.17ns)   --->   "%mul_ln1118_80 = mul i11 %sext_ln1118_80, %sext_ln1117_80" [cnn/src/dense.cpp:36]   --->   Operation 1777 'mul' 'mul_ln1118_80' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1778 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_80, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1778 'partselect' 'trunc_ln708_79' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1779 [1/2] (2.30ns)   --->   "%temp_1_V_load_10 = load i8* %temp_1_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1779 'load' 'temp_1_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln1117_81 = sext i8 %temp_1_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1780 'sext' 'sext_ln1117_81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1781 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_10 = load i8* %tempWeight_1_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1781 'load' 'tempWeight_1_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i8 %tempWeight_1_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1782 'sext' 'sext_ln1118_81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1783 [1/1] (4.17ns)   --->   "%mul_ln1118_81 = mul i11 %sext_ln1118_81, %sext_ln1117_81" [cnn/src/dense.cpp:36]   --->   Operation 1783 'mul' 'mul_ln1118_81' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln708_80 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_81, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1784 'partselect' 'trunc_ln708_80' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1785 [1/2] (2.30ns)   --->   "%temp_2_V_load_10 = load i8* %temp_2_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1785 'load' 'temp_2_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln1117_82 = sext i8 %temp_2_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1786 'sext' 'sext_ln1117_82' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1787 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_10 = load i8* %tempWeight_2_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1787 'load' 'tempWeight_2_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i8 %tempWeight_2_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1788 'sext' 'sext_ln1118_82' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1789 [1/1] (4.17ns)   --->   "%mul_ln1118_82 = mul i11 %sext_ln1118_82, %sext_ln1117_82" [cnn/src/dense.cpp:36]   --->   Operation 1789 'mul' 'mul_ln1118_82' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_82, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1790 'partselect' 'trunc_ln708_81' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1791 [1/2] (2.30ns)   --->   "%temp_3_V_load_10 = load i8* %temp_3_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1791 'load' 'temp_3_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln1117_83 = sext i8 %temp_3_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1792 'sext' 'sext_ln1117_83' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1793 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_10 = load i8* %tempWeight_3_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1793 'load' 'tempWeight_3_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i8 %tempWeight_3_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1794 'sext' 'sext_ln1118_83' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1795 [1/1] (4.17ns)   --->   "%mul_ln1118_83 = mul i11 %sext_ln1118_83, %sext_ln1117_83" [cnn/src/dense.cpp:36]   --->   Operation 1795 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1796 [1/1] (0.00ns)   --->   "%trunc_ln708_82 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_83, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1796 'partselect' 'trunc_ln708_82' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1797 [1/2] (2.30ns)   --->   "%temp_4_V_load_10 = load i8* %temp_4_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1797 'load' 'temp_4_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln1117_84 = sext i8 %temp_4_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1798 'sext' 'sext_ln1117_84' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1799 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_10 = load i8* %tempWeight_4_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1799 'load' 'tempWeight_4_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i8 %tempWeight_4_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1800 'sext' 'sext_ln1118_84' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1801 [1/1] (4.17ns)   --->   "%mul_ln1118_84 = mul i11 %sext_ln1118_84, %sext_ln1117_84" [cnn/src/dense.cpp:36]   --->   Operation 1801 'mul' 'mul_ln1118_84' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln708_83 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_84, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1802 'partselect' 'trunc_ln708_83' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1803 [1/2] (2.30ns)   --->   "%temp_5_V_load_10 = load i8* %temp_5_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1803 'load' 'temp_5_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1804 [1/1] (0.00ns)   --->   "%sext_ln1117_85 = sext i8 %temp_5_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1804 'sext' 'sext_ln1117_85' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1805 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_10 = load i8* %tempWeight_5_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1805 'load' 'tempWeight_5_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i8 %tempWeight_5_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1806 'sext' 'sext_ln1118_85' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1807 [1/1] (4.17ns)   --->   "%mul_ln1118_85 = mul i11 %sext_ln1118_85, %sext_ln1117_85" [cnn/src/dense.cpp:36]   --->   Operation 1807 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_85, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1808 'partselect' 'trunc_ln708_84' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1809 [1/2] (2.30ns)   --->   "%temp_6_V_load_10 = load i8* %temp_6_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1809 'load' 'temp_6_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln1117_86 = sext i8 %temp_6_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1810 'sext' 'sext_ln1117_86' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1811 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_10 = load i8* %tempWeight_6_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1811 'load' 'tempWeight_6_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i8 %tempWeight_6_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1812 'sext' 'sext_ln1118_86' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1813 [1/1] (4.17ns)   --->   "%mul_ln1118_86 = mul i11 %sext_ln1118_86, %sext_ln1117_86" [cnn/src/dense.cpp:36]   --->   Operation 1813 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_86, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1814 'partselect' 'trunc_ln708_85' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1815 [1/2] (2.30ns)   --->   "%temp_7_V_load_10 = load i8* %temp_7_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1815 'load' 'temp_7_V_load_10' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln1117_87 = sext i8 %temp_7_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1816 'sext' 'sext_ln1117_87' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1817 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_10 = load i8* %tempWeight_7_V_addr_11, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1817 'load' 'tempWeight_7_V_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i8 %tempWeight_7_V_load_10 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1818 'sext' 'sext_ln1118_87' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1819 [1/1] (4.17ns)   --->   "%mul_ln1118_87 = mul i11 %sext_ln1118_87, %sext_ln1117_87" [cnn/src/dense.cpp:36]   --->   Operation 1819 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1820 [1/1] (0.00ns)   --->   "%trunc_ln708_86 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_87, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1820 'partselect' 'trunc_ln708_86' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1821 [1/2] (2.30ns)   --->   "%temp_0_V_load_11 = load i8* %temp_0_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1821 'load' 'temp_0_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln1117_88 = sext i8 %temp_0_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1822 'sext' 'sext_ln1117_88' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1823 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_11 = load i8* %tempWeight_0_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1823 'load' 'tempWeight_0_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i8 %tempWeight_0_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1824 'sext' 'sext_ln1118_88' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1825 [1/1] (4.17ns)   --->   "%mul_ln1118_88 = mul i11 %sext_ln1118_88, %sext_ln1117_88" [cnn/src/dense.cpp:36]   --->   Operation 1825 'mul' 'mul_ln1118_88' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln708_87 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_88, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1826 'partselect' 'trunc_ln708_87' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1827 [1/2] (2.30ns)   --->   "%temp_1_V_load_11 = load i8* %temp_1_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1827 'load' 'temp_1_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1828 [1/1] (0.00ns)   --->   "%sext_ln1117_89 = sext i8 %temp_1_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1828 'sext' 'sext_ln1117_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1829 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_11 = load i8* %tempWeight_1_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1829 'load' 'tempWeight_1_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1830 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i8 %tempWeight_1_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1830 'sext' 'sext_ln1118_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1831 [1/1] (4.17ns)   --->   "%mul_ln1118_89 = mul i11 %sext_ln1118_89, %sext_ln1117_89" [cnn/src/dense.cpp:36]   --->   Operation 1831 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1832 [1/1] (0.00ns)   --->   "%trunc_ln708_88 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_89, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1832 'partselect' 'trunc_ln708_88' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1833 [1/2] (2.30ns)   --->   "%temp_2_V_load_11 = load i8* %temp_2_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1833 'load' 'temp_2_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1117_90 = sext i8 %temp_2_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1834 'sext' 'sext_ln1117_90' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1835 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_11 = load i8* %tempWeight_2_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1835 'load' 'tempWeight_2_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1836 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i8 %tempWeight_2_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1836 'sext' 'sext_ln1118_90' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1837 [1/1] (4.17ns)   --->   "%mul_ln1118_90 = mul i11 %sext_ln1118_90, %sext_ln1117_90" [cnn/src/dense.cpp:36]   --->   Operation 1837 'mul' 'mul_ln1118_90' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln708_89 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_90, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1838 'partselect' 'trunc_ln708_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1839 [1/2] (2.30ns)   --->   "%temp_3_V_load_11 = load i8* %temp_3_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1839 'load' 'temp_3_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln1117_91 = sext i8 %temp_3_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1840 'sext' 'sext_ln1117_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1841 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_11 = load i8* %tempWeight_3_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1841 'load' 'tempWeight_3_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1842 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i8 %tempWeight_3_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1842 'sext' 'sext_ln1118_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1843 [1/1] (4.17ns)   --->   "%mul_ln1118_91 = mul i11 %sext_ln1118_91, %sext_ln1117_91" [cnn/src/dense.cpp:36]   --->   Operation 1843 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln708_90 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_91, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1844 'partselect' 'trunc_ln708_90' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1845 [1/2] (2.30ns)   --->   "%temp_4_V_load_11 = load i8* %temp_4_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1845 'load' 'temp_4_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1117_92 = sext i8 %temp_4_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1846 'sext' 'sext_ln1117_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1847 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_11 = load i8* %tempWeight_4_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1847 'load' 'tempWeight_4_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i8 %tempWeight_4_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1848 'sext' 'sext_ln1118_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1849 [1/1] (4.17ns)   --->   "%mul_ln1118_92 = mul i11 %sext_ln1118_92, %sext_ln1117_92" [cnn/src/dense.cpp:36]   --->   Operation 1849 'mul' 'mul_ln1118_92' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln708_91 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_92, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1850 'partselect' 'trunc_ln708_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1851 [1/2] (2.30ns)   --->   "%temp_5_V_load_11 = load i8* %temp_5_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1851 'load' 'temp_5_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln1117_93 = sext i8 %temp_5_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1852 'sext' 'sext_ln1117_93' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1853 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_11 = load i8* %tempWeight_5_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1853 'load' 'tempWeight_5_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1854 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i8 %tempWeight_5_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1854 'sext' 'sext_ln1118_93' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1855 [1/1] (4.17ns)   --->   "%mul_ln1118_93 = mul i11 %sext_ln1118_93, %sext_ln1117_93" [cnn/src/dense.cpp:36]   --->   Operation 1855 'mul' 'mul_ln1118_93' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1856 [1/1] (0.00ns)   --->   "%trunc_ln708_92 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_93, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1856 'partselect' 'trunc_ln708_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1857 [1/2] (2.30ns)   --->   "%temp_6_V_load_11 = load i8* %temp_6_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1857 'load' 'temp_6_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1117_94 = sext i8 %temp_6_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1858 'sext' 'sext_ln1117_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1859 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_11 = load i8* %tempWeight_6_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1859 'load' 'tempWeight_6_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i8 %tempWeight_6_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1860 'sext' 'sext_ln1118_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1861 [1/1] (4.17ns)   --->   "%mul_ln1118_94 = mul i11 %sext_ln1118_94, %sext_ln1117_94" [cnn/src/dense.cpp:36]   --->   Operation 1861 'mul' 'mul_ln1118_94' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln708_93 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_94, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1862 'partselect' 'trunc_ln708_93' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1863 [1/2] (2.30ns)   --->   "%temp_7_V_load_11 = load i8* %temp_7_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1863 'load' 'temp_7_V_load_11' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln1117_95 = sext i8 %temp_7_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1864 'sext' 'sext_ln1117_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1865 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_11 = load i8* %tempWeight_7_V_addr_12, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1865 'load' 'tempWeight_7_V_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1866 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i8 %tempWeight_7_V_load_11 to i11" [cnn/src/dense.cpp:36]   --->   Operation 1866 'sext' 'sext_ln1118_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1867 [1/1] (4.17ns)   --->   "%mul_ln1118_95 = mul i11 %sext_ln1118_95, %sext_ln1117_95" [cnn/src/dense.cpp:36]   --->   Operation 1867 'mul' 'mul_ln1118_95' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1868 [1/1] (0.00ns)   --->   "%trunc_ln708_94 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_95, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 1868 'partselect' 'trunc_ln708_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1869 [1/1] (1.73ns)   --->   "%add_ln33_80 = add i10 %i3_0_0, 96" [cnn/src/dense.cpp:33]   --->   Operation 1869 'add' 'add_ln33_80' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1870 [1/1] (0.00ns)   --->   "%zext_ln33_95 = zext i10 %add_ln33_80 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1870 'zext' 'zext_ln33_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1871 [1/1] (1.67ns)   --->   "%add_ln35_96 = add i13 %zext_ln33_95, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1871 'add' 'add_ln35_96' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1872 [1/1] (0.00ns)   --->   "%lshr_ln1116_88 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_80, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1872 'partselect' 'lshr_ln1116_88' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1873 [1/1] (0.00ns)   --->   "%zext_ln1116_89 = zext i7 %lshr_ln1116_88 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1873 'zext' 'zext_ln1116_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1874 [1/1] (0.00ns)   --->   "%temp_0_V_addr_13 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_89" [cnn/src/dense.cpp:36]   --->   Operation 1874 'getelementptr' 'temp_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1875 [2/2] (2.30ns)   --->   "%temp_0_V_load_12 = load i8* %temp_0_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1875 'load' 'temp_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1876 [1/1] (0.00ns)   --->   "%lshr_ln1117_95 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_96, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1876 'partselect' 'lshr_ln1117_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1877 [1/1] (0.00ns)   --->   "%zext_ln1117_96 = zext i10 %lshr_ln1117_95 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1877 'zext' 'zext_ln1117_96' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1878 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_13 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_96" [cnn/src/dense.cpp:36]   --->   Operation 1878 'getelementptr' 'tempWeight_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1879 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_12 = load i8* %tempWeight_0_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1879 'load' 'tempWeight_0_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1880 [1/1] (1.73ns)   --->   "%add_ln33_81 = add i10 %i3_0_0, 97" [cnn/src/dense.cpp:33]   --->   Operation 1880 'add' 'add_ln33_81' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln33_96 = zext i10 %add_ln33_81 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1881 'zext' 'zext_ln33_96' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1882 [1/1] (1.67ns)   --->   "%add_ln35_97 = add i13 %zext_ln33_96, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1882 'add' 'add_ln35_97' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1883 [1/1] (0.00ns)   --->   "%lshr_ln1116_89 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_81, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1883 'partselect' 'lshr_ln1116_89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln1116_90 = zext i7 %lshr_ln1116_89 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1884 'zext' 'zext_ln1116_90' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1885 [1/1] (0.00ns)   --->   "%temp_1_V_addr_13 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_90" [cnn/src/dense.cpp:36]   --->   Operation 1885 'getelementptr' 'temp_1_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1886 [2/2] (2.30ns)   --->   "%temp_1_V_load_12 = load i8* %temp_1_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1886 'load' 'temp_1_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1887 [1/1] (0.00ns)   --->   "%lshr_ln1117_96 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_97, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1887 'partselect' 'lshr_ln1117_96' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1888 [1/1] (0.00ns)   --->   "%zext_ln1117_97 = zext i10 %lshr_ln1117_96 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1888 'zext' 'zext_ln1117_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1889 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_13 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_97" [cnn/src/dense.cpp:36]   --->   Operation 1889 'getelementptr' 'tempWeight_1_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1890 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_12 = load i8* %tempWeight_1_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1890 'load' 'tempWeight_1_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1891 [1/1] (1.73ns)   --->   "%add_ln33_82 = add i10 %i3_0_0, 98" [cnn/src/dense.cpp:33]   --->   Operation 1891 'add' 'add_ln33_82' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1892 [1/1] (0.00ns)   --->   "%zext_ln33_97 = zext i10 %add_ln33_82 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1892 'zext' 'zext_ln33_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1893 [1/1] (1.67ns)   --->   "%add_ln35_98 = add i13 %zext_ln33_97, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1893 'add' 'add_ln35_98' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1894 [1/1] (0.00ns)   --->   "%lshr_ln1116_90 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_82, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1894 'partselect' 'lshr_ln1116_90' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln1116_91 = zext i7 %lshr_ln1116_90 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1895 'zext' 'zext_ln1116_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1896 [1/1] (0.00ns)   --->   "%temp_2_V_addr_13 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_91" [cnn/src/dense.cpp:36]   --->   Operation 1896 'getelementptr' 'temp_2_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1897 [2/2] (2.30ns)   --->   "%temp_2_V_load_12 = load i8* %temp_2_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1897 'load' 'temp_2_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1898 [1/1] (0.00ns)   --->   "%lshr_ln1117_97 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_98, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1898 'partselect' 'lshr_ln1117_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln1117_98 = zext i10 %lshr_ln1117_97 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1899 'zext' 'zext_ln1117_98' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1900 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_13 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_98" [cnn/src/dense.cpp:36]   --->   Operation 1900 'getelementptr' 'tempWeight_2_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1901 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_12 = load i8* %tempWeight_2_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1901 'load' 'tempWeight_2_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1902 [1/1] (1.73ns)   --->   "%add_ln33_83 = add i10 %i3_0_0, 99" [cnn/src/dense.cpp:33]   --->   Operation 1902 'add' 'add_ln33_83' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln33_98 = zext i10 %add_ln33_83 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1903 'zext' 'zext_ln33_98' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1904 [1/1] (1.67ns)   --->   "%add_ln35_99 = add i13 %zext_ln33_98, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1904 'add' 'add_ln35_99' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1905 [1/1] (0.00ns)   --->   "%lshr_ln1116_91 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_83, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1905 'partselect' 'lshr_ln1116_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln1116_92 = zext i7 %lshr_ln1116_91 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1906 'zext' 'zext_ln1116_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1907 [1/1] (0.00ns)   --->   "%temp_3_V_addr_13 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_92" [cnn/src/dense.cpp:36]   --->   Operation 1907 'getelementptr' 'temp_3_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1908 [2/2] (2.30ns)   --->   "%temp_3_V_load_12 = load i8* %temp_3_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1908 'load' 'temp_3_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1909 [1/1] (0.00ns)   --->   "%lshr_ln1117_98 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_99, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1909 'partselect' 'lshr_ln1117_98' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln1117_99 = zext i10 %lshr_ln1117_98 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1910 'zext' 'zext_ln1117_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1911 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_13 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_99" [cnn/src/dense.cpp:36]   --->   Operation 1911 'getelementptr' 'tempWeight_3_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1912 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_12 = load i8* %tempWeight_3_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1912 'load' 'tempWeight_3_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1913 [1/1] (1.73ns)   --->   "%add_ln33_84 = add i10 %i3_0_0, 100" [cnn/src/dense.cpp:33]   --->   Operation 1913 'add' 'add_ln33_84' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln33_99 = zext i10 %add_ln33_84 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1914 'zext' 'zext_ln33_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1915 [1/1] (1.67ns)   --->   "%add_ln35_100 = add i13 %zext_ln33_99, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1915 'add' 'add_ln35_100' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1916 [1/1] (0.00ns)   --->   "%lshr_ln1116_92 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_84, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1916 'partselect' 'lshr_ln1116_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln1116_93 = zext i7 %lshr_ln1116_92 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1917 'zext' 'zext_ln1116_93' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1918 [1/1] (0.00ns)   --->   "%temp_4_V_addr_13 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_93" [cnn/src/dense.cpp:36]   --->   Operation 1918 'getelementptr' 'temp_4_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1919 [2/2] (2.30ns)   --->   "%temp_4_V_load_12 = load i8* %temp_4_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1919 'load' 'temp_4_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1920 [1/1] (0.00ns)   --->   "%lshr_ln1117_99 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_100, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1920 'partselect' 'lshr_ln1117_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln1117_100 = zext i10 %lshr_ln1117_99 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1921 'zext' 'zext_ln1117_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1922 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_13 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_100" [cnn/src/dense.cpp:36]   --->   Operation 1922 'getelementptr' 'tempWeight_4_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1923 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_12 = load i8* %tempWeight_4_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1923 'load' 'tempWeight_4_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1924 [1/1] (1.73ns)   --->   "%add_ln33_85 = add i10 %i3_0_0, 101" [cnn/src/dense.cpp:33]   --->   Operation 1924 'add' 'add_ln33_85' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln33_100 = zext i10 %add_ln33_85 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1925 'zext' 'zext_ln33_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1926 [1/1] (1.67ns)   --->   "%add_ln35_101 = add i13 %zext_ln33_100, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1926 'add' 'add_ln35_101' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1927 [1/1] (0.00ns)   --->   "%lshr_ln1116_93 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_85, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1927 'partselect' 'lshr_ln1116_93' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln1116_94 = zext i7 %lshr_ln1116_93 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1928 'zext' 'zext_ln1116_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1929 [1/1] (0.00ns)   --->   "%temp_5_V_addr_13 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_94" [cnn/src/dense.cpp:36]   --->   Operation 1929 'getelementptr' 'temp_5_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1930 [2/2] (2.30ns)   --->   "%temp_5_V_load_12 = load i8* %temp_5_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1930 'load' 'temp_5_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1931 [1/1] (0.00ns)   --->   "%lshr_ln1117_100 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_101, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1931 'partselect' 'lshr_ln1117_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln1117_101 = zext i10 %lshr_ln1117_100 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1932 'zext' 'zext_ln1117_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1933 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_13 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_101" [cnn/src/dense.cpp:36]   --->   Operation 1933 'getelementptr' 'tempWeight_5_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1934 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_12 = load i8* %tempWeight_5_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1934 'load' 'tempWeight_5_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1935 [1/1] (1.73ns)   --->   "%add_ln33_86 = add i10 %i3_0_0, 102" [cnn/src/dense.cpp:33]   --->   Operation 1935 'add' 'add_ln33_86' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln33_101 = zext i10 %add_ln33_86 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1936 'zext' 'zext_ln33_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1937 [1/1] (1.67ns)   --->   "%add_ln35_102 = add i13 %zext_ln33_101, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1937 'add' 'add_ln35_102' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1938 [1/1] (0.00ns)   --->   "%lshr_ln1116_94 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_86, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1938 'partselect' 'lshr_ln1116_94' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln1116_95 = zext i7 %lshr_ln1116_94 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1939 'zext' 'zext_ln1116_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1940 [1/1] (0.00ns)   --->   "%temp_6_V_addr_13 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_95" [cnn/src/dense.cpp:36]   --->   Operation 1940 'getelementptr' 'temp_6_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1941 [2/2] (2.30ns)   --->   "%temp_6_V_load_12 = load i8* %temp_6_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1941 'load' 'temp_6_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1942 [1/1] (0.00ns)   --->   "%lshr_ln1117_101 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_102, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1942 'partselect' 'lshr_ln1117_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1943 [1/1] (0.00ns)   --->   "%zext_ln1117_102 = zext i10 %lshr_ln1117_101 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1943 'zext' 'zext_ln1117_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1944 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_13 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_102" [cnn/src/dense.cpp:36]   --->   Operation 1944 'getelementptr' 'tempWeight_6_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1945 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_12 = load i8* %tempWeight_6_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1945 'load' 'tempWeight_6_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1946 [1/1] (1.73ns)   --->   "%add_ln33_87 = add i10 %i3_0_0, 103" [cnn/src/dense.cpp:33]   --->   Operation 1946 'add' 'add_ln33_87' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln33_102 = zext i10 %add_ln33_87 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1947 'zext' 'zext_ln33_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1948 [1/1] (1.67ns)   --->   "%add_ln35_103 = add i13 %zext_ln33_102, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1948 'add' 'add_ln35_103' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1949 [1/1] (0.00ns)   --->   "%lshr_ln1116_95 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_87, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1949 'partselect' 'lshr_ln1116_95' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln1116_96 = zext i7 %lshr_ln1116_95 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1950 'zext' 'zext_ln1116_96' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1951 [1/1] (0.00ns)   --->   "%temp_7_V_addr_13 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_96" [cnn/src/dense.cpp:36]   --->   Operation 1951 'getelementptr' 'temp_7_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1952 [2/2] (2.30ns)   --->   "%temp_7_V_load_12 = load i8* %temp_7_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1952 'load' 'temp_7_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1953 [1/1] (0.00ns)   --->   "%lshr_ln1117_102 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_103, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1953 'partselect' 'lshr_ln1117_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1954 [1/1] (0.00ns)   --->   "%zext_ln1117_103 = zext i10 %lshr_ln1117_102 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1954 'zext' 'zext_ln1117_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1955 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_13 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_103" [cnn/src/dense.cpp:36]   --->   Operation 1955 'getelementptr' 'tempWeight_7_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1956 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_12 = load i8* %tempWeight_7_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1956 'load' 'tempWeight_7_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1957 [1/1] (1.73ns)   --->   "%add_ln33_88 = add i10 %i3_0_0, 104" [cnn/src/dense.cpp:33]   --->   Operation 1957 'add' 'add_ln33_88' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln33_103 = zext i10 %add_ln33_88 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1958 'zext' 'zext_ln33_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1959 [1/1] (1.67ns)   --->   "%add_ln35_104 = add i13 %zext_ln33_103, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1959 'add' 'add_ln35_104' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1960 [1/1] (0.00ns)   --->   "%lshr_ln1116_96 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_88, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1960 'partselect' 'lshr_ln1116_96' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln1116_97 = zext i7 %lshr_ln1116_96 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1961 'zext' 'zext_ln1116_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1962 [1/1] (0.00ns)   --->   "%temp_0_V_addr_14 = getelementptr [98 x i8]* %temp_0_V, i64 0, i64 %zext_ln1116_97" [cnn/src/dense.cpp:36]   --->   Operation 1962 'getelementptr' 'temp_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1963 [2/2] (2.30ns)   --->   "%temp_0_V_load_13 = load i8* %temp_0_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1963 'load' 'temp_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1964 [1/1] (0.00ns)   --->   "%lshr_ln1117_103 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_104, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1964 'partselect' 'lshr_ln1117_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln1117_104 = zext i10 %lshr_ln1117_103 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1965 'zext' 'zext_ln1117_104' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1966 [1/1] (0.00ns)   --->   "%tempWeight_0_V_addr_14 = getelementptr [980 x i8]* %tempWeight_0_V, i64 0, i64 %zext_ln1117_104" [cnn/src/dense.cpp:36]   --->   Operation 1966 'getelementptr' 'tempWeight_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1967 [2/2] (3.25ns)   --->   "%tempWeight_0_V_load_13 = load i8* %tempWeight_0_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1967 'load' 'tempWeight_0_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1968 [1/1] (1.73ns)   --->   "%add_ln33_89 = add i10 %i3_0_0, 105" [cnn/src/dense.cpp:33]   --->   Operation 1968 'add' 'add_ln33_89' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln33_104 = zext i10 %add_ln33_89 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1969 'zext' 'zext_ln33_104' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1970 [1/1] (1.67ns)   --->   "%add_ln35_105 = add i13 %zext_ln33_104, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1970 'add' 'add_ln35_105' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1971 [1/1] (0.00ns)   --->   "%lshr_ln1116_97 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_89, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1971 'partselect' 'lshr_ln1116_97' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1972 [1/1] (0.00ns)   --->   "%zext_ln1116_98 = zext i7 %lshr_ln1116_97 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1972 'zext' 'zext_ln1116_98' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1973 [1/1] (0.00ns)   --->   "%temp_1_V_addr_14 = getelementptr [98 x i8]* %temp_1_V, i64 0, i64 %zext_ln1116_98" [cnn/src/dense.cpp:36]   --->   Operation 1973 'getelementptr' 'temp_1_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1974 [2/2] (2.30ns)   --->   "%temp_1_V_load_13 = load i8* %temp_1_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1974 'load' 'temp_1_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1975 [1/1] (0.00ns)   --->   "%lshr_ln1117_104 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_105, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1975 'partselect' 'lshr_ln1117_104' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln1117_105 = zext i10 %lshr_ln1117_104 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1976 'zext' 'zext_ln1117_105' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1977 [1/1] (0.00ns)   --->   "%tempWeight_1_V_addr_14 = getelementptr [980 x i8]* %tempWeight_1_V, i64 0, i64 %zext_ln1117_105" [cnn/src/dense.cpp:36]   --->   Operation 1977 'getelementptr' 'tempWeight_1_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1978 [2/2] (3.25ns)   --->   "%tempWeight_1_V_load_13 = load i8* %tempWeight_1_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1978 'load' 'tempWeight_1_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1979 [1/1] (1.73ns)   --->   "%add_ln33_90 = add i10 %i3_0_0, 106" [cnn/src/dense.cpp:33]   --->   Operation 1979 'add' 'add_ln33_90' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1980 [1/1] (0.00ns)   --->   "%zext_ln33_105 = zext i10 %add_ln33_90 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1980 'zext' 'zext_ln33_105' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1981 [1/1] (1.67ns)   --->   "%add_ln35_106 = add i13 %zext_ln33_105, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1981 'add' 'add_ln35_106' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1982 [1/1] (0.00ns)   --->   "%lshr_ln1116_98 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_90, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1982 'partselect' 'lshr_ln1116_98' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln1116_99 = zext i7 %lshr_ln1116_98 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1983 'zext' 'zext_ln1116_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1984 [1/1] (0.00ns)   --->   "%temp_2_V_addr_14 = getelementptr [98 x i8]* %temp_2_V, i64 0, i64 %zext_ln1116_99" [cnn/src/dense.cpp:36]   --->   Operation 1984 'getelementptr' 'temp_2_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1985 [2/2] (2.30ns)   --->   "%temp_2_V_load_13 = load i8* %temp_2_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1985 'load' 'temp_2_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1986 [1/1] (0.00ns)   --->   "%lshr_ln1117_105 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_106, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1986 'partselect' 'lshr_ln1117_105' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln1117_106 = zext i10 %lshr_ln1117_105 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1987 'zext' 'zext_ln1117_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1988 [1/1] (0.00ns)   --->   "%tempWeight_2_V_addr_14 = getelementptr [980 x i8]* %tempWeight_2_V, i64 0, i64 %zext_ln1117_106" [cnn/src/dense.cpp:36]   --->   Operation 1988 'getelementptr' 'tempWeight_2_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1989 [2/2] (3.25ns)   --->   "%tempWeight_2_V_load_13 = load i8* %tempWeight_2_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1989 'load' 'tempWeight_2_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1990 [1/1] (1.73ns)   --->   "%add_ln33_91 = add i10 %i3_0_0, 107" [cnn/src/dense.cpp:33]   --->   Operation 1990 'add' 'add_ln33_91' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln33_106 = zext i10 %add_ln33_91 to i13" [cnn/src/dense.cpp:33]   --->   Operation 1991 'zext' 'zext_ln33_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1992 [1/1] (1.67ns)   --->   "%add_ln35_107 = add i13 %zext_ln33_106, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 1992 'add' 'add_ln35_107' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1993 [1/1] (0.00ns)   --->   "%lshr_ln1116_99 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_91, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 1993 'partselect' 'lshr_ln1116_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln1116_100 = zext i7 %lshr_ln1116_99 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1994 'zext' 'zext_ln1116_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1995 [1/1] (0.00ns)   --->   "%temp_3_V_addr_14 = getelementptr [98 x i8]* %temp_3_V, i64 0, i64 %zext_ln1116_100" [cnn/src/dense.cpp:36]   --->   Operation 1995 'getelementptr' 'temp_3_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1996 [2/2] (2.30ns)   --->   "%temp_3_V_load_13 = load i8* %temp_3_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 1996 'load' 'temp_3_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 1997 [1/1] (0.00ns)   --->   "%lshr_ln1117_106 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_107, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 1997 'partselect' 'lshr_ln1117_106' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln1117_107 = zext i10 %lshr_ln1117_106 to i64" [cnn/src/dense.cpp:36]   --->   Operation 1998 'zext' 'zext_ln1117_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1999 [1/1] (0.00ns)   --->   "%tempWeight_3_V_addr_14 = getelementptr [980 x i8]* %tempWeight_3_V, i64 0, i64 %zext_ln1117_107" [cnn/src/dense.cpp:36]   --->   Operation 1999 'getelementptr' 'tempWeight_3_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2000 [2/2] (3.25ns)   --->   "%tempWeight_3_V_load_13 = load i8* %tempWeight_3_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2000 'load' 'tempWeight_3_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2001 [1/1] (1.73ns)   --->   "%add_ln33_92 = add i10 %i3_0_0, 108" [cnn/src/dense.cpp:33]   --->   Operation 2001 'add' 'add_ln33_92' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln33_107 = zext i10 %add_ln33_92 to i13" [cnn/src/dense.cpp:33]   --->   Operation 2002 'zext' 'zext_ln33_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2003 [1/1] (1.67ns)   --->   "%add_ln35_108 = add i13 %zext_ln33_107, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 2003 'add' 'add_ln35_108' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2004 [1/1] (0.00ns)   --->   "%lshr_ln1116_100 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_92, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 2004 'partselect' 'lshr_ln1116_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln1116_101 = zext i7 %lshr_ln1116_100 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2005 'zext' 'zext_ln1116_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2006 [1/1] (0.00ns)   --->   "%temp_4_V_addr_14 = getelementptr [98 x i8]* %temp_4_V, i64 0, i64 %zext_ln1116_101" [cnn/src/dense.cpp:36]   --->   Operation 2006 'getelementptr' 'temp_4_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2007 [2/2] (2.30ns)   --->   "%temp_4_V_load_13 = load i8* %temp_4_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2007 'load' 'temp_4_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2008 [1/1] (0.00ns)   --->   "%lshr_ln1117_107 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_108, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 2008 'partselect' 'lshr_ln1117_107' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2009 [1/1] (0.00ns)   --->   "%zext_ln1117_108 = zext i10 %lshr_ln1117_107 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2009 'zext' 'zext_ln1117_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2010 [1/1] (0.00ns)   --->   "%tempWeight_4_V_addr_14 = getelementptr [980 x i8]* %tempWeight_4_V, i64 0, i64 %zext_ln1117_108" [cnn/src/dense.cpp:36]   --->   Operation 2010 'getelementptr' 'tempWeight_4_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2011 [2/2] (3.25ns)   --->   "%tempWeight_4_V_load_13 = load i8* %tempWeight_4_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2011 'load' 'tempWeight_4_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2012 [1/1] (1.73ns)   --->   "%add_ln33_93 = add i10 %i3_0_0, 109" [cnn/src/dense.cpp:33]   --->   Operation 2012 'add' 'add_ln33_93' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln33_108 = zext i10 %add_ln33_93 to i13" [cnn/src/dense.cpp:33]   --->   Operation 2013 'zext' 'zext_ln33_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2014 [1/1] (1.67ns)   --->   "%add_ln35_109 = add i13 %zext_ln33_108, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 2014 'add' 'add_ln35_109' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2015 [1/1] (0.00ns)   --->   "%lshr_ln1116_101 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_93, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 2015 'partselect' 'lshr_ln1116_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2016 [1/1] (0.00ns)   --->   "%zext_ln1116_102 = zext i7 %lshr_ln1116_101 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2016 'zext' 'zext_ln1116_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2017 [1/1] (0.00ns)   --->   "%temp_5_V_addr_14 = getelementptr [98 x i8]* %temp_5_V, i64 0, i64 %zext_ln1116_102" [cnn/src/dense.cpp:36]   --->   Operation 2017 'getelementptr' 'temp_5_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2018 [2/2] (2.30ns)   --->   "%temp_5_V_load_13 = load i8* %temp_5_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2018 'load' 'temp_5_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2019 [1/1] (0.00ns)   --->   "%lshr_ln1117_108 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_109, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 2019 'partselect' 'lshr_ln1117_108' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2020 [1/1] (0.00ns)   --->   "%zext_ln1117_109 = zext i10 %lshr_ln1117_108 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2020 'zext' 'zext_ln1117_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2021 [1/1] (0.00ns)   --->   "%tempWeight_5_V_addr_14 = getelementptr [980 x i8]* %tempWeight_5_V, i64 0, i64 %zext_ln1117_109" [cnn/src/dense.cpp:36]   --->   Operation 2021 'getelementptr' 'tempWeight_5_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2022 [2/2] (3.25ns)   --->   "%tempWeight_5_V_load_13 = load i8* %tempWeight_5_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2022 'load' 'tempWeight_5_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2023 [1/1] (1.73ns)   --->   "%add_ln33_94 = add i10 %i3_0_0, 110" [cnn/src/dense.cpp:33]   --->   Operation 2023 'add' 'add_ln33_94' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln33_109 = zext i10 %add_ln33_94 to i13" [cnn/src/dense.cpp:33]   --->   Operation 2024 'zext' 'zext_ln33_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2025 [1/1] (1.67ns)   --->   "%add_ln35_110 = add i13 %zext_ln33_109, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 2025 'add' 'add_ln35_110' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2026 [1/1] (0.00ns)   --->   "%lshr_ln1116_102 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_94, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 2026 'partselect' 'lshr_ln1116_102' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2027 [1/1] (0.00ns)   --->   "%zext_ln1116_103 = zext i7 %lshr_ln1116_102 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2027 'zext' 'zext_ln1116_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2028 [1/1] (0.00ns)   --->   "%temp_6_V_addr_14 = getelementptr [98 x i8]* %temp_6_V, i64 0, i64 %zext_ln1116_103" [cnn/src/dense.cpp:36]   --->   Operation 2028 'getelementptr' 'temp_6_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2029 [2/2] (2.30ns)   --->   "%temp_6_V_load_13 = load i8* %temp_6_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2029 'load' 'temp_6_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2030 [1/1] (0.00ns)   --->   "%lshr_ln1117_109 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_110, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 2030 'partselect' 'lshr_ln1117_109' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln1117_110 = zext i10 %lshr_ln1117_109 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2031 'zext' 'zext_ln1117_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2032 [1/1] (0.00ns)   --->   "%tempWeight_6_V_addr_14 = getelementptr [980 x i8]* %tempWeight_6_V, i64 0, i64 %zext_ln1117_110" [cnn/src/dense.cpp:36]   --->   Operation 2032 'getelementptr' 'tempWeight_6_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2033 [2/2] (3.25ns)   --->   "%tempWeight_6_V_load_13 = load i8* %tempWeight_6_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2033 'load' 'tempWeight_6_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2034 [1/1] (1.73ns)   --->   "%add_ln33_95 = add i10 %i3_0_0, 111" [cnn/src/dense.cpp:33]   --->   Operation 2034 'add' 'add_ln33_95' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln33_110 = zext i10 %add_ln33_95 to i13" [cnn/src/dense.cpp:33]   --->   Operation 2035 'zext' 'zext_ln33_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2036 [1/1] (1.67ns)   --->   "%add_ln35_111 = add i13 %zext_ln33_110, %phi_mul" [cnn/src/dense.cpp:35]   --->   Operation 2036 'add' 'add_ln35_111' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2037 [1/1] (0.00ns)   --->   "%lshr_ln1116_103 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %add_ln33_95, i32 3, i32 9)" [cnn/src/dense.cpp:36]   --->   Operation 2037 'partselect' 'lshr_ln1116_103' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln1116_104 = zext i7 %lshr_ln1116_103 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2038 'zext' 'zext_ln1116_104' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2039 [1/1] (0.00ns)   --->   "%temp_7_V_addr_14 = getelementptr [98 x i8]* %temp_7_V, i64 0, i64 %zext_ln1116_104" [cnn/src/dense.cpp:36]   --->   Operation 2039 'getelementptr' 'temp_7_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2040 [2/2] (2.30ns)   --->   "%temp_7_V_load_13 = load i8* %temp_7_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2040 'load' 'temp_7_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2041 [1/1] (0.00ns)   --->   "%lshr_ln1117_110 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln35_111, i32 3, i32 12)" [cnn/src/dense.cpp:36]   --->   Operation 2041 'partselect' 'lshr_ln1117_110' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2042 [1/1] (0.00ns)   --->   "%zext_ln1117_111 = zext i10 %lshr_ln1117_110 to i64" [cnn/src/dense.cpp:36]   --->   Operation 2042 'zext' 'zext_ln1117_111' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2043 [1/1] (0.00ns)   --->   "%tempWeight_7_V_addr_14 = getelementptr [980 x i8]* %tempWeight_7_V, i64 0, i64 %zext_ln1117_111" [cnn/src/dense.cpp:36]   --->   Operation 2043 'getelementptr' 'tempWeight_7_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 2044 [2/2] (3.25ns)   --->   "%tempWeight_7_V_load_13 = load i8* %tempWeight_7_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2044 'load' 'tempWeight_7_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_36 : Operation 2045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_51 = add i8 %add_ln703_47, %add_ln703_50" [cnn/src/dense.cpp:37]   --->   Operation 2045 'add' 'add_ln703_51' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2046 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_52 = add i8 %add_ln703_45, %add_ln703_51" [cnn/src/dense.cpp:37]   --->   Operation 2046 'add' 'add_ln703_52' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_53 = add i8 %add_ln703_39, %add_ln703_52" [cnn/src/dense.cpp:37]   --->   Operation 2047 'add' 'add_ln703_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2048 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_54 = add i8 %add_ln703_26, %add_ln703_53" [cnn/src/dense.cpp:37]   --->   Operation 2048 'add' 'add_ln703_54' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_61 = add i8 %trunc_ln708_64, %trunc_ln708_63" [cnn/src/dense.cpp:37]   --->   Operation 2049 'add' 'add_ln703_61' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2050 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_62 = add i8 %trunc_ln708_62, %add_ln703_61" [cnn/src/dense.cpp:37]   --->   Operation 2050 'add' 'add_ln703_62' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2051 [1/1] (1.91ns)   --->   "%add_ln703_63 = add i8 %trunc_ln708_66, %trunc_ln708_65" [cnn/src/dense.cpp:37]   --->   Operation 2051 'add' 'add_ln703_63' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_64 = add i8 %trunc_ln708_68, %trunc_ln708_67" [cnn/src/dense.cpp:37]   --->   Operation 2052 'add' 'add_ln703_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2053 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_65 = add i8 %add_ln703_63, %add_ln703_64" [cnn/src/dense.cpp:37]   --->   Operation 2053 'add' 'add_ln703_65' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_68 = add i8 %trunc_ln708_71, %trunc_ln708_70" [cnn/src/dense.cpp:37]   --->   Operation 2054 'add' 'add_ln703_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2055 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_69 = add i8 %trunc_ln708_69, %add_ln703_68" [cnn/src/dense.cpp:37]   --->   Operation 2055 'add' 'add_ln703_69' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2056 [1/1] (1.91ns)   --->   "%add_ln703_70 = add i8 %trunc_ln708_73, %trunc_ln708_72" [cnn/src/dense.cpp:37]   --->   Operation 2056 'add' 'add_ln703_70' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2057 [1/1] (1.91ns)   --->   "%add_ln703_71 = add i8 %trunc_ln708_75, %trunc_ln708_74" [cnn/src/dense.cpp:37]   --->   Operation 2057 'add' 'add_ln703_71' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_72 = add i8 %add_ln703_70, %add_ln703_71" [cnn/src/dense.cpp:37]   --->   Operation 2058 'add' 'add_ln703_72' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2059 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_73 = add i8 %add_ln703_69, %add_ln703_72" [cnn/src/dense.cpp:37]   --->   Operation 2059 'add' 'add_ln703_73' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_74 = add i8 %trunc_ln708_78, %trunc_ln708_77" [cnn/src/dense.cpp:37]   --->   Operation 2060 'add' 'add_ln703_74' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 2061 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_75 = add i8 %trunc_ln708_76, %add_ln703_74" [cnn/src/dense.cpp:37]   --->   Operation 2061 'add' 'add_ln703_75' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 32> <Delay = 7.42>
ST_37 : Operation 2062 [1/2] (2.30ns)   --->   "%temp_0_V_load_12 = load i8* %temp_0_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2062 'load' 'temp_0_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2063 [1/1] (0.00ns)   --->   "%sext_ln1117_96 = sext i8 %temp_0_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2063 'sext' 'sext_ln1117_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2064 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_12 = load i8* %tempWeight_0_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2064 'load' 'tempWeight_0_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i8 %tempWeight_0_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2065 'sext' 'sext_ln1118_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2066 [1/1] (4.17ns)   --->   "%mul_ln1118_96 = mul i11 %sext_ln1118_96, %sext_ln1117_96" [cnn/src/dense.cpp:36]   --->   Operation 2066 'mul' 'mul_ln1118_96' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2067 [1/1] (0.00ns)   --->   "%trunc_ln708_95 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_96, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2067 'partselect' 'trunc_ln708_95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2068 [1/2] (2.30ns)   --->   "%temp_1_V_load_12 = load i8* %temp_1_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2068 'load' 'temp_1_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln1117_97 = sext i8 %temp_1_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2069 'sext' 'sext_ln1117_97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2070 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_12 = load i8* %tempWeight_1_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2070 'load' 'tempWeight_1_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i8 %tempWeight_1_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2071 'sext' 'sext_ln1118_97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2072 [1/1] (4.17ns)   --->   "%mul_ln1118_97 = mul i11 %sext_ln1118_97, %sext_ln1117_97" [cnn/src/dense.cpp:36]   --->   Operation 2072 'mul' 'mul_ln1118_97' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln708_96 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_97, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2073 'partselect' 'trunc_ln708_96' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2074 [1/2] (2.30ns)   --->   "%temp_2_V_load_12 = load i8* %temp_2_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2074 'load' 'temp_2_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1117_98 = sext i8 %temp_2_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2075 'sext' 'sext_ln1117_98' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2076 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_12 = load i8* %tempWeight_2_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2076 'load' 'tempWeight_2_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i8 %tempWeight_2_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2077 'sext' 'sext_ln1118_98' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2078 [1/1] (4.17ns)   --->   "%mul_ln1118_98 = mul i11 %sext_ln1118_98, %sext_ln1117_98" [cnn/src/dense.cpp:36]   --->   Operation 2078 'mul' 'mul_ln1118_98' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2079 [1/1] (0.00ns)   --->   "%trunc_ln708_97 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_98, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2079 'partselect' 'trunc_ln708_97' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2080 [1/2] (2.30ns)   --->   "%temp_3_V_load_12 = load i8* %temp_3_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2080 'load' 'temp_3_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln1117_99 = sext i8 %temp_3_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2081 'sext' 'sext_ln1117_99' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2082 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_12 = load i8* %tempWeight_3_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2082 'load' 'tempWeight_3_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i8 %tempWeight_3_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2083 'sext' 'sext_ln1118_99' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2084 [1/1] (4.17ns)   --->   "%mul_ln1118_99 = mul i11 %sext_ln1118_99, %sext_ln1117_99" [cnn/src/dense.cpp:36]   --->   Operation 2084 'mul' 'mul_ln1118_99' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2085 [1/1] (0.00ns)   --->   "%trunc_ln708_98 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_99, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2085 'partselect' 'trunc_ln708_98' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2086 [1/2] (2.30ns)   --->   "%temp_4_V_load_12 = load i8* %temp_4_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2086 'load' 'temp_4_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln1117_100 = sext i8 %temp_4_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2087 'sext' 'sext_ln1117_100' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2088 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_12 = load i8* %tempWeight_4_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2088 'load' 'tempWeight_4_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i8 %tempWeight_4_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2089 'sext' 'sext_ln1118_100' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2090 [1/1] (4.17ns)   --->   "%mul_ln1118_100 = mul i11 %sext_ln1118_100, %sext_ln1117_100" [cnn/src/dense.cpp:36]   --->   Operation 2090 'mul' 'mul_ln1118_100' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2091 [1/1] (0.00ns)   --->   "%trunc_ln708_99 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_100, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2091 'partselect' 'trunc_ln708_99' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2092 [1/2] (2.30ns)   --->   "%temp_5_V_load_12 = load i8* %temp_5_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2092 'load' 'temp_5_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln1117_101 = sext i8 %temp_5_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2093 'sext' 'sext_ln1117_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2094 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_12 = load i8* %tempWeight_5_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2094 'load' 'tempWeight_5_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i8 %tempWeight_5_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2095 'sext' 'sext_ln1118_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2096 [1/1] (4.17ns)   --->   "%mul_ln1118_101 = mul i11 %sext_ln1118_101, %sext_ln1117_101" [cnn/src/dense.cpp:36]   --->   Operation 2096 'mul' 'mul_ln1118_101' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln708_100 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_101, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2097 'partselect' 'trunc_ln708_100' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2098 [1/2] (2.30ns)   --->   "%temp_6_V_load_12 = load i8* %temp_6_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2098 'load' 'temp_6_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln1117_102 = sext i8 %temp_6_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2099 'sext' 'sext_ln1117_102' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2100 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_12 = load i8* %tempWeight_6_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2100 'load' 'tempWeight_6_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i8 %tempWeight_6_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2101 'sext' 'sext_ln1118_102' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2102 [1/1] (4.17ns)   --->   "%mul_ln1118_102 = mul i11 %sext_ln1118_102, %sext_ln1117_102" [cnn/src/dense.cpp:36]   --->   Operation 2102 'mul' 'mul_ln1118_102' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln708_101 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_102, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2103 'partselect' 'trunc_ln708_101' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2104 [1/2] (2.30ns)   --->   "%temp_7_V_load_12 = load i8* %temp_7_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2104 'load' 'temp_7_V_load_12' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1117_103 = sext i8 %temp_7_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2105 'sext' 'sext_ln1117_103' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2106 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_12 = load i8* %tempWeight_7_V_addr_13, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2106 'load' 'tempWeight_7_V_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i8 %tempWeight_7_V_load_12 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2107 'sext' 'sext_ln1118_103' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2108 [1/1] (4.17ns)   --->   "%mul_ln1118_103 = mul i11 %sext_ln1118_103, %sext_ln1117_103" [cnn/src/dense.cpp:36]   --->   Operation 2108 'mul' 'mul_ln1118_103' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2109 [1/1] (0.00ns)   --->   "%trunc_ln708_102 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_103, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2109 'partselect' 'trunc_ln708_102' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2110 [1/2] (2.30ns)   --->   "%temp_0_V_load_13 = load i8* %temp_0_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2110 'load' 'temp_0_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln1117_104 = sext i8 %temp_0_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2111 'sext' 'sext_ln1117_104' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2112 [1/2] (3.25ns)   --->   "%tempWeight_0_V_load_13 = load i8* %tempWeight_0_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2112 'load' 'tempWeight_0_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i8 %tempWeight_0_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2113 'sext' 'sext_ln1118_104' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2114 [1/1] (4.17ns)   --->   "%mul_ln1118_104 = mul i11 %sext_ln1118_104, %sext_ln1117_104" [cnn/src/dense.cpp:36]   --->   Operation 2114 'mul' 'mul_ln1118_104' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2115 [1/1] (0.00ns)   --->   "%trunc_ln708_103 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_104, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2115 'partselect' 'trunc_ln708_103' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2116 [1/2] (2.30ns)   --->   "%temp_1_V_load_13 = load i8* %temp_1_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2116 'load' 'temp_1_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln1117_105 = sext i8 %temp_1_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2117 'sext' 'sext_ln1117_105' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2118 [1/2] (3.25ns)   --->   "%tempWeight_1_V_load_13 = load i8* %tempWeight_1_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2118 'load' 'tempWeight_1_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i8 %tempWeight_1_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2119 'sext' 'sext_ln1118_105' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2120 [1/1] (4.17ns)   --->   "%mul_ln1118_105 = mul i11 %sext_ln1118_105, %sext_ln1117_105" [cnn/src/dense.cpp:36]   --->   Operation 2120 'mul' 'mul_ln1118_105' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2121 [1/1] (0.00ns)   --->   "%trunc_ln708_104 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_105, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2121 'partselect' 'trunc_ln708_104' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2122 [1/2] (2.30ns)   --->   "%temp_2_V_load_13 = load i8* %temp_2_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2122 'load' 'temp_2_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln1117_106 = sext i8 %temp_2_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2123 'sext' 'sext_ln1117_106' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2124 [1/2] (3.25ns)   --->   "%tempWeight_2_V_load_13 = load i8* %tempWeight_2_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2124 'load' 'tempWeight_2_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i8 %tempWeight_2_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2125 'sext' 'sext_ln1118_106' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2126 [1/1] (4.17ns)   --->   "%mul_ln1118_106 = mul i11 %sext_ln1118_106, %sext_ln1117_106" [cnn/src/dense.cpp:36]   --->   Operation 2126 'mul' 'mul_ln1118_106' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln708_105 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_106, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2127 'partselect' 'trunc_ln708_105' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2128 [1/2] (2.30ns)   --->   "%temp_3_V_load_13 = load i8* %temp_3_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2128 'load' 'temp_3_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2129 [1/1] (0.00ns)   --->   "%sext_ln1117_107 = sext i8 %temp_3_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2129 'sext' 'sext_ln1117_107' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2130 [1/2] (3.25ns)   --->   "%tempWeight_3_V_load_13 = load i8* %tempWeight_3_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2130 'load' 'tempWeight_3_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i8 %tempWeight_3_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2131 'sext' 'sext_ln1118_107' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2132 [1/1] (4.17ns)   --->   "%mul_ln1118_107 = mul i11 %sext_ln1118_107, %sext_ln1117_107" [cnn/src/dense.cpp:36]   --->   Operation 2132 'mul' 'mul_ln1118_107' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2133 [1/1] (0.00ns)   --->   "%trunc_ln708_106 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_107, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2133 'partselect' 'trunc_ln708_106' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2134 [1/2] (2.30ns)   --->   "%temp_4_V_load_13 = load i8* %temp_4_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2134 'load' 'temp_4_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln1117_108 = sext i8 %temp_4_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2135 'sext' 'sext_ln1117_108' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2136 [1/2] (3.25ns)   --->   "%tempWeight_4_V_load_13 = load i8* %tempWeight_4_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2136 'load' 'tempWeight_4_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2137 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i8 %tempWeight_4_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2137 'sext' 'sext_ln1118_108' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2138 [1/1] (4.17ns)   --->   "%mul_ln1118_108 = mul i11 %sext_ln1118_108, %sext_ln1117_108" [cnn/src/dense.cpp:36]   --->   Operation 2138 'mul' 'mul_ln1118_108' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2139 [1/1] (0.00ns)   --->   "%trunc_ln708_107 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_108, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2139 'partselect' 'trunc_ln708_107' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2140 [1/2] (2.30ns)   --->   "%temp_5_V_load_13 = load i8* %temp_5_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2140 'load' 'temp_5_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln1117_109 = sext i8 %temp_5_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2141 'sext' 'sext_ln1117_109' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2142 [1/2] (3.25ns)   --->   "%tempWeight_5_V_load_13 = load i8* %tempWeight_5_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2142 'load' 'tempWeight_5_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i8 %tempWeight_5_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2143 'sext' 'sext_ln1118_109' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2144 [1/1] (4.17ns)   --->   "%mul_ln1118_109 = mul i11 %sext_ln1118_109, %sext_ln1117_109" [cnn/src/dense.cpp:36]   --->   Operation 2144 'mul' 'mul_ln1118_109' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2145 [1/1] (0.00ns)   --->   "%trunc_ln708_108 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_109, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2145 'partselect' 'trunc_ln708_108' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2146 [1/2] (2.30ns)   --->   "%temp_6_V_load_13 = load i8* %temp_6_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2146 'load' 'temp_6_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln1117_110 = sext i8 %temp_6_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2147 'sext' 'sext_ln1117_110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2148 [1/2] (3.25ns)   --->   "%tempWeight_6_V_load_13 = load i8* %tempWeight_6_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2148 'load' 'tempWeight_6_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i8 %tempWeight_6_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2149 'sext' 'sext_ln1118_110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2150 [1/1] (4.17ns)   --->   "%mul_ln1118_110 = mul i11 %sext_ln1118_110, %sext_ln1117_110" [cnn/src/dense.cpp:36]   --->   Operation 2150 'mul' 'mul_ln1118_110' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2151 [1/1] (0.00ns)   --->   "%trunc_ln708_109 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_110, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2151 'partselect' 'trunc_ln708_109' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2152 [1/2] (2.30ns)   --->   "%temp_7_V_load_13 = load i8* %temp_7_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2152 'load' 'temp_7_V_load_13' <Predicate = true> <Delay = 2.30> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1117_111 = sext i8 %temp_7_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2153 'sext' 'sext_ln1117_111' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2154 [1/2] (3.25ns)   --->   "%tempWeight_7_V_load_13 = load i8* %tempWeight_7_V_addr_14, align 1" [cnn/src/dense.cpp:36]   --->   Operation 2154 'load' 'tempWeight_7_V_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 980> <RAM>
ST_37 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i8 %tempWeight_7_V_load_13 to i11" [cnn/src/dense.cpp:36]   --->   Operation 2155 'sext' 'sext_ln1118_111' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2156 [1/1] (4.17ns)   --->   "%mul_ln1118_111 = mul i11 %sext_ln1118_111, %sext_ln1117_111" [cnn/src/dense.cpp:36]   --->   Operation 2156 'mul' 'mul_ln1118_111' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2157 [1/1] (0.00ns)   --->   "%trunc_ln708_110 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %mul_ln1118_111, i32 3, i32 10)" [cnn/src/dense.cpp:36]   --->   Operation 2157 'partselect' 'trunc_ln708_110' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 2158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_66 = add i8 %add_ln703_62, %add_ln703_65" [cnn/src/dense.cpp:37]   --->   Operation 2158 'add' 'add_ln703_66' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2159 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_67 = add i8 %add_ln703_60, %add_ln703_66" [cnn/src/dense.cpp:37]   --->   Operation 2159 'add' 'add_ln703_67' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2160 [1/1] (1.91ns)   --->   "%add_ln703_76 = add i8 %trunc_ln708_80, %trunc_ln708_79" [cnn/src/dense.cpp:37]   --->   Operation 2160 'add' 'add_ln703_76' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2161 [1/1] (1.91ns)   --->   "%add_ln703_77 = add i8 %trunc_ln708_82, %trunc_ln708_81" [cnn/src/dense.cpp:37]   --->   Operation 2161 'add' 'add_ln703_77' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_78 = add i8 %add_ln703_76, %add_ln703_77" [cnn/src/dense.cpp:37]   --->   Operation 2162 'add' 'add_ln703_78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2163 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_79 = add i8 %add_ln703_75, %add_ln703_78" [cnn/src/dense.cpp:37]   --->   Operation 2163 'add' 'add_ln703_79' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_82 = add i8 %trunc_ln708_85, %trunc_ln708_84" [cnn/src/dense.cpp:37]   --->   Operation 2164 'add' 'add_ln703_82' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2165 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_83 = add i8 %trunc_ln708_83, %add_ln703_82" [cnn/src/dense.cpp:37]   --->   Operation 2165 'add' 'add_ln703_83' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2166 [1/1] (1.91ns)   --->   "%add_ln703_84 = add i8 %trunc_ln708_87, %trunc_ln708_86" [cnn/src/dense.cpp:37]   --->   Operation 2166 'add' 'add_ln703_84' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2167 [1/1] (1.91ns)   --->   "%add_ln703_85 = add i8 %trunc_ln708_89, %trunc_ln708_88" [cnn/src/dense.cpp:37]   --->   Operation 2167 'add' 'add_ln703_85' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_86 = add i8 %add_ln703_84, %add_ln703_85" [cnn/src/dense.cpp:37]   --->   Operation 2168 'add' 'add_ln703_86' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2169 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_87 = add i8 %add_ln703_83, %add_ln703_86" [cnn/src/dense.cpp:37]   --->   Operation 2169 'add' 'add_ln703_87' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_88 = add i8 %trunc_ln708_92, %trunc_ln708_91" [cnn/src/dense.cpp:37]   --->   Operation 2170 'add' 'add_ln703_88' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2171 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_89 = add i8 %trunc_ln708_90, %add_ln703_88" [cnn/src/dense.cpp:37]   --->   Operation 2171 'add' 'add_ln703_89' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 2172 [1/1] (1.91ns)   --->   "%add_ln703_90 = add i8 %trunc_ln708_94, %trunc_ln708_93" [cnn/src/dense.cpp:37]   --->   Operation 2172 'add' 'add_ln703_90' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 7.33>
ST_38 : Operation 2173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_80 = add i8 %add_ln703_73, %add_ln703_79" [cnn/src/dense.cpp:37]   --->   Operation 2173 'add' 'add_ln703_80' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2174 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_81 = add i8 %add_ln703_67, %add_ln703_80" [cnn/src/dense.cpp:37]   --->   Operation 2174 'add' 'add_ln703_81' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_91 = add i8 %trunc_ln708_96, %trunc_ln708_95" [cnn/src/dense.cpp:37]   --->   Operation 2175 'add' 'add_ln703_91' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2176 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_92 = add i8 %add_ln703_90, %add_ln703_91" [cnn/src/dense.cpp:37]   --->   Operation 2176 'add' 'add_ln703_92' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_93 = add i8 %add_ln703_89, %add_ln703_92" [cnn/src/dense.cpp:37]   --->   Operation 2177 'add' 'add_ln703_93' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2178 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_94 = add i8 %add_ln703_87, %add_ln703_93" [cnn/src/dense.cpp:37]   --->   Operation 2178 'add' 'add_ln703_94' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_95 = add i8 %trunc_ln708_99, %trunc_ln708_98" [cnn/src/dense.cpp:37]   --->   Operation 2179 'add' 'add_ln703_95' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2180 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_96 = add i8 %trunc_ln708_97, %add_ln703_95" [cnn/src/dense.cpp:37]   --->   Operation 2180 'add' 'add_ln703_96' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2181 [1/1] (1.91ns)   --->   "%add_ln703_97 = add i8 %trunc_ln708_101, %trunc_ln708_100" [cnn/src/dense.cpp:37]   --->   Operation 2181 'add' 'add_ln703_97' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2182 [1/1] (1.91ns)   --->   "%add_ln703_98 = add i8 %trunc_ln708_103, %trunc_ln708_102" [cnn/src/dense.cpp:37]   --->   Operation 2182 'add' 'add_ln703_98' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_99 = add i8 %add_ln703_97, %add_ln703_98" [cnn/src/dense.cpp:37]   --->   Operation 2183 'add' 'add_ln703_99' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2184 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_100 = add i8 %add_ln703_96, %add_ln703_99" [cnn/src/dense.cpp:37]   --->   Operation 2184 'add' 'add_ln703_100' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_101 = add i8 %trunc_ln708_106, %trunc_ln708_105" [cnn/src/dense.cpp:37]   --->   Operation 2185 'add' 'add_ln703_101' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2186 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_102 = add i8 %trunc_ln708_104, %add_ln703_101" [cnn/src/dense.cpp:37]   --->   Operation 2186 'add' 'add_ln703_102' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2187 [1/1] (1.91ns)   --->   "%add_ln703_103 = add i8 %trunc_ln708_108, %trunc_ln708_107" [cnn/src/dense.cpp:37]   --->   Operation 2187 'add' 'add_ln703_103' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_104 = add i8 %trunc_ln708_110, %trunc_ln708_109" [cnn/src/dense.cpp:37]   --->   Operation 2188 'add' 'add_ln703_104' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 2189 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_105 = add i8 %add_ln703_103, %add_ln703_104" [cnn/src/dense.cpp:37]   --->   Operation 2189 'add' 'add_ln703_105' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 34> <Delay = 7.33>
ST_39 : Operation 2190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_106 = add i8 %add_ln703_102, %add_ln703_105" [cnn/src/dense.cpp:37]   --->   Operation 2190 'add' 'add_ln703_106' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2191 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_107 = add i8 %add_ln703_100, %add_ln703_106" [cnn/src/dense.cpp:37]   --->   Operation 2191 'add' 'add_ln703_107' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_108 = add i8 %add_ln703_94, %add_ln703_107" [cnn/src/dense.cpp:37]   --->   Operation 2192 'add' 'add_ln703_108' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 2193 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_109 = add i8 %add_ln703_81, %add_ln703_108" [cnn/src/dense.cpp:37]   --->   Operation 2193 'add' 'add_ln703_109' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 35> <Delay = 3.66>
ST_40 : Operation 2194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_110 = add i8 %add_ln703_54, %add_ln703_109" [cnn/src/dense.cpp:37]   --->   Operation 2194 'add' 'add_ln703_110' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2195 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln703_111 = add i8 %add_ln703_110, %p_Val2_1_0" [cnn/src/dense.cpp:37]   --->   Operation 2195 'add' 'add_ln703_111' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 2196 [1/1] (0.00ns)   --->   "br label %5" [cnn/src/dense.cpp:33]   --->   Operation 2196 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 26> <Delay = 8.75>
ST_41 : Operation 2197 [1/1] (8.75ns)   --->   "%fcBias_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %fcBias_V_addr_1, i32 1)" [cnn/src/dense.cpp:39]   --->   Operation 2197 'writereq' 'fcBias_V_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 27> <Delay = 8.75>
ST_42 : Operation 2198 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %fcBias_V_addr_1, i8 %p_Val2_1_0, i1 true)" [cnn/src/dense.cpp:39]   --->   Operation 2198 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 28> <Delay = 8.75>
ST_43 : Operation 2199 [5/5] (8.75ns)   --->   "%fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:39]   --->   Operation 2199 'writeresp' 'fcBias_V_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 29> <Delay = 8.75>
ST_44 : Operation 2200 [4/5] (8.75ns)   --->   "%fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:39]   --->   Operation 2200 'writeresp' 'fcBias_V_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 30> <Delay = 8.75>
ST_45 : Operation 2201 [3/5] (8.75ns)   --->   "%fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:39]   --->   Operation 2201 'writeresp' 'fcBias_V_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 31> <Delay = 8.75>
ST_46 : Operation 2202 [2/5] (8.75ns)   --->   "%fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:39]   --->   Operation 2202 'writeresp' 'fcBias_V_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 32> <Delay = 8.75>
ST_47 : Operation 2203 [1/5] (8.75ns)   --->   "%fcBias_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %fcBias_V_addr_1)" [cnn/src/dense.cpp:39]   --->   Operation 2203 'writeresp' 'fcBias_V_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 2204 [1/1] (0.00ns)   --->   "br label %.preheader2622" [cnn/src/dense.cpp:30]   --->   Operation 2204 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	wire read on port 'input_V_offset' (cnn/src/dense.cpp:8) [9]  (0 ns)
	'getelementptr' operation ('input_V_addr_1', cnn/src/dense.cpp:7) [15]  (0 ns)
	bus request on port 'input_V' (cnn/src/dense.cpp:16) [36]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:16) [36]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:16) [36]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:16) [36]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:16) [36]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:16) [36]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:16) [36]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:16) [45]  (8.75 ns)

 <State 9>: 2.3ns
The critical path consists of the following:
	'store' operation ('store_ln16', cnn/src/dense.cpp:16) of variable 'input_V_addr_1_read', cnn/src/dense.cpp:16 on array 'temp[6].V', cnn/src/dense.cpp:14 [59]  (2.3 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [85]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [85]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [85]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [85]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [85]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:21) [85]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:21) [94]  (8.75 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln21', cnn/src/dense.cpp:21) of variable 'input_V_addr_read', cnn/src/dense.cpp:21 on array 'tempWeight[6].V', cnn/src/dense.cpp:19 [108]  (3.25 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 2.55ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn/src/dense.cpp:30) [136]  (0 ns)
	'add' operation ('add_ln31', cnn/src/dense.cpp:31) [145]  (2.55 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:31) [148]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:31) [148]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:31) [148]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:31) [148]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:31) [148]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:31) [148]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:31) [148]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_V' (cnn/src/dense.cpp:31) [149]  (8.75 ns)

 <State 29>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum.V') with incoming values : ('sum.V', cnn/src/dense.cpp:31) ('add_ln703_111', cnn/src/dense.cpp:37) [152]  (1.77 ns)

 <State 30>: 4.93ns
The critical path consists of the following:
	'phi' operation ('i3_0_0', cnn/src/dense.cpp:33) with incoming values : ('add_ln33_96', cnn/src/dense.cpp:33) [153]  (0 ns)
	'add' operation ('add_ln35', cnn/src/dense.cpp:35) [159]  (1.68 ns)
	'getelementptr' operation ('tempWeight_0_V_addr_1', cnn/src/dense.cpp:36) [167]  (0 ns)
	'load' operation ('tempWeight_0_V_load', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [168]  (3.25 ns)

 <State 31>: 7.42ns
The critical path consists of the following:
	'load' operation ('tempWeight_0_V_load', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [168]  (3.25 ns)
	'mul' operation ('mul_ln1118', cnn/src/dense.cpp:36) [170]  (4.17 ns)

 <State 32>: 7.42ns
The critical path consists of the following:
	'load' operation ('tempWeight_0_V_load_2', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [394]  (3.25 ns)
	'mul' operation ('mul_ln1118_16', cnn/src/dense.cpp:36) [396]  (4.17 ns)

 <State 33>: 7.42ns
The critical path consists of the following:
	'load' operation ('tempWeight_0_V_load_4', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [634]  (3.25 ns)
	'mul' operation ('mul_ln1118_32', cnn/src/dense.cpp:36) [636]  (4.17 ns)

 <State 34>: 7.42ns
The critical path consists of the following:
	'load' operation ('tempWeight_0_V_load_6', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [874]  (3.25 ns)
	'mul' operation ('mul_ln1118_48', cnn/src/dense.cpp:36) [876]  (4.17 ns)

 <State 35>: 7.42ns
The critical path consists of the following:
	'load' operation ('tempWeight_0_V_load_8', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [1114]  (3.25 ns)
	'mul' operation ('mul_ln1118_64', cnn/src/dense.cpp:36) [1116]  (4.17 ns)

 <State 36>: 7.42ns
The critical path consists of the following:
	'load' operation ('tempWeight_0_V_load_10', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [1354]  (3.25 ns)
	'mul' operation ('mul_ln1118_80', cnn/src/dense.cpp:36) [1356]  (4.17 ns)

 <State 37>: 7.42ns
The critical path consists of the following:
	'load' operation ('tempWeight_0_V_load_12', cnn/src/dense.cpp:36) on array 'tempWeight[0].V', cnn/src/dense.cpp:19 [1594]  (3.25 ns)
	'mul' operation ('mul_ln1118_96', cnn/src/dense.cpp:36) [1596]  (4.17 ns)

 <State 38>: 7.34ns
The critical path consists of the following:
	'add' operation ('add_ln703_91', cnn/src/dense.cpp:37) [1914]  (0 ns)
	'add' operation ('add_ln703_92', cnn/src/dense.cpp:37) [1915]  (3.67 ns)
	'add' operation ('add_ln703_93', cnn/src/dense.cpp:37) [1916]  (0 ns)
	'add' operation ('add_ln703_94', cnn/src/dense.cpp:37) [1917]  (3.67 ns)

 <State 39>: 7.34ns
The critical path consists of the following:
	'add' operation ('add_ln703_106', cnn/src/dense.cpp:37) [1929]  (0 ns)
	'add' operation ('add_ln703_107', cnn/src/dense.cpp:37) [1930]  (3.67 ns)
	'add' operation ('add_ln703_108', cnn/src/dense.cpp:37) [1931]  (0 ns)
	'add' operation ('add_ln703_109', cnn/src/dense.cpp:37) [1932]  (3.67 ns)

 <State 40>: 3.67ns
The critical path consists of the following:
	'add' operation ('add_ln703_110', cnn/src/dense.cpp:37) [1933]  (0 ns)
	'add' operation ('add_ln703_111', cnn/src/dense.cpp:37) [1934]  (3.67 ns)

 <State 41>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_V' (cnn/src/dense.cpp:39) [1941]  (8.75 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus write on port 'input_V' (cnn/src/dense.cpp:39) [1942]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:39) [1943]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:39) [1943]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:39) [1943]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:39) [1943]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus access on port 'input_V' (cnn/src/dense.cpp:39) [1943]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
