<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G518X Driver Library: dl_i2s.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G518X Driver Library
   &#160;<span id="projectnumber">2.09.00.01</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_f0e6007746a7b6bf614bd6d461732893.html">english</a></li><li class="navelem"><a class="el" href="dir_879c3da419080b6b5ca3ffff95d8ae9b.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_85b0b0570bf12ab94ad0c18f916b5b02.html">mspm0g518x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_5d096de17b4e91674899bc4191bbf082.html">source</a></li><li class="navelem"><a class="el" href="dir_b59dfc0822ee2d882c2201216655137d.html">ti</a></li><li class="navelem"><a class="el" href="dir_c731f3a34b6a30fa85bc5013c0fe0621.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dl_i2s.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Inter-Integrated Circuit Sound (I2S) Driver Library. </p>
<hr/>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/devices/msp/msp.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__common_8h_source.html">ti/driverlib/dl_common.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dl_i2s.h:</div>
<div class="dyncontent">
<div class="center"><img src="dl__i2s_8h__incl.png" border="0" usemap="#dl__i2s_8h" alt=""/></div>
<map name="dl__i2s_8h" id="dl__i2s_8h">
<area shape="rect" id="node5" href="dl__common_8h.html" title="DriverLib Common APIs. " alt="" coords="259,80,440,107"/>
</map>
</div>
</div>
<p><a href="dl__i2s_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___i2_s.html#ga12c3ab65db530c98b725dffd5c1a6e69">DL_I2S_setClockConfig</a>.  <a href="struct_d_l___i2_s___clock_config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___i2_s___config.html">DL_I2S_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___i2_s.html#gab35cdd223c7e17a1e8762e210ec3b12d">DL_I2S_init</a>.  <a href="struct_d_l___i2_s___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga45b8b9e91d96775c7b95339925da6fc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga45b8b9e91d96775c7b95339925da6fc7">DEVICE_HAS_MULTIPLE_DATA_PIN</a></td></tr>
<tr class="memdesc:ga45b8b9e91d96775c7b95339925da6fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device supports multiple data pins. <br /></td></tr>
<tr class="separator:ga45b8b9e91d96775c7b95339925da6fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875b367a5a5c818307e581b4a40cc906"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga875b367a5a5c818307e581b4a40cc906">DL_I2S_MDIV_MINIMUM</a>&#160;&#160;&#160;((uint32_t)2U)</td></tr>
<tr class="memdesc:ga875b367a5a5c818307e581b4a40cc906"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Minimum factor of the division ratio used to generate the controller clock (MCLK). The minimum is 2, since 0 is evaluated as 1024, which is the maximum factor, and 1 is invalid. <br /></td></tr>
<tr class="separator:ga875b367a5a5c818307e581b4a40cc906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360d135d0917235cbac031c3471a781d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga360d135d0917235cbac031c3471a781d">DL_I2S_MDIV_MAXIMUM</a>&#160;&#160;&#160;((uint32_t)0U)</td></tr>
<tr class="memdesc:ga360d135d0917235cbac031c3471a781d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Maximum factor of the division ratio used to generate the controller clock (MCLK). The maximum is 0, which is interpreted as 1024. <br /></td></tr>
<tr class="separator:ga360d135d0917235cbac031c3471a781d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1345bad194536bba78ca0d29dfc56177"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1345bad194536bba78ca0d29dfc56177">DL_I2S_MDIV_INVALID</a>&#160;&#160;&#160;((uint32_t)1U)</td></tr>
<tr class="memdesc:ga1345bad194536bba78ca0d29dfc56177"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Invalid factor of the division ratio used to generate the controller clock (MCLK). This is 1. <br /></td></tr>
<tr class="separator:ga1345bad194536bba78ca0d29dfc56177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38565e5e27e4e582960814c862f798e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab38565e5e27e4e582960814c862f798e">DL_I2S_BDIV_MINIMUM</a>&#160;&#160;&#160;((uint32_t)2U)</td></tr>
<tr class="memdesc:gab38565e5e27e4e582960814c862f798e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Minimum factor of the division ratio used to generate BCLK. The minimum is 2, since the 0 is interpreted as 1024, which is the maximum factor, and 1 is invalid. <br /></td></tr>
<tr class="separator:gab38565e5e27e4e582960814c862f798e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7692dba40e324679aee7f225bf9623"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaca7692dba40e324679aee7f225bf9623">DL_I2S_BDIV_MAXIMUM</a>&#160;&#160;&#160;((uint32_t)0U)</td></tr>
<tr class="memdesc:gaca7692dba40e324679aee7f225bf9623"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Maximum factor of the division ratio used to generate BCLK. The maximum is 0, which is interpreted as 1024. <br /></td></tr>
<tr class="separator:gaca7692dba40e324679aee7f225bf9623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787d9a483684fd3295dc9fd23affac82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga787d9a483684fd3295dc9fd23affac82">DL_I2S_BDIV_INVALID</a>&#160;&#160;&#160;((uint32_t)1U)</td></tr>
<tr class="memdesc:ga787d9a483684fd3295dc9fd23affac82"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S Invalid factor of the division ratio used to generate BCLK. This is 1. <br /></td></tr>
<tr class="separator:ga787d9a483684fd3295dc9fd23affac82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467fe85e2ff7a70ebbbfe78fdd5f60ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html#ga467fe85e2ff7a70ebbbfe78fdd5f60ff">DL_I2S_INTERRUPT_WCLK_ERROR</a>&#160;&#160;&#160;(I2S_CPU_INT_IMASK_WCLKERR_EN)</td></tr>
<tr class="memdesc:ga467fe85e2ff7a70ebbbfe78fdd5f60ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">WCLK Error Interrupt. <br /></td></tr>
<tr class="separator:ga467fe85e2ff7a70ebbbfe78fdd5f60ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3099b47631ef57606b5645983651d2cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html#ga3099b47631ef57606b5645983651d2cd">DL_I2S_INTERRUPT_RXFIFO_TRIGGER</a>&#160;&#160;&#160;(I2S_CPU_INT_IMASK_RXINT_SET)</td></tr>
<tr class="memdesc:ga3099b47631ef57606b5645983651d2cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXFIFO Trigger when &gt;= trigger level Interrupt. <br /></td></tr>
<tr class="separator:ga3099b47631ef57606b5645983651d2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a967416269e068d5e460d0d608b00f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html#ga4a967416269e068d5e460d0d608b00f9">DL_I2S_INTERRUPT_TXFIFO_TRIGGER</a>&#160;&#160;&#160;(I2S_CPU_INT_IMASK_TXINT_SET)</td></tr>
<tr class="memdesc:ga4a967416269e068d5e460d0d608b00f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TXFIFO when &lt;= trigger level Interrupt. <br /></td></tr>
<tr class="separator:ga4a967416269e068d5e460d0d608b00f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce2a6bef49d694e16351eaf0589a557"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html#ga1ce2a6bef49d694e16351eaf0589a557">DL_I2S_INTERRUPT_DMA_DONE_RX</a>&#160;&#160;&#160;(I2S_CPU_INT_IMASK_DMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:ga1ce2a6bef49d694e16351eaf0589a557"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Done on RX Event Channel Interrupt. <br /></td></tr>
<tr class="separator:ga1ce2a6bef49d694e16351eaf0589a557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3a0c34dc1cd4ab8c2b597c8dd465b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html#ga0d3a0c34dc1cd4ab8c2b597c8dd465b0">DL_I2S_INTERRUPT_DMA_DONE_TX</a>&#160;&#160;&#160;(I2S_CPU_INT_IMASK_DMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:ga0d3a0c34dc1cd4ab8c2b597c8dd465b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Done on TX Event Channel Interrupt. <br /></td></tr>
<tr class="separator:ga0d3a0c34dc1cd4ab8c2b597c8dd465b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cf0dcfb13d9102eb558f0869ec97e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html#gac4cf0dcfb13d9102eb558f0869ec97e4">DL_I2S_INTERRUPT_RXFIFO_OVERFLOW</a>&#160;&#160;&#160;(I2S_CPU_INT_IMASK_RXFIFO_OVF_SET)</td></tr>
<tr class="memdesc:gac4cf0dcfb13d9102eb558f0869ec97e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXFIFO Overflow Event Interrupt. <br /></td></tr>
<tr class="separator:gac4cf0dcfb13d9102eb558f0869ec97e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed7437996c33ee375ad5cd5820fd955"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___i_n_t_e_r_r_u_p_t.html#ga5ed7437996c33ee375ad5cd5820fd955">DL_I2S_INTERRUPT_TXFIFO_UNDERFLOW</a>&#160;&#160;&#160;(I2S_CPU_INT_IMASK_TXFIFO_UNF_SET)</td></tr>
<tr class="memdesc:ga5ed7437996c33ee375ad5cd5820fd955"><td class="mdescLeft">&#160;</td><td class="mdescRight">TXFIFO Underflow Event Interrupt. <br /></td></tr>
<tr class="separator:ga5ed7437996c33ee375ad5cd5820fd955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e091ac739bb5e49179a2c89d68ae353"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html#ga4e091ac739bb5e49179a2c89d68ae353">DL_I2S_DMA_INTERRUPT_TX_TRIGGER</a>&#160;&#160;&#160;(I2S_DMA_TRIG_TX_IMASK_TXINT_SET)</td></tr>
<tr class="memdesc:ga4e091ac739bb5e49179a2c89d68ae353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit interrupt for DMA trigger. <br /></td></tr>
<tr class="separator:ga4e091ac739bb5e49179a2c89d68ae353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1df9e5ae2cb8f5609774df7e362703"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___i2_s___d_m_a___i_n_t_e_r_r_u_p_t.html#ga6e1df9e5ae2cb8f5609774df7e362703">DL_I2S_DMA_INTERRUPT_RX_TRIGGER</a>&#160;&#160;&#160;(I2S_DMA_TRIG_RX_IMASK_RXINT_SET)</td></tr>
<tr class="memdesc:ga6e1df9e5ae2cb8f5609774df7e362703"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive interrupt for DMA trigger. <br /></td></tr>
<tr class="separator:ga6e1df9e5ae2cb8f5609774df7e362703"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga61a022fedd408d6ca8141422b8d87742"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga61a022fedd408d6ca8141422b8d87742aefa93ed7a835eaf8cc03a6a967b8f584">DL_I2S_WORD_BAUD_CLOCK_SOURCE_NONE</a> = I2S_WCLKSRC_WBCLKSRC_NONE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga61a022fedd408d6ca8141422b8d87742a4dac1eff7ae51c65e42adcfc4ed6f438">DL_I2S_WORD_BAUD_CLOCK_SOURCE_EXTERNAL</a> = I2S_WCLKSRC_WBCLKSRC_EXT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga61a022fedd408d6ca8141422b8d87742a68acef6f42509928885e499ed454ee75">DL_I2S_WORD_BAUD_CLOCK_SOURCE_INTERNAL</a> = I2S_WCLKSRC_WBCLKSRC_INT
<br />
 }</td></tr>
<tr class="separator:ga61a022fedd408d6ca8141422b8d87742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5a003d13a9e28047b3ba3c27ba52c3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1e5a003d13a9e28047b3ba3c27ba52c3a5ef5ed34611d822db0fa6dc1612acbf9">DL_I2S_CLOCK_SOURCE_SYSOSC</a> = I2S_CLKCFG_DAICLK_SYSOSC, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1e5a003d13a9e28047b3ba3c27ba52c3aa848136510ed00ccf39dcc5c552593b1">DL_I2S_CLOCK_SOURCE_HFXT</a> = I2S_CLKCFG_DAICLK_HFXT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1e5a003d13a9e28047b3ba3c27ba52c3a047e3d645cf677e689587092fbeaa385">DL_I2S_CLOCK_SOURCE_PLL</a> = I2S_CLKCFG_DAICLK_PLL
<br />
 }</td></tr>
<tr class="separator:ga1e5a003d13a9e28047b3ba3c27ba52c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48dd14901488db8d88bef4a4bfa01b1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf48dd14901488db8d88bef4a4bfa01b1a5d151d94f83e375388cd17b91db14728">DL_I2S_WCLK_INVERSION_DISABLED</a> = I2S_WCLKSRC_WCLKINV_NOT_INVERTED, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf48dd14901488db8d88bef4a4bfa01b1a287bc9b7db1188fccaf556687dbac8a0">DL_I2S_WCLK_INVERSION_ENABLED</a> = I2S_WCLKSRC_WCLKINV_INVERTED
<br />
 }</td></tr>
<tr class="separator:gaf48dd14901488db8d88bef4a4bfa01b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6b69e2087a159fc190970dd5caa5b1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7f6b69e2087a159fc190970dd5caa5b1a14ea2a03230d4adcb509e621672058ca">DL_I2S_PHASE_SINGLE</a> = I2S_FMTCFG_DUALPHASE_SINGLEPHASE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7f6b69e2087a159fc190970dd5caa5b1a1ff4493a8534100f093977debd4a6979">DL_I2S_PHASE_DUAL</a> = I2S_FMTCFG_DUALPHASE_DUALPHASE
<br />
 }</td></tr>
<tr class="separator:ga7f6b69e2087a159fc190970dd5caa5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ad84667262220a01d6080f1f4b9211"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga84ad84667262220a01d6080f1f4b9211a1a3109bcfe272787258cdb283ae68f0e">DL_I2S_SAMPLE_EDGE_NEG</a> = I2S_FMTCFG_SMPLEDGE_NEGEDGE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga84ad84667262220a01d6080f1f4b9211a6aba9c44fb64eac83a1138aa1799a4d1">DL_I2S_SAMPLE_EDGE_POS</a> = I2S_FMTCFG_SMPLEDGE_POSEDGE
<br />
 }</td></tr>
<tr class="separator:ga84ad84667262220a01d6080f1f4b9211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465589e9f7465911f726e7ee72d7ed58"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga465589e9f7465911f726e7ee72d7ed58ad1e8da6aac77bda394091223eb285e5f">DL_I2S_MEMORY_LENGTH_16_BIT</a> = I2S_FMTCFG_MEMLEN32_16BIT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga465589e9f7465911f726e7ee72d7ed58a22aaaef4df1a6bb2c22e6dddaadaafc9">DL_I2S_MEMORY_LENGTH_32_BIT</a> = I2S_FMTCFG_MEMLEN32_32BIT
<br />
 }</td></tr>
<tr class="separator:ga465589e9f7465911f726e7ee72d7ed58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf144c8d0eeb4cd577c5744b458f9d61f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61fa4189d4e5ba0acbf045767776badbda97">DL_I2S_DATA_DELAY_ZERO</a> = I2S_FMTCFG_DATADLY_ZERO, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61faa7f7ae8d772af901ffd0175c8df02a75">DL_I2S_DATA_DELAY_ONE</a> = I2S_FMTCFG_DATADLY_ONE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61fae9396fb9f12bc3bd8304743aa373fbe3">DL_I2S_DATA_DELAY_TWO</a> = I2S_FMTCFG_DATADLY_TWO, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggaf144c8d0eeb4cd577c5744b458f9d61faba6a7439694059f83a7ef5738e367fbc">DL_I2S_DATA_DELAY_MAX</a> = I2S_FMTCFG_DATADLY_MAX
<br />
 }</td></tr>
<tr class="separator:gaf144c8d0eeb4cd577c5744b458f9d61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dced00675c0d77b676153b01be8edc6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1dced00675c0d77b676153b01be8edc6a8ee3cd56c914380cc1a2eab857875940">DL_I2S_EMPTY_SLOT_OUTPUT_ZERO</a> = I2S_FMTCFG_EMPTYSLOTOUTPUT_ZERO, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1dced00675c0d77b676153b01be8edc6a96ad2cdcbd62846cd265cae04ac8d678">DL_I2S_EMPTY_SLOT_OUTPUT_ONE</a> = I2S_FMTCFG_EMPTYSLOTOUTPUT_ONE, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga1dced00675c0d77b676153b01be8edc6adb481a17d5cb1e8e02c85e36723ca33c">DL_I2S_EMPTY_SLOT_OUTPUT_TRISTATE</a> = I2S_FMTCFG_EMPTYSLOTOUTPUT_TRISTATE
<br />
 }</td></tr>
<tr class="separator:ga1dced00675c0d77b676153b01be8edc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26dacffb45eb3ca75fedb9c32e012eb2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga26dacffb45eb3ca75fedb9c32e012eb2a83404b5e3a63332b7091059dfc959af2">DL_I2S_WCLK_PHASE_SINGLE</a> = (0U &lt;&lt; I2S_CLKCTL_WCLKPHASE_OFS), 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga26dacffb45eb3ca75fedb9c32e012eb2a4e783bf96ddbd6c9a24411e88f60d110">DL_I2S_WCLK_PHASE_DUAL</a> = (1U &lt;&lt; I2S_CLKCTL_WCLKPHASE_OFS), 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga26dacffb45eb3ca75fedb9c32e012eb2aca34c5834d3a18055927106aa195a66b">DL_I2S_WCLK_PHASE_CUSTOM</a> = (2U &lt;&lt; I2S_CLKCTL_WCLKPHASE_OFS)
<br />
 }</td></tr>
<tr class="separator:ga26dacffb45eb3ca75fedb9c32e012eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545b2ffc3c7069de7f8dfb5d17c05528"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga545b2ffc3c7069de7f8dfb5d17c05528a7592385d5d6b0f17828c4130ebac2e86">DL_I2S_MODE_CONTROLLER</a> = 0U, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga545b2ffc3c7069de7f8dfb5d17c05528adeee7f1d5ae9a4ac25613b233fab1d63">DL_I2S_MODE_TARGET</a> = 1U
<br />
 }</td></tr>
<tr class="separator:ga545b2ffc3c7069de7f8dfb5d17c05528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a9d4e66c64318ae98c11baee41f94e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga13a9d4e66c64318ae98c11baee41f94ea72e5b5e41516cc86abbbaf4b7efed178">DL_I2S_DATA_PIN_DIRECTION_UNUSED</a> = 0U, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga13a9d4e66c64318ae98c11baee41f94ea7a6bceb2172e51921e2bb20df2119d42">DL_I2S_DATA_PIN_DIRECTION_INPUT</a> = 1U, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga13a9d4e66c64318ae98c11baee41f94ea55fbaf3f12e3731095a8b6dffab6e7a0">DL_I2S_DATA_PIN_DIRECTION_OUTPUT</a> = 2U
<br />
 }</td></tr>
<tr class="separator:ga13a9d4e66c64318ae98c11baee41f94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ee27e02558c3efbac9388f8008486f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fa63a797495a261477b5becc266c89be91">DL_I2S_TX_FIFO_LEVEL_3_4_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fa4b69c10cb4eacd1a5c86357091b111d5">DL_I2S_TX_FIFO_LEVEL_1_2_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fadf2b1136f67380863c6730227da2c1cd">DL_I2S_TX_FIFO_LEVEL_1_4_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486fa5e115234886dfe0e10f054c8686467ef">DL_I2S_TX_FIFO_LEVEL_EMPTY</a> = I2S_IFLS_TXIFLSEL_LVL_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486faf181705d1a4800a999055d612893a689">DL_I2S_TX_FIFO_LEVEL_ONE_ENTRY</a> = I2S_IFLS_TXIFLSEL_LVL_ALMOST_EMPTY, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggab8ee27e02558c3efbac9388f8008486faa919dc99e48778e93b17e0cbb742023e">DL_I2S_TX_FIFO_LEVEL_ALMOST_FULL</a> = I2S_IFLS_TXIFLSEL_LVL_ALMOST_FULL
<br />
 }</td></tr>
<tr class="separator:gab8ee27e02558c3efbac9388f8008486f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34ef1a70b2ffe9a7fea734fa560892b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892bae72b2f3408c6bc28fb3370fc32f3cd28">DL_I2S_RX_FIFO_LEVEL_1_4_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_1_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892ba68e99ddeed31cdfe5b3b44a052b518b6">DL_I2S_RX_FIFO_LEVEL_1_2_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_1_2, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892ba989f20ff00a7712f9bd3648a58b16aff">DL_I2S_RX_FIFO_LEVEL_3_4_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_3_4, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892ba62cd4e311ce0c14cc587bce7259aa598">DL_I2S_RX_FIFO_LEVEL_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_FULL, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892baff54e83066426b46d35c668a516d78ee">DL_I2S_RX_FIFO_LEVEL_ALMOST_FULL</a> = I2S_IFLS_RXIFLSEL_LVL_ALMOST_FULL, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#ggae34ef1a70b2ffe9a7fea734fa560892babb70b1c8645962fbdad405a5253c3d25">DL_I2S_RX_FIFO_LEVEL_ONE_ENTRY</a> = I2S_IFLS_RXIFLSEL_LVL_ALMOST_EMPTY
<br />
 }</td></tr>
<tr class="separator:gae34ef1a70b2ffe9a7fea734fa560892b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af0cdcf043a98530d19f495777575c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga7af0cdcf043a98530d19f495777575c0">DL_I2S_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a4fc39567c661af39fe64e2d7c92bd273">DL_I2S_IIDX_NO_INT</a> = I2S_IIDX_STAT_NO_INTR, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a490cf1fbe3615d9b81a58168532499d1">DL_I2S_IIDX_WCLK_ERR</a> = I2S_IIDX_STAT_WCLKERR, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a89b8a90b627a6615cda421442c9fa0f0">DL_I2S_IIDX_RX_DONE</a> = I2S_IIDX_STAT_RXIFG, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a4327ef09b7670ea8af2fb40fd7227c8f">DL_I2S_IIDX_TX_DONE</a> = I2S_IIDX_STAT_TXIFG, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0acc31c02e0b89223585b272053cd99edc">DL_I2S_IIDX_RXFIFO_OVERFLOW</a> = I2S_IIDX_STAT_RXFIFO_OVF_EVT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a7884710ef4141b1af12c324b34dc4f7b">DL_I2S_IIDX_TXFIFO_UNDERFLOW</a> = I2S_IIDX_STAT_TXFIFO_UNF_EVT, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a66cdabc9cd9c950ec3492ea8b827ff7c">DL_I2S_IIDX_DMA_DONE_RX</a> = I2S_IIDX_STAT_DMA_DONE_RX, 
<br />
&#160;&#160;<a class="el" href="group___i2_s.html#gga7af0cdcf043a98530d19f495777575c0a9248a947446833377017cc219b7455dd">DL_I2S_IIDX_DMA_DONE_TX</a> = I2S_IIDX_STAT_DMA_DONE_TX
<br />
 }</td></tr>
<tr class="separator:ga7af0cdcf043a98530d19f495777575c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga12c3ab65db530c98b725dffd5c1a6e69"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga12c3ab65db530c98b725dffd5c1a6e69">DL_I2S_setClockConfig</a> (I2S_Regs *i2s, const <a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga12c3ab65db530c98b725dffd5c1a6e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2S audio clocks (WCLK and BCLK)  <a href="group___i2_s.html#ga12c3ab65db530c98b725dffd5c1a6e69">More...</a><br /></td></tr>
<tr class="separator:ga12c3ab65db530c98b725dffd5c1a6e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cda356613aa8c2e9011bd39410c2f41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2cda356613aa8c2e9011bd39410c2f41">DL_I2S_getClockConfig</a> (const I2S_Regs *i2s, <a class="el" href="struct_d_l___i2_s___clock_config.html">DL_I2S_ClockConfig</a> *config)</td></tr>
<tr class="memdesc:ga2cda356613aa8c2e9011bd39410c2f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S audio clocks configuration (WCLK and BCLK)  <a href="group___i2_s.html#ga2cda356613aa8c2e9011bd39410c2f41">More...</a><br /></td></tr>
<tr class="separator:ga2cda356613aa8c2e9011bd39410c2f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35cdd223c7e17a1e8762e210ec3b12d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab35cdd223c7e17a1e8762e210ec3b12d">DL_I2S_init</a> (I2S_Regs *i2s, const <a class="el" href="struct_d_l___i2_s___config.html">DL_I2S_Config</a> *config)</td></tr>
<tr class="memdesc:gab35cdd223c7e17a1e8762e210ec3b12d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the I2S peripheral.  <a href="group___i2_s.html#gab35cdd223c7e17a1e8762e210ec3b12d">More...</a><br /></td></tr>
<tr class="separator:gab35cdd223c7e17a1e8762e210ec3b12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e1d94bdf7d8441af9c466da1b4a18c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad5e1d94bdf7d8441af9c466da1b4a18c">DL_I2S_transmitData8</a> (I2S_Regs *i2s, uint8_t data)</td></tr>
<tr class="memdesc:gad5e1d94bdf7d8441af9c466da1b4a18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8-bit data into the TX FIFO for transmit.  <a href="group___i2_s.html#gad5e1d94bdf7d8441af9c466da1b4a18c">More...</a><br /></td></tr>
<tr class="separator:gad5e1d94bdf7d8441af9c466da1b4a18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbed0edb128d2a97963104b3b62ac18b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gafbed0edb128d2a97963104b3b62ac18b">DL_I2S_transmitData16</a> (I2S_Regs *i2s, uint16_t data)</td></tr>
<tr class="memdesc:gafbed0edb128d2a97963104b3b62ac18b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16-bit data into the TX FIFO for transmit.  <a href="group___i2_s.html#gafbed0edb128d2a97963104b3b62ac18b">More...</a><br /></td></tr>
<tr class="separator:gafbed0edb128d2a97963104b3b62ac18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ef93678278cbcac3cdc30897aedf3a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab5ef93678278cbcac3cdc30897aedf3a">DL_I2S_transmitData32</a> (I2S_Regs *i2s, uint32_t data)</td></tr>
<tr class="memdesc:gab5ef93678278cbcac3cdc30897aedf3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 32-bit data into the TX FIFO for transmit.  <a href="group___i2_s.html#gab5ef93678278cbcac3cdc30897aedf3a">More...</a><br /></td></tr>
<tr class="separator:gab5ef93678278cbcac3cdc30897aedf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1326a9f0473ca64004db4003c907a5cb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1326a9f0473ca64004db4003c907a5cb">DL_I2S_receiveData8</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga1326a9f0473ca64004db4003c907a5cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 8-bit data from the RX FIFO.  <a href="group___i2_s.html#ga1326a9f0473ca64004db4003c907a5cb">More...</a><br /></td></tr>
<tr class="separator:ga1326a9f0473ca64004db4003c907a5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec333bdbe35c2d99f88f1ec3f5a0866b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaec333bdbe35c2d99f88f1ec3f5a0866b">DL_I2S_receiveData16</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaec333bdbe35c2d99f88f1ec3f5a0866b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 16-bit data from the RX FIFO.  <a href="group___i2_s.html#gaec333bdbe35c2d99f88f1ec3f5a0866b">More...</a><br /></td></tr>
<tr class="separator:gaec333bdbe35c2d99f88f1ec3f5a0866b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6649f67a7e3667bbe504a05990fa9c4e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">DL_I2S_receiveData32</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga6649f67a7e3667bbe504a05990fa9c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 32-bit data from the RX FIFO.  <a href="group___i2_s.html#ga6649f67a7e3667bbe504a05990fa9c4e">More...</a><br /></td></tr>
<tr class="separator:ga6649f67a7e3667bbe504a05990fa9c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced97e655ce31fc4fd67a6f0b1d19bc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaced97e655ce31fc4fd67a6f0b1d19bc2">DL_I2S_transmitDataBlocking8</a> (I2S_Regs *i2s, uint8_t data)</td></tr>
<tr class="memdesc:gaced97e655ce31fc4fd67a6f0b1d19bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___i2_s.html#gaced97e655ce31fc4fd67a6f0b1d19bc2">More...</a><br /></td></tr>
<tr class="separator:gaced97e655ce31fc4fd67a6f0b1d19bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1361325f855501d1162fe7cdf4e431b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad1361325f855501d1162fe7cdf4e431b">DL_I2S_transmitDataBlocking16</a> (I2S_Regs *i2s, uint16_t data)</td></tr>
<tr class="memdesc:gad1361325f855501d1162fe7cdf4e431b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___i2_s.html#gad1361325f855501d1162fe7cdf4e431b">More...</a><br /></td></tr>
<tr class="separator:gad1361325f855501d1162fe7cdf4e431b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf3cafe7a35f7c4ec983b2a8c140c5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gabcf3cafe7a35f7c4ec983b2a8c140c5d">DL_I2S_transmitDataBlocking32</a> (I2S_Regs *i2s, uint32_t data)</td></tr>
<tr class="memdesc:gabcf3cafe7a35f7c4ec983b2a8c140c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure transmit is ready before sending data.  <a href="group___i2_s.html#gabcf3cafe7a35f7c4ec983b2a8c140c5d">More...</a><br /></td></tr>
<tr class="separator:gabcf3cafe7a35f7c4ec983b2a8c140c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8208964056055c3c81040d52ded4a3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaff8208964056055c3c81040d52ded4a3">DL_I2S_receiveDataBlocking8</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaff8208964056055c3c81040d52ded4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___i2_s.html#gaff8208964056055c3c81040d52ded4a3">More...</a><br /></td></tr>
<tr class="separator:gaff8208964056055c3c81040d52ded4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbdb01fb8cad23316e2edd6f6a26583"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga5dbdb01fb8cad23316e2edd6f6a26583">DL_I2S_receiveDataBlocking16</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga5dbdb01fb8cad23316e2edd6f6a26583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___i2_s.html#ga5dbdb01fb8cad23316e2edd6f6a26583">More...</a><br /></td></tr>
<tr class="separator:ga5dbdb01fb8cad23316e2edd6f6a26583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8571c4d5184275d8247063a4d46063"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga9b8571c4d5184275d8247063a4d46063">DL_I2S_receiveDataBlocking32</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga9b8571c4d5184275d8247063a4d46063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Blocks to ensure receive is ready before reading data.  <a href="group___i2_s.html#ga9b8571c4d5184275d8247063a4d46063">More...</a><br /></td></tr>
<tr class="separator:ga9b8571c4d5184275d8247063a4d46063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc87df603778ccc3094c05ae6389b329"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gadc87df603778ccc3094c05ae6389b329">DL_I2S_transmitDataCheck8</a> (I2S_Regs *i2s, uint8_t data)</td></tr>
<tr class="memdesc:gadc87df603778ccc3094c05ae6389b329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___i2_s.html#gadc87df603778ccc3094c05ae6389b329">More...</a><br /></td></tr>
<tr class="separator:gadc87df603778ccc3094c05ae6389b329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a1efd606af5c1714df45b36d1ea1e9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad9a1efd606af5c1714df45b36d1ea1e9">DL_I2S_transmitDataCheck16</a> (I2S_Regs *i2s, uint16_t data)</td></tr>
<tr class="memdesc:gad9a1efd606af5c1714df45b36d1ea1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___i2_s.html#gad9a1efd606af5c1714df45b36d1ea1e9">More...</a><br /></td></tr>
<tr class="separator:gad9a1efd606af5c1714df45b36d1ea1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa48280812e74301b1e8546a488573"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa4fa48280812e74301b1e8546a488573">DL_I2S_transmitDataCheck32</a> (I2S_Regs *i2s, uint32_t data)</td></tr>
<tr class="memdesc:gaa4fa48280812e74301b1e8546a488573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the TX FIFO before trying to transmit data.  <a href="group___i2_s.html#gaa4fa48280812e74301b1e8546a488573">More...</a><br /></td></tr>
<tr class="separator:gaa4fa48280812e74301b1e8546a488573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d292c31c1a6ff18dc535aba4334d3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad42d292c31c1a6ff18dc535aba4334d3">DL_I2S_receiveDataCheck8</a> (const I2S_Regs *i2s, uint8_t *buffer)</td></tr>
<tr class="memdesc:gad42d292c31c1a6ff18dc535aba4334d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to receive data.  <a href="group___i2_s.html#gad42d292c31c1a6ff18dc535aba4334d3">More...</a><br /></td></tr>
<tr class="separator:gad42d292c31c1a6ff18dc535aba4334d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6bb545a11ed6375331009a704fcfbf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6d6bb545a11ed6375331009a704fcfbf">DL_I2S_receiveDataCheck16</a> (const I2S_Regs *i2s, uint16_t *buffer)</td></tr>
<tr class="memdesc:ga6d6bb545a11ed6375331009a704fcfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to receive data.  <a href="group___i2_s.html#ga6d6bb545a11ed6375331009a704fcfbf">More...</a><br /></td></tr>
<tr class="separator:ga6d6bb545a11ed6375331009a704fcfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad046c7a7fa9772df14d59d4de121feb2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad046c7a7fa9772df14d59d4de121feb2">DL_I2S_receiveDataCheck32</a> (const I2S_Regs *i2s, uint32_t *buffer)</td></tr>
<tr class="memdesc:gad046c7a7fa9772df14d59d4de121feb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks the RX FIFO before trying to receive data.  <a href="group___i2_s.html#gad046c7a7fa9772df14d59d4de121feb2">More...</a><br /></td></tr>
<tr class="separator:gad046c7a7fa9772df14d59d4de121feb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae300a500882a94ffab0ec44c620e3098"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae300a500882a94ffab0ec44c620e3098">DL_I2S_drainRXFIFO8</a> (const I2S_Regs *i2s, uint8_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gae300a500882a94ffab0ec44c620e3098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 8 bit access.  <a href="group___i2_s.html#gae300a500882a94ffab0ec44c620e3098">More...</a><br /></td></tr>
<tr class="separator:gae300a500882a94ffab0ec44c620e3098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f66a17671b5e4e2e25df610c00b33b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga36f66a17671b5e4e2e25df610c00b33b">DL_I2S_drainRXFIFO16</a> (const I2S_Regs *i2s, uint16_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:ga36f66a17671b5e4e2e25df610c00b33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 16 bit access.  <a href="group___i2_s.html#ga36f66a17671b5e4e2e25df610c00b33b">More...</a><br /></td></tr>
<tr class="separator:ga36f66a17671b5e4e2e25df610c00b33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81c19bf94a26eebdf23ea9a993e0e9f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa81c19bf94a26eebdf23ea9a993e0e9f">DL_I2S_drainRXFIFO32</a> (const I2S_Regs *i2s, uint32_t *buffer, uint32_t maxCount)</td></tr>
<tr class="memdesc:gaa81c19bf94a26eebdf23ea9a993e0e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all available data out of the RX FIFO using 32 bit access.  <a href="group___i2_s.html#gaa81c19bf94a26eebdf23ea9a993e0e9f">More...</a><br /></td></tr>
<tr class="separator:gaa81c19bf94a26eebdf23ea9a993e0e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fb1d3149c34eb94b9f47449def64f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga08fb1d3149c34eb94b9f47449def64f5">DL_I2S_fillTXFIFO8</a> (I2S_Regs *i2s, const uint8_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:ga08fb1d3149c34eb94b9f47449def64f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 8 bit access.  <a href="group___i2_s.html#ga08fb1d3149c34eb94b9f47449def64f5">More...</a><br /></td></tr>
<tr class="separator:ga08fb1d3149c34eb94b9f47449def64f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab673a95b68dad28667aa01e2f0c6472a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab673a95b68dad28667aa01e2f0c6472a">DL_I2S_fillTXFIFO16</a> (I2S_Regs *i2s, const uint16_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:gab673a95b68dad28667aa01e2f0c6472a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 16 bit access.  <a href="group___i2_s.html#gab673a95b68dad28667aa01e2f0c6472a">More...</a><br /></td></tr>
<tr class="separator:gab673a95b68dad28667aa01e2f0c6472a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf217971e703db61f16909a600a21650f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf217971e703db61f16909a600a21650f">DL_I2S_fillTXFIFO32</a> (I2S_Regs *i2s, const uint32_t *buffer, uint32_t count)</td></tr>
<tr class="memdesc:gaf217971e703db61f16909a600a21650f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fill the TX FIFO using 32 bit access.  <a href="group___i2_s.html#gaf217971e703db61f16909a600a21650f">More...</a><br /></td></tr>
<tr class="separator:gaf217971e703db61f16909a600a21650f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbff4c1fb1609cea252f16121222869"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga4fbff4c1fb1609cea252f16121222869">DL_I2S_clearTXFIFO</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga4fbff4c1fb1609cea252f16121222869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears contents of TX FIFO.  <a href="group___i2_s.html#ga4fbff4c1fb1609cea252f16121222869">More...</a><br /></td></tr>
<tr class="separator:ga4fbff4c1fb1609cea252f16121222869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3af6f9851da21b5ae814b1bfab3fcf9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab3af6f9851da21b5ae814b1bfab3fcf9">DL_I2S_clearRXFIFO</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab3af6f9851da21b5ae814b1bfab3fcf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears contents of RX FIFO.  <a href="group___i2_s.html#gab3af6f9851da21b5ae814b1bfab3fcf9">More...</a><br /></td></tr>
<tr class="separator:gab3af6f9851da21b5ae814b1bfab3fcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fbf2f2889f7378ab4c2a137a391d97"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa6fbf2f2889f7378ab4c2a137a391d97">DL_I2S_isTXFIFOFull</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaa6fbf2f2889f7378ab4c2a137a391d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if TX FIFO is full.  <a href="group___i2_s.html#gaa6fbf2f2889f7378ab4c2a137a391d97">More...</a><br /></td></tr>
<tr class="separator:gaa6fbf2f2889f7378ab4c2a137a391d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef16279b41ab58f933a257c0fb62e35a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaef16279b41ab58f933a257c0fb62e35a">DL_I2S_isTXFIFOEmpty</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaef16279b41ab58f933a257c0fb62e35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if TX FIFO is empty.  <a href="group___i2_s.html#gaef16279b41ab58f933a257c0fb62e35a">More...</a><br /></td></tr>
<tr class="separator:gaef16279b41ab58f933a257c0fb62e35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5c0858911215440593422e5f51b09e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaec5c0858911215440593422e5f51b09e">DL_I2S_isRXFIFOFull</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaec5c0858911215440593422e5f51b09e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if RX FIFO is full.  <a href="group___i2_s.html#gaec5c0858911215440593422e5f51b09e">More...</a><br /></td></tr>
<tr class="separator:gaec5c0858911215440593422e5f51b09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba343413ab680d97126921405b535fc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga8ba343413ab680d97126921405b535fc">DL_I2S_isRXFIFOEmpty</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga8ba343413ab680d97126921405b535fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if RX FIFO is empty.  <a href="group___i2_s.html#ga8ba343413ab680d97126921405b535fc">More...</a><br /></td></tr>
<tr class="separator:ga8ba343413ab680d97126921405b535fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54aa4fa85c840b9da1b4dfb8cb97b07d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga54aa4fa85c840b9da1b4dfb8cb97b07d">DL_I2S_enablePower</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga54aa4fa85c840b9da1b4dfb8cb97b07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Peripheral Write Enable (PWREN) register for the I2S.  <a href="group___i2_s.html#ga54aa4fa85c840b9da1b4dfb8cb97b07d">More...</a><br /></td></tr>
<tr class="separator:ga54aa4fa85c840b9da1b4dfb8cb97b07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f1a6a0d05270c57d740aa87e7d8e9f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga29f1a6a0d05270c57d740aa87e7d8e9f">DL_I2S_disablePower</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga29f1a6a0d05270c57d740aa87e7d8e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the Peripheral Write Enable (PWREN) register for the I2S.  <a href="group___i2_s.html#ga29f1a6a0d05270c57d740aa87e7d8e9f">More...</a><br /></td></tr>
<tr class="separator:ga29f1a6a0d05270c57d740aa87e7d8e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14b95c986826378befcc81bf8ed017c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gac14b95c986826378befcc81bf8ed017c">DL_I2S_isPowerEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gac14b95c986826378befcc81bf8ed017c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if the Peripheral Write Enable (PWREN) register for the I2S is enabled.  <a href="group___i2_s.html#gac14b95c986826378befcc81bf8ed017c">More...</a><br /></td></tr>
<tr class="separator:gac14b95c986826378befcc81bf8ed017c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafac84f96b28e4c4d7b259faa51b54529"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gafac84f96b28e4c4d7b259faa51b54529">DL_I2S_reset</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gafac84f96b28e4c4d7b259faa51b54529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets I2S peripheral.  <a href="group___i2_s.html#gafac84f96b28e4c4d7b259faa51b54529">More...</a><br /></td></tr>
<tr class="separator:gafac84f96b28e4c4d7b259faa51b54529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f25b2160d108bfa5e325ec04eed457a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga7f25b2160d108bfa5e325ec04eed457a">DL_I2S_isReset</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga7f25b2160d108bfa5e325ec04eed457a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if I2S peripheral was reset.  <a href="group___i2_s.html#ga7f25b2160d108bfa5e325ec04eed457a">More...</a><br /></td></tr>
<tr class="separator:ga7f25b2160d108bfa5e325ec04eed457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0354fbeafce73234475a5d14d0960c7b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0354fbeafce73234475a5d14d0960c7b">DL_I2S_enable</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga0354fbeafce73234475a5d14d0960c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the I2S peripheral.  <a href="group___i2_s.html#ga0354fbeafce73234475a5d14d0960c7b">More...</a><br /></td></tr>
<tr class="separator:ga0354fbeafce73234475a5d14d0960c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf671df59cc1aa760ed9bbf452a48a1f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf671df59cc1aa760ed9bbf452a48a1f5">DL_I2S_disable</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaf671df59cc1aa760ed9bbf452a48a1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the I2S peripheral.  <a href="group___i2_s.html#gaf671df59cc1aa760ed9bbf452a48a1f5">More...</a><br /></td></tr>
<tr class="separator:gaf671df59cc1aa760ed9bbf452a48a1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7e5001f746f2deede0f11ff5abb30e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab7e5001f746f2deede0f11ff5abb30e4">DL_I2S_isEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab7e5001f746f2deede0f11ff5abb30e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the I2S peripheral is enabled.  <a href="group___i2_s.html#gab7e5001f746f2deede0f11ff5abb30e4">More...</a><br /></td></tr>
<tr class="separator:gab7e5001f746f2deede0f11ff5abb30e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953fb9dc7ae04ff35ab1f3b5aa05ccff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga953fb9dc7ae04ff35ab1f3b5aa05ccff">DL_I2S_enableFreeRun</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga953fb9dc7ae04ff35ab1f3b5aa05ccff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable free run control.  <a href="group___i2_s.html#ga953fb9dc7ae04ff35ab1f3b5aa05ccff">More...</a><br /></td></tr>
<tr class="separator:ga953fb9dc7ae04ff35ab1f3b5aa05ccff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3a96820e5a8fc8bd3b1e0a5bd2016a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gade3a96820e5a8fc8bd3b1e0a5bd2016a">DL_I2S_disableFreeRun</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gade3a96820e5a8fc8bd3b1e0a5bd2016a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable free run control.  <a href="group___i2_s.html#gade3a96820e5a8fc8bd3b1e0a5bd2016a">More...</a><br /></td></tr>
<tr class="separator:gade3a96820e5a8fc8bd3b1e0a5bd2016a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8cdd1718c47ad8d2a6525afb4d42f7c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae8cdd1718c47ad8d2a6525afb4d42f7c">DL_I2S_isFreeRunEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gae8cdd1718c47ad8d2a6525afb4d42f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if free run control is enabled.  <a href="group___i2_s.html#gae8cdd1718c47ad8d2a6525afb4d42f7c">More...</a><br /></td></tr>
<tr class="separator:gae8cdd1718c47ad8d2a6525afb4d42f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9babd0390b5f3bf44f16612bd22ae3cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga9babd0390b5f3bf44f16612bd22ae3cd">DL_I2S_getMode</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga9babd0390b5f3bf44f16612bd22ae3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current mode for the I2S (controller/target)  <a href="group___i2_s.html#ga9babd0390b5f3bf44f16612bd22ae3cd">More...</a><br /></td></tr>
<tr class="separator:ga9babd0390b5f3bf44f16612bd22ae3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714028eba6d72ebd59a3c5896fc2f7a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga714028eba6d72ebd59a3c5896fc2f7a3">DL_I2S_setMode</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga545b2ffc3c7069de7f8dfb5d17c05528">DL_I2S_MODE</a> mode)</td></tr>
<tr class="memdesc:ga714028eba6d72ebd59a3c5896fc2f7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set whether the device should be in controller/target mode.  <a href="group___i2_s.html#ga714028eba6d72ebd59a3c5896fc2f7a3">More...</a><br /></td></tr>
<tr class="separator:ga714028eba6d72ebd59a3c5896fc2f7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f652699752d62be02b3e36db96434f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga55f652699752d62be02b3e36db96434f">DL_I2S_enableWBCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga55f652699752d62be02b3e36db96434f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable WCLK and BCLK generation.  <a href="group___i2_s.html#ga55f652699752d62be02b3e36db96434f">More...</a><br /></td></tr>
<tr class="separator:ga55f652699752d62be02b3e36db96434f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabcc029bf96b72f90ee337c79ff3064"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gadabcc029bf96b72f90ee337c79ff3064">DL_I2S_disableWBCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gadabcc029bf96b72f90ee337c79ff3064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable WCLK and BCLK generation.  <a href="group___i2_s.html#gadabcc029bf96b72f90ee337c79ff3064">More...</a><br /></td></tr>
<tr class="separator:gadabcc029bf96b72f90ee337c79ff3064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebc2ed2814b8f1f2d5ec01e860efec7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0ebc2ed2814b8f1f2d5ec01e860efec7">DL_I2S_isWBCLKGenerationEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga0ebc2ed2814b8f1f2d5ec01e860efec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if WCLK and BCLK generation is enabled.  <a href="group___i2_s.html#ga0ebc2ed2814b8f1f2d5ec01e860efec7">More...</a><br /></td></tr>
<tr class="separator:ga0ebc2ed2814b8f1f2d5ec01e860efec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e20cc681f3498acb0d18a1e1bd2d1c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga15e20cc681f3498acb0d18a1e1bd2d1c">DL_I2S_enableMCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga15e20cc681f3498acb0d18a1e1bd2d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MCLK generation.  <a href="group___i2_s.html#ga15e20cc681f3498acb0d18a1e1bd2d1c">More...</a><br /></td></tr>
<tr class="separator:ga15e20cc681f3498acb0d18a1e1bd2d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef20988a3bad742ba3aa5ae54271943"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2ef20988a3bad742ba3aa5ae54271943">DL_I2S_disableMCLKGeneration</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga2ef20988a3bad742ba3aa5ae54271943"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MCLK generation.  <a href="group___i2_s.html#ga2ef20988a3bad742ba3aa5ae54271943">More...</a><br /></td></tr>
<tr class="separator:ga2ef20988a3bad742ba3aa5ae54271943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683666c3d8cbe9d5f2a9a3dc8da2243"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad683666c3d8cbe9d5f2a9a3dc8da2243">DL_I2S_isMCLKGenerationEnabled</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad683666c3d8cbe9d5f2a9a3dc8da2243"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if MCLK generation is enabled.  <a href="group___i2_s.html#gad683666c3d8cbe9d5f2a9a3dc8da2243">More...</a><br /></td></tr>
<tr class="separator:gad683666c3d8cbe9d5f2a9a3dc8da2243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccaba1b393ecc09fdc04ef7c0a339f4a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaccaba1b393ecc09fdc04ef7c0a339f4a">DL_I2S_getWBCLKSource</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaccaba1b393ecc09fdc04ef7c0a339f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get source of WCLK and BCLK.  <a href="group___i2_s.html#gaccaba1b393ecc09fdc04ef7c0a339f4a">More...</a><br /></td></tr>
<tr class="separator:gaccaba1b393ecc09fdc04ef7c0a339f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382c57ba732c70b54a207460ab04a12f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga382c57ba732c70b54a207460ab04a12f">DL_I2S_setWBCLKSource</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga61a022fedd408d6ca8141422b8d87742">DL_I2S_WORD_BAUD_CLOCK_SOURCE</a> clockSource)</td></tr>
<tr class="memdesc:ga382c57ba732c70b54a207460ab04a12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set source of WCLK and BCLK.  <a href="group___i2_s.html#ga382c57ba732c70b54a207460ab04a12f">More...</a><br /></td></tr>
<tr class="separator:ga382c57ba732c70b54a207460ab04a12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dce5ade1462106a7ef7d27a573cec3b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6dce5ade1462106a7ef7d27a573cec3b">DL_I2S_getWCLKInversion</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga6dce5ade1462106a7ef7d27a573cec3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get WCLK inversion status.  <a href="group___i2_s.html#ga6dce5ade1462106a7ef7d27a573cec3b">More...</a><br /></td></tr>
<tr class="separator:ga6dce5ade1462106a7ef7d27a573cec3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5777abf408215d0852b936ff10f09e16"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga5777abf408215d0852b936ff10f09e16">DL_I2S_setWCLKInversion</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gaf48dd14901488db8d88bef4a4bfa01b1">DL_I2S_WCLK_INVERSION</a> wclkInversion)</td></tr>
<tr class="memdesc:ga5777abf408215d0852b936ff10f09e16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert WCLK.  <a href="group___i2_s.html#ga5777abf408215d0852b936ff10f09e16">More...</a><br /></td></tr>
<tr class="separator:ga5777abf408215d0852b936ff10f09e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81a9d67fff7ce70e04f4b9b0e73270d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab81a9d67fff7ce70e04f4b9b0e73270d">DL_I2S_getWCLKPhase</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab81a9d67fff7ce70e04f4b9b0e73270d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get WCLK phase.  <a href="group___i2_s.html#gab81a9d67fff7ce70e04f4b9b0e73270d">More...</a><br /></td></tr>
<tr class="separator:gab81a9d67fff7ce70e04f4b9b0e73270d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323fa4d5db792e93adb8cc41c24dd447"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga323fa4d5db792e93adb8cc41c24dd447">DL_I2S_setWCLKPhase</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga26dacffb45eb3ca75fedb9c32e012eb2">DL_I2S_WCLK_PHASE</a> wclkPhase)</td></tr>
<tr class="memdesc:ga323fa4d5db792e93adb8cc41c24dd447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set WCLK phase.  <a href="group___i2_s.html#ga323fa4d5db792e93adb8cc41c24dd447">More...</a><br /></td></tr>
<tr class="separator:ga323fa4d5db792e93adb8cc41c24dd447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a14524972d18258b2e20b26a87c73cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga3a14524972d18258b2e20b26a87c73cc">DL_I2S_setMCLKDivider</a> (I2S_Regs *i2s, uint32_t mclkDivider)</td></tr>
<tr class="memdesc:ga3a14524972d18258b2e20b26a87c73cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set MCLK divider.  <a href="group___i2_s.html#ga3a14524972d18258b2e20b26a87c73cc">More...</a><br /></td></tr>
<tr class="separator:ga3a14524972d18258b2e20b26a87c73cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93203444672c0fbea1b96c5d88555b0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga93203444672c0fbea1b96c5d88555b0d">DL_I2S_getMCLKDivider</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga93203444672c0fbea1b96c5d88555b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get MCLK divider.  <a href="group___i2_s.html#ga93203444672c0fbea1b96c5d88555b0d">More...</a><br /></td></tr>
<tr class="separator:ga93203444672c0fbea1b96c5d88555b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1edf37c73ea1e5db1a59490418349a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gafb1edf37c73ea1e5db1a59490418349a">DL_I2S_setWCLKDivider</a> (I2S_Regs *i2s, uint32_t wclkDivider)</td></tr>
<tr class="memdesc:gafb1edf37c73ea1e5db1a59490418349a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set WCLK divider.  <a href="group___i2_s.html#gafb1edf37c73ea1e5db1a59490418349a">More...</a><br /></td></tr>
<tr class="separator:gafb1edf37c73ea1e5db1a59490418349a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a181fe54274ab15aba7cf71b8081c09"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga8a181fe54274ab15aba7cf71b8081c09">DL_I2S_getWCLKDivider</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga8a181fe54274ab15aba7cf71b8081c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get WCLK divider.  <a href="group___i2_s.html#ga8a181fe54274ab15aba7cf71b8081c09">More...</a><br /></td></tr>
<tr class="separator:ga8a181fe54274ab15aba7cf71b8081c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3219ad3b32977492f9ac8c012e1d6ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae3219ad3b32977492f9ac8c012e1d6ac">DL_I2S_setBCLKDivider</a> (I2S_Regs *i2s, uint32_t bclkDivider)</td></tr>
<tr class="memdesc:gae3219ad3b32977492f9ac8c012e1d6ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set BCLK divider.  <a href="group___i2_s.html#gae3219ad3b32977492f9ac8c012e1d6ac">More...</a><br /></td></tr>
<tr class="separator:gae3219ad3b32977492f9ac8c012e1d6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa217d5db2a2d750a51db47dc9ca27537"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa217d5db2a2d750a51db47dc9ca27537">DL_I2S_getBCLKDivider</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaa217d5db2a2d750a51db47dc9ca27537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get BCLK divider.  <a href="group___i2_s.html#gaa217d5db2a2d750a51db47dc9ca27537">More...</a><br /></td></tr>
<tr class="separator:gaa217d5db2a2d750a51db47dc9ca27537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bfb1021cdf1001a096eb1cee4737e1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6bfb1021cdf1001a096eb1cee4737e1d">DL_I2S_setSampleWordLength</a> (I2S_Regs *i2s, uint32_t sampleWordLength)</td></tr>
<tr class="memdesc:ga6bfb1021cdf1001a096eb1cee4737e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the sample word length in bits. In single-phase format, this is the exact number of bits per word. In dual-phase format, this is the maximum number of bits per word.  <a href="group___i2_s.html#ga6bfb1021cdf1001a096eb1cee4737e1d">More...</a><br /></td></tr>
<tr class="separator:ga6bfb1021cdf1001a096eb1cee4737e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga876a86688f33f0dd6a4981b827a441b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga876a86688f33f0dd6a4981b827a441b5">DL_I2S_getSampleWordLength</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga876a86688f33f0dd6a4981b827a441b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the sample word length in bits.  <a href="group___i2_s.html#ga876a86688f33f0dd6a4981b827a441b5">More...</a><br /></td></tr>
<tr class="separator:ga876a86688f33f0dd6a4981b827a441b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ba8150a08436cefd48b4391bb6badb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf4ba8150a08436cefd48b4391bb6badb">DL_I2S_setFormatPhase</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a> phase)</td></tr>
<tr class="memdesc:gaf4ba8150a08436cefd48b4391bb6badb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set between single or dual-phase format.  <a href="group___i2_s.html#gaf4ba8150a08436cefd48b4391bb6badb">More...</a><br /></td></tr>
<tr class="separator:gaf4ba8150a08436cefd48b4391bb6badb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5e23298c9e4515dff95ba9c1177cc0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga7f6b69e2087a159fc190970dd5caa5b1">DL_I2S_PHASE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga5c5e23298c9e4515dff95ba9c1177cc0">DL_I2S_getFormatPhase</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga5c5e23298c9e4515dff95ba9c1177cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the sampling phase being used.  <a href="group___i2_s.html#ga5c5e23298c9e4515dff95ba9c1177cc0">More...</a><br /></td></tr>
<tr class="separator:ga5c5e23298c9e4515dff95ba9c1177cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa083c53bcc5d4c4d98bdc3744398cedc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa083c53bcc5d4c4d98bdc3744398cedc">DL_I2S_setSampleEdge</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a> edge)</td></tr>
<tr class="memdesc:gaa083c53bcc5d4c4d98bdc3744398cedc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the sample edge of data on BCLK.  <a href="group___i2_s.html#gaa083c53bcc5d4c4d98bdc3744398cedc">More...</a><br /></td></tr>
<tr class="separator:gaa083c53bcc5d4c4d98bdc3744398cedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c71834b9dabeb6da5f2b8d26e284acc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga84ad84667262220a01d6080f1f4b9211">DL_I2S_SAMPLE_EDGE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga6c71834b9dabeb6da5f2b8d26e284acc">DL_I2S_getSampleEdge</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga6c71834b9dabeb6da5f2b8d26e284acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the sample edge being used.  <a href="group___i2_s.html#ga6c71834b9dabeb6da5f2b8d26e284acc">More...</a><br /></td></tr>
<tr class="separator:ga6c71834b9dabeb6da5f2b8d26e284acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813a7f43b228cb03a1349b7b93a7a5c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga813a7f43b228cb03a1349b7b93a7a5c6">DL_I2S_setMemoryLength</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a> length)</td></tr>
<tr class="memdesc:ga813a7f43b228cb03a1349b7b93a7a5c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size of each sample word stored to or loaded from memory.  <a href="group___i2_s.html#ga813a7f43b228cb03a1349b7b93a7a5c6">More...</a><br /></td></tr>
<tr class="separator:ga813a7f43b228cb03a1349b7b93a7a5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0b9d5927090b21bf5611c948def9f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga465589e9f7465911f726e7ee72d7ed58">DL_I2S_MEMORY_LENGTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga4e0b9d5927090b21bf5611c948def9f6">DL_I2S_getMemoryLength</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga4e0b9d5927090b21bf5611c948def9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of sample words stored to or loaded from memory.  <a href="group___i2_s.html#ga4e0b9d5927090b21bf5611c948def9f6">More...</a><br /></td></tr>
<tr class="separator:ga4e0b9d5927090b21bf5611c948def9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ad3ffa0fca64e5abe9febe4b379a0e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2ad3ffa0fca64e5abe9febe4b379a0e3">DL_I2S_setDataDelay</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a> dataDelay)</td></tr>
<tr class="memdesc:ga2ad3ffa0fca64e5abe9febe4b379a0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the number of BCLK periods to wait between a WCLK edge and the MSB of the first word in a phase.  <a href="group___i2_s.html#ga2ad3ffa0fca64e5abe9febe4b379a0e3">More...</a><br /></td></tr>
<tr class="separator:ga2ad3ffa0fca64e5abe9febe4b379a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad680807c643567dc1b924fef289c6253"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gaf144c8d0eeb4cd577c5744b458f9d61f">DL_I2S_DATA_DELAY</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad680807c643567dc1b924fef289c6253">DL_I2S_getDataDelay</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad680807c643567dc1b924fef289c6253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the data delay being used.  <a href="group___i2_s.html#gad680807c643567dc1b924fef289c6253">More...</a><br /></td></tr>
<tr class="separator:gad680807c643567dc1b924fef289c6253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410694c1a260839ab49c52e7a8216483"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga410694c1a260839ab49c52e7a8216483">DL_I2S_setEmptySlotOutput</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a> output)</td></tr>
<tr class="memdesc:ga410694c1a260839ab49c52e7a8216483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data pin behavior during empty slots.  <a href="group___i2_s.html#ga410694c1a260839ab49c52e7a8216483">More...</a><br /></td></tr>
<tr class="separator:ga410694c1a260839ab49c52e7a8216483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908b190e085de5498ddc0edd3c9ef2d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga1dced00675c0d77b676153b01be8edc6">DL_I2S_EMPTY_SLOT_OUTPUT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga908b190e085de5498ddc0edd3c9ef2d1">DL_I2S_getEmptySlotOutput</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga908b190e085de5498ddc0edd3c9ef2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data pin behavior during empty slots.  <a href="group___i2_s.html#ga908b190e085de5498ddc0edd3c9ef2d1">More...</a><br /></td></tr>
<tr class="separator:ga908b190e085de5498ddc0edd3c9ef2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ba84f142fe41403d9bbca37bc6e0b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga18ba84f142fe41403d9bbca37bc6e0b5">DL_I2S_setDataPinsDirection</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> dataPin0Direction, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> dataPin1Direction)</td></tr>
<tr class="memdesc:ga18ba84f142fe41403d9bbca37bc6e0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of the data pins.  <a href="group___i2_s.html#ga18ba84f142fe41403d9bbca37bc6e0b5">More...</a><br /></td></tr>
<tr class="separator:ga18ba84f142fe41403d9bbca37bc6e0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f335407ea22ad1bffe33a898452dbf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga81f335407ea22ad1bffe33a898452dbf">DL_I2S_setDataPin0Direction</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> direction)</td></tr>
<tr class="memdesc:ga81f335407ea22ad1bffe33a898452dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of data pin 0.  <a href="group___i2_s.html#ga81f335407ea22ad1bffe33a898452dbf">More...</a><br /></td></tr>
<tr class="separator:ga81f335407ea22ad1bffe33a898452dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93474502557b7d2f3223418e91bacfb9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga93474502557b7d2f3223418e91bacfb9">DL_I2S_setDataPin1Direction</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a> direction)</td></tr>
<tr class="memdesc:ga93474502557b7d2f3223418e91bacfb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the direction of data pin 1.  <a href="group___i2_s.html#ga93474502557b7d2f3223418e91bacfb9">More...</a><br /></td></tr>
<tr class="separator:ga93474502557b7d2f3223418e91bacfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21901eac820995abcdc490e6bdff7467"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga21901eac820995abcdc490e6bdff7467">DL_I2S_getDataPin0Direction</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga21901eac820995abcdc490e6bdff7467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the direction of data pin 0.  <a href="group___i2_s.html#ga21901eac820995abcdc490e6bdff7467">More...</a><br /></td></tr>
<tr class="separator:ga21901eac820995abcdc490e6bdff7467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4105c07b0b85923a560575743440f5ce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga13a9d4e66c64318ae98c11baee41f94e">DL_I2S_DATA_PIN_DIRECTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga4105c07b0b85923a560575743440f5ce">DL_I2S_getDataPin1Direction</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga4105c07b0b85923a560575743440f5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the direction of data pin 1.  <a href="group___i2_s.html#ga4105c07b0b85923a560575743440f5ce">More...</a><br /></td></tr>
<tr class="separator:ga4105c07b0b85923a560575743440f5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be307fb46cd01b91ca8a90a40f1a5c1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0be307fb46cd01b91ca8a90a40f1a5c1">DL_I2S_setDataPin0ChannelMask</a> (I2S_Regs *i2s, uint32_t channelMask)</td></tr>
<tr class="memdesc:ga0be307fb46cd01b91ca8a90a40f1a5c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the valid channel mask of data pin 0.  <a href="group___i2_s.html#ga0be307fb46cd01b91ca8a90a40f1a5c1">More...</a><br /></td></tr>
<tr class="separator:ga0be307fb46cd01b91ca8a90a40f1a5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5">DL_I2S_setDataPin1ChannelMask</a> (I2S_Regs *i2s, uint32_t channelMask)</td></tr>
<tr class="memdesc:ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the valid channel mask of data pin 1.  <a href="group___i2_s.html#ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5">More...</a><br /></td></tr>
<tr class="separator:ga31fff9eb8b6f0d70bf9d3b20b9ce0ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb60e843cccb1bbb5c880430b9a119"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gabfbb60e843cccb1bbb5c880430b9a119">DL_I2S_getDataPin0ChannelMask</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gabfbb60e843cccb1bbb5c880430b9a119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the valid channel mask of data pin 0.  <a href="group___i2_s.html#gabfbb60e843cccb1bbb5c880430b9a119">More...</a><br /></td></tr>
<tr class="separator:gabfbb60e843cccb1bbb5c880430b9a119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4ab6c26baaf0512b6a346f1ffda72b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1d4ab6c26baaf0512b6a346f1ffda72b">DL_I2S_getDataPin1ChannelMask</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga1d4ab6c26baaf0512b6a346f1ffda72b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the valid channel mask of data pin 1.  <a href="group___i2_s.html#ga1d4ab6c26baaf0512b6a346f1ffda72b">More...</a><br /></td></tr>
<tr class="separator:ga1d4ab6c26baaf0512b6a346f1ffda72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11cb9c5f8898bb863e32db1847fb298"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gac11cb9c5f8898bb863e32db1847fb298">DL_I2S_getTXFIFOThreshold</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gac11cb9c5f8898bb863e32db1847fb298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get TX FIFO threshold level.  <a href="group___i2_s.html#gac11cb9c5f8898bb863e32db1847fb298">More...</a><br /></td></tr>
<tr class="separator:gac11cb9c5f8898bb863e32db1847fb298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga272302c60e321298d6823dfa443d42b5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga272302c60e321298d6823dfa443d42b5">DL_I2S_setTXFIFOThreshold</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gab8ee27e02558c3efbac9388f8008486f">DL_I2S_TX_FIFO_LEVEL</a> level)</td></tr>
<tr class="memdesc:ga272302c60e321298d6823dfa443d42b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TX FIFO threshold level.  <a href="group___i2_s.html#ga272302c60e321298d6823dfa443d42b5">More...</a><br /></td></tr>
<tr class="separator:ga272302c60e321298d6823dfa443d42b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1683fd2e89edc675fea91335289e84d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga1683fd2e89edc675fea91335289e84d5">DL_I2S_getRXFIFOThreshold</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga1683fd2e89edc675fea91335289e84d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RX FIFO threshold level.  <a href="group___i2_s.html#ga1683fd2e89edc675fea91335289e84d5">More...</a><br /></td></tr>
<tr class="separator:ga1683fd2e89edc675fea91335289e84d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91454a912d5c2f70b906b373e3d6dbe6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga91454a912d5c2f70b906b373e3d6dbe6">DL_I2S_setRXFIFOThreshold</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#gae34ef1a70b2ffe9a7fea734fa560892b">DL_I2S_RX_FIFO_LEVEL</a> level)</td></tr>
<tr class="memdesc:ga91454a912d5c2f70b906b373e3d6dbe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RX FIFO threshold level.  <a href="group___i2_s.html#ga91454a912d5c2f70b906b373e3d6dbe6">More...</a><br /></td></tr>
<tr class="separator:ga91454a912d5c2f70b906b373e3d6dbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c911562b9663d269fd744504ddee55"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad5c911562b9663d269fd744504ddee55">DL_I2S_isRXFIFOClearComplete</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad5c911562b9663d269fd744504ddee55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if RX FIFO clear is complete.  <a href="group___i2_s.html#gad5c911562b9663d269fd744504ddee55">More...</a><br /></td></tr>
<tr class="separator:gad5c911562b9663d269fd744504ddee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce9fe8fc0db6c515d2716fe779b27b0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gadce9fe8fc0db6c515d2716fe779b27b0">DL_I2S_isTXFIFOClearComplete</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gadce9fe8fc0db6c515d2716fe779b27b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if TX FIFO clear is complete.  <a href="group___i2_s.html#gadce9fe8fc0db6c515d2716fe779b27b0">More...</a><br /></td></tr>
<tr class="separator:gadce9fe8fc0db6c515d2716fe779b27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086ca32ede32ce0f1f88494df4d750fc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga086ca32ede32ce0f1f88494df4d750fc">DL_I2S_enableInterrupt</a> (I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga086ca32ede32ce0f1f88494df4d750fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2S interrupts.  <a href="group___i2_s.html#ga086ca32ede32ce0f1f88494df4d750fc">More...</a><br /></td></tr>
<tr class="separator:ga086ca32ede32ce0f1f88494df4d750fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7711f0f27a92a9f607e3e5a1d7198e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga9b7711f0f27a92a9f607e3e5a1d7198e">DL_I2S_disableInterrupt</a> (I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga9b7711f0f27a92a9f607e3e5a1d7198e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S interrupts.  <a href="group___i2_s.html#ga9b7711f0f27a92a9f607e3e5a1d7198e">More...</a><br /></td></tr>
<tr class="separator:ga9b7711f0f27a92a9f607e3e5a1d7198e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2cc13ccfa4c39bff84242e2d2f34b83"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab2cc13ccfa4c39bff84242e2d2f34b83">DL_I2S_getEnabledInterrupts</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gab2cc13ccfa4c39bff84242e2d2f34b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which I2S interrupts are enabled.  <a href="group___i2_s.html#gab2cc13ccfa4c39bff84242e2d2f34b83">More...</a><br /></td></tr>
<tr class="separator:gab2cc13ccfa4c39bff84242e2d2f34b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731ff0c314ad0caacca41dec17fc87e3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga731ff0c314ad0caacca41dec17fc87e3">DL_I2S_getEnabledInterruptStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga731ff0c314ad0caacca41dec17fc87e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled I2S interrupts.  <a href="group___i2_s.html#ga731ff0c314ad0caacca41dec17fc87e3">More...</a><br /></td></tr>
<tr class="separator:ga731ff0c314ad0caacca41dec17fc87e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d4cc571ac858fb7cb64b88135a2f3f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga01d4cc571ac858fb7cb64b88135a2f3f">DL_I2S_getRawInterruptStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga01d4cc571ac858fb7cb64b88135a2f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any I2S interrupt.  <a href="group___i2_s.html#ga01d4cc571ac858fb7cb64b88135a2f3f">More...</a><br /></td></tr>
<tr class="separator:ga01d4cc571ac858fb7cb64b88135a2f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00faa23a6277addb1e142d2ae5cb91e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga7af0cdcf043a98530d19f495777575c0">DL_I2S_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad00faa23a6277addb1e142d2ae5cb91e">DL_I2S_getPendingInterrupt</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gad00faa23a6277addb1e142d2ae5cb91e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending I2S interrupt.  <a href="group___i2_s.html#gad00faa23a6277addb1e142d2ae5cb91e">More...</a><br /></td></tr>
<tr class="separator:gad00faa23a6277addb1e142d2ae5cb91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cbabf612ebd4241f7aadcf628414db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gac1cbabf612ebd4241f7aadcf628414db">DL_I2S_clearInterruptStatus</a> (I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gac1cbabf612ebd4241f7aadcf628414db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending I2S interrupts.  <a href="group___i2_s.html#gac1cbabf612ebd4241f7aadcf628414db">More...</a><br /></td></tr>
<tr class="separator:gac1cbabf612ebd4241f7aadcf628414db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e69eddbeeef5436a3e07c9a464b248"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga87e69eddbeeef5436a3e07c9a464b248">DL_I2S_enableDMAReceiveEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga87e69eddbeeef5436a3e07c9a464b248"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables I2S interrupt for triggering the DMA receive event.  <a href="group___i2_s.html#ga87e69eddbeeef5436a3e07c9a464b248">More...</a><br /></td></tr>
<tr class="separator:ga87e69eddbeeef5436a3e07c9a464b248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268220f291a426f8720c76f315a1e995"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga268220f291a426f8720c76f315a1e995">DL_I2S_enableDMATransmitEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga268220f291a426f8720c76f315a1e995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables I2S interrupt for triggering the DMA transmit event.  <a href="group___i2_s.html#ga268220f291a426f8720c76f315a1e995">More...</a><br /></td></tr>
<tr class="separator:ga268220f291a426f8720c76f315a1e995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c35814c6c200ac0845482271516a4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga58c35814c6c200ac0845482271516a4d">DL_I2S_disableDMAReceiveEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga58c35814c6c200ac0845482271516a4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables I2S interrupt from triggering the DMA receive event.  <a href="group___i2_s.html#ga58c35814c6c200ac0845482271516a4d">More...</a><br /></td></tr>
<tr class="separator:ga58c35814c6c200ac0845482271516a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7ac5c5c787bc31502c496bf7ab70d7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga2e7ac5c5c787bc31502c496bf7ab70d7">DL_I2S_disableDMATransmitEvent</a> (I2S_Regs *i2s, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga2e7ac5c5c787bc31502c496bf7ab70d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables I2S interrupt from triggering the DMA transmit event.  <a href="group___i2_s.html#ga2e7ac5c5c787bc31502c496bf7ab70d7">More...</a><br /></td></tr>
<tr class="separator:ga2e7ac5c5c787bc31502c496bf7ab70d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6a52405287bdf516d020a98c310908"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gacb6a52405287bdf516d020a98c310908">DL_I2S_getEnabledDMAReceiveEvent</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gacb6a52405287bdf516d020a98c310908"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which I2S interrupt for DMA receive events is enabled.  <a href="group___i2_s.html#gacb6a52405287bdf516d020a98c310908">More...</a><br /></td></tr>
<tr class="separator:gacb6a52405287bdf516d020a98c310908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017840cb46343b6632feb6b6001a4265"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga017840cb46343b6632feb6b6001a4265">DL_I2S_getEnabledDMATransmitEvent</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga017840cb46343b6632feb6b6001a4265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which I2S interrupt for DMA transmit events is enabled.  <a href="group___i2_s.html#ga017840cb46343b6632feb6b6001a4265">More...</a><br /></td></tr>
<tr class="separator:ga017840cb46343b6632feb6b6001a4265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b14574462b694072b6370cd833a06a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaa1b14574462b694072b6370cd833a06a">DL_I2S_getEnabledDMAReceiveEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaa1b14574462b694072b6370cd833a06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled I2S interrupt for DMA receive event.  <a href="group___i2_s.html#gaa1b14574462b694072b6370cd833a06a">More...</a><br /></td></tr>
<tr class="separator:gaa1b14574462b694072b6370cd833a06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce334d5618b70699c0104e399824399"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0ce334d5618b70699c0104e399824399">DL_I2S_getEnabledDMATransmitEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga0ce334d5618b70699c0104e399824399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled I2S interrupt for DMA transmit event.  <a href="group___i2_s.html#ga0ce334d5618b70699c0104e399824399">More...</a><br /></td></tr>
<tr class="separator:ga0ce334d5618b70699c0104e399824399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae807bb0ecf82a6a84b9e04b81eb79b37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gae807bb0ecf82a6a84b9e04b81eb79b37">DL_I2S_getRawDMAReceiveEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gae807bb0ecf82a6a84b9e04b81eb79b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any I2S interrupt for DMA receive event.  <a href="group___i2_s.html#gae807bb0ecf82a6a84b9e04b81eb79b37">More...</a><br /></td></tr>
<tr class="separator:gae807bb0ecf82a6a84b9e04b81eb79b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad751fd3367b3e0b69f845ebe3d3bbadd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gad751fd3367b3e0b69f845ebe3d3bbadd">DL_I2S_getRawDMATransmitEventStatus</a> (const I2S_Regs *i2s, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gad751fd3367b3e0b69f845ebe3d3bbadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any I2S interrupt for DMA transmit event.  <a href="group___i2_s.html#gad751fd3367b3e0b69f845ebe3d3bbadd">More...</a><br /></td></tr>
<tr class="separator:gad751fd3367b3e0b69f845ebe3d3bbadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01654dfd9a48253462525f4f39fa992"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gab01654dfd9a48253462525f4f39fa992">DL_I2S_suspend</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gab01654dfd9a48253462525f4f39fa992"><td class="mdescLeft">&#160;</td><td class="mdescRight">Suspend external communication.  <a href="group___i2_s.html#gab01654dfd9a48253462525f4f39fa992">More...</a><br /></td></tr>
<tr class="separator:gab01654dfd9a48253462525f4f39fa992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6477bb56237c019b3e5fa74a70c3ccf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#gaf6477bb56237c019b3e5fa74a70c3ccf">DL_I2S_resume</a> (I2S_Regs *i2s)</td></tr>
<tr class="memdesc:gaf6477bb56237c019b3e5fa74a70c3ccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resume functional mode.  <a href="group___i2_s.html#gaf6477bb56237c019b3e5fa74a70c3ccf">More...</a><br /></td></tr>
<tr class="separator:gaf6477bb56237c019b3e5fa74a70c3ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f76bbb43d54a4fd0e922c8f2188f01c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga3f76bbb43d54a4fd0e922c8f2188f01c">DL_I2S_setClockSource</a> (I2S_Regs *i2s, <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a> clockSource)</td></tr>
<tr class="memdesc:ga3f76bbb43d54a4fd0e922c8f2188f01c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock source for the I2S peripheral.  <a href="group___i2_s.html#ga3f76bbb43d54a4fd0e922c8f2188f01c">More...</a><br /></td></tr>
<tr class="separator:ga3f76bbb43d54a4fd0e922c8f2188f01c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fbdbf5fe2e48aa5af29aaca1a419570"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___i2_s.html#ga1e5a003d13a9e28047b3ba3c27ba52c3">DL_I2S_CLOCK_SOURCE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s.html#ga0fbdbf5fe2e48aa5af29aaca1a419570">DL_I2S_getClockSource</a> (const I2S_Regs *i2s)</td></tr>
<tr class="memdesc:ga0fbdbf5fe2e48aa5af29aaca1a419570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S audio clock configuration.  <a href="group___i2_s.html#ga0fbdbf5fe2e48aa5af29aaca1a419570">More...</a><br /></td></tr>
<tr class="separator:ga0fbdbf5fe2e48aa5af29aaca1a419570"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
