yosys -p "synth_ecp5 -json ws2812bDemo.json -top top" ws2812bDemo.v  simpleDualPortDualClockMemory.sv WS2812.v 

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+599 (git sha1 a97d30d2, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Parsing `ws2812bDemo.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: ws2812bDemo.v
Parsing Verilog input from `ws2812bDemo.v' to AST representation.
Generating RTLIL representation for module `\top'.
Warning: wire '\disp' is assigned in a block at ws2812bDemo.v:74.
Warning: wire '\led' is assigned in a block at ws2812bDemo.v:75.
Successfully finished Verilog frontend.

-- Parsing `simpleDualPortDualClockMemory.sv' using frontend `verilog -sv' --

2. Executing Verilog-2005 frontend: simpleDualPortDualClockMemory.sv
Parsing SystemVerilog input from `simpleDualPortDualClockMemory.sv' to AST representation.
Generating RTLIL representation for module `\simpleDualPortDualClockMemory'.
Successfully finished Verilog frontend.

-- Parsing `WS2812.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: WS2812.v
Parsing Verilog input from `WS2812.v' to AST representation.
Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
Generating RTLIL representation for module `\WS2812'.
Warning: wire '\read_address' is assigned in a block at WS2812.v:60.
Warning: wire '\ext_reset' is assigned in a block at WS2812.v:65.
Warning: wire '\read_address' is assigned in a block at WS2812.v:92.
Warning: wire '\read_address' is assigned in a block at WS2812.v:95.
WS2812.v:52: Warning: Identifier `\ext_reset' is implicitly declared.
WS2812.v:55: Warning: Identifier `\read_address' is implicitly declared.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json ws2812bDemo.json -top top' --

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Lexer warning: The SystemVerilog keyword `assert' (at /usr/local/bin/../share/yosys/ecp5/cells_sim.v:402) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `assert' (at /usr/local/bin/../share/yosys/ecp5/cells_sim.v:403) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `assert' (at /usr/local/bin/../share/yosys/ecp5/cells_sim.v:404) is not recognized unless read_verilog is called with -sv!
Lexer warning: The SystemVerilog keyword `assert' (at /usr/local/bin/../share/yosys/ecp5/cells_sim.v:405) is not recognized unless read_verilog is called with -sv!
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \WS2812
Used module:     \simpleDualPortDualClockMemory

4.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\simpleDualPortDualClockMemory'.
Parameter \DATAWIDTH = 32
Parameter \DATADEPTH = 128
Generating RTLIL representation for module `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128'.

4.3.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \WS2812
Used module:     $paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128

4.3.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \WS2812
Used module:     $paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128
Removing unused module `\simpleDualPortDualClockMemory'.
Removed 1 unused modules.
Warning: Resizing cell port top.WS2812inst.oReadAddress from 30 bits to 32 bits.
Warning: Resizing cell port top.simpleDualPortDualClockMemory.writeAddress from 6 bits to 7 bits.
Warning: Resizing cell port top.simpleDualPortDualClockMemory.readAddress from 32 bits to 7 bits.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 6 switch rules as full_case in process $proc$WS2812.v:57$5143 in module WS2812.
Removed 8 dead cases from process $proc$ws2812bDemo.v:46$3 in module top.
Marked 2 switch rules as full_case in process $proc$ws2812bDemo.v:46$3 in module top.
Removed a total of 8 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 294 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).

4.4.5. Executing PROC_ARST pass (detect async resets in processes).

4.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\WS2812.$proc$WS2812.v:57$5143'.
     1/10: $0\signal_timer[12:0]
     2/10: $1\read_address[0:0]
     3/10: $0\ext_reset[0:0]
     4/10: $0\TE[6:0]
     5/10: $0\TH[6:0]
     6/10: $0\sig_reset[0:0]
     7/10: $0\rCTRL_OUT[0:0]
     8/10: $0\srCDATA[23:0]
     9/10: $0\bit_counter[4:0]
    10/10: $0\wRCLK[0:0]
Creating decoders for process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
Creating decoders for process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:33$5539'.
Creating decoders for process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:27$5535'.
     1/3: $0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538
     2/3: $0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_DATA[31:0]$5537
     3/3: $0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_ADDR[6:0]$5536
Creating decoders for process `\top.$proc$ws2812bDemo.v:1$13'.
Creating decoders for process `\top.$proc$ws2812bDemo.v:46$3'.
     1/3: $1$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA[13:0]$10
     2/3: $0\clk_div[30:0]
     3/3: $1\rCONFIG[31:31]

4.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.\INIT.i' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5409_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5409_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5410_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5406_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5406_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5407_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5407_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5408_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5408_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5410_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5411_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5411_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5412_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5412_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5413_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5413_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5414_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5414_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5415_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5415_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5416_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5416_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5417_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5417_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5418_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5418_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5419_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5419_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5420_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5420_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5421_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5421_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5422_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5422_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5423_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5423_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5424_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5424_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5425_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5425_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5426_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5426_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5427_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5427_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5428_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5428_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5429_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5429_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5430_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5430_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5431_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5431_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5432_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5432_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5433_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5433_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5434_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5434_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5435_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5435_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5436_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5436_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5437_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5437_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5438_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5438_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5439_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5439_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5440_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5440_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5441_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5441_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5442_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5442_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5443_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5443_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5444_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5444_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5445_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5445_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5446_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5446_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5447_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5447_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5448_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5448_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5449_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5449_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5450_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5450_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5451_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5451_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5452_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5452_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5453_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5453_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5454_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5454_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5455_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5455_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5456_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5456_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5457_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5457_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5458_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5458_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5459_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5459_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5460_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5460_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5461_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5461_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5462_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5462_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5463_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5463_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5464_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5464_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5465_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5465_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5466_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5466_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5467_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5467_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5468_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5468_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5469_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5469_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5470_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5470_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5471_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5471_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5472_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5472_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5473_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5473_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5474_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5474_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5475_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5475_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5476_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5476_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5477_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5477_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5478_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5478_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5479_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5479_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5480_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5480_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5481_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5481_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5482_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5482_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5483_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5483_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5484_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5484_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5485_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5485_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5486_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5486_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5487_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5487_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5488_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5488_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5489_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5489_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5490_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5490_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5491_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5491_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5492_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5492_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5493_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5493_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5494_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5494_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5495_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5495_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5496_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5496_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5497_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5497_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5498_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5498_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5499_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5499_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5500_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5500_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5501_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5501_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5502_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5502_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5503_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5503_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5504_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5504_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5505_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5505_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5506_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5506_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5507_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5507_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5508_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5508_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5509_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5509_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5510_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5510_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5511_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5511_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5512_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5512_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5513_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5513_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5514_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5514_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5515_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5515_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5516_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5516_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5517_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5517_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5518_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5518_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5519_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5519_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5520_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5520_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5521_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5521_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5522_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5522_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5523_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5523_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5524_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5524_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5525_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5525_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5526_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5526_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5527_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5527_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5528_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5528_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5529_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5529_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5530_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5530_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5531_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5531_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5532_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5532_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5533_ADDR' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5533_DATA' from process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
No latch inferred for signal `\top.\display_pat[0]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[1]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[2]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[3]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[4]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[5]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[6]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[7]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[8]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[9]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[10]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[11]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[12]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[13]' from process `\top.$proc$ws2812bDemo.v:1$13'.
No latch inferred for signal `\top.\display_pat[14]' from process `\top.$proc$ws2812bDemo.v:1$13'.

4.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\WS2812.\wRCLK' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6049' with positive edge clock.
Creating register for signal `\WS2812.\signal_timer' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6050' with positive edge clock.
Creating register for signal `\WS2812.\bit_counter' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6051' with positive edge clock.
Creating register for signal `\WS2812.\srCDATA' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `\WS2812.\rCTRL_OUT' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `\WS2812.\sig_reset' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `\WS2812.\TH' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `\WS2812.\TE' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `\WS2812.\ext_reset' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `\WS2812.\read_address' using process `\WS2812.$proc$WS2812.v:57$5143'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.\dataOut' using process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:33$5539'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_ADDR' using process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:27$5535'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_DATA' using process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:27$5535'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN' using process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:27$5535'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `\top.\disp' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `\top.\dataIn' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `\top.\led [6:0]' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `\top.\clk_div' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `\top.\swStatus' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6067' with positive edge clock.
Creating register for signal `\top.\rCONFIG [15:0]' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6068' with positive edge clock.
Creating register for signal `\top.\rCONFIG [31]' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6069' with positive edge clock.
Creating register for signal `\top.\writeAddress' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6070' with positive edge clock.
Creating register for signal `\top.$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_ADDR' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6071' with positive edge clock.
Creating register for signal `\top.$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA' using process `\top.$proc$ws2812bDemo.v:46$3'.
  created $dff cell `$procdff$6072' with positive edge clock.

4.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 12 empty switches in `\WS2812.$proc$WS2812.v:57$5143'.
Removing empty process `WS2812.$proc$WS2812.v:57$5143'.
Removing empty process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:20$5670'.
Removing empty process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:33$5539'.
Found and cleaned up 1 empty switch in `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:27$5535'.
Removing empty process `$paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.$proc$simpleDualPortDualClockMemory.sv:27$5535'.
Removing empty process `top.$proc$ws2812bDemo.v:1$13'.
Found and cleaned up 3 empty switches in `\top.$proc$ws2812bDemo.v:46$3'.
Removing empty process `top.$proc$ws2812bDemo.v:46$3'.
Cleaned up 16 empty switches.

4.5. Executing FLATTEN pass (flatten design).
Using template WS2812 for cells of type WS2812.
Using template $paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128 for cells of type $paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.
<suppressed ~2 debug messages>
No more expansions possible.
Deleting now unused module WS2812.
Deleting now unused module $paramod\simpleDualPortDualClockMemory\DATAWIDTH=32\DATADEPTH=128.

4.6. Executing TRIBUF pass.

4.7. Executing DEMINOUT pass (demote inout ports to input or output).

4.8. Executing SYNTH pass.

4.8.1. Executing PROC pass (convert processes to netlists).

4.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.8.1.4. Executing PROC_INIT pass (extract init attributes).

4.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

4.8.1.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.8.1.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8.1.8. Executing PROC_DFF pass (convert process syncs to FFs).

4.8.1.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~14 debug messages>

4.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 607 unused wires.
<suppressed ~7 debug messages>

4.8.4. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: multiple conflicting drivers for top.\WS2812inst.ext_reset:
    port Q[0] of cell $procdff$6069 ($dff)
    port Q[0] of cell $techmap\WS2812inst.$procdff$6057 ($dff)
Warning: Wire top.\simpleDualPortDualClockMemory.readAddress [1] is used but has no driver.
Warning: Wire top.\simpleDualPortDualClockMemory.readAddress [0] is used but has no driver.
found and reported 3 problems.

4.8.5. Executing OPT pass (performing simple optimizations).

4.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

4.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\WS2812inst.$procmux$5950: \WS2812inst.ext_reset -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

4.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $mux cell $techmap\WS2812inst.$procmux$5950: { }
    Consolidated identical input bits for $mux cell $techmap\simpleDualPortDualClockMemory.$procmux$6024:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538
      New ports: A=1'0, B=1'1, Y=$techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0]
      New connections: $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [31:1] = { $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] $techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_EN[31:0]$5538 [0] }
  Optimizing cells in module \top.
Performed a total of 2 changes.

4.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.5.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$6068 ($dff) from module top.
Removing $techmap\WS2812inst.$procdff$6057 ($dff) from module top.
Replaced 2 DFF cells.

4.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Warning: Driver-driver conflict for \WS2812inst.ext_reset between cell $procdff$6069.Q and constant 1'0 in top: Resolved using constant.
Removed 3 unused cells and 9 unused wires.
<suppressed ~4 debug messages>

4.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~11 debug messages>

4.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

4.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.5.13. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\WS2812inst.$procdff$6054 ($dff) from module top.
Removing $techmap\WS2812inst.$procdff$6056 ($dff) from module top.
Replaced 2 DFF cells.

4.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 12 unused wires.
<suppressed ~3 debug messages>

4.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~11 debug messages>

4.8.5.16. Rerunning OPT passes. (Maybe there is more to do..)

4.8.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap\WS2812inst.$procmux$5982.
    dead port 2/2 on $mux $techmap\WS2812inst.$procmux$5982.
Removed 2 multiplexer ports.
<suppressed ~12 debug messages>

4.8.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.8.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.5.20. Executing OPT_RMDFF pass (remove dff with constant values).

4.8.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 13 unused wires.
<suppressed ~3 debug messages>

4.8.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8.5.23. Rerunning OPT passes. (Maybe there is more to do..)

4.8.5.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

4.8.5.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.8.5.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.5.27. Executing OPT_RMDFF pass (remove dff with constant values).

4.8.5.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.8.5.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8.5.30. Finished OPT passes. (There is nothing left to do.)

4.8.6. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5541 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5542 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5543 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5544 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5545 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5546 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5547 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5548 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5549 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5550 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5551 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5552 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5553 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5554 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5555 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5556 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5557 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5558 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5559 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5560 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5561 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5562 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5563 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5564 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5565 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5566 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5567 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5568 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5569 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5570 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5571 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5572 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5573 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5574 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5575 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5576 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5577 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5578 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5579 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5580 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5581 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5582 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5583 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5584 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5585 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5586 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5587 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5588 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5589 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5590 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5591 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5592 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5593 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5594 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5595 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5596 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5597 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5598 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5599 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5600 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5601 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5602 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5603 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5604 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5605 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5606 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5607 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5608 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5609 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5610 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5611 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5612 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5613 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5614 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5615 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5616 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5617 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5618 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5619 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5620 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5621 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5622 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5623 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5624 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5625 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5626 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5627 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5628 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5629 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5630 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5631 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5632 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5633 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5634 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5635 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5636 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5637 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5638 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5639 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5640 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5641 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5642 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5643 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5644 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5645 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5646 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5647 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5648 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5649 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5650 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5651 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5652 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5653 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5654 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5655 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5656 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5657 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5658 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5659 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5660 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5661 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5662 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5663 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5664 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5665 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5666 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5667 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 25 address bits (of 32) from memory init port top.$techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5668 (simpleDualPortDualClockMemory.memoryBlock).
Removed top 31 bits (of 32) from port B of cell top.$add$ws2812bDemo.v:47$6 ($add).
Removed top 1 bits (of 32) from port Y of cell top.$add$ws2812bDemo.v:47$6 ($add).
Removed top 1 bits (of 6) from port Y of cell top.$add$ws2812bDemo.v:73$9 ($add).
Removed cell top.$techmap\simpleDualPortDualClockMemory.$procmux$6026 ($mux).
Removed top 8 bits (of 32) from FF cell top.$techmap\simpleDualPortDualClockMemory.$procdff$6059 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\simpleDualPortDualClockMemory.$procdff$6062 ($dff).
Removed cell top.$techmap\simpleDualPortDualClockMemory.$procmux$6028 ($mux).
Removed top 31 bits (of 32) from mux cell top.$techmap\WS2812inst.$ternary$WS2812.v:83$5149 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$techmap\WS2812inst.$eq$WS2812.v:90$5152 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$techmap\WS2812inst.$ge$WS2812.v:91$5154 ($ge).
Removed top 29 bits (of 32) from port B of cell top.$techmap\WS2812inst.$add$WS2812.v:95$5155 ($add).
Removed top 31 bits (of 32) from port Y of cell top.$techmap\WS2812inst.$add$WS2812.v:95$5155 ($add).
Removed top 2 bits (of 3) from port B of cell top.$techmap\WS2812inst.$add$WS2812.v:95$5155 ($add).
Removed top 1 bits (of 5) from port B of cell top.$techmap\WS2812inst.$eq$WS2812.v:98$5156 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\WS2812inst.$add$WS2812.v:112$5159 ($add).
Removed top 27 bits (of 32) from port Y of cell top.$techmap\WS2812inst.$add$WS2812.v:112$5159 ($add).
Removed top 31 bits (of 32) from port B of cell top.$techmap\WS2812inst.$add$WS2812.v:127$5163 ($add).
Removed top 19 bits (of 32) from port Y of cell top.$techmap\WS2812inst.$add$WS2812.v:127$5163 ($add).
Removed top 1 bits (of 6) from FF cell top.$procdff$6070 ($dff).
Removed top 8 bits (of 32) from FF cell top.$procdff$6064 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$procmux$6037_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$6036_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$6035_CMP0 ($eq).
Removed top 2 bits (of 7) from FF cell top.$techmap\simpleDualPortDualClockMemory.$procdff$6060 ($dff).
Removed top 8 bits (of 32) from FF cell top.$techmap\simpleDualPortDualClockMemory.$procdff$6061 ($dff).
Removed top 1 bits (of 6) from wire top.$0\writeAddress[5:0].
Removed top 1 bits (of 32) from wire top.$add$ws2812bDemo.v:47$6_Y.
Removed top 27 bits (of 32) from wire top.$techmap\WS2812inst.$add$WS2812.v:112$5159_Y.
Removed top 19 bits (of 32) from wire top.$techmap\WS2812inst.$add$WS2812.v:127$5163_Y.
Removed top 2 bits (of 7) from wire top.$techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_ADDR[6:0]$5536.
Removed top 8 bits (of 32) from wire top.$techmap\simpleDualPortDualClockMemory.$0$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_DATA[31:0]$5537.
Removed top 8 bits (of 32) from wire top.$techmap\simpleDualPortDualClockMemory.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5534_DATA.
Removed top 8 bits (of 32) from wire top.dataIn.
Removed top 2 bits (of 7) from wire top.simpleDualPortDualClockMemory.writeAddress.
Removed top 1 bits (of 6) from wire top.writeAddress.

4.8.7. Executing PEEPOPT pass (run peephole optimizers).

4.8.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

4.8.9. Executing TECHMAP pass (map to technology primitives).

4.8.9.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.8.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~228 debug messages>

4.8.10. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$ws2812bDemo.v:47$6 ($add).
  creating $macc model for $add$ws2812bDemo.v:73$9 ($add).
  creating $macc model for $techmap\WS2812inst.$add$WS2812.v:112$5159 ($add).
  creating $macc model for $techmap\WS2812inst.$add$WS2812.v:127$5163 ($add).
  creating $macc model for $techmap\WS2812inst.$add$WS2812.v:95$5155 ($add).
  creating $alu model for $macc $techmap\WS2812inst.$add$WS2812.v:95$5155.
  creating $alu model for $macc $techmap\WS2812inst.$add$WS2812.v:127$5163.
  creating $alu model for $macc $techmap\WS2812inst.$add$WS2812.v:112$5159.
  creating $alu model for $macc $add$ws2812bDemo.v:73$9.
  creating $alu model for $macc $add$ws2812bDemo.v:47$6.
  creating $alu model for $techmap\WS2812inst.$ge$WS2812.v:123$5162 ($ge): new $alu
  creating $alu model for $techmap\WS2812inst.$ge$WS2812.v:91$5154 ($ge): new $alu
  creating $alu model for $techmap\WS2812inst.$lt$WS2812.v:83$5148 ($lt): new $alu
  creating $alu cell for $techmap\WS2812inst.$lt$WS2812.v:83$5148: $auto$alumacc.cc:474:replace_alu$6086
  creating $alu cell for $techmap\WS2812inst.$ge$WS2812.v:91$5154: $auto$alumacc.cc:474:replace_alu$6097
  creating $alu cell for $techmap\WS2812inst.$ge$WS2812.v:123$5162: $auto$alumacc.cc:474:replace_alu$6110
  creating $alu cell for $add$ws2812bDemo.v:47$6: $auto$alumacc.cc:474:replace_alu$6119
  creating $alu cell for $add$ws2812bDemo.v:73$9: $auto$alumacc.cc:474:replace_alu$6122
  creating $alu cell for $techmap\WS2812inst.$add$WS2812.v:112$5159: $auto$alumacc.cc:474:replace_alu$6125
  creating $alu cell for $techmap\WS2812inst.$add$WS2812.v:127$5163: $auto$alumacc.cc:474:replace_alu$6128
  creating $alu cell for $techmap\WS2812inst.$add$WS2812.v:95$5155: $auto$alumacc.cc:474:replace_alu$6131
  created 8 $alu and 0 $macc cells.

4.8.11. Executing SHARE pass (SAT-based resource sharing).

4.8.12. Executing OPT pass (performing simple optimizations).

4.8.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.8.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.8.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$6117: { $auto$rtlil.cc:1832:Not$6114 $auto$rtlil.cc:1835:ReduceAnd$6116 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6093: { $auto$alumacc.cc:490:replace_alu$6087 [0] $auto$alumacc.cc:490:replace_alu$6087 [1] $auto$alumacc.cc:490:replace_alu$6087 [2] $auto$alumacc.cc:490:replace_alu$6087 [3] $auto$alumacc.cc:490:replace_alu$6087 [4] $auto$alumacc.cc:490:replace_alu$6087 [5] $auto$alumacc.cc:490:replace_alu$6087 [6] $auto$alumacc.cc:490:replace_alu$6087 [7] $auto$alumacc.cc:490:replace_alu$6087 [8] $auto$alumacc.cc:490:replace_alu$6087 [9] $auto$alumacc.cc:490:replace_alu$6087 [10] $auto$alumacc.cc:490:replace_alu$6087 [11] $auto$alumacc.cc:490:replace_alu$6087 [12] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6104: { $auto$alumacc.cc:490:replace_alu$6098 [0] $auto$alumacc.cc:490:replace_alu$6098 [1] $auto$alumacc.cc:490:replace_alu$6098 [2] $auto$alumacc.cc:490:replace_alu$6098 [3] $auto$alumacc.cc:490:replace_alu$6098 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6115: { $auto$alumacc.cc:490:replace_alu$6111 [0] $auto$alumacc.cc:490:replace_alu$6111 [1] $auto$alumacc.cc:490:replace_alu$6111 [2] $auto$alumacc.cc:490:replace_alu$6111 [3] $auto$alumacc.cc:490:replace_alu$6111 [4] $auto$alumacc.cc:490:replace_alu$6111 [5] $auto$alumacc.cc:490:replace_alu$6111 [6] $auto$alumacc.cc:490:replace_alu$6111 [7] $auto$alumacc.cc:490:replace_alu$6111 [8] $auto$alumacc.cc:490:replace_alu$6111 [9] $auto$alumacc.cc:490:replace_alu$6111 [10] $auto$alumacc.cc:490:replace_alu$6111 [11] $auto$alumacc.cc:490:replace_alu$6111 [12] }
  Optimizing cells in module \top.
Performed a total of 4 changes.

4.8.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.12.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.8.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

4.8.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.8.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.8.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.8.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.12.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.8.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.8.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8.12.16. Finished OPT passes. (There is nothing left to do.)

4.8.13. Executing FSM pass (extract and optimize FSM).

4.8.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.WS2812inst.TH as FSM state register:
    Users of register don't seem to benefit from recoding.

4.8.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.8.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.8.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.8.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.8.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.8.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.8.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.8.14. Executing OPT pass (performing simple optimizations).

4.8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.8.14.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.8.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.8.14.5. Finished fast OPT passes.

4.8.15. Executing MEMORY pass.

4.8.15.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\simpleDualPortDualClockMemory.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5669' in module `\top': merged $dff to cell.
Checking cell `$techmap\simpleDualPortDualClockMemory.$memrd$\memoryBlock$simpleDualPortDualClockMemory.sv:34$5540' in module `\top': no (compatible) $dff found.

4.8.15.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

4.8.15.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.8.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.8.15.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\simpleDualPortDualClockMemory.memoryBlock' in module `\top':
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5541 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5542 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5543 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5544 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5545 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5546 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5547 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5548 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5549 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5550 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5551 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5552 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5553 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5554 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5555 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5556 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5557 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5558 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5559 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5560 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5561 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5562 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5563 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5564 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5565 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5566 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5567 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5568 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5569 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5570 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5571 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5572 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5573 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5574 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5575 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5576 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5577 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5578 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5579 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5580 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5581 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5582 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5583 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5584 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5585 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5586 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5587 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5588 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5589 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5590 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5591 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5592 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5593 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5594 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5595 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5596 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5597 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5598 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5599 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5600 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5601 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5602 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5603 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5604 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5605 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5606 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5607 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5608 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5609 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5610 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5611 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5612 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5613 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5614 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5615 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5616 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5617 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5618 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5619 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5620 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5621 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5622 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5623 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5624 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5625 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5626 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5627 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5628 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5629 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5630 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5631 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5632 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5633 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5634 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5635 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5636 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5637 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5638 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5639 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5640 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5641 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5642 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5643 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5644 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5645 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5646 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5647 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5648 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5649 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5650 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5651 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5652 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5653 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5654 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5655 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5656 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5657 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5658 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5659 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5660 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5661 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5662 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5663 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5664 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5665 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5666 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5667 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$meminit$\memoryBlock$simpleDualPortDualClockMemory.sv:23$5668 ($meminit)
  $techmap\simpleDualPortDualClockMemory.$memwr$\memoryBlock$simpleDualPortDualClockMemory.sv:29$5669 ($memwr)
  $techmap\simpleDualPortDualClockMemory.$memrd$\memoryBlock$simpleDualPortDualClockMemory.sv:34$5540 ($memrd)

4.8.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.9. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.simpleDualPortDualClockMemory.memoryBlock:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=32 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=4 bwaste=16640 waste=16640 efficiency=11
    Rule #1 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 18..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #1 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=4 bwaste=17792 waste=17792 efficiency=5
    Rule #1 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain !~async~.
        Bram port B1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #1 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #1 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #1 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #1 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #1 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #1 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.

4.10. Executing TECHMAP pass (map to technology primitives).

4.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Successfully finished Verilog frontend.

4.10.2. Continuing TECHMAP pass.
No more expansions possible.

4.11. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.simpleDualPortDualClockMemory.memoryBlock:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=32 abits=7 words=128
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: simpleDualPortDualClockMemory.memoryBlock.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: simpleDualPortDualClockMemory.memoryBlock.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 2 0>: simpleDualPortDualClockMemory.memoryBlock.0.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 3 0>: simpleDualPortDualClockMemory.memoryBlock.0.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 4 0>: simpleDualPortDualClockMemory.memoryBlock.0.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 5 0>: simpleDualPortDualClockMemory.memoryBlock.0.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 6 0>: simpleDualPortDualClockMemory.memoryBlock.0.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 7 0>: simpleDualPortDualClockMemory.memoryBlock.0.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: simpleDualPortDualClockMemory.memoryBlock.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: simpleDualPortDualClockMemory.memoryBlock.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 2 0>: simpleDualPortDualClockMemory.memoryBlock.1.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 3 0>: simpleDualPortDualClockMemory.memoryBlock.1.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 4 0>: simpleDualPortDualClockMemory.memoryBlock.1.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 5 0>: simpleDualPortDualClockMemory.memoryBlock.1.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 6 0>: simpleDualPortDualClockMemory.memoryBlock.1.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 7 0>: simpleDualPortDualClockMemory.memoryBlock.1.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: simpleDualPortDualClockMemory.memoryBlock.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: simpleDualPortDualClockMemory.memoryBlock.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 2 0>: simpleDualPortDualClockMemory.memoryBlock.2.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 3 0>: simpleDualPortDualClockMemory.memoryBlock.2.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 4 0>: simpleDualPortDualClockMemory.memoryBlock.2.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 5 0>: simpleDualPortDualClockMemory.memoryBlock.2.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 6 0>: simpleDualPortDualClockMemory.memoryBlock.2.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 7 0>: simpleDualPortDualClockMemory.memoryBlock.2.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: simpleDualPortDualClockMemory.memoryBlock.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: simpleDualPortDualClockMemory.memoryBlock.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 2 0>: simpleDualPortDualClockMemory.memoryBlock.3.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 3 0>: simpleDualPortDualClockMemory.memoryBlock.3.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 4 0>: simpleDualPortDualClockMemory.memoryBlock.3.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 5 0>: simpleDualPortDualClockMemory.memoryBlock.3.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 6 0>: simpleDualPortDualClockMemory.memoryBlock.3.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 7 0>: simpleDualPortDualClockMemory.memoryBlock.3.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: simpleDualPortDualClockMemory.memoryBlock.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: simpleDualPortDualClockMemory.memoryBlock.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 2 0>: simpleDualPortDualClockMemory.memoryBlock.4.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 3 0>: simpleDualPortDualClockMemory.memoryBlock.4.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 4 0>: simpleDualPortDualClockMemory.memoryBlock.4.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 5 0>: simpleDualPortDualClockMemory.memoryBlock.4.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 6 0>: simpleDualPortDualClockMemory.memoryBlock.4.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 7 0>: simpleDualPortDualClockMemory.memoryBlock.4.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: simpleDualPortDualClockMemory.memoryBlock.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: simpleDualPortDualClockMemory.memoryBlock.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 2 0>: simpleDualPortDualClockMemory.memoryBlock.5.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 3 0>: simpleDualPortDualClockMemory.memoryBlock.5.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 4 0>: simpleDualPortDualClockMemory.memoryBlock.5.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 5 0>: simpleDualPortDualClockMemory.memoryBlock.5.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 6 0>: simpleDualPortDualClockMemory.memoryBlock.5.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 7 0>: simpleDualPortDualClockMemory.memoryBlock.5.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: simpleDualPortDualClockMemory.memoryBlock.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: simpleDualPortDualClockMemory.memoryBlock.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 2 0>: simpleDualPortDualClockMemory.memoryBlock.6.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 3 0>: simpleDualPortDualClockMemory.memoryBlock.6.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 4 0>: simpleDualPortDualClockMemory.memoryBlock.6.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 5 0>: simpleDualPortDualClockMemory.memoryBlock.6.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 6 0>: simpleDualPortDualClockMemory.memoryBlock.6.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 7 0>: simpleDualPortDualClockMemory.memoryBlock.6.7.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: simpleDualPortDualClockMemory.memoryBlock.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: simpleDualPortDualClockMemory.memoryBlock.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 2 0>: simpleDualPortDualClockMemory.memoryBlock.7.2.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 3 0>: simpleDualPortDualClockMemory.memoryBlock.7.3.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 4 0>: simpleDualPortDualClockMemory.memoryBlock.7.4.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 5 0>: simpleDualPortDualClockMemory.memoryBlock.7.5.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 6 0>: simpleDualPortDualClockMemory.memoryBlock.7.6.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 7 0>: simpleDualPortDualClockMemory.memoryBlock.7.7.0

4.12. Executing TECHMAP pass (map to technology primitives).

4.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/drams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/drams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.12.2. Continuing TECHMAP pass.
Using template $paramod$5fe827131634a97e35236000ea31d9523f6fd8ae\$__TRELLIS_DPR16X4 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~75 debug messages>

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~214 debug messages>

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

4.13.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 20 unused cells and 592 unused wires.
<suppressed ~21 debug messages>

4.13.5. Finished fast OPT passes.

4.14. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.15. Executing OPT pass (performing simple optimizations).

4.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6586.
    dead port 3/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6586.
    dead port 4/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6586.
    dead port 5/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6586.
    dead port 6/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6586.
    dead port 7/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6586.
    dead port 8/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6586.
    dead port 2/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6587.
    dead port 3/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6587.
    dead port 4/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6587.
    dead port 5/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6587.
    dead port 6/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6587.
    dead port 7/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6587.
    dead port 8/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6587.
    dead port 2/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6588.
    dead port 3/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6588.
    dead port 4/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6588.
    dead port 5/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6588.
    dead port 6/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6588.
    dead port 7/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6588.
    dead port 8/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6588.
    dead port 2/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6589.
    dead port 3/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6589.
    dead port 4/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6589.
    dead port 5/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6589.
    dead port 6/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6589.
    dead port 7/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6589.
    dead port 8/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6589.
    dead port 2/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6590.
    dead port 3/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6590.
    dead port 4/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6590.
    dead port 5/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6590.
    dead port 6/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6590.
    dead port 7/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6590.
    dead port 8/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6590.
    dead port 2/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6591.
    dead port 3/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6591.
    dead port 4/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6591.
    dead port 5/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6591.
    dead port 6/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6591.
    dead port 7/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6591.
    dead port 8/8 on $pmux $auto$memory_bram.cc:983:replace_cell$6591.
Removed 42 multiplexer ports.
<suppressed ~17 debug messages>

4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $procmux$6030:
      Old ports: A=14'00000000111111, B=98'00000100000110100010000110110000100000111110001000100110100010001011011000100011110101000100000001, Y=$0$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA[13:0]$5
      New ports: A=10'0000111111, B=70'0001000110101001101100100011111010100110101010110110101111010101000001, Y={ $0$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA[13:0]$5 [13:12] $0$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA[13:0]$5 [9:8] $0$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA[13:0]$5 [5:0] }
      New connections: { $0$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA[13:0]$5 [11:10] $0$mem2reg_rd$\display_pat$ws2812bDemo.v:74$1_DATA[13:0]$5 [7:6] } = 4'0000
    Consolidated identical input bits for $mux cell $techmap\WS2812inst.$procmux$5960:
      Old ports: A=7'0101000, B=7'1010000, Y=$techmap\WS2812inst.$0\TH[6:0]
      New ports: A=2'01, B=2'10, Y=$techmap\WS2812inst.$0\TH[6:0] [4:3]
      New connections: { $techmap\WS2812inst.$0\TH[6:0] [6:5] $techmap\WS2812inst.$0\TH[6:0] [2:0] } = { $techmap\WS2812inst.$0\TH[6:0] [4:3] 3'000 }
  Optimizing cells in module \top.
Performed a total of 2 changes.

4.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.15.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 43 unused cells and 44 unused wires.
<suppressed ~44 debug messages>

4.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

4.15.9. Rerunning OPT passes. (Maybe there is more to do..)

4.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

4.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.15.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.15.16. Finished OPT passes. (There is nothing left to do.)

4.16. Executing TECHMAP pass (map to technology primitives).

4.16.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.16.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.16.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=13\Y_WIDTH=13 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=13\Y_WIDTH=13 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=10\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~522 debug messages>

4.17. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.18. Executing dff2dffs pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into DFFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$6883 (A=1'1, B=1'0, S=\WS2812inst.srCDATA [23]) into $auto$simplemap.cc:420:simplemap_dff$7014 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6884 (A=1'0, B=1'1, S=\WS2812inst.srCDATA [23]) into $auto$simplemap.cc:420:simplemap_dff$7013 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6883 (A=1'1, B=1'0, S=\WS2812inst.srCDATA [23]) into $auto$simplemap.cc:420:simplemap_dff$7012 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6878 (A=$auto$alumacc.cc:474:replace_alu$6128.Y1 [10], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6999 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6877 (A=$auto$wreduce.cc:455:run$6076 [10], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6998 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6876 (A=$auto$alumacc.cc:474:replace_alu$6128.Y1 [8], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6997 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6875 (A=$auto$wreduce.cc:455:run$6076 [8], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6996 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6874 (A=$auto$alumacc.cc:474:replace_alu$6128.Y1 [6], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6995 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6873 (A=$auto$wreduce.cc:455:run$6076 [6], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6994 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6872 (A=$auto$alumacc.cc:474:replace_alu$6128.Y1 [4], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6993 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6871 (A=$auto$wreduce.cc:455:run$6076 [4], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6992 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6870 (A=$auto$alumacc.cc:474:replace_alu$6128.Y1 [2], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6991 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6869 (A=$auto$wreduce.cc:455:run$6076 [2], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6990 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6868 (A=$auto$alumacc.cc:474:replace_alu$6128.Y1 [0], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6989 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6867 (A=$auto$wreduce.cc:455:run$6076 [0], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$6988 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6879 (A=$auto$wreduce.cc:455:run$6076 [12], B=1'0, S=$auto$rtlil.cc:1836:ReduceOr$6118) into $auto$simplemap.cc:420:simplemap_dff$7000 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6811 (A=1'1, B=1'0, S=$auto$rtlil.cc:1863:Or$6095) into $auto$simplemap.cc:420:simplemap_dff$7006 ($_DFF_P_).
  Merging $auto$simplemap.cc:277:simplemap_mux$6884 (A=1'0, B=1'1, S=\WS2812inst.srCDATA [23]) into $auto$simplemap.cc:420:simplemap_dff$7015 ($_DFF_P_).

4.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 384 unused cells and 398 unused wires.
<suppressed ~385 debug messages>

4.20. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $__DFFS_PP1_ -> $__DFFSE_PP1
  $__DFFS_PP0_ -> $__DFFSE_PP0
  $__DFFS_PN1_ -> $__DFFSE_PN1
  $__DFFS_PN0_ -> $__DFFSE_PN0
  $__DFFS_NP1_ -> $__DFFSE_NP1
  $__DFFS_NP0_ -> $__DFFSE_NP0
  $__DFFS_NN1_ -> $__DFFSE_NN1
  $__DFFS_NN0_ -> $__DFFSE_NN0
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6987 to $_DFFE_PP_ for $techmap\WS2812inst.$0\wRCLK[0:0] -> \WS2812inst.wRCLK.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7001 to $_DFFE_PP_ for $techmap\WS2812inst.$0\bit_counter[4:0] [0] -> \WS2812inst.bit_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7002 to $_DFFE_PP_ for $techmap\WS2812inst.$0\bit_counter[4:0] [1] -> \WS2812inst.bit_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7003 to $_DFFE_PP_ for $techmap\WS2812inst.$0\bit_counter[4:0] [2] -> \WS2812inst.bit_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7004 to $_DFFE_PP_ for $techmap\WS2812inst.$0\bit_counter[4:0] [3] -> \WS2812inst.bit_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7005 to $_DFFE_PP_ for $techmap\WS2812inst.$0\bit_counter[4:0] [4] -> \WS2812inst.bit_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7016 to $_DFFE_PP_ for $techmap\WS2812inst.$0\read_address[0:0] -> \WS2812inst.read_address.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7017 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [0] -> \WS2812inst.srCDATA [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7018 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [1] -> \WS2812inst.srCDATA [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7019 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [2] -> \WS2812inst.srCDATA [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7020 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [3] -> \WS2812inst.srCDATA [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7021 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [4] -> \WS2812inst.srCDATA [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7022 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [5] -> \WS2812inst.srCDATA [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7023 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [6] -> \WS2812inst.srCDATA [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7024 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [7] -> \WS2812inst.srCDATA [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7025 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [8] -> \WS2812inst.srCDATA [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7026 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [9] -> \WS2812inst.srCDATA [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7027 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [10] -> \WS2812inst.srCDATA [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7028 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [11] -> \WS2812inst.srCDATA [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7029 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [12] -> \WS2812inst.srCDATA [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7030 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [13] -> \WS2812inst.srCDATA [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7031 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [14] -> \WS2812inst.srCDATA [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7032 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [15] -> \WS2812inst.srCDATA [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7033 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [16] -> \WS2812inst.srCDATA [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7034 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [17] -> \WS2812inst.srCDATA [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7035 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [18] -> \WS2812inst.srCDATA [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7036 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [19] -> \WS2812inst.srCDATA [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7037 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [20] -> \WS2812inst.srCDATA [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7038 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [21] -> \WS2812inst.srCDATA [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7039 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [22] -> \WS2812inst.srCDATA [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7040 to $_DFFE_PP_ for $techmap\WS2812inst.$0\srCDATA[23:0] [23] -> \WS2812inst.srCDATA [23].

4.21. Executing TECHMAP pass (map to technology primitives).

4.21.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Successfully finished Verilog frontend.

4.21.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$__DFFS_PN0_ for cells of type $__DFFS_PN0_.
Using template \$__DFFS_PN1_ for cells of type $__DFFS_PN1_.
Using template \$__DFFS_PP0_ for cells of type $__DFFS_PP0_.
No more expansions possible.
<suppressed ~159 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~301 debug messages>

4.23. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$techmap$techmap8378$auto$simplemap.cc:420:simplemap_dff$7006.$logic_not$/usr/local/bin/../share/yosys/ecp5/cells_map.v:23$8317 ($logic_not).
Mapping top.$techmap$techmap8356$auto$simplemap.cc:420:simplemap_dff$7012.$logic_not$/usr/local/bin/../share/yosys/ecp5/cells_map.v:23$8317 ($logic_not).
Mapping top.$techmap$techmap8355$auto$simplemap.cc:420:simplemap_dff$7013.$logic_not$/usr/local/bin/../share/yosys/ecp5/cells_map.v:22$8316 ($logic_not).
Mapping top.$techmap$techmap8354$auto$simplemap.cc:420:simplemap_dff$7014.$logic_not$/usr/local/bin/../share/yosys/ecp5/cells_map.v:23$8317 ($logic_not).
Mapping top.$techmap$techmap8353$auto$simplemap.cc:420:simplemap_dff$7015.$logic_not$/usr/local/bin/../share/yosys/ecp5/cells_map.v:22$8316 ($logic_not).

4.24. Executing ECP5_FFINIT pass (implement FF init values).
Handling FF init values in top.

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
No more expansions possible.

4.26. Executing ABC pass (technology mapping using ABC).

4.26.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 291 gates and 412 wires to a netlist network with 119 inputs and 87 outputs.

4.26.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =      88.
ABC: Participating nodes from both networks       =     205.
ABC: Participating nodes from the first network   =      90. (  91.84 % of nodes)
ABC: Participating nodes from the second network  =     115. ( 117.35 % of nodes)
ABC: Node pairs (any polarity)                    =      90. (  91.84 % of names can be moved)
ABC: Node pairs (same polarity)                   =      90. (  91.84 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.26.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      194
ABC RESULTS:        internal signals:      206
ABC RESULTS:           input signals:      119
ABC RESULTS:          output signals:       87
Removing temp directory.
Removed 2 unused cells and 860 unused wires.

4.27. Executing TECHMAP pass (map to technology primitives).

4.27.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.27.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=5\LUT=32'10111111111111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111110011111111111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=268435456 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10000000111111110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=33023 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000011 for cells of type $lut.
Using template $paramod$5547587bde2f1ca8d884d89fe5b90567ab8bb30e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147418112 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
No more expansions possible.
<suppressed ~394 debug messages>
Removed 0 unused cells and 194 unused wires.

4.28. Executing HIERARCHY pass (managing design hierarchy).

4.28.1. Analyzing design hierarchy..
Top module:  \top

4.28.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.29. Printing statistics.

=== top ===

   Number of wires:                191
   Number of wire bits:           1205
   Number of public wires:          57
   Number of public wire bits:     757
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                323
     CCU2C                          41
     L6MUX21                         1
     LUT4                          107
     PFUMX                           9
     TRELLIS_DPR16X4                 6
     TRELLIS_FF                    159

4.30. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

4.31. Executing JSON backend.

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: f7d3279712
CPU: user 9.60s system 0.13s, MEM: 224.47 MB total, 192.51 MB resident
Yosys 0.8+599 (git sha1 a97d30d2, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 67% 14x read_verilog (6 sec), 8% 7x techmap (0 sec), ...
nextpnr-ecp5 --json ws2812bDemo.json --lpf versa.lpf --textcfg ws2812bDemo_out.config --um5g-45k --package CABGA381
Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x6b6efe40

Info: Packing IOs..
Info: pin 'clk$tr_io' constrained to Bel 'X0/Y68/PIOC'.
Info: pin 'SW3[0]$tr_io' constrained to Bel 'X0/Y35/PIOC'.
Info: pin 'SW3[1]$tr_io' constrained to Bel 'X0/Y38/PIOD'.
Info: pin 'SW3[2]$tr_io' constrained to Bel 'X0/Y32/PIOA'.
Info: pin 'SW3[3]$tr_io' constrained to Bel 'X0/Y32/PIOC'.
Info: pin 'SW3[4]$tr_io' constrained to Bel 'X90/Y29/PIOC'.
Info: pin 'SW3[5]$tr_io' constrained to Bel 'X90/Y29/PIOD'.
Info: pin 'SW3[6]$tr_io' constrained to Bel 'X90/Y32/PIOB'.
Info: pin 'SW3[7]$tr_io' constrained to Bel 'X90/Y32/PIOD'.
Info: pin 'led[0]$tr_io' constrained to Bel 'X90/Y11/PIOC'.
Info: pin 'led[1]$tr_io' constrained to Bel 'X90/Y11/PIOB'.
Info: pin 'led[2]$tr_io' constrained to Bel 'X90/Y14/PIOA'.
Info: pin 'led[3]$tr_io' constrained to Bel 'X90/Y14/PIOC'.
Info: pin 'led[4]$tr_io' constrained to Bel 'X90/Y17/PIOA'.
Info: pin 'led[5]$tr_io' constrained to Bel 'X90/Y14/PIOD'.
Info: pin 'led[6]$tr_io' constrained to Bel 'X90/Y14/PIOB'.
Info: pin 'disp[0]$tr_io' constrained to Bel 'X90/Y35/PIOB'.
Info: pin 'disp[1]$tr_io' constrained to Bel 'X90/Y38/PIOC'.
Info: pin 'disp[2]$tr_io' constrained to Bel 'X90/Y35/PIOD'.
Info: pin 'disp[3]$tr_io' constrained to Bel 'X90/Y38/PIOA'.
Info: pin 'disp[4]$tr_io' constrained to Bel 'X90/Y38/PIOB'.
Info: pin 'disp[5]$tr_io' constrained to Bel 'X90/Y38/PIOD'.
Info: pin 'disp[6]$tr_io' constrained to Bel 'X90/Y41/PIOA'.
Info: pin 'disp[7]$tr_io' constrained to Bel 'X90/Y41/PIOB'.
Info: pin 'disp[8]$tr_io' constrained to Bel 'X90/Y41/PIOC'.
Info: pin 'disp[9]$tr_io' constrained to Bel 'X90/Y41/PIOD'.
Info: pin 'disp[10]$tr_io' constrained to Bel 'X90/Y44/PIOA'.
Info: pin 'disp[11]$tr_io' constrained to Bel 'X90/Y44/PIOB'.
Info: pin 'disp[12]$tr_io' constrained to Bel 'X90/Y44/PIOC'.
Info: pin 'disp[13]$tr_io' constrained to Bel 'X90/Y44/PIOD'.
Info: pin 'ctrlOut$tr_io' constrained to Bel 'X83/Y0/PIOB'.
Info: pin 'led[7]$tr_io' constrained to Bel 'X90/Y11/PIOD'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk to global network
Info:     promoting clock net readClk to global network
Info: Checksum: 0xe8c622dc

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xfb14199f

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:   189/21924     0%
Info: 	          TRELLIS_IO:    32/  244    13%
Info: 	                DCCA:     2/   56     3%
Info: 	              DP16KD:     0/  108     0%
Info: 	          MULT18X18D:     0/   72     0%
Info: 	              ALU54B:     0/   36     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  160     0%
Info: 	            SIOLOGIC:     0/   84     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/    8     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   10     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%

Info: Placed 32 cells based on constraints.
Info: Creating initial analytic placement for 129 cells, random placement wirelen = 14731.
Info:     at initial placer iter 0, wirelen = 1188
Info:     at initial placer iter 1, wirelen = 933
Info:     at initial placer iter 2, wirelen = 926
Info:     at initial placer iter 3, wirelen = 916
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 886, spread = 1364, legal = 1546; time = 0.01s
Info:     at iteration #2, type TRELLIS_SLICE: wirelen solved = 931, spread = 1402, legal = 1452; time = 0.01s
Info:     at iteration #3, type TRELLIS_SLICE: wirelen solved = 1007, spread = 1286, legal = 1399; time = 0.02s
Info:     at iteration #4, type TRELLIS_SLICE: wirelen solved = 1002, spread = 1301, legal = 1340; time = 0.01s
Info:     at iteration #5, type TRELLIS_SLICE: wirelen solved = 1010, spread = 1325, legal = 1384; time = 0.01s
Info:     at iteration #6, type TRELLIS_SLICE: wirelen solved = 1040, spread = 1366, legal = 1329; time = 0.01s
Info:     at iteration #7, type TRELLIS_SLICE: wirelen solved = 1033, spread = 1335, legal = 1355; time = 0.01s
Info:     at iteration #8, type TRELLIS_SLICE: wirelen solved = 1061, spread = 1303, legal = 1399; time = 0.02s
Info:     at iteration #9, type TRELLIS_SLICE: wirelen solved = 1114, spread = 1317, legal = 1381; time = 0.01s
Info: HeAP Placer Time: 0.22s
Info:   of which solving equations: 0.15s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 24, wirelen = 1329
Info:   at iteration #5: temp = 0.000000, timing cost = 27, wirelen = 1213
Info:   at iteration #9: temp = 0.000000, timing cost = 27, wirelen = 1194 
Info: SA placement time 0.14s

Info: Max frequency for clock '$glbnet$clk': 314.86 MHz (PASS at 12.00 MHz)
Info: Clock '$glbnet$readClk' has no interior paths

Info: Max delay <async>                 -> posedge $glbnet$clk    : 1.82 ns
Info: Max delay posedge $glbnet$clk     -> <async>                : 1.60 ns
Info: Max delay posedge $glbnet$clk     -> posedge $glbnet$readClk: 1.64 ns
Info: Max delay posedge $glbnet$readClk -> posedge $glbnet$clk    : 1.75 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 80157,  80274) |****** 
Info: [ 80274,  80391) |******* 
Info: [ 80391,  80508) |******** 
Info: [ 80508,  80625) |********** 
Info: [ 80625,  80742) |********* 
Info: [ 80742,  80859) |**** 
Info: [ 80859,  80976) |********** 
Info: [ 80976,  81093) |******* 
Info: [ 81093,  81210) |************************ 
Info: [ 81210,  81327) |******************** 
Info: [ 81327,  81444) |**** 
Info: [ 81444,  81561) |******* 
Info: [ 81561,  81678) |******* 
Info: [ 81678,  81795) |***************************** 
Info: [ 81795,  81912) |****************************** 
Info: [ 81912,  82029) |***************************** 
Info: [ 82029,  82146) |************ 
Info: [ 82146,  82263) |* 
Info: [ 82263,  82380) |***** 
Info: [ 82380,  82497) |************** 
Info: Checksum: 0x3936ef70
Info: Routing globals...
Info:     routing clock net $glbnet$clk using global 0
Info:     routing clock net $glbnet$readClk using global 1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 905 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:        905 |        0        905 |    0   905 |         0
Info: Routing complete.
Info: Route time 0.38s
Info: Checksum: 0x2e38fd17

Info: Critical path report for clock '$glbnet$clk' (posedge -> posedge):
Info: curr total
Info:  0.3  0.3  Source $auto$alumacc.cc:474:replace_alu$6128.slice[2].ccu2c_i$CCU2_SLICE.Q0
Info:  0.8  1.1    Net WS2812inst.signal_timer[2] budget 0.000000 ns (82,13) -> (82,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6086.slice[2].ccu2c_i$CCU2_SLICE.B0
Info:  0.3  1.4  Source $auto$alumacc.cc:474:replace_alu$6086.slice[2].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  1.4    Net $auto$alumacc.cc:474:replace_alu$6086.C[4] budget 0.000000 ns (82,12) -> (82,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6086.slice[4].ccu2c_i$CCU2_SLICE.FCI
Info:  0.0  1.4  Source $auto$alumacc.cc:474:replace_alu$6086.slice[4].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  1.4    Net $auto$alumacc.cc:474:replace_alu$6086.C[6] budget 0.000000 ns (82,12) -> (83,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6086.slice[6].ccu2c_i$CCU2_SLICE.FCI
Info:  0.0  1.5  Source $auto$alumacc.cc:474:replace_alu$6086.slice[6].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  1.5    Net $auto$alumacc.cc:474:replace_alu$6086.C[8] budget 0.000000 ns (83,12) -> (83,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6086.slice[8].ccu2c_i$CCU2_SLICE.FCI
Info:  0.0  1.5  Source $auto$alumacc.cc:474:replace_alu$6086.slice[8].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  1.5    Net $auto$alumacc.cc:474:replace_alu$6086.C[10] budget 0.000000 ns (83,12) -> (83,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$6086.slice[10].ccu2c_i$CCU2_SLICE.FCI
Info:  0.0  1.5  Source $auto$alumacc.cc:474:replace_alu$6086.slice[10].ccu2c_i$CCU2_SLICE.FCO
Info:  0.0  1.5    Net $nextpnr_CCU2C_1$CIN budget 0.000000 ns (83,12) -> (83,12)
Info:                Sink $nextpnr_CCU2C_1$CCU2_SLICE.FCI
Info:  0.3  1.8  Source $nextpnr_CCU2C_1$CCU2_SLICE.F0
Info:  0.5  2.3    Net $auto$alumacc.cc:474:replace_alu$6086.C[12] budget 27.223000 ns (83,12) -> (82,11)
Info:                Sink $abc$8493$auto$blifparse.cc:492:parse_blif$8561_SLICE.D1
Info:  0.1  2.5  Source $abc$8493$auto$blifparse.cc:492:parse_blif$8561_SLICE.F1
Info:  0.3  2.8    Net $abc$8493$auto$rtlil.cc:1832:Not$6092_new_inv_ budget 27.223000 ns (82,11) -> (82,11)
Info:                Sink $abc$8493$auto$blifparse.cc:492:parse_blif$8557.mux5_SLICE.D1
Info:  0.2  3.0  Source $abc$8493$auto$blifparse.cc:492:parse_blif$8557.mux5_SLICE.OFX0
Info:  0.3  3.3    Net $abc$8493$techmap$techmap8378$auto$simplemap.cc:420:simplemap_dff$7006.$logic_not$/usr/local/bin/../share/yosys/ecp5/cells_map.v:23$8317_Y budget 27.223000 ns (82,11) -> (82,11)
Info:                Sink $PACKER_GND_SLICE.LSR
Info:  0.2  3.5  Setup $PACKER_GND_SLICE.LSR
Info: 1.6 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.0  0.0  Source SW3[7]$tr_io.O
Info:  1.7  1.7    Net SW3[7] budget 41.596001 ns (90,32) -> (85,30)
Info:                Sink $abc$8493$auto$blifparse.cc:492:parse_blif$8509_SLICE.B1
Info:  0.1  1.8  Source $abc$8493$auto$blifparse.cc:492:parse_blif$8509_SLICE.F1
Info:  0.1  1.9    Net $0\clk_div[30:0][7] budget 27.415001 ns (85,30) -> (85,30)
Info:                Sink $abc$8493$auto$blifparse.cc:492:parse_blif$8509_SLICE.DI1
Info:  0.0  1.9  Setup $abc$8493$auto$blifparse.cc:492:parse_blif$8509_SLICE.DI1
Info: 0.1 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> '<async>':
Info: curr total
Info:  0.3  0.3  Source $abc$8493$auto$blifparse.cc:492:parse_blif$8531_SLICE.Q1
Info:  1.3  1.6    Net disp[1] budget 83.025002 ns (88,29) -> (90,38)
Info:                Sink disp[1]$tr_io.I
Info: 0.3 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> 'posedge $glbnet$readClk':
Info: curr total
Info:  0.3  0.3  Source $auto$simplemap.cc:420:simplemap_dff$7016_SLICE.Q0
Info:  1.2  1.5    Net hreadAddress[0] budget 41.442001 ns (84,14) -> (85,14)
Info:                Sink simpleDualPortDualClockMemory.memoryBlock.3.0.0$DPRAM1_SLICE.C1
Info:  0.1  1.7  Source simpleDualPortDualClockMemory.memoryBlock.3.0.0$DPRAM1_SLICE.F1
Info:  0.1  1.8    Net $auto$memory_bram.cc:922:replace_cell$6306[3] budget 41.441002 ns (85,14) -> (85,14)
Info:                Sink simpleDualPortDualClockMemory.memoryBlock.3.0.0$DPRAM1_SLICE.DI1
Info:  0.0  1.8  Setup simpleDualPortDualClockMemory.memoryBlock.3.0.0$DPRAM1_SLICE.DI1
Info: 0.4 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$readClk' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.3  0.3  Source simpleDualPortDualClockMemory.memoryBlock.1.0.0$DPRAM0_SLICE.Q0
Info:  1.0  1.3    Net dataOut[4] budget 41.442001 ns (87,12) -> (86,13)
Info:                Sink $abc$8493$auto$blifparse.cc:492:parse_blif$8570_SLICE.B1
Info:  0.1  1.5  Source $abc$8493$auto$blifparse.cc:492:parse_blif$8570_SLICE.F1
Info:  0.1  1.6    Net $abc$8493$techmap\WS2812inst.$procmux$5990_Y[4] budget 27.548000 ns (86,13) -> (86,13)
Info:                Sink $abc$8493$auto$blifparse.cc:492:parse_blif$8570_SLICE.DI1
Info:  0.0  1.6  Setup $abc$8493$auto$blifparse.cc:492:parse_blif$8570_SLICE.DI1
Info: 0.4 ns logic, 1.1 ns routing

Info: Max frequency for clock '$glbnet$clk': 281.69 MHz (PASS at 12.00 MHz)
Info: Clock '$glbnet$readClk' has no interior paths

Info: Max delay <async>                 -> posedge $glbnet$clk    : 1.92 ns
Info: Max delay posedge $glbnet$clk     -> <async>                : 1.58 ns
Info: Max delay posedge $glbnet$clk     -> posedge $glbnet$readClk: 1.76 ns
Info: Max delay posedge $glbnet$readClk -> posedge $glbnet$clk    : 1.57 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 79783,  79921) |**** 
Info: [ 79921,  80059) |************ 
Info: [ 80059,  80197) |************* 
Info: [ 80197,  80335) | 
Info: [ 80335,  80473) | 
Info: [ 80473,  80611) |**** 
Info: [ 80611,  80749) |****** 
Info: [ 80749,  80887) |************ 
Info: [ 80887,  81025) |************ 
Info: [ 81025,  81163) |***************** 
Info: [ 81163,  81301) |********** 
Info: [ 81301,  81439) |***** 
Info: [ 81439,  81577) |******************* 
Info: [ 81577,  81715) |*********** 
Info: [ 81715,  81853) |************************************ 
Info: [ 81853,  81991) |********************* 
Info: [ 81991,  82129) |************************** 
Info: [ 82129,  82267) |*************** 
Info: [ 82267,  82405) |************* 
Info: [ 82405,  82543) |******* 
ecppack --svf-rowsize 100000 --svf ws2812bDemo.svf ws2812bDemo_out.config ws2812bDemo.bit
cp ws2812bDemo.svf ~/shared/ #openocd -f /usr/share/trellis/misc/openocd/ecp5-versa5g.cfg -c "transport select jtag; init; svf ws2812bDemo.svf; exit"
