;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 421, 1
	ADD @-683, 984
	ADD @-683, 984
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 1, 29
	CMP 40, @-0
	CMP 20, 900
	CMP 20, 900
	SUB 0, @0
	CMP @121, 103
	JMZ -127, 100
	CMP #-407, <-934
	CMP 110, @600
	CMP -807, <-934
	SUB -807, <-934
	MOV -9, <-20
	JMN @12, #200
	SUB 421, 1
	SUB 1, <0
	SUB 1, <0
	SUB @129, 106
	SUB #72, @341
	JMZ -127, 100
	CMP -807, <-934
	JMZ -127, 150
	CMP -807, <-934
	SUB -807, <-934
	SUB -807, <-934
	DJN -127, 150
	SUB 210, 10
	SUB 421, 1
	SUB #0, @0
	SUB <3, 2
	SPL 0, <-742
	SUB <3, 2
	ADD 3, 230
	JMP <-407, @-934
	JMN @12, #200
	JMP <-407, @-934
	JMZ -127, 100
	JMZ -127, 100
	JMZ -127, 100
	SUB 421, 1
