* # File name: /home/ecegrid/a/559mg3/cadence/simulation/
# DFF_MASTERSLAVE_CVSL_STATIC_CMOS/hspiceS/schematic/netlist/
# DFF_MASTERSLAVE_CVSL_STATIC_CMOS.C.raw
# Netlist output for hspiceS.
# Generated on Nov 3 16:05:34 2014

# global net definitions
.GLOBAL vdd!
USE Proj_lib_DFF_MASTERSLAVE_CVSL_STATIC_CMOS_schematic

USE Proj_lib_Inverter_180nm_schematic sub1

USEM tsmc18dP tsmc18dP
USEM tsmc18dN tsmc18dN

# Include files






# End of Netlist
