Partition Merge report for sigma_delta
Mon Sep 05 15:52:28 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Connections to In-System Debugging Instance "auto_signaltap_0"
  4. Partition Merge Netlist Types Used
  5. Partition Merge Partition Statistics
  6. Partition Merge Resource Usage Summary
  7. Partition Merge RAM Summary
  8. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Partition Merge Summary                                                  ;
+-------------------------------+------------------------------------------+
; Partition Merge Status        ; Successful - Mon Sep 05 15:52:28 2022    ;
; Quartus II 64-Bit Version     ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                 ; sigma_delta                              ;
; Top-level Entity Name         ; sigma_delta                              ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 19,856                                   ;
;     Dedicated logic registers ; 17,732                                   ;
; Total registers               ; 17732                                    ;
; Total pins                    ; 343                                      ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 1,073,664                                ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 3                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                     ; Details                                                                                                                                                        ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0_RXD_Buffered[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[0]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[0]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[10]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[10]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[11]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[11]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[12]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[12]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[13]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[13]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[14]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[14]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[15]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[15]  ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[1]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[1]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[2]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[2]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[3]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[3]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[4]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[4]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[5]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[5]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[6]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[6]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[7]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[7]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[8]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[8]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[9]   ; N/A                                                                                                                                                            ;
; 0_RXD_Buffered[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[9]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[0]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[0]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[10]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[10]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[11]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[11]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[12]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[12]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[13]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[13]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[14]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[14]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[15]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[15]  ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[1]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[1]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[2]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[2]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[3]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[3]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[4]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[4]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[5]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[5]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[6]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[6]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[7]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[7]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[8]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[8]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[9]   ; N/A                                                                                                                                                            ;
; 1_RXD_Buffered[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[9]   ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[0]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[0]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[10]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[10] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[11]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[11] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[12]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[12] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[13]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[13] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[14]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[14] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[15]                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[15] ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[1]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[1]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[2]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[2]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[3]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[3]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[4]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[4]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[5]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[5]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[6]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[6]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[7]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[8]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[8]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; 3_RXD_Buffered[9]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|q_b[9]  ; N/A                                                                                                                                                            ;
; L1A_Discriminator:inst488|ALIGN            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; L1A_Discriminator:inst488|ALIGN            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; L1A_Discriminator:inst488|DELTA            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; L1A_Discriminator:inst488|DELTA            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; L1A_Discriminator:inst488|L1A              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; L1A_Discriminator:inst488|L1A              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; L1A_Discriminator:inst488|in               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; L1A_Discriminator:inst488|in               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; The_clock                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; altpll00:inst233|altpll:altpll_component|_clk0                                                        ; N/A                                                                                                                                                            ;
; got_et_dc_err                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst307|got_dc_err_bus                                                                         ; N/A                                                                                                                                                            ;
; got_et_dc_err                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst307|got_dc_err_bus                                                                         ; N/A                                                                                                                                                            ;
; got_et_ofc_dc_err                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err:inst56|got_dc_err_bus                                                                      ; N/A                                                                                                                                                            ;
; got_et_ofc_dc_err                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err:inst56|got_dc_err_bus                                                                      ; N/A                                                                                                                                                            ;
; got_et_ofc_tlk_err                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err:inst56|got_tlk_err_bus                                                                     ; N/A                                                                                                                                                            ;
; got_et_ofc_tlk_err                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err:inst56|got_tlk_err_bus                                                                     ; N/A                                                                                                                                                            ;
; got_et_tlk_err                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst307|got_tlk_err_bus                                                                        ; N/A                                                                                                                                                            ;
; got_et_tlk_err                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst307|got_tlk_err_bus                                                                        ; N/A                                                                                                                                                            ;
; got_veto_dc_err                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst467|got_dc_err_bus                                                                         ; N/A                                                                                                                                                            ;
; got_veto_dc_err                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst467|got_dc_err_bus                                                                         ; N/A                                                                                                                                                            ;
; got_veto_tlk_err                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst467|got_tlk_err_bus                                                                        ; N/A                                                                                                                                                            ;
; got_veto_tlk_err                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err:inst467|got_tlk_err_bus                                                                        ; N/A                                                                                                                                                            ;
; inputbus[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inputbus[0]                                                                                           ; N/A                                                                                                                                                            ;
; inputbus[0]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inputbus[0]                                                                                           ; N/A                                                                                                                                                            ;
; inputbus[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inputbus[1]                                                                                           ; N/A                                                                                                                                                            ;
; inputbus[1]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inputbus[1]                                                                                           ; N/A                                                                                                                                                            ;
; inputbus[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inputbus[2]                                                                                           ; N/A                                                                                                                                                            ;
; inputbus[2]                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inputbus[2]                                                                                           ; N/A                                                                                                                                                            ;
; int_lv1a02[0]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lv1a_pipeline:inst116|out_int_lv1a[0]                                                                 ; N/A                                                                                                                                                            ;
; int_lv1a02[0]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lv1a_pipeline:inst116|out_int_lv1a[0]                                                                 ; N/A                                                                                                                                                            ;
; int_lv1a02[1]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lv1a_pipeline:inst116|out_int_lv1a[1]                                                                 ; N/A                                                                                                                                                            ;
; int_lv1a02[1]                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; lv1a_pipeline:inst116|out_int_lv1a[1]                                                                 ; N/A                                                                                                                                                            ;
; is_et_dc_err                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst329|is_dc_err                                                                      ; N/A                                                                                                                                                            ;
; is_et_dc_err                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst329|is_dc_err                                                                      ; N/A                                                                                                                                                            ;
; is_et_ofc_dc_err                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err_decoder:inst350|is_dc_err                                                                  ; N/A                                                                                                                                                            ;
; is_et_ofc_dc_err                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err_decoder:inst350|is_dc_err                                                                  ; N/A                                                                                                                                                            ;
; is_et_ofc_tlk_err                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err_decoder:inst350|is_tlk_err                                                                 ; N/A                                                                                                                                                            ;
; is_et_ofc_tlk_err                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_ofc_err_decoder:inst350|is_tlk_err                                                                 ; N/A                                                                                                                                                            ;
; is_et_tlk_err                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst329|is_tlk_err                                                                     ; N/A                                                                                                                                                            ;
; is_et_tlk_err                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst329|is_tlk_err                                                                     ; N/A                                                                                                                                                            ;
; is_veto_dc_err                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst362|is_dc_err                                                                      ; N/A                                                                                                                                                            ;
; is_veto_dc_err                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst362|is_dc_err                                                                      ; N/A                                                                                                                                                            ;
; is_veto_tlk_err                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst362|is_tlk_err                                                                     ; N/A                                                                                                                                                            ;
; is_veto_tlk_err                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; et_err_decoder:inst362|is_tlk_err                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_et_align         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_et_align                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_et_align         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_et_align                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_get_et_0xfefe    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_get_et_0xfefe                                                               ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_get_et_0xfefe    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_get_et_0xfefe                                                               ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_get_veto0_0xfefe ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_get_veto0_0xfefe                                                            ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_get_veto0_0xfefe ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_get_veto0_0xfefe                                                            ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_get_veto1_0xfefe ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_get_veto1_0xfefe                                                            ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_get_veto1_0xfefe ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_get_veto1_0xfefe                                                            ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_veto0_align      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_veto0_align                                                                 ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_veto0_align      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_veto0_align                                                                 ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_veto1_align      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_veto1_align                                                                 ; N/A                                                                                                                                                            ;
; time_controller:inst36|is_veto1_align      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|is_veto1_align                                                                 ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_ena_delta       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_ena_delta                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_ena_delta       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_ena_delta                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_ena_trig        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_ena_trig                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_ena_trig        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_ena_trig                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[0]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[0]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[10]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[10]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[11]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[11]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[12]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[12]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[13]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[13]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[14]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[14]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[15]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[15]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[16]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[16]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[16]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[16]                                                                     ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[1]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[1]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[2]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[2]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[3]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[3]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[4]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[4]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[5]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[5]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[6]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[6]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[7]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[7]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[8]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[8]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[9]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_et[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_et[9]                                                                      ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[0]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[0]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[10]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[10]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[11]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[11]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[12]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[12]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[13]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[13]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[14]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[14]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[15]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[15]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[16]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[16]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[17]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[17]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[18]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[18]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[19]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[19]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[1]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[1]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[20]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[20]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[21]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[21]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[22]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[22]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[23]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[23]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[24]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[24]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[25]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[25]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[26]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[26]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[27]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[27]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[28]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[28]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[29]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[29]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[2]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[2]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[30]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[30]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[31]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[31]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[3]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[3]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[4]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[4]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[5]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[5]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[6]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[6]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[7]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[7]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[8]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[8]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[9]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|out_veto[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|out_veto[9]                                                                    ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[0]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[0]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[10]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[10]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[11]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[11]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[12]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[12]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[13]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[13]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[14]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[14]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[15]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[15]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[16]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[16]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[16]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[17]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[17]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[17]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[18]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[18]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[18]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[19]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[19]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[19]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[1]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[1]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[20]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[20]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[20]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[21]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[21]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[21]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[22]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[22]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[22]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[23]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[23]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[23]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[24]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[24]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[24]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[24]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[25]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[25]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[25]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[25]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[26]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[26]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[26]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[26]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[27]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[27]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[27]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[27]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[28]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[28]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[28]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[28]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[29]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[29]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[29]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[29]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[2]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[2]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[30]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[30]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[30]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[30]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[31]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[31]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[31]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[31]                                                                  ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[3]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[3]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[4]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[4]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[5]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[5]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[6]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[6]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[7]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[7]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[8]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[8]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[9]                                                                   ; N/A                                                                                                                                                            ;
; time_controller:inst36|timestamp[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; time_controller:inst36|timestamp[9]                                                                   ; N/A                                                                                                                                                            ;
+--------------------------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                       ;
+-----------------------------------------------+--------+------------------+--------------------------------+
; Statistic                                     ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ;
+-----------------------------------------------+--------+------------------+--------------------------------+
; Estimated ALUTs Used                          ; 18884  ; 92               ; 880                            ;
; Dedicated logic registers                     ; 15326  ; 79               ; 2327                           ;
;                                               ;        ;                  ;                                ;
; Estimated ALUTs Unavailable                   ; 779    ; 3                ; 46                             ;
;                                               ;        ;                  ;                                ;
; Total combinational functions                 ; 18884  ; 92               ; 880                            ;
; Combinational ALUT usage by number of inputs  ;        ;                  ;                                ;
;     -- 7 input functions                      ; 19     ; 1                ; 0                              ;
;     -- 6 input functions                      ; 6555   ; 15               ; 393                            ;
;     -- 5 input functions                      ; 4297   ; 16               ; 211                            ;
;     -- 4 input functions                      ; 3568   ; 13               ; 30                             ;
;     -- <=3 input functions                    ; 4445   ; 47               ; 246                            ;
;                                               ;        ;                  ;                                ;
; Combinational ALUTs by mode                   ;        ;                  ;                                ;
;     -- normal mode                            ; 18835  ; 91               ; 853                            ;
;     -- extended LUT mode                      ; 19     ; 1                ; 0                              ;
;     -- arithmetic mode                        ; 30     ; 0                ; 27                             ;
;     -- shared arithmetic mode                 ; 0      ; 0                ; 0                              ;
;                                               ;        ;                  ;                                ;
; Estimated ALUT/register pairs used            ; 26414  ; 102              ; 2576                           ;
;                                               ;        ;                  ;                                ;
; Total registers                               ; 15326  ; 79               ; 2327                           ;
;     -- Dedicated logic registers              ; 15326  ; 79               ; 2327                           ;
;     -- I/O registers                          ; 0      ; 0                ; 0                              ;
;                                               ;        ;                  ;                                ;
; Estimated ALMs:  partially or completely used ; 13215  ; 51               ; 1289                           ;
;                                               ;        ;                  ;                                ;
; Virtual pins                                  ; 0      ; 0                ; 0                              ;
; I/O pins                                      ; 343    ; 0                ; 0                              ;
; DSP block 9-bit elements                      ; 0      ; 0                ; 0                              ;
; Total block memory bits                       ; 911872 ; 0                ; 161792                         ;
; Total block memory implementation bits        ; 0      ; 0                ; 0                              ;
; JTAG                                          ; 1      ; 0                ; 0                              ;
; PLL                                           ; 3      ; 0                ; 0                              ;
;                                               ;        ;                  ;                                ;
; Connections                                   ;        ;                  ;                                ;
;     -- Input Connections                      ; 1      ; 116              ; 3271                           ;
;     -- Registered Input Connections           ; 0      ; 88               ; 2666                           ;
;     -- Output Connections                     ; 3070   ; 317              ; 1                              ;
;     -- Registered Output Connections          ; 302    ; 316              ; 0                              ;
;                                               ;        ;                  ;                                ;
; Internal Connections                          ;        ;                  ;                                ;
;     -- Total Connections                      ; 148781 ; 912              ; 14434                          ;
;     -- Registered Connections                 ; 61293  ; 739              ; 11277                          ;
;                                               ;        ;                  ;                                ;
; External Connections                          ;        ;                  ;                                ;
;     -- Top                                    ; 0      ; 108              ; 2963                           ;
;     -- sld_hub:auto_hub                       ; 108    ; 16               ; 309                            ;
;     -- sld_signaltap:auto_signaltap_0         ; 2963   ; 309              ; 0                              ;
;                                               ;        ;                  ;                                ;
; Partition Interface                           ;        ;                  ;                                ;
;     -- Input Ports                            ; 149    ; 18               ; 373                            ;
;     -- Output Ports                           ; 271    ; 36               ; 326                            ;
;     -- Bidir Ports                            ; 80     ; 0                ; 0                              ;
;                                               ;        ;                  ;                                ;
; Registered Ports                              ;        ;                  ;                                ;
;     -- Registered Input Ports                 ; 0      ; 4                ; 321                            ;
;     -- Registered Output Ports                ; 0      ; 26               ; 1                              ;
;                                               ;        ;                  ;                                ;
; Port Connectivity                             ;        ;                  ;                                ;
;     -- Input Ports driven by GND              ; 0      ; 1                ; 8                              ;
;     -- Output Ports driven by GND             ; 0      ; 0                ; 0                              ;
;     -- Input Ports driven by VCC              ; 0      ; 0                ; 0                              ;
;     -- Output Ports driven by VCC             ; 0      ; 0                ; 0                              ;
;     -- Input Ports with no Source             ; 0      ; 0                ; 35                             ;
;     -- Output Ports with no Source            ; 0      ; 0                ; 0                              ;
;     -- Input Ports with no Fanout             ; 0      ; 1                ; 40                             ;
;     -- Output Ports with no Fanout            ; 0      ; 14               ; 317                            ;
+-----------------------------------------------+--------+------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                         ;
+-----------------------------------------------+------------------------------------------------+
; Resource                                      ; Usage                                          ;
+-----------------------------------------------+------------------------------------------------+
; Estimated ALUTs Used                          ; 19856                                          ;
; Dedicated logic registers                     ; 17732                                          ;
;                                               ;                                                ;
; Estimated ALUTs Unavailable                   ; 827                                            ;
;                                               ;                                                ;
; Total combinational functions                 ; 19856                                          ;
; Combinational ALUT usage by number of inputs  ;                                                ;
;     -- 7 input functions                      ; 20                                             ;
;     -- 6 input functions                      ; 6963                                           ;
;     -- 5 input functions                      ; 4524                                           ;
;     -- 4 input functions                      ; 3611                                           ;
;     -- <=3 input functions                    ; 4738                                           ;
;                                               ;                                                ;
; Combinational ALUTs by mode                   ;                                                ;
;     -- normal mode                            ; 19779                                          ;
;     -- extended LUT mode                      ; 20                                             ;
;     -- arithmetic mode                        ; 57                                             ;
;     -- shared arithmetic mode                 ; 0                                              ;
;                                               ;                                                ;
; Estimated ALUT/register pairs used            ; 27962                                          ;
;                                               ;                                                ;
; Total registers                               ; 17732                                          ;
;     -- Dedicated logic registers              ; 17732                                          ;
;     -- I/O registers                          ; 0                                              ;
;                                               ;                                                ;
; Estimated ALMs:  partially or completely used ; 13,981                                         ;
;                                               ;                                                ;
; I/O pins                                      ; 343                                            ;
; Total block memory bits                       ; 1073664                                        ;
; Total PLLs                                    ; 3                                              ;
; Maximum fan-out node                          ; altpll00:inst233|altpll:altpll_component|_clk0 ;
; Maximum fan-out                               ; 12558                                          ;
; Total fan-out                                 ; 151888                                         ;
; Average fan-out                               ; 3.89                                           ;
+-----------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; GLINK_fifo:inst10|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; GLINK_fifo:inst177|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; GLINK_fifo:inst178|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; GLINK_fifo:inst98|dcfifo:dcfifo_component|dcfifo_f7i1:auto_generated|altsyncram_3ou:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; lv1a_pipeline:inst116|nclus_mem:_nclusmem|altsyncram:altsyncram_component|altsyncram_adr1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 1024         ; 4            ; 1024         ; 4            ; 4096   ; None ;
; lv1a_pipeline:inst116|raw_mem_pipe:_etmem|altsyncram:altsyncram_component|altsyncram_ggr1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; lv1a_pipeline:inst116|raw_mem_pipe:_trigmem|altsyncram:altsyncram_component|altsyncram_ggr1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384  ; None ;
; lv1a_pipeline:inst116|time_mem:_timemem|altsyncram:altsyncram_component|altsyncram_cgr1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; lv1a_pipeline:inst116|time_mem:_vetomem|altsyncram:altsyncram_component|altsyncram_cgr1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None ;
; rawmem:inst419|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 256          ; 1024         ; 256          ; 262144 ; None ;
; rawmem:inst420|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 256          ; 1024         ; 256          ; 262144 ; None ;
; rawmem:inst493|altsyncram:altsyncram_component|altsyncram_85p1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 256          ; 1024         ; 256          ; 262144 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4ss3:auto_generated|ALTSYNCRAM ; M4K  ; Simple Dual Port ; 1024         ; 158          ; 1024         ; 158          ; 161792 ; None ;
; time_controller:inst36|et_raw_mem:_etmem|altsyncram:altsyncram_component|altsyncram_8eo1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 17           ; 512          ; 17           ; 8704   ; None ;
; time_controller:inst36|raw_mem:_veto0mem|altsyncram:altsyncram_component|altsyncram_6eo1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
; time_controller:inst36|raw_mem:_veto1mem|altsyncram:altsyncram_component|altsyncram_6eo1:auto_generated|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Partition Merge
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Sep 05 15:52:23 2022
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off sigma_delta -c sigma_delta --merge=on
Warning: Tcl Script File clustering_db/lpm_dff0.qip not found
    Info: set_global_assignment -name QIP_FILE clustering_db/lpm_dff0.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/lpm_counter20.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/lpm_counter20.qip
Warning: Tcl Script File lpm_counter20.qip not found
    Info: set_global_assignment -name QIP_FILE lpm_counter20.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/sim_mem_switch1.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/sim_mem_switch1.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/live_dff.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/live_dff.qip
Warning: Tcl Script File adc_trg_dff.qip not found
    Info: set_global_assignment -name QIP_FILE adc_trg_dff.qip
Warning: Tcl Script File ../../CDT_CDT1_v26/adc_trg_dff0.qip not found
    Info: set_global_assignment -name QIP_FILE ../../CDT_CDT1_v26/adc_trg_dff0.qip
Warning: Tcl Script File adc_trg_dff0.qip not found
    Info: set_global_assignment -name QIP_FILE adc_trg_dff0.qip
Warning: Tcl Script File et_rx_tlk_err_mem.qip not found
    Info: set_global_assignment -name QIP_FILE et_rx_tlk_err_mem.qip
Warning: Tcl Script File et_rx_err_mem_switch0.qip not found
    Info: set_global_assignment -name QIP_FILE et_rx_err_mem_switch0.qip
Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip not found
    Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff00.qip
Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip not found
    Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_debug_switch1.qip
Warning: Tcl Script File ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip not found
    Info: set_global_assignment -name QIP_FILE ../../../Local_CDT/Local_CDT_v6/Local_CDT_v6.08/lvds_in_dff01.qip
Warning: Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info: Forcing the Quartus II software to use the previously generated Fitter netlist is allowed by setting the Netlist Type to Post-Fit (Strict)
Info: Using synthesis netlist for partition "Top"
Info: Using synthesis netlist for partition "sld_hub:auto_hub"
Info: Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 309 of its 317 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 8 missing sources or connections.
Info: Resolved and merged 3 partition(s)
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "am[2]"
    Warning (15610): No output dependent on input pin "inputbus[15]"
    Warning (15610): No output dependent on input pin "inputbus[14]"
    Warning (15610): No output dependent on input pin "inputbus[11]"
    Warning (15610): No output dependent on input pin "master_clock1"
    Warning (15610): No output dependent on input pin "clkswitch"
    Warning (15610): No output dependent on input pin "master_clock3"
    Warning (15610): No output dependent on input pin "master_clock4"
Info: Implemented 32520 device resources after synthesis - the final resource count might be different
    Info: Implemented 149 input pins
    Info: Implemented 119 output pins
    Info: Implemented 80 bidirectional pins
    Info: Implemented 31032 logic cells
    Info: Implemented 1136 RAM segments
    Info: Implemented 3 PLLs
Info: Quartus II 64-Bit Partition Merge was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4568 megabytes
    Info: Processing ended: Mon Sep 05 15:52:30 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


