[{"DBLP title": "Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware.", "DBLP authors": ["Gerard K. Rauwerda", "Paul M. Heysters", "Gerard J. M. Smit"], "year": 2008, "MAG papers": [{"PaperId": 2135639276, "PaperTitle": "towards software defined radios using coarse grained reconfigurable hardware", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 99, "Affiliations": {"university of twente": 1.0}}], "source": "ES"}, {"DBLP title": "A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance.", "DBLP authors": ["Mitchell J. Myjak", "Jos\u00e9 G. Delgado-Frias"], "year": 2008, "MAG papers": [{"PaperId": 2129997601, "PaperTitle": "a medium grain reconfigurable architecture for dsp vlsi design benchmark mapping and performance", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "Run-Time Management of a MPSoC Containing FPGA Fabric Tiles.", "DBLP authors": ["Vincent Nollet", "Prabhat Avasare", "Hendrik Eeckhaut", "Diederik Verkest", "Henk Corporaal"], "year": 2008, "MAG papers": [{"PaperId": 2103716365, "PaperTitle": "run time management of a mpsoc containing fpga fabric tiles", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 87, "Affiliations": {"ghent university": 1.0, "eindhoven university of technology": 1.0, "katholieke universiteit leuven": 2.0, "universite libre de bruxelles": 1.0}}], "source": "ES"}, {"DBLP title": "Achieving Programming Model Abstractions for Reconfigurable Computing.", "DBLP authors": ["David L. Andrews", "Ron Sass", "Erik K. Anderson", "Jason Agron", "Wesley Peck", "Jim Stevens", "Fabrice Baijot", "Ed Komp"], "year": 2008, "MAG papers": [{"PaperId": 2160955218, "PaperTitle": "achieving programming model abstractions for reconfigurable computing", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 107, "Affiliations": {"university of kansas": 6.0, "university of north carolina at charlotte": 1.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "A Cooperative Management Scheme for Power Efficient Implementations of Real-Time Operating Systems on Soft Processors.", "DBLP authors": ["Jingzhao Ou", "Viktor K. Prasanna"], "year": 2008, "MAG papers": [{"PaperId": 2139249936, "PaperTitle": "a cooperative management scheme for power efficient implementations of real time operating systems on soft processors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of southern california": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Architecture for Network Flow Analysis.", "DBLP authors": ["Sherif Yusuf", "Wayne Luk", "Morris Sloman", "Naranker Dulay", "Emil C. Lupu", "Geoffrey Brown"], "year": 2008, "MAG papers": [{"PaperId": 2100626527, "PaperTitle": "reconfigurable architecture for network flow analysis", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"imperial college london": 5.0, "indiana university": 1.0}}], "source": "ES"}, {"DBLP title": "A Case Study of Hardware/Software Partitioning of Traffic Simulation on the Cray XD1.", "DBLP authors": ["Justin L. Tripp", "Maya B. Gokhale", "Anders A. Hansson"], "year": 2008, "MAG papers": [{"PaperId": 2112714555, "PaperTitle": "a case study of hardware software partitioning of traffic simulation on the cray xd1", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"lawrence livermore national laboratory": 1.0, "los alamos national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "The Reconfigurable Instruction Cell Array.", "DBLP authors": ["Sami Khawam", "Ioannis Nousias", "Mark Milward", "Ying Yi", "Mark Muir", "Tughrul Arslan"], "year": 2008, "MAG papers": [{"PaperId": 2097602901, "PaperTitle": "the reconfigurable instruction cell array", "Year": 2008, "CitationCount": 128, "EstimatedCitation": 128, "Affiliations": {"university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies.", "DBLP authors": ["Kanak Agarwal", "Sani R. Nassif"], "year": 2008, "MAG papers": [{"PaperId": 2123085386, "PaperTitle": "the impact of random device variation on sram cell stability in sub 90 nm cmos technologies", "Year": 2008, "CitationCount": 118, "EstimatedCitation": 166, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Transition Path Delay Faults: A New Path Delay Fault Model for Small and Large Delay Defects.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "MAG papers": [{"PaperId": 2150665550, "PaperTitle": "transition path delay faults a new path delay fault model for small and large delay defects", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "Design Migration From Peripheral ASIC Design to Area-I/O Flip-Chip Design by Chip I/O Planning and Legalization.", "DBLP authors": ["C.-Y. Chang", "H.-M. Chen"], "year": 2008, "MAG papers": [{"PaperId": 2154194643, "PaperTitle": "design migration from peripheral asic design to area i o flip chip design by chip i o planning and legalization", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors.", "DBLP authors": ["Paul Beckett"], "year": 2008, "MAG papers": [{"PaperId": 2147127592, "PaperTitle": "a low power reconfigurable logic array based on double gate transistors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"rmit university": 1.0}}], "source": "ES"}, {"DBLP title": "Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs.", "DBLP authors": ["Yan Lin", "Lei He", "Mike Hutton"], "year": 2008, "MAG papers": [{"PaperId": 2103156522, "PaperTitle": "stochastic physical synthesis considering prerouting interconnect uncertainty and process variation for fpgas", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california los angeles": 2.0, "altera": 1.0}}], "source": "ES"}, {"DBLP title": "Applying Dynamic Reconfiguration for Fault Tolerance in Fine-Grained Logic Arrays.", "DBLP authors": ["Peter Zipf"], "year": 2008, "MAG papers": [{"PaperId": 2158557378, "PaperTitle": "applying dynamic reconfiguration for fault tolerance in fine grained logic arrays", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of siegen": 1.0}}], "source": "ES"}, {"DBLP title": "Reconfigurable Hardware for High-Security/ High-Performance Embedded Systems: The SAFES Perspective.", "DBLP authors": ["Guy Gogniat", "Tilman Wolf", "Wayne P. Burleson", "Jean-Philippe Diguet", "Lilian Bossuet", "Romain Vaslin"], "year": 2008, "MAG papers": [{"PaperId": 2096014416, "PaperTitle": "reconfigurable hardware for high security high performance embedded systems the safes perspective", "Year": 2008, "CitationCount": 67, "EstimatedCitation": 107, "Affiliations": {"university of massachusetts amherst": 2.0, "sewanee the university of the south": 3.0, "university of bordeaux": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Multigigabit Pattern Matching for Packet Inspection.", "DBLP authors": ["Ioannis Sourdis", "Dionisios N. Pnevmatikatos", "Stamatis Vassiliadis"], "year": 2008, "MAG papers": [{"PaperId": 2137959021, "PaperTitle": "scalable multigigabit pattern matching for packet inspection", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 84, "Affiliations": {"foundation for research technology hellas": 1.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Area-Efficient Arithmetic Expression Evaluation Using Deeply Pipelined Floating-Point Cores.", "DBLP authors": ["Ronald Scrofano", "Ling Zhuo", "Viktor K. Prasanna"], "year": 2008, "MAG papers": [{"PaperId": 2135440091, "PaperTitle": "area efficient arithmetic expression evaluation using deeply pipelined floating point cores", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Architectural Modifications to Enhance the Floating-Point Performance of FPGAs.", "DBLP authors": ["Michael J. Beauchamp", "Scott Hauck", "Keith D. Underwood", "K. Scott Hemmert"], "year": 2008, "MAG papers": [{"PaperId": 2166062472, "PaperTitle": "architectural modifications to enhance the floating point performance of fpgas", "Year": 2008, "CitationCount": 47, "EstimatedCitation": 74, "Affiliations": {"university of washington": 1.0, "sandia national laboratories": 2.0}}], "source": "ES"}, {"DBLP title": "System Architecture and Implementation of MIMO Sphere Decoders on FPGA.", "DBLP authors": ["Xinming Huang", "Cao Liang", "Jing Ma"], "year": 2008, "MAG papers": [{"PaperId": 2121322812, "PaperTitle": "system architecture and implementation of mimo sphere decoders on fpga", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 65, "Affiliations": {"university of new orleans": 1.0}}], "source": "ES"}, {"DBLP title": "Fast Elliptic Curve Cryptography on FPGA.", "DBLP authors": ["William N. Chelton", "Mohammed Benaissa"], "year": 2008, "MAG papers": [{"PaperId": 2149568614, "PaperTitle": "fast elliptic curve cryptography on fpga", "Year": 2008, "CitationCount": 141, "EstimatedCitation": 202, "Affiliations": {"university of sheffield": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical Leakage Estimation of Double Gate FinFET Devices Considering the Width Quantization Property.", "DBLP authors": ["Jie Gu", "John Keane", "Sachin S. Sapatnekar", "Chris H. Kim"], "year": 2008, "MAG papers": [{"PaperId": 2114978747, "PaperTitle": "statistical leakage estimation of double gate finfet devices considering the width quantization property", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "A Novel Delta Sigma Control System Processor and Its VLSI Implementation.", "DBLP authors": ["Xiaofeng Wu", "Vassilios A. Chouliaras", "Jos\u00e9 L. N\u00fa\u00f1ez-Y\u00e1\u00f1ez", "Roger M. Goodall"], "year": 2008, "MAG papers": [{"PaperId": 2109688588, "PaperTitle": "a novel delta sigma control system processor and its vlsi implementation", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of surrey": 1.0, "university of bristol": 1.0, "loughborough university": 2.0}}], "source": "ES"}, {"DBLP title": "Active Cache Emulator.", "DBLP authors": ["Eriko Nurvitadhi", "Jumnit Hong", "Shih-Lien Lu"], "year": 2008, "MAG papers": [{"PaperId": 2010369165, "PaperTitle": "active cache emulator", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"carnegie mellon university": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Estimation of Timing Yield Bounds for Process Variations.", "DBLP authors": ["Ruiming Chen", "Hai Zhou"], "year": 2008, "MAG papers": [{"PaperId": 2169460227, "PaperTitle": "fast estimation of timing yield bounds for process variations", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Body Bias Voltage Computations for Process and Temperature Compensation.", "DBLP authors": ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2008, "MAG papers": [{"PaperId": 2136586884, "PaperTitle": "body bias voltage computations for process and temperature compensation", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 62, "Affiliations": {"university of minnesota": 3.0}}], "source": "ES"}, {"DBLP title": "System-Level Specification Testing Of Wireless Transceivers.", "DBLP authors": ["Achintya Halder", "Soumendu Bhattacharya", "Abhijit Chatterjee"], "year": 2008, "MAG papers": [{"PaperId": 2122651009, "PaperTitle": "system level specification testing of wireless transceivers", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national semiconductor": 1.0, "texas instruments": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Write Disturbance Modeling and Testing for MRAM.", "DBLP authors": ["Chin-Lung Su", "Chih-Wea Tsai", "Cheng-Wen Wu", "Chien-Chung Hung", "Young-Shying Chen", "Ding-Yeong Wang", "Yuan-Jen Lee", "Ming-Jer Kao"], "year": 2008, "MAG papers": [{"PaperId": 2112094651, "PaperTitle": "write disturbance modeling and testing for mram", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national tsing hua university": 2.0, "industrial technology research institute": 5.0}}], "source": "ES"}, {"DBLP title": "Scalable QoS-Aware Memory Controller for High-Bandwidth Packet Memory.", "DBLP authors": ["Hyuk-Jun Lee", "Eui-Young Chung"], "year": 2008, "MAG papers": [{"PaperId": 2101001844, "PaperTitle": "scalable qos aware memory controller for high bandwidth packet memory", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"yonsei university": 1.0, "cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding.", "DBLP authors": ["Ke Xu", "Oliver Chiu-sing Choy"], "year": 2008, "MAG papers": [{"PaperId": 2145814574, "PaperTitle": "a power efficient and self adaptive prediction engine for h 264 avc decoding", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"the chinese university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Joint Equalization and Coding for On-Chip Bus Communication.", "DBLP authors": ["Srinivasa R. Sridhara", "Ganesh Balamurugan", "Naresh R. Shanbhag"], "year": 2008, "MAG papers": [{"PaperId": 1967345077, "PaperTitle": "joint equalization and coding for on chip bus communication", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of illinois at urbana champaign": 1.0, "texas instruments": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Improved Accuracy Pseudo-Exponential Function Generator With Applications in Analog Signal Processing.", "DBLP authors": ["Cosmin Popa"], "year": 2008, "MAG papers": [{"PaperId": 2042577328, "PaperTitle": "improved accuracy pseudo exponential function generator with applications in analog signal processing", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"politehnica university of bucharest": 1.0}}], "source": "ES"}, {"DBLP title": "Speculative Carry Generation With Prefix Adder.", "DBLP authors": ["Youngmoon Choi", "Earl E. Swartzlander Jr."], "year": 2008, "MAG papers": [{"PaperId": 2113094707, "PaperTitle": "speculative carry generation with prefix adder", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at austin": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Hybrid Parallel-Prefix Adder Architecture With Efficient Timing-Area Characteristic.", "DBLP authors": ["Sabyasachi Das", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2117979045, "PaperTitle": "a novel hybrid parallel prefix adder architecture with efficient timing area characteristic", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Low Power Design of Precomputation-Based Content-Addressable Memory.", "DBLP authors": ["Shanq-Jang Ruan", "Chi-Yu Wu", "Jui-Yuan Hsieh"], "year": 2008, "MAG papers": [{"PaperId": 2115440863, "PaperTitle": "low power design of precomputation based content addressable memory", "Year": 2008, "CitationCount": 52, "EstimatedCitation": 87, "Affiliations": {"national taiwan university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "MMV: A Metamodeling Based Microprocessor Validation Environment.", "DBLP authors": ["Deepak Mathaikutty", "Sreekumar V. Kodakara", "Ajit Dingankar", "Sandeep K. Shukla", "David J. Lilja"], "year": 2008, "MAG papers": [{"PaperId": 2162507248, "PaperTitle": "mmv a metamodeling based microprocessor validation environment", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"virginia tech": 1.0, "university of minnesota": 2.0, "university of virginia": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "A Refinement-Based Compositional Reasoning Framework for Pipelined Machine Verification.", "DBLP authors": ["Panagiotis Manolios", "Sudarshan K. Srinivasan"], "year": 2008, "MAG papers": [{"PaperId": 2170677925, "PaperTitle": "a refinement based compositional reasoning framework for pipelined machine verification", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"northeastern university": 1.0, "north dakota state university": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Probabilistic Combinational Equivalence Checking.", "DBLP authors": ["Shih-Chieh Wu", "Chun-Yao Wang", "Yung-Chih Chen"], "year": 2008, "MAG papers": [{"PaperId": 2165915174, "PaperTitle": "novel probabilistic combinational equivalence checking", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Simulation Bounds for Equivalence Verification of Polynomial Datapaths Using Finite Ring Algebra.", "DBLP authors": ["Namrata Shekhar", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "year": 2008, "MAG papers": [{"PaperId": 2134139453, "PaperTitle": "simulation bounds for equivalence verification of polynomial datapaths using finite ring algebra", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"georgia state university": 2.0, "university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Validating Power ArchitectureTM Technology-Based MPSoCs Through Executable Specifications.", "DBLP authors": ["Jayanta Bhadra", "Ekaterina Trofimova", "Magdy S. Abadir"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "IEEE Standard 1500 Compliance Verification for Embedded Cores.", "DBLP authors": ["Alfredo Benso", "Stefano Di Carlo", "Paolo Prinetto", "Yervant Zorian"], "year": 2008, "MAG papers": [{"PaperId": 2171473927, "PaperTitle": "ieee standard 1500 compliance verification for embedded cores", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"virage logic": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic Constraint Based Test Generation for Behavioral HDL Models.", "DBLP authors": ["Siva Kumar Sastry Hari", "Vishnu Vardhan Reddy Konda", "V. Kamakoti", "Vivekananda M. Vedula", "K. S. Maneperambil"], "year": 2008, "MAG papers": [{"PaperId": 2133459075, "PaperTitle": "automatic constraint based test generation for behavioral hdl models", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"intel": 2.0, "indian institute of technology madras": 3.0}}], "source": "ES"}, {"DBLP title": "Fault Emulation for Dependability Evaluation of VLSI Systems.", "DBLP authors": ["David de Andr\u00e9s", "Juan-Carlos Ruiz-Garcia", "Daniel Gil", "Pedro J. Gil"], "year": 2008, "MAG papers": [{"PaperId": 2128043874, "PaperTitle": "fault emulation for dependability evaluation of vlsi systems", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 62, "Affiliations": {"university of valencia": 4.0}}], "source": "ES"}, {"DBLP title": "Adaptive Cooling of Integrated Circuits Using Digital Microfluidics.", "DBLP authors": ["Philip Y. Paik", "Vamsee K. Pamula", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Design Space Exploration for 3-D Cache.", "DBLP authors": ["Yuh-Fang Tsai", "Feng Wang", "Yuan Xie", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "year": 2008, "MAG papers": [{"PaperId": 2130418369, "PaperTitle": "design space exploration for 3 d cache", "Year": 2008, "CitationCount": 73, "EstimatedCitation": 101, "Affiliations": {"pennsylvania state university": 5.0}}], "source": "ES"}, {"DBLP title": "A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting.", "DBLP authors": ["Jonggab Kil", "Jie Gu", "Chris H. Kim"], "year": 2008, "MAG papers": [{"PaperId": 1968721941, "PaperTitle": "a high speed variation tolerant interconnect technique for sub threshold circuits using capacitive boosting", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 77, "Affiliations": {"intel": 1.0, "university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "An Interactive Design Environment for C-Based High-Level Synthesis of RTL Processors.", "DBLP authors": ["Dongwan Shin", "Andreas Gerstlauer", "Rainer D\u00f6mer", "Daniel Gajski"], "year": 2008, "MAG papers": [{"PaperId": 2148088056, "PaperTitle": "an interactive design environment for c based high level synthesis of rtl processors", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of california irvine": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-Mechanism Reliability Modeling and Management in Dynamic Systems.", "DBLP authors": ["Eric Karl", "David T. Blaauw", "Dennis Sylvester", "Trevor N. Mudge"], "year": 2008, "MAG papers": [{"PaperId": 2104929490, "PaperTitle": "multi mechanism reliability modeling and management in dynamic systems", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 73, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Characterization of a Novel Nine-Transistor SRAM Cell.", "DBLP authors": ["Zhiyu Liu", "Volkan Kursun"], "year": 2008, "MAG papers": [{"PaperId": 2158267481, "PaperTitle": "characterization of a novel nine transistor sram cell", "Year": 2008, "CitationCount": 214, "EstimatedCitation": 315, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Design of Reconfigurable Domain-Specific Flexible Cores.", "DBLP authors": ["Katherine Compton", "Scott Hauck"], "year": 2008, "MAG papers": [{"PaperId": 2138104784, "PaperTitle": "automatic design of reconfigurable domain specific flexible cores", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of washington": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration.", "DBLP authors": ["Heng Tan", "Ronald F. DeMara"], "year": 2008, "MAG papers": [{"PaperId": 2144025757, "PaperTitle": "a multilayer framework supporting autonomous run time partial reconfiguration", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of central florida": 2.0}}], "source": "ES"}, {"DBLP title": "A Compact and Accurate Gaussian Variate Generator.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn", "Christian Schlegel"], "year": 2008, "MAG papers": [{"PaperId": 2089389313, "PaperTitle": "a compact and accurate gaussian variate generator", "Year": 2008, "CitationCount": 63, "EstimatedCitation": 91, "Affiliations": {"university of alberta": 4.0}}], "source": "ES"}, {"DBLP title": "Thermal Switching Error Versus Delay Tradeoffs in Clocked QCA Circuits.", "DBLP authors": ["Sanjukta Bhanja", "Sudeep Sarkar"], "year": 2008, "MAG papers": [{"PaperId": 2120271678, "PaperTitle": "thermal switching error versus delay tradeoffs in clocked qca circuits", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of south florida": 2.0}}], "source": "ES"}, {"DBLP title": "Power Consumption of Fault Tolerant Busses.", "DBLP authors": ["Daniele Rossi", "Andr\u00e9 K. Nieuwland", "Steven V. E. S. van Dijk", "Richard P. Kleihorst", "Cecilia Metra"], "year": 2008, "MAG papers": [{"PaperId": 2169740502, "PaperTitle": "power consumption of fault tolerant busses", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of bologna": 2.0, "nxp semiconductors": 2.0}}], "source": "ES"}, {"DBLP title": "Ternary CAM Power and Delay Model: Extensions and Uses.", "DBLP authors": ["Banit Agrawal", "Timothy Sherwood"], "year": 2008, "MAG papers": [{"PaperId": 2151811992, "PaperTitle": "ternary cam power and delay model extensions and uses", "Year": 2008, "CitationCount": 71, "EstimatedCitation": 110, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Yongmei Dai", "Zhiyuan Yan", "Ning Chen"], "year": 2008, "MAG papers": [{"PaperId": 2113798448, "PaperTitle": "optimal overlapped message passing decoding of quasi cyclic ldpc codes", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 63, "Affiliations": {"lehigh university": 3.0}}], "source": "ES"}, {"DBLP title": "Practical Asynchronous Interconnect Network Design.", "DBLP authors": ["Bradley R. Quinton", "Mark R. Greenstreet", "Steven J. E. Wilton"], "year": 2008, "MAG papers": [{"PaperId": 2128947381, "PaperTitle": "practical asynchronous interconnect network design", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of british columbia": 3.0}}], "source": "ES"}, {"DBLP title": "Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime.", "DBLP authors": ["Roshan Weerasekera", "Dinesh Pamunuwa", "Li-Rong Zheng", "Hannu Tenhunen"], "year": 2008, "MAG papers": [{"PaperId": 2117366838, "PaperTitle": "minimal power delay balanced smart repeaters for global interconnects in the nanometer regime", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"lancaster university": 1.0}}], "source": "ES"}, {"DBLP title": "A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic.", "DBLP authors": ["Chua-Chin Wang", "Chi-Chun Huang", "Ching-Li Lee", "Tsai-Wen Cheng"], "year": 2008, "MAG papers": [{"PaperId": 2112651636, "PaperTitle": "a low power high speed 8 bit pipelining cla design using dual threshold voltage domino logic", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"national sun yat sen university": 2.0, "kao yuan university": 1.0}}], "source": "ES"}, {"DBLP title": "Stack Sizing for Optimal Current Drivability in Subthreshold Circuits.", "DBLP authors": ["John Keane", "Hanyong Eom", "Tony Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Chris H. Kim"], "year": 2008, "MAG papers": [{"PaperId": 2121910461, "PaperTitle": "stack sizing for optimal current drivability in subthreshold circuits", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of minnesota": 5.0}}], "source": "ES"}, {"DBLP title": "Application-Specific MPSoC Reliability Optimization.", "DBLP authors": ["Zhenyu (Peter) Gu", "Changyun Zhu", "Li Shang", "Robert P. Dick"], "year": 2008, "MAG papers": [{"PaperId": 2103021426, "PaperTitle": "application specific mpsoc reliability optimization", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"university of colorado boulder": 1.0, "northwestern university": 1.0, "queen s university": 1.0}}], "source": "ES"}, {"DBLP title": "Robust Multiple-Phase Switched-Capacitor DC-DC Power Converter With Digital Interleaving Regulation Scheme.", "DBLP authors": ["Dongsheng Ma", "Feng Luo"], "year": 2008, "MAG papers": [{"PaperId": 2095624492, "PaperTitle": "robust multiple phase switched capacitor dc dc power converter with digital interleaving regulation scheme", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 62, "Affiliations": {"university of arizona": 2.0}}], "source": "ES"}, {"DBLP title": "Novel Video Memory Reduces 45% of Bitline Power Using Majority Logic and Data-Bit Reordering.", "DBLP authors": ["Hidehiro Fujiwara", "Koji Nii", "Hiroki Noguchi", "Junichi Miyakoshi", "Yuichiro Murachi", "Yasuhiro Morita", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2008, "MAG papers": [{"PaperId": 3022014219, "PaperTitle": "novel video memory reduces 45 of bitline power using majority logic and data bit reordering", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kobe university": 8.0}}, {"PaperId": 2119472374, "PaperTitle": "novel video memory reduces 45 of bitline power using majority logic and data bit reordering", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"kobe university": 8.0}}], "source": "ES"}, {"DBLP title": "L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture.", "DBLP authors": ["Elham Safi", "Andreas Moshovos", "Andreas G. Veneris"], "year": 2008, "MAG papers": [{"PaperId": 2166585241, "PaperTitle": "l cbf a low power fast counting bloom filter architecture", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic Thermal Clock Skew Compensation Using Tunable Delay Buffers.", "DBLP authors": ["Ashutosh Chakraborty", "Karthik Duraisami", "Ashoka Visweswara Sathanur", "Prassanna Sithambaram", "Luca Benini", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "year": 2008, "MAG papers": [{"PaperId": 3092521657, "PaperTitle": "dynamic thermal clock skew compensation using tunable delay buffers", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 74, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Selective Writeback: Reducing Register File Pressure and Energy Consumption.", "DBLP authors": ["Deniz Balkan", "Joseph J. Sharkey", "Dmitry Ponomarev", "Kanad Ghose"], "year": 2008, "MAG papers": [{"PaperId": 3023605344, "PaperTitle": "selective writeback reducing register file pressure and energy consumption", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"binghamton university": 3.0, "apple inc": 1.0}}, {"PaperId": 2143188883, "PaperTitle": "selective writeback reducing register file pressure and energy consumption", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"binghamton university": 3.0, "apple inc": 1.0}}], "source": "ES"}, {"DBLP title": "GOP-Level Dynamic Thermal Management in MPEG-2 Decoding.", "DBLP authors": ["Wonbok Lee", "Kimish Patel", "Massoud Pedram"], "year": 2008, "MAG papers": [{"PaperId": 2126679395, "PaperTitle": "gop level dynamic thermal management in mpeg 2 decoding", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of southern california": 3.0}}, {"PaperId": 3023604039, "PaperTitle": "gop level dynamic thermal management in mpeg 2 decoding", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of southern california": 3.0}}], "source": "ES"}, {"DBLP title": "Self-Timed Regenerators for High-Speed and Low-Power On-Chip Global Interconnect.", "DBLP authors": ["Prashant Singh", "Jae-sun Seo", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "MAG papers": [{"PaperId": 3021753908, "PaperTitle": "self timed regenerators for high speed and low power on chip global interconnect", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of michigan": 4.0}}, {"PaperId": 2115539423, "PaperTitle": "self timed regenerators for high speed and low power on chip global interconnect", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories.", "DBLP authors": ["Jianwei Zhang", "Yizheng Ye", "Bin-Da Liu"], "year": 2008, "MAG papers": [{"PaperId": 2116869525, "PaperTitle": "a current recycling technique for shadow match line sensing in content addressable memories", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"national cheng kung university": 1.0, "harbin institute of technology": 2.0}}, {"PaperId": 3023713701, "PaperTitle": "a current recycling technique for shadow match line sensing in content addressable memories", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harbin institute of technology": 2.0, "national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "Variability Driven Gate Sizing for Binning Yield Optimization.", "DBLP authors": ["Azadeh Davoodi", "Ankur Srivastava"], "year": 2008, "MAG papers": [{"PaperId": 2115674461, "PaperTitle": "variability driven gate sizing for binning yield optimization", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 89, "Affiliations": {"university of wisconsin madison": 1.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Enhancement of Fault Injection Techniques Based on the Modification of VHDL Code.", "DBLP authors": ["Juan Carlos Baraza", "Joaquin Gracia", "Sara Blanc", "Daniel Gil", "Pedro J. Gil"], "year": 2008, "MAG papers": [{"PaperId": 2107822077, "PaperTitle": "enhancement of fault injection techniques based on the modification of vhdl code", "Year": 2008, "CitationCount": 59, "EstimatedCitation": 95, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Data Handling Limits of On-Chip Interconnects.", "DBLP authors": ["Rohit Singhal", "Gwan Choi", "Rabi N. Mahapatra"], "year": 2008, "MAG papers": [{"PaperId": 2105897643, "PaperTitle": "data handling limits of on chip interconnects", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"texas a m university": 3.0}}], "source": "ES"}, {"DBLP title": "Intelligent Robustness Insertion for Optimal Transient Error Tolerance Improvement in VLSI Circuits.", "DBLP authors": ["Chong Zhao", "Yi Zhao", "Sujit Dey"], "year": 2008, "MAG papers": [{"PaperId": 2156476431, "PaperTitle": "intelligent robustness insertion for optimal transient error tolerance improvement in vlsi circuits", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Test Set Development for Cache Memory in Modern Microprocessors.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui", "Georgi Gaydadjiev", "Stamatis Vassiliadis"], "year": 2008, "MAG papers": [{"PaperId": 2112342901, "PaperTitle": "test set development for cache memory in modern microprocessors", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Integrated Floorplanning, Module-Selection, and Architecture Generationfor Reconfigurable Devices.", "DBLP authors": ["Alastair M. Smith", "George A. Constantinides", "Peter Y. K. Cheung"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Accelerated Modeling of Massively Coupled RLC Interconnects Using the Relative Inductance Extraction Method.", "DBLP authors": ["Kaveh Shakeri", "James D. Meindl"], "year": 2008, "MAG papers": [{"PaperId": 2160976734, "PaperTitle": "accelerated modeling of massively coupled rlc interconnects using the relative inductance extraction method", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cypress semiconductor": 1.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Diagnosis Framework for Locating Failed Segments of Path Delay Faults.", "DBLP authors": ["Ying-Yen Chen", "Jing-Jia Liou"], "year": 2008, "MAG papers": [{"PaperId": 2139879272, "PaperTitle": "diagnosis framework for locating failed segments of path delay faults", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Modeling of On-Chip Bus Switching Current and Its Impact on Noise in Power Supply Grid.", "DBLP authors": ["Sampo Tuuna", "Li-Rong Zheng", "Jouni Isoaho", "Hannu Tenhunen"], "year": 2008, "MAG papers": [{"PaperId": 2171666823, "PaperTitle": "modeling of on chip bus switching current and its impact on noise in power supply grid", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"royal institute of technology": 1.0, "information technology university": 3.0}}], "source": "ES"}, {"DBLP title": "Timing Jitter and Power Spectral Density of Random Walk Noise in VCO.", "DBLP authors": ["Shizhong Mei"], "year": 2008, "MAG papers": [{"PaperId": 2167721343, "PaperTitle": "timing jitter and power spectral density of random walk noise in vco", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"micron technology": 1.0}}], "source": "ES"}, {"DBLP title": "Higher Radix and Redundancy Factor for Floating Point SRT Division.", "DBLP authors": ["Mohamed Anane", "Hamid Bessalah", "Mohamed Issad", "Nadjia Anane", "Hassen Salhi"], "year": 2008, "MAG papers": [{"PaperId": 2107144991, "PaperTitle": "higher radix and redundancy factor for floating point srt division", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"capital district transportation authority": 5.0}}], "source": "ES"}, {"DBLP title": "A Scalable Packet Sorting Circuit for High-Speed WFQ Packet Scheduling.", "DBLP authors": ["Kieran McLaughlin", "Sakir Sezer", "Holger Blume", "Xin Yang", "Friederich Kupzog", "Tobias G. Noll"], "year": 2008, "MAG papers": [{"PaperId": 2124067630, "PaperTitle": "a scalable packet sorting circuit for high speed wfq packet scheduling", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"rwth aachen university": 3.0, "queen s university belfast": 3.0}}], "source": "ES"}, {"DBLP title": "MCF: A Metamodeling-Based Component Composition Framework - Composing SystemC IPs for Executable System Models.", "DBLP authors": ["Deepak Mathaikutty", "Sandeep K. Shukla"], "year": 2008, "MAG papers": [{"PaperId": 2127701948, "PaperTitle": "mcf a metamodeling based component composition framework composing systemc ips for executable system models", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Profit Aware Circuit Design Under Process Variations Considering Speed Binning.", "DBLP authors": ["Animesh Datta", "Swarup Bhunia", "Jung Hwan Choi", "Saibal Mukhopadhyay", "Kaushik Roy"], "year": 2008, "MAG papers": [{"PaperId": 1966460777, "PaperTitle": "profit aware circuit design under process variations considering speed binning", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"georgia institute of technology": 1.0, "purdue university": 2.0, "qualcomm": 1.0, "case western reserve university": 1.0}}], "source": "ES"}, {"DBLP title": "Electro-Thermal Analysis of Multi-Fin Devices.", "DBLP authors": ["Brian Swahn", "Soha Hassoun"], "year": 2008, "MAG papers": [{"PaperId": 2130611960, "PaperTitle": "electro thermal analysis of multi fin devices", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 62, "Affiliations": {"tufts university": 1.0, "wilmington university": 1.0}}], "source": "ES"}, {"DBLP title": "Transmission Gates Combined With Level-Restoring CMOS Gates Reduce Glitches in Low-Power Low-Frequency Multipliers.", "DBLP authors": ["Flavio Carbognani", "Felix B\u00fcrgin", "Norbert Felber", "Hubert Kaeslin", "Wolfgang Fichtner"], "year": 2008, "MAG papers": [{"PaperId": 2133408655, "PaperTitle": "transmission gates combined with level restoring cmos gates reduce glitches in low power low frequency multipliers", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"eth zurich": 5.0}}], "source": "ES"}, {"DBLP title": "Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units.", "DBLP authors": ["Giorgos Dimitrakopoulos", "Costas Galanopoulos", "Christos Mavrokefalidis", "Dimitris Nikolos"], "year": 2008, "MAG papers": [{"PaperId": 2129589372, "PaperTitle": "low power leading zero counting and anticipation logic for high speed floating point units", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 58, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Leakage Minimization of SRAM Cells in a Dual-Vt and Dual-Tox Technology.", "DBLP authors": ["Behnam Amelifard", "Farzan Fallah", "Massoud Pedram"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Case Study of Reliability-Aware and Low-Power Design.", "DBLP authors": ["Shengqi Yang", "Wenping Wang", "Tiehan Lv", "Wayne H. Wolf", "Narayanan Vijaykrishnan", "Yuan Xie"], "year": 2008, "MAG papers": [{"PaperId": 2169849247, "PaperTitle": "case study of reliability aware and low power design", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"pennsylvania state university": 2.0, "intel": 1.0, "georgia institute of technology": 1.0, "princeton university": 1.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "New Non-Volatile Memory Structures for FPGA Architectures.", "DBLP authors": ["David Choi", "Kyu Choi", "John D. Villasenor"], "year": 2008, "MAG papers": [{"PaperId": 2052537456, "PaperTitle": "new non volatile memory structures for fpga architectures", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues.", "DBLP authors": ["Aman Gayasen", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Arifur Rahman"], "year": 2008, "MAG papers": [{"PaperId": 2095841863, "PaperTitle": "designing a 3 d fpga switch box architecture and thermal issues", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 71, "Affiliations": {"xilinx": 1.0, "pennsylvania state university": 2.0, "synopsys": 1.0}}], "source": "ES"}, {"DBLP title": "Effective Radii of On-Chip Decoupling Capacitors.", "DBLP authors": ["Mikhail Popovich", "Michael Sotman", "Avinoam Kolodny", "Eby G. Friedman"], "year": 2008, "MAG papers": [{"PaperId": 2127807526, "PaperTitle": "effective radii of on chip decoupling capacitors", "Year": 2008, "CitationCount": 78, "EstimatedCitation": 98, "Affiliations": {"university of rochester": 1.0, "technion israel institute of technology": 2.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "On-Chip Power Distribution Grids With Multiple Supply Voltages for High-Performance Integrated Circuits.", "DBLP authors": ["Mikhail Popovich", "Eby G. Friedman", "Michael Sotman", "Avinoam Kolodny"], "year": 2008, "MAG papers": [{"PaperId": 1594584233, "PaperTitle": "on chip power distribution grids with multiple supply voltages for high performance integrated circuits", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"technion israel institute of technology": 2.0, "university of rochester": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Complex Shaped On-Wafer Interconnects Modeling for CMOS RFICs.", "DBLP authors": ["Xiaomeng Shi", "Kiat Seng Yeo", "Jianguo Ma", "Manh Anh Do", "Erping Li"], "year": 2008, "MAG papers": [{"PaperId": 2106662934, "PaperTitle": "complex shaped on wafer interconnects modeling for cmos rfics", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of electronic science and technology of china": 1.0, "institute of high performance computing singapore": 1.0, "nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "Multilevel-Huffman Test-Data Compression for IP Cores With Multiple Scan Chains.", "DBLP authors": ["Xrysovalantis Kavousianos", "Emmanouil Kalligeros", "Dimitris Nikolos"], "year": 2008, "MAG papers": [{"PaperId": 2112638797, "PaperTitle": "multilevel huffman test data compression for ip cores with multiple scan chains", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 50, "Affiliations": {"university of the aegean": 1.0, "university of patras": 1.0}}], "source": "ES"}, {"DBLP title": "Improving the Transition Fault Coverage of Functional Broadside Tests by Observation Point Insertion.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2008, "MAG papers": [{"PaperId": 2153919046, "PaperTitle": "improving the transition fault coverage of functional broadside tests by observation point insertion", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "ZigBee 868/915-MHz Modulator/Demodulator for Wireless Personal Area Network.", "DBLP authors": ["Chua-Chin Wang", "Chi-Chun Huang", "Jian-Ming Huang", "Chih-Yi Chang", "Chih-Peng Li"], "year": 2008, "MAG papers": [{"PaperId": 2105286036, "PaperTitle": "zigbee 868 915 mhz modulator demodulator for wireless personal area network", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"sun yat sen university": 5.0}}], "source": "ES"}, {"DBLP title": "Satisfiability Models for Maximum Transition Power.", "DBLP authors": ["Suchismita Roy", "P. P. Chakrabarti", "Pallab Dasgupta"], "year": 2008, "MAG papers": [{"PaperId": 2171349697, "PaperTitle": "satisfiability models for maximum transition power", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology kharagpur": 2.0, "national institute of technology durgapur": 1.0}}], "source": "ES"}, {"DBLP title": "Energy-Aware Flash Memory Management in Virtual Memory System.", "DBLP authors": ["Han-Lin Li", "Chia-Lin Yang", "Hung-Wei Tseng"], "year": 2008, "MAG papers": [{"PaperId": 2128435747, "PaperTitle": "energy aware flash memory management in virtual memory system", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 70, "Affiliations": {"national taiwan university": 2.0, "university of california san diego": 1.0}}, {"PaperId": 3005982317, "PaperTitle": "energy aware flash memory management in virtual memory system", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hybrid-Type CAM Design for Both Power and Performance Efficiency.", "DBLP authors": ["Yen-Jen Chang", "Yuan-Hong Liao"], "year": 2008, "MAG papers": [{"PaperId": 2106867391, "PaperTitle": "hybrid type cam design for both power and performance efficiency", "Year": 2008, "CitationCount": 61, "EstimatedCitation": 94, "Affiliations": {"national chung hsing university": 2.0}}], "source": "ES"}, {"DBLP title": "A Fuzzy Optimization Approach for Variation Aware Power Minimization During Gate Sizing.", "DBLP authors": ["Venkataraman Mahalingam", "N. Ranganathan", "J. E. Harlow"], "year": 2008, "MAG papers": [{"PaperId": 2105658964, "PaperTitle": "a fuzzy optimization approach for variation aware power minimization during gate sizing", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "Energy Budget Approximations for Battery-Powered Systems With a Fixed Schedule of Active Intervals.", "DBLP authors": ["Daler N. Rakhmatov"], "year": 2008, "MAG papers": [{"PaperId": 2170510118, "PaperTitle": "energy budget approximations for battery powered systems with a fixed schedule of active intervals", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of victoria": 1.0}}], "source": "ES"}, {"DBLP title": "Cost-Efficient SHA Hardware Accelerators.", "DBLP authors": ["Ricardo Chaves", "Georgi Kuzmanov", "Leonel Sousa", "Stamatis Vassiliadis"], "year": 2008, "MAG papers": [{"PaperId": 2121448889, "PaperTitle": "cost efficient sha hardware accelerators", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 89, "Affiliations": {"instituto superior tecnico": 1.0, "inesc id": 1.0, "delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Improving Error Tolerance for Multithreaded Register Files.", "DBLP authors": ["Lei Wang", "Niral Patel"], "year": 2008, "MAG papers": [{"PaperId": 2154292808, "PaperTitle": "improving error tolerance for multithreaded register files", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "TDM Virtual-Circuit Configuration for Network-on-Chip.", "DBLP authors": ["Zhonghai Lu", "Axel Jantsch"], "year": 2008, "MAG papers": [{"PaperId": 2158798325, "PaperTitle": "tdm virtual circuit configuration for network on chip", "Year": 2008, "CitationCount": 66, "EstimatedCitation": 102, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Automatic Test Generation for Combinational Threshold Logic Networks.", "DBLP authors": ["Pallav Gupta", "Rui Zhang", "Niraj K. Jha"], "year": 2008, "MAG papers": [{"PaperId": 2112676652, "PaperTitle": "automatic test generation for combinational threshold logic networks", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"princeton university": 1.0, "mentor graphics": 1.0, "villanova university": 1.0}}], "source": "ES"}, {"DBLP title": "MTNet: Design of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip.", "DBLP authors": ["Dan Zhao", "Yi Wang"], "year": 2008, "MAG papers": [{"PaperId": 1999006088, "PaperTitle": "mtnet design of a wireless test framework for heterogeneous nanometer systems on chip", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of louisiana at lafayette": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-Effective Triple-Mode Reconfigurable Pipeline FFT/IFFT/2-D DCT Processor.", "DBLP authors": ["Chin-Teng Lin", "Yuan-Chu Yu", "Lan-Da Van"], "year": 2008, "MAG papers": [{"PaperId": 2103539323, "PaperTitle": "cost effective triple mode reconfigurable pipeline fft ifft 2 d dct processor", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Configurable VLSI Architecture for Deblocking Filter in H.264/AVC.", "DBLP authors": ["Chung-Ming Chen", "Chung-Ho Chen"], "year": 2008, "MAG papers": [{"PaperId": 2144348352, "PaperTitle": "configurable vlsi architecture for deblocking filter in h 264 avc", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Communication Between the Embedded Processor and the Reconfigurable Logic on an FPGA.", "DBLP authors": ["Joshua Noseworthy", "Miriam Leeser"], "year": 2008, "MAG papers": [{"PaperId": 2112699739, "PaperTitle": "efficient communication between the embedded processor and the reconfigurable logic on an fpga", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"northeastern university": 2.0}}], "source": "ES"}, {"DBLP title": "Transition Skew Coding for Global On-Chip Interconnect.", "DBLP authors": ["Miriam J. Akl", "Magdy A. Bayoumi"], "year": 2008, "MAG papers": [{"PaperId": 1966701911, "PaperTitle": "transition skew coding for global on chip interconnect", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of louisiana at lafayette": 2.0}}], "source": "ES"}, {"DBLP title": "Effective Uses of FPGAs for Brute-Force Attack on RC4 Ciphers.", "DBLP authors": ["Sammy H. M. Kwok", "Edmund Y. Lam"], "year": 2008, "MAG papers": [{"PaperId": 2134069332, "PaperTitle": "effective uses of fpgas for brute force attack on rc4 ciphers", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of hong kong": 2.0}}], "source": "ES"}, {"DBLP title": "Two-Phase Fine-Grain Sleep Transistor Insertion Technique in Leakage Critical Circuits.", "DBLP authors": ["Yu Wang", "Ku He", "Rong Luo", "Hui Wang", "Huazhong Yang"], "year": 2008, "MAG papers": [{"PaperId": 2012819578, "PaperTitle": "two phase fine grain sleep transistor insertion technique in leakage critical circuits", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 5.0}}], "source": "ES"}, {"DBLP title": "A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs.", "DBLP authors": ["Ahmed Youssef", "Mohab Anis", "Mohamed I. Elmasry"], "year": 2008, "MAG papers": [{"PaperId": 2121797451, "PaperTitle": "a comparative study between static and dynamic sleep signal generation techniques for leakage tolerant designs", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "Static and Dynamic Temperature-Aware Scheduling for Multiprocessor SoCs.", "DBLP authors": ["Ayse K. Coskun", "Tajana Simunic Rosing", "Keith Whisnant", "Kenny C. Gross"], "year": 2008, "MAG papers": [{"PaperId": 2077737229, "PaperTitle": "static and dynamic temperature aware scheduling for multiprocessor socs", "Year": 2008, "CitationCount": 155, "EstimatedCitation": 212, "Affiliations": {"university of california san diego": 2.0, "sun microsystems": 2.0}}], "source": "ES"}, {"DBLP title": "Low-Power Mixed-Signal CVNS-Based 64-Bit Adder for Media Signal Processing.", "DBLP authors": ["Mitra Mirhassani", "Majid Ahmadi", "Graham A. Jullien"], "year": 2008, "MAG papers": [{"PaperId": 2162851503, "PaperTitle": "low power mixed signal cvns based 64 bit adder for media signal processing", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of windsor": 3.0}}], "source": "ES"}, {"DBLP title": "A New Modular Exponentiation Architecture for Efficient Design of RSA Cryptosystem.", "DBLP authors": ["Ming-Der Shieh", "Jun-Hong Chen", "Hao-Hsuan Wu", "Wen-Ching Lin"], "year": 2008, "MAG papers": [{"PaperId": 2098383431, "PaperTitle": "a new modular exponentiation architecture for efficient design of rsa cryptosystem", "Year": 2008, "CitationCount": 69, "EstimatedCitation": 103, "Affiliations": {"national cheng kung university": 4.0}}], "source": "ES"}, {"DBLP title": "On Parallelization of High-Speed Processors for Elliptic Curve Cryptography.", "DBLP authors": ["Kimmo U. J\u00e4rvinen", "Jorma Skytt\u00e4"], "year": 2008, "MAG papers": [{"PaperId": 2031993065, "PaperTitle": "on parallelization of high speed processors for elliptic curve cryptography", "Year": 2008, "CitationCount": 72, "EstimatedCitation": 105, "Affiliations": {"helsinki university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Trace-Based Framework for Verifiable GALS Composition of IPs.", "DBLP authors": ["Syed Suhaib", "Deepak Mathaikutty", "Sandeep K. Shukla"], "year": 2008, "MAG papers": [{"PaperId": 2116085891, "PaperTitle": "a trace based framework for verifiable gals composition of ips", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "An Over-1-Gb/s Transceiver Core for Integration Into Large System-on-Chips for Consumer Electronics.", "DBLP authors": ["Takefumi Yoshikawa", "Takashi Hirata", "Tsuyoshi Ebuchi", "Toru Iwata", "Yukio Arima", "Hiroyuki Yamauchi"], "year": 2008, "MAG papers": [{"PaperId": 2131874706, "PaperTitle": "an over 1 gb s transceiver core for integration into large system on chips for consumer electronics", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Robust Concurrent Online Testing of Network-on-Chip-Based SoCs.", "DBLP authors": ["Praveen Bhojwani", "Rabi N. Mahapatra"], "year": 2008, "MAG papers": [{"PaperId": 2104098610, "PaperTitle": "robust concurrent online testing of network on chip based socs", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Offline and Online Aspects of Defragmenting the Module Layout of a Partially Reconfigurable Device.", "DBLP authors": ["S\u00e1ndor P. Fekete", "Jan van der Veen", "Ali Ahmadinia", "Diana G\u00f6hringer", "Mateusz Majer", "J\u00fcrgen Teich"], "year": 2008, "MAG papers": [{"PaperId": 2120989188, "PaperTitle": "offline and online aspects of defragmenting the module layout of a partially reconfigurable device", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of erlangen nuremberg": 4.0, "braunschweig university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamically De-Skewable Clock Distribution Methodology.", "DBLP authors": ["A. Kapoor", "Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2008, "MAG papers": [{"PaperId": 2159826186, "PaperTitle": "dynamically de skewable clock distribution methodology", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas instruments": 1.0, "texas a m university": 1.0, "sandisk": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion.", "DBLP authors": ["Charbel J. Akl", "Magdy A. Bayoumi"], "year": 2008, "MAG papers": [{"PaperId": 2130315896, "PaperTitle": "reducing interconnect delay uncertainty via hybrid polarity repeater insertion", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"university of louisiana at lafayette": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive On-Chip Power Supply With Robust One-Cycle Control Technique.", "DBLP authors": ["Dongsheng Ma", "J. Wang", "Minkyu Song"], "year": 2008, "MAG papers": [{"PaperId": 2050325890, "PaperTitle": "adaptive on chip power supply with robust one cycle control technique", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of arizona": 3.0}}], "source": "ES"}, {"DBLP title": "Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors.", "DBLP authors": ["A. Elyada", "Ran Ginosar", "Uri C. Weiser"], "year": 2008, "MAG papers": [{"PaperId": 2105042513, "PaperTitle": "low complexity policies for energy performance tradeoff in chip multi processors", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "An Accumulator-Based Compaction Scheme For Online BIST of RAMs.", "DBLP authors": ["Ioannis Voyiatzis"], "year": 2008, "MAG papers": [{"PaperId": 2136138609, "PaperTitle": "an accumulator based compaction scheme for online bist of rams", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors.", "DBLP authors": ["Lin Zhang", "Aaron Carpenter", "Berkehan Ciftcioglu", "Alok Garg", "Michael C. Huang", "Hui Wu"], "year": 2008, "MAG papers": [{"PaperId": 2118035421, "PaperTitle": "injection locked clocking a low power clock distribution scheme for high performance microprocessors", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of rochester": 6.0}}], "source": "ES"}, {"DBLP title": "Recurrence-Aware Instruction Set Selection for Extensible Embedded Processors.", "DBLP authors": ["Paolo Bonzini", "Laura Pozzi"], "year": 2008, "MAG papers": [{"PaperId": 2160450201, "PaperTitle": "recurrence aware instruction set selection for extensible embedded processors", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"university of lugano": 2.0}}], "source": "ES"}, {"DBLP title": "Outer Loop Pipelining for Application Specific Datapaths in FPGAs.", "DBLP authors": ["Kieron Turkington", "Turkington A. Constantinides", "Kostas Masselos", "Peter Y. K. Cheung"], "year": 2008, "MAG papers": [{"PaperId": 2125951114, "PaperTitle": "outer loop pipelining for application specific datapaths in fpgas", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"imperial college london": 3.0, "university of peloponnese": 1.0}}], "source": "ES"}, {"DBLP title": "A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors.", "DBLP authors": ["Kingshuk Karuri", "Anupam Chattopadhyay", "Xiaolin Chen", "David Kammler", "Ling Hao", "Rainer Leupers", "Heinrich Meyr", "Gerd Ascheid"], "year": 2008, "MAG papers": [{"PaperId": 3137403601, "PaperTitle": "a design flow for architecture exploration and implementation of partially reconfigurable processors", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2159184138, "PaperTitle": "a design flow for architecture exploration and implementation of partially reconfigurable processors", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"rwth aachen university": 8.0}}], "source": "ES"}, {"DBLP title": "Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2123925798, "PaperTitle": "efficient resource utilization for an extensible processor through dynamic instruction set adaptation", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment.", "DBLP authors": ["Timo Vogt", "Norbert Wehn"], "year": 2008, "MAG papers": [{"PaperId": 3003318635, "PaperTitle": "a reconfigurable asip for convolutional and turbo decoding in an sdr environment", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2157528413, "PaperTitle": "a reconfigurable asip for convolutional and turbo decoding in an sdr environment", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 76, "Affiliations": {"kaiserslautern university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "High Performance Architecture of an Application Specific Processor for the H.264 Deblocking Filter.", "DBLP authors": ["P. Dang"], "year": 2008, "MAG papers": [{"PaperId": 2099410766, "PaperTitle": "high performance architecture of an application specific processor for the h 264 deblocking filter", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"stmicroelectronics": 1.0}}, {"PaperId": 3003368733, "PaperTitle": "high performance architecture of an application specific processor for the h 264 deblocking filter", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Processing Path Dispatcher in Network Processor MPSoCs.", "DBLP authors": ["Rainer Ohlendorf", "Michael Meitinger", "Thomas Wild", "Andreas Herkersdorf"], "year": 2008, "MAG papers": [{"PaperId": 2161704716, "PaperTitle": "a processing path dispatcher in network processor mpsocs", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Automatic Processor Customization for Zero-Overhead Online Software Verification.", "DBLP authors": ["Hong Lu", "A. Forin"], "year": 2008, "MAG papers": [{"PaperId": 2151607777, "PaperTitle": "automatic processor customization for zero overhead online software verification", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"microsoft": 1.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel.", "DBLP authors": ["Fan-Min Li", "Cheng-Hung Lin", "An-Yeu Wu"], "year": 2008, "MAG papers": [{"PaperId": 2142398371, "PaperTitle": "unified convolutional turbo decoder design using tile based timing analysis of va map kernel", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems.", "DBLP authors": ["Saihua Lin", "Huazhong Yang", "Rong Luo"], "year": 2008, "MAG papers": [{"PaperId": 2104304150, "PaperTitle": "a new family of sequential elements with built in soft error tolerance for dual vdd systems", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient Hierarchical Motion Estimation Algorithm and Its VLSI Architecture.", "DBLP authors": ["Bing-Fei Wu", "Hsin-Yuan Peng", "Tung-Lung Yu"], "year": 2008, "MAG papers": [{"PaperId": 2120840601, "PaperTitle": "efficient hierarchical motion estimation algorithm and its vlsi architecture", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Error-Resilient Motion Estimation Architecture.", "DBLP authors": ["Girish Varatkar", "Naresh R. Shanbhag"], "year": 2008, "MAG papers": [{"PaperId": 2110254700, "PaperTitle": "error resilient motion estimation architecture", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 76, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication.", "DBLP authors": ["Krishna Sekar", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2008, "MAG papers": [{"PaperId": 2133202425, "PaperTitle": "dynamically configurable bus topologies for high performance on chip communication", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"intel": 1.0, "purdue university": 1.0, "broadcom": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Test Data Compression Using Selective Encoding of Scan Slices.", "DBLP authors": ["Zhanglei Wang", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2152604755, "PaperTitle": "test data compression using selective encoding of scan slices", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"duke university": 1.0, "cisco systems inc": 1.0}}], "source": "ES"}, {"DBLP title": "Systematic Software-Based Self-Test for Pipelined Processors.", "DBLP authors": ["Dimitris Gizopoulos", "Mihalis Psarakis", "Miltiadis Hatzimihail", "Michail Maniatakos", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "year": 2008, "MAG papers": [{"PaperId": 1995827686, "PaperTitle": "systematic software based self test for pipelined processors", "Year": 2008, "CitationCount": 81, "EstimatedCitation": 112, "Affiliations": {"texas instruments": 1.0, "princeton university": 1.0, "national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis.", "DBLP authors": ["Bertrand Le Gal", "Emmanuel Casseau", "Sylvain Huet"], "year": 2008, "MAG papers": [{"PaperId": 2113480331, "PaperTitle": "dynamic memory access management for high performance dsp applications using high level synthesis", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"centre national de la recherche scientifique": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures.", "DBLP authors": ["Zexin Pan", "B. Earl Wells"], "year": 2008, "MAG papers": [{"PaperId": 2096776357, "PaperTitle": "hardware supported task scheduling on dynamically reconfigurable soc architectures", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of alabama in huntsville": 1.0}}], "source": "ES"}, {"DBLP title": "Hotspots Elimination and Temperature Flattening in VLSI Circuits.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer", "Taewhan Kim"], "year": 2008, "MAG papers": [{"PaperId": 2119381318, "PaperTitle": "hotspots elimination and temperature flattening in vlsi circuits", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"nec": 1.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "A Design-Specific and Thermally-Aware Methodology for Trading-Off Power and Performance in Leakage-Dominant CMOS Technologies.", "DBLP authors": ["Sheng-Chih Lin", "Kaustav Banerjee"], "year": 2008, "MAG papers": [{"PaperId": 2110852658, "PaperTitle": "a design specific and thermally aware methodology for trading off power and performance in leakage dominant cmos technologies", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Mutation-Based Validation Paradigm for High-Level Hardware Descriptions.", "DBLP authors": ["Jorge Campos", "Hussain Al-Asaad"], "year": 2008, "MAG papers": [{"PaperId": 2127016091, "PaperTitle": "a novel mutation based validation paradigm for high level hardware descriptions", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california davis": 1.0}}], "source": "ES"}, {"DBLP title": "Design and Application of Power Optimized High-Speed CMOS Frequency Dividers.", "DBLP authors": ["Stephan Henzler", "Siegmar Koeppe"], "year": 2008, "MAG papers": [{"PaperId": 2159649473, "PaperTitle": "design and application of power optimized high speed cmos frequency dividers", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering.", "DBLP authors": ["Julien Lamoureux", "Guy G. Lemieux", "Steven J. E. Wilton"], "year": 2008, "MAG papers": [{"PaperId": 2148701953, "PaperTitle": "glitchless dynamic power minimization in fpgas through edge alignment and glitch filtering", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 63, "Affiliations": {"university of british columbia": 3.0}}], "source": "ES"}, {"DBLP title": "A Robust 4-PAM Signaling Scheme for Inter-Chip Links Using Coding in Space.", "DBLP authors": ["Kamran Farzan", "David A. Johns"], "year": 2008, "MAG papers": [{"PaperId": 2112962774, "PaperTitle": "a robust 4 pam signaling scheme for inter chip links using coding in space", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability and Availability in Reconfigurable Computing: A Basis for a Common Solution.", "DBLP authors": ["Manuel G. Gericota", "Gustavo R. Alves", "Miguel L. Silva", "Jos\u00e9 M. Ferreira"], "year": 2008, "MAG papers": [{"PaperId": 2166622595, "PaperTitle": "reliability and availability in reconfigurable computing a basis for a common solution", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of porto": 2.0, "polytechnic institute of porto": 1.0}}], "source": "ES"}, {"DBLP title": "Clock-Skew Test Module for Exploring Reliable Clock-Distribution Under Process and Global Voltage-Temperature Variations.", "DBLP authors": ["Kan Takeuchi", "Atsushi Yoshikawa", "Michio Komoda", "Ken Kotani", "Hiroaki Matsushita", "Yusaku Katsuki", "YuyoYamamoto", "Takao Sato"], "year": 2008, "MAG papers": [{"PaperId": 2142599019, "PaperTitle": "clock skew test module for exploring reliable clock distribution under process and global voltage temperature variations", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"hitachi": 3.0, "renesas electronics": 5.0}}], "source": "ES"}, {"DBLP title": "Elixir: High-Throughput Cost-Effective Dual-Field Processors and the Design Framework for Elliptic Curve Cryptography.", "DBLP authors": ["Jyu-Yuan Lai", "Chih-Tsun Huang"], "year": 2008, "MAG papers": [{"PaperId": 2136689025, "PaperTitle": "elixir high throughput cost effective dual field processors and the design framework for elliptic curve cryptography", "Year": 2008, "CitationCount": 45, "EstimatedCitation": 69, "Affiliations": {"national tsing hua university": 2.0}}], "source": "ES"}, {"DBLP title": "Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS.", "DBLP authors": ["Xiongfei Meng", "Resve A. Saleh", "Karim Arabi"], "year": 2008, "MAG papers": [{"PaperId": 2124071108, "PaperTitle": "layout of decoupling capacitors in ip blocks for 90 nm cmos", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 98, "Affiliations": {"university of british columbia": 2.0, "pmc sierra": 1.0}}], "source": "ES"}, {"DBLP title": "An Operation and Interconnection Sharing Algorithm for Reconfiguration Overhead Reduction Using Static Partial Reconfiguration.", "DBLP authors": ["Sungjoon Jung", "Tag Gon Kim"], "year": 2008, "MAG papers": [{"PaperId": 2105047449, "PaperTitle": "an operation and interconnection sharing algorithm for reconfiguration overhead reduction using static partial reconfiguration", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Code Compression and Decompression for Coarse-Grain Reconfigurable Architectures.", "DBLP authors": ["Nazish Aslam", "Mark Milward", "Ahmet T. Erdogan", "Tughrul Arslan"], "year": 2008, "MAG papers": [{"PaperId": 2101209009, "PaperTitle": "code compression and decompression for coarse grain reconfigurable architectures", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of edinburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power.", "DBLP authors": ["Hao Yu", "Yiyu Shi", "Lei He", "Tanay Karnik"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Low-Power and High-Accurate Synchronization for IEEE 802.16d Systems.", "DBLP authors": ["Tae-Hwan Kim", "In-Cheol Park"], "year": 2008, "MAG papers": [{"PaperId": 2169753317, "PaperTitle": "low power and high accurate synchronization for ieee 802 16d systems", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Data Memory Subsystem Resilient to Process Variations.", "DBLP authors": ["Mahmoud A. Bennaser", "Yao Guo", "Csaba Andras Moritz"], "year": 2008, "MAG papers": [{"PaperId": 2143855527, "PaperTitle": "data memory subsystem resilient to process variations", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"peking university": 1.0, "kuwait university": 1.0, "university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate Estimation of SRAM Dynamic Stability.", "DBLP authors": ["D. E. Khalil", "Muhammad M. Khellah", "Nam-Sung Kim", "Yehea I. Ismail", "Tanay Karnik", "Vivek K. De"], "year": 2008, "MAG papers": [{"PaperId": 2162613878, "PaperTitle": "accurate estimation of sram dynamic stability", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 94, "Affiliations": {"intel": 4.0, "northwestern university": 2.0}}], "source": "ES"}, {"DBLP title": "Improving Line-Based QCA Memory Cell Design Through Dual Phase Clocking.", "DBLP authors": ["Baris Taskin", "Bo Hong"], "year": 2008, "MAG papers": [{"PaperId": 2996995949, "PaperTitle": "improving line based qca memory cell design through dual phase clocking", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2136842679, "PaperTitle": "improving line based qca memory cell design through dual phase clocking", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 61, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Circuit Techniques Utilizing Independent Gate Control in Double-Gate Technologies.", "DBLP authors": ["Jente B. Kuang", "Keunwoo Kim", "Ching-Te Chuang", "Hung C. Ngo", "Fadi H. Gebara", "Kevin J. Nowka"], "year": 2008, "MAG papers": [{"PaperId": 2152826944, "PaperTitle": "circuit techniques utilizing independent gate control in double gate technologies", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ibm": 5.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "A Special-Purpose Architecture for Solving the Breakpoint Median Problem.", "DBLP authors": ["Jason D. Bakos", "Panormitis E. Elenis"], "year": 2008, "MAG papers": [{"PaperId": 2137587811, "PaperTitle": "a special purpose architecture for solving the breakpoint median problem", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of south carolina": 2.0}}], "source": "ES"}, {"DBLP title": "A Robust Random Number Generator Based on a Differential Current-Mode Chaos.", "DBLP authors": ["O. Katz", "D. A. Ramon", "Israel A. Wagner"], "year": 2008, "MAG papers": [{"PaperId": 2099033182, "PaperTitle": "a robust random number generator based on a differential current mode chaos", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ibm": 3.0}}, {"PaperId": 2026663952, "PaperTitle": "a robust random number generator based on a differential current mode chaos", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"ibm": 3.0}}], "source": "ES"}, {"DBLP title": "A BIST Circuit for DLL Fault Detection.", "DBLP authors": ["Cheng Jia", "Linda S. Milor"], "year": 2008, "MAG papers": [{"PaperId": 2102701488, "PaperTitle": "a bist circuit for dll fault detection", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Code Compression for Embedded Processors.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2008, "MAG papers": [{"PaperId": 2164402598, "PaperTitle": "efficient code compression for embedded processors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"karlsruhe institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Analysis of Isolated Noise-Tolerant (INT) Technique in Dynamic CMOS Circuits.", "DBLP authors": ["I-Chyn Wey", "You-Gang Chen", "An-Yeu Wu"], "year": 2008, "MAG papers": [{"PaperId": 2157245959, "PaperTitle": "design and analysis of isolated noise tolerant int technique in dynamic cmos circuits", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs.", "DBLP authors": ["Minsik Cho", "David Z. Pan"], "year": 2008, "MAG papers": [{"PaperId": 2137698612, "PaperTitle": "fast substrate noise aware floorplanning for mixed signal soc designs", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Distributed On-Chip Decoupling Capacitors for Nanoscale ICs.", "DBLP authors": ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "year": 2008, "MAG papers": [{"PaperId": 2130921921, "PaperTitle": "efficient distributed on chip decoupling capacitors for nanoscale ics", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"freescale semiconductor": 2.0, "university of rochester": 1.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "Novel HW Architecture Based on FPGAs Oriented to Solve the Eigen Problem.", "DBLP authors": ["Ignacio Bravo Mu\u00f1oz", "Manuel Mazo", "Jos\u00e9 Luis L\u00e1zaro", "Pedro Jim\u00e9nez", "Alfredo Gardel Vicente", "Marta Marr\u00f3n"], "year": 2008, "MAG papers": [{"PaperId": 2102284731, "PaperTitle": "novel hw architecture based on fpgas oriented to solve the eigen problem", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"university of alcala": 6.0}}], "source": "ES"}, {"DBLP title": "Bridge Floating-Point Fused Multiply-Add Design.", "DBLP authors": ["Eric Quinnell", "Earl E. Swartzlander Jr.", "Carl Lemonds"], "year": 2008, "MAG papers": [{"PaperId": 2168020750, "PaperTitle": "bridge floating point fused multiply add design", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of texas at austin": 1.0, "advanced micro devices": 2.0}}], "source": "ES"}]