{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518583039487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518583039491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 20:37:19 2018 " "Processing started: Tue Feb 13 20:37:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518583039491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1518583039491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=C:/Users/micha/Documents/ee271/lab6/play_light.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analyze_file=C:/Users/micha/Documents/ee271/lab6/play_light.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1518583039491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1518583039832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1518583039833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(23) " "Verilog HDL warning at seg7.sv(23): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/seg7.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(38) " "Verilog HDL warning at seg7.sv(38): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/seg7.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fred.sv(82) " "Verilog HDL warning at fred.sv(82): extended using \"x\" or \"z\"" {  } { { "fred.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/fred.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fred.sv(83) " "Verilog HDL warning at fred.sv(83): extended using \"x\" or \"z\"" {  } { { "fred.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/fred.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fred.sv(84) " "Verilog HDL warning at fred.sv(84): extended using \"x\" or \"z\"" {  } { { "fred.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/fred.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fred.sv(85) " "Verilog HDL warning at fred.sv(85): extended using \"x\" or \"z\"" {  } { { "fred.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/fred.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fred.sv(86) " "Verilog HDL warning at fred.sv(86): extended using \"x\" or \"z\"" {  } { { "fred.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/fred.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047908 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fred.sv(87) " "Verilog HDL warning at fred.sv(87): extended using \"x\" or \"z\"" {  } { { "fred.sv" "" { Text "C:/Users/micha/Documents/ee271/lab6/fred.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1518583047908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 0 s Quartus Prime " "Quartus Prime Analyze Current File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518583047916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 20:37:27 2018 " "Processing ended: Tue Feb 13 20:37:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518583047916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518583047916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518583047916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1518583047916 ""}
