# 4-bit-full-adder-RTL-to-GDS-II-Using-cadence-
Design and implementation of a 4-bit full adder from RTL to GDSII using Cadence tools. Features Verilog coding, synthesis, floorplanning, placement, CTS, routing, STA, and final sign-off. Includes full reports, GDSII files, and design insights for ASIC flow mastery.
