// Seed: 4198360313
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply1 id_3
);
  logic id_5 = id_0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input wire id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri0 id_8
);
  wire id_10, id_11;
  assign id_3 = id_8;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_8
  );
endmodule
module module_2 (
    output wand id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    output uwire id_7
);
  id_9(
      {id_5, id_9}, (1)
  );
  final if (1) if (-1);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = id_9;
  logic id_10 = -1'h0;
  wire  id_11;
endmodule
