Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 4621d3a2de404444a5d2a35357a9533e --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_and61_behav xil_defaultlib.sim_and61 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port DO on this module [/home/jinstorm/vivado/lab01/lab01.srcs/sources_1/new/and61.v:29]
ERROR: [VRFC 10-426] cannot find port DO on this module [/home/jinstorm/vivado/lab01/lab01.srcs/sources_1/new/and61.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
