

================================================================
== Vivado HLS Report for 'my_prj'
================================================================
* Date:           Wed Apr 28 21:31:06 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_prj_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.33|     7.229|        1.04|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   30|   30|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                               |                     |  Latency  |  Interval | Pipeline |
        |            Instance           |        Module       | min | max | min | max |   Type   |
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+
        |grp_decision_function_1_fu_75  |decision_function_1  |   30|   30|   25|   25| function |
        +-------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       4|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      1|    4439|   23130|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     139|    -|
|Register         |        -|      -|      27|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|    4466|   23273|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+------+-------+-----+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------------+---------------------+---------+-------+------+-------+-----+
    |grp_decision_function_1_fu_75  |decision_function_1  |        0|      1|  4439|  23130|    0|
    +-------------------------------+---------------------+---------+-------+------+-------+-----+
    |Total                          |                     |        0|      1|  4439|  23130|    0|
    +-------------------------------+---------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  121|         26|    1|         26|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  139|         30|    3|         30|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  25|   0|   25|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  27|   0|   27|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     my_prj    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     my_prj    | return value |
|x_0_V                   |  in |   18|   ap_none  |     x_0_V     |    pointer   |
|x_1_V                   |  in |   18|   ap_none  |     x_1_V     |    pointer   |
|x_2_V                   |  in |   18|   ap_none  |     x_2_V     |    pointer   |
|x_3_V                   |  in |   18|   ap_none  |     x_3_V     |    pointer   |
|x_4_V                   |  in |   18|   ap_none  |     x_4_V     |    pointer   |
|score_0_V               | out |   18|   ap_vld   |   score_0_V   |    pointer   |
|score_0_V_ap_vld        | out |    1|   ap_vld   |   score_0_V   |    pointer   |
|score_1_V               |  in |   18|   ap_none  |   score_1_V   |    pointer   |
|tree_scores_V_address0  | out |    6|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_ce0       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_we0       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_d0        | out |   18|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_address1  | out |    6|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_ce1       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_we1       | out |    1|  ap_memory | tree_scores_V |     array    |
|tree_scores_V_d1        | out |   18|  ap_memory | tree_scores_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 25, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.37>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_0_V)" [firmware/my_prj.cpp:9]   --->   Operation 32 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_1_V)" [firmware/my_prj.cpp:9]   --->   Operation 33 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_2_V)" [firmware/my_prj.cpp:9]   --->   Operation 34 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_3_V)" [firmware/my_prj.cpp:9]   --->   Operation 35 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %x_4_V)" [firmware/my_prj.cpp:9]   --->   Operation 36 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [31/31] (6.37ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 37 'call' 'call_ret' <Predicate = true> <Delay = 6.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 38 [30/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 38 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.22>
ST_3 : Operation 39 [29/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 39 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 40 [28/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 40 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.22>
ST_5 : Operation 41 [27/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 41 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.22>
ST_6 : Operation 42 [26/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.22>
ST_7 : Operation 43 [25/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 43 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.22>
ST_8 : Operation 44 [24/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 44 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.22>
ST_9 : Operation 45 [23/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.22>
ST_10 : Operation 46 [22/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.22>
ST_11 : Operation 47 [21/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.22>
ST_12 : Operation 48 [20/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 48 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.22>
ST_13 : Operation 49 [19/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.22>
ST_14 : Operation 50 [18/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 50 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.22>
ST_15 : Operation 51 [17/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.22>
ST_16 : Operation 52 [16/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 52 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.22>
ST_17 : Operation 53 [15/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 53 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.22>
ST_18 : Operation 54 [14/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 54 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.22>
ST_19 : Operation 55 [13/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 55 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.22>
ST_20 : Operation 56 [12/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 56 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.22>
ST_21 : Operation 57 [11/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 57 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.22>
ST_22 : Operation 58 [10/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 58 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.22>
ST_23 : Operation 59 [9/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 59 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.22>
ST_24 : Operation 60 [8/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 60 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.22>
ST_25 : Operation 61 [7/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 61 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.22>
ST_26 : Operation 62 [6/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 62 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.22>
ST_27 : Operation 63 [5/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 63 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.22>
ST_28 : Operation 64 [4/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 64 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.22>
ST_29 : Operation 65 [3/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 65 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.22>
ST_30 : Operation 66 [2/31] (7.22ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 66 'call' 'call_ret' <Predicate = true> <Delay = 7.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 6.95>
ST_31 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_1_V), !map !83"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %score_0_V), !map !89"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_4_V), !map !95"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_3_V), !map !101"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_2_V), !map !107"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_1_V), !map !113"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %x_0_V), !map !117"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x i18]* %tree_scores_V), !map !121"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @my_prj_str) nounwind"   --->   Operation 75 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/my_prj.cpp:7]   --->   Operation 76 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 77 [1/31] (6.95ns)   --->   "%call_ret = call fastcc i17 @decision_function.1(i18 %x_0_V_read, i18 %x_1_V_read, i18 %x_2_V_read, i18 %x_3_V_read, i18 %x_4_V_read, [50 x i18]* %tree_scores_V)" [firmware/my_prj.cpp:9]   --->   Operation 77 'call' 'call_ret' <Predicate = true> <Delay = 6.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i17 %call_ret to i18" [firmware/my_prj.cpp:9]   --->   Operation 78 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 79 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %score_0_V, i18 %sext_ln9)" [firmware/my_prj.cpp:9]   --->   Operation 79 'write' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 80 [1/1] (0.00ns)   --->   "ret void" [firmware/my_prj.cpp:10]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ score_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ score_1_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tree_scores_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_0_V_read        (read         ) [ 00000000000000000000000000000000]
x_1_V_read        (read         ) [ 00000000000000000000000000000000]
x_2_V_read        (read         ) [ 00000000000000000000000000000000]
x_3_V_read        (read         ) [ 00000000000000000000000000000000]
x_4_V_read        (read         ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000000000000000000]
specpipeline_ln7  (specpipeline ) [ 00000000000000000000000000000000]
call_ret          (call         ) [ 00000000000000000000000000000000]
sext_ln9          (sext         ) [ 00000000000000000000000000000000]
write_ln9         (write        ) [ 00000000000000000000000000000000]
ret_ln10          (ret          ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="score_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="score_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tree_scores_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_scores_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_prj_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="x_0_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="18" slack="0"/>
<pin id="40" dir="0" index="1" bw="18" slack="0"/>
<pin id="41" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="x_1_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="18" slack="0"/>
<pin id="46" dir="0" index="1" bw="18" slack="0"/>
<pin id="47" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="x_2_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="18" slack="0"/>
<pin id="52" dir="0" index="1" bw="18" slack="0"/>
<pin id="53" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_3_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="18" slack="0"/>
<pin id="58" dir="0" index="1" bw="18" slack="0"/>
<pin id="59" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_4_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="18" slack="0"/>
<pin id="64" dir="0" index="1" bw="18" slack="0"/>
<pin id="65" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln9_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="18" slack="0"/>
<pin id="71" dir="0" index="2" bw="17" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln9/31 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_decision_function_1_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="17" slack="0"/>
<pin id="77" dir="0" index="1" bw="18" slack="0"/>
<pin id="78" dir="0" index="2" bw="18" slack="0"/>
<pin id="79" dir="0" index="3" bw="18" slack="0"/>
<pin id="80" dir="0" index="4" bw="18" slack="0"/>
<pin id="81" dir="0" index="5" bw="18" slack="0"/>
<pin id="82" dir="0" index="6" bw="18" slack="0"/>
<pin id="83" dir="1" index="7" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sext_ln9_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="17" slack="0"/>
<pin id="93" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="16" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="38" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="44" pin="2"/><net_sink comp="75" pin=2"/></net>

<net id="87"><net_src comp="50" pin="2"/><net_sink comp="75" pin=3"/></net>

<net id="88"><net_src comp="56" pin="2"/><net_sink comp="75" pin=4"/></net>

<net id="89"><net_src comp="62" pin="2"/><net_sink comp="75" pin=5"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="75" pin=6"/></net>

<net id="94"><net_src comp="75" pin="7"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: score_0_V | {31 }
	Port: tree_scores_V | {7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
 - Input state : 
	Port: my_prj : x_0_V | {1 }
	Port: my_prj : x_1_V | {1 }
	Port: my_prj : x_2_V | {1 }
	Port: my_prj : x_3_V | {1 }
	Port: my_prj : x_4_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		sext_ln9 : 1
		write_ln9 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_decision_function_1_fu_75 |    1    | 158.168 |   1508  |  18050  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     x_0_V_read_read_fu_38     |    0    |    0    |    0    |    0    |
|          |     x_1_V_read_read_fu_44     |    0    |    0    |    0    |    0    |
|   read   |     x_2_V_read_read_fu_50     |    0    |    0    |    0    |    0    |
|          |     x_3_V_read_read_fu_56     |    0    |    0    |    0    |    0    |
|          |     x_4_V_read_read_fu_62     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   write  |     write_ln9_write_fu_68     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   sext   |         sext_ln9_fu_91        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    1    | 158.168 |   1508  |  18050  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   158  |  1508  |  18050 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   158  |  1508  |  18050 |
+-----------+--------+--------+--------+--------+
