// Seed: 3599153310
module module_0 (
    input  wand  id_0,
    input  wire  id_1,
    output wor   id_2,
    input  uwire id_3,
    output uwire id_4,
    input  tri   id_5,
    output wor   id_6,
    input  wor   id_7
);
  parameter id_9 = -1;
  wire [1 : 1] id_10 = id_10;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wire id_12
);
  initial begin : LABEL_0
    id_1 <= id_8;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4,
      id_5,
      id_12,
      id_9,
      id_4,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
