$date
	Thu May 04 16:58:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkb_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & reset $end
$var reg 1 " Q $end
$var reg 1 ! Q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
x%
x$
0#
x"
x!
$end
#5
0"
1!
1#
#10
0#
0&
#15
1#
#20
0#
0%
0$
#25
1#
#30
0#
1%
#35
1#
#40
0#
0%
1$
#45
1"
0!
1#
#50
0#
1%
#55
0"
1!
1#
#60
0#
