
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v' to AST representation.
Generating RTLIL representation for module `\matmul_16x16_systolic'.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\systolic_data_setup'.
Generating RTLIL representation for module `\systolic_pe_matrix'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mac'.
Generating RTLIL representation for module `\qmult'.
Generating RTLIL representation for module `\qadd'.
Generating RTLIL representation for module `\cfg'.
Generating RTLIL representation for module `\norm'.
Generating RTLIL representation for module `\ram'.
Generating RTLIL representation for module `\control'.
Generating RTLIL representation for module `\pool'.
Generating RTLIL representation for module `\activation'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5262.1-5279.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5282.1-5299.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5302.1-5341.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   5 design levels: top                 
root of   0 design levels: activation          
root of   0 design levels: pool                
root of   0 design levels: control             
root of   0 design levels: ram                 
root of   0 design levels: norm                
root of   0 design levels: cfg                 
root of   0 design levels: qadd                
root of   0 design levels: qmult               
root of   1 design levels: seq_mac             
root of   2 design levels: processing_element  
root of   3 design levels: systolic_pe_matrix  
root of   0 design levels: systolic_data_setup 
root of   0 design levels: output_logic        
root of   4 design levels: matmul_16x16_systolic
Automatically selected top as design top module.

2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \activation
Used module:     \pool
Used module:     \norm
Used module:     \matmul_16x16_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \cfg
Used module:     \control
Used module:     \ram

2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \activation
Used module:     \pool
Used module:     \norm
Used module:     \matmul_16x16_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \cfg
Used module:     \control
Used module:     \ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5666$1290 in module top.
Marked 176 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5302$855 in module activation.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5282$854 in module activation.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5262$853 in module activation.
Marked 22 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777 in module activation.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5172$773 in module activation.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757 in module pool.
Marked 10 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4973$747 in module control.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602 in module ram.
Marked 16 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457 in module ram.
Marked 19 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370 in module norm.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360 in module cfg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4406$348 in module processing_element.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3053$240 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3028$225 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2599$118 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2574$103 in module systolic_data_setup.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92 in module output_logic.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:392$15 in module matmul_16x16_systolic.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 254 redundant assignments.
Promoted 191 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5666$1290'.
     1/3: $0\bram_a_wdata_available[0:0]
     2/3: $0\bram_addr_a_for_writing[9:0]
     3/3: $0\bram_wdata_a[127:0]
Creating decoders for process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5302$855'.
     1/176: $176\address[63:60]
     2/176: $175\address[63:60]
     3/176: $174\address[63:60]
     4/176: $173\address[63:60]
     5/176: $172\address[63:60]
     6/176: $171\address[63:60]
     7/176: $170\address[63:60]
     8/176: $169\address[63:60]
     9/176: $168\address[63:60]
    10/176: $167\address[63:60]
    11/176: $166\address[63:60]
    12/176: $165\address[59:56]
    13/176: $164\address[59:56]
    14/176: $163\address[59:56]
    15/176: $162\address[59:56]
    16/176: $161\address[59:56]
    17/176: $160\address[59:56]
    18/176: $159\address[59:56]
    19/176: $158\address[59:56]
    20/176: $157\address[59:56]
    21/176: $156\address[59:56]
    22/176: $155\address[59:56]
    23/176: $154\address[55:52]
    24/176: $153\address[55:52]
    25/176: $152\address[55:52]
    26/176: $151\address[55:52]
    27/176: $150\address[55:52]
    28/176: $149\address[55:52]
    29/176: $148\address[55:52]
    30/176: $147\address[55:52]
    31/176: $146\address[55:52]
    32/176: $145\address[55:52]
    33/176: $144\address[55:52]
    34/176: $143\address[51:48]
    35/176: $142\address[51:48]
    36/176: $141\address[51:48]
    37/176: $140\address[51:48]
    38/176: $139\address[51:48]
    39/176: $138\address[51:48]
    40/176: $137\address[51:48]
    41/176: $136\address[51:48]
    42/176: $135\address[51:48]
    43/176: $134\address[51:48]
    44/176: $133\address[51:48]
    45/176: $132\address[47:44]
    46/176: $131\address[47:44]
    47/176: $130\address[47:44]
    48/176: $129\address[47:44]
    49/176: $128\address[47:44]
    50/176: $127\address[47:44]
    51/176: $126\address[47:44]
    52/176: $125\address[47:44]
    53/176: $124\address[47:44]
    54/176: $123\address[47:44]
    55/176: $122\address[47:44]
    56/176: $121\address[43:40]
    57/176: $120\address[43:40]
    58/176: $119\address[43:40]
    59/176: $118\address[43:40]
    60/176: $117\address[43:40]
    61/176: $116\address[43:40]
    62/176: $115\address[43:40]
    63/176: $114\address[43:40]
    64/176: $113\address[43:40]
    65/176: $112\address[43:40]
    66/176: $111\address[43:40]
    67/176: $110\address[39:36]
    68/176: $109\address[39:36]
    69/176: $108\address[39:36]
    70/176: $107\address[39:36]
    71/176: $106\address[39:36]
    72/176: $105\address[39:36]
    73/176: $104\address[39:36]
    74/176: $103\address[39:36]
    75/176: $102\address[39:36]
    76/176: $101\address[39:36]
    77/176: $100\address[39:36]
    78/176: $99\address[35:32]
    79/176: $98\address[35:32]
    80/176: $97\address[35:32]
    81/176: $96\address[35:32]
    82/176: $95\address[35:32]
    83/176: $94\address[35:32]
    84/176: $93\address[35:32]
    85/176: $92\address[35:32]
    86/176: $91\address[35:32]
    87/176: $90\address[35:32]
    88/176: $89\address[35:32]
    89/176: $88\address[31:28]
    90/176: $87\address[31:28]
    91/176: $86\address[31:28]
    92/176: $85\address[31:28]
    93/176: $84\address[31:28]
    94/176: $83\address[31:28]
    95/176: $82\address[31:28]
    96/176: $81\address[31:28]
    97/176: $80\address[31:28]
    98/176: $79\address[31:28]
    99/176: $78\address[31:28]
   100/176: $77\address[27:24]
   101/176: $76\address[27:24]
   102/176: $75\address[27:24]
   103/176: $74\address[27:24]
   104/176: $73\address[27:24]
   105/176: $72\address[27:24]
   106/176: $71\address[27:24]
   107/176: $70\address[27:24]
   108/176: $69\address[27:24]
   109/176: $68\address[27:24]
   110/176: $67\address[27:24]
   111/176: $66\address[23:20]
   112/176: $65\address[23:20]
   113/176: $64\address[23:20]
   114/176: $63\address[23:20]
   115/176: $62\address[23:20]
   116/176: $61\address[23:20]
   117/176: $60\address[23:20]
   118/176: $59\address[23:20]
   119/176: $58\address[23:20]
   120/176: $57\address[23:20]
   121/176: $56\address[23:20]
   122/176: $55\address[19:16]
   123/176: $54\address[19:16]
   124/176: $53\address[19:16]
   125/176: $52\address[19:16]
   126/176: $51\address[19:16]
   127/176: $50\address[19:16]
   128/176: $49\address[19:16]
   129/176: $48\address[19:16]
   130/176: $47\address[19:16]
   131/176: $46\address[19:16]
   132/176: $45\address[19:16]
   133/176: $44\address[15:12]
   134/176: $43\address[15:12]
   135/176: $42\address[15:12]
   136/176: $41\address[15:12]
   137/176: $40\address[15:12]
   138/176: $39\address[15:12]
   139/176: $38\address[15:12]
   140/176: $37\address[15:12]
   141/176: $36\address[15:12]
   142/176: $35\address[15:12]
   143/176: $34\address[15:12]
   144/176: $33\address[11:8]
   145/176: $32\address[11:8]
   146/176: $31\address[11:8]
   147/176: $30\address[11:8]
   148/176: $29\address[11:8]
   149/176: $28\address[11:8]
   150/176: $27\address[11:8]
   151/176: $26\address[11:8]
   152/176: $25\address[11:8]
   153/176: $24\address[11:8]
   154/176: $23\address[11:8]
   155/176: $22\address[7:4]
   156/176: $21\address[7:4]
   157/176: $20\address[7:4]
   158/176: $19\address[7:4]
   159/176: $18\address[7:4]
   160/176: $17\address[7:4]
   161/176: $16\address[7:4]
   162/176: $15\address[7:4]
   163/176: $14\address[7:4]
   164/176: $13\address[7:4]
   165/176: $12\address[7:4]
   166/176: $11\address[3:0]
   167/176: $10\address[3:0]
   168/176: $9\address[3:0]
   169/176: $8\address[3:0]
   170/176: $7\address[3:0]
   171/176: $6\address[3:0]
   172/176: $5\address[3:0]
   173/176: $4\address[3:0]
   174/176: $3\address[3:0]
   175/176: $2\address[3:0]
   176/176: $1\address[3:0]
Creating decoders for process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5282$854'.
     1/16: $16\data_intercept[127:120]
     2/16: $15\data_intercept[119:112]
     3/16: $14\data_intercept[111:104]
     4/16: $13\data_intercept[103:96]
     5/16: $12\data_intercept[95:88]
     6/16: $11\data_intercept[87:80]
     7/16: $10\data_intercept[79:72]
     8/16: $9\data_intercept[71:64]
     9/16: $8\data_intercept[63:56]
    10/16: $7\data_intercept[55:48]
    11/16: $6\data_intercept[47:40]
    12/16: $5\data_intercept[39:32]
    13/16: $4\data_intercept[31:24]
    14/16: $3\data_intercept[23:16]
    15/16: $2\data_intercept[15:8]
    16/16: $1\data_intercept[7:0]
Creating decoders for process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5262$853'.
     1/16: $16\data_slope[127:120]
     2/16: $15\data_slope[119:112]
     3/16: $14\data_slope[111:104]
     4/16: $13\data_slope[103:96]
     5/16: $12\data_slope[95:88]
     6/16: $11\data_slope[87:80]
     7/16: $10\data_slope[79:72]
     8/16: $9\data_slope[71:64]
     9/16: $8\data_slope[63:56]
    10/16: $7\data_slope[55:48]
    11/16: $6\data_slope[47:40]
    12/16: $5\data_slope[39:32]
    13/16: $4\data_slope[31:24]
    14/16: $3\data_slope[23:16]
    15/16: $2\data_slope[15:8]
    16/16: $1\data_slope[7:0]
Creating decoders for process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
     1/88: $0\data_intercept_flopped[127:0] [127:120]
     2/88: $0\relu_applied_data_internal[127:0] [111:104]
     3/88: $0\intercept_applied_data_internal[127:0] [111:104]
     4/88: $0\data_intercept_delayed[127:0] [111:104]
     5/88: $0\data_intercept_flopped[127:0] [111:104]
     6/88: $0\slope_applied_data_internal[127:0] [111:104]
     7/88: $0\relu_applied_data_internal[127:0] [103:96]
     8/88: $0\intercept_applied_data_internal[127:0] [103:96]
     9/88: $0\data_intercept_delayed[127:0] [103:96]
    10/88: $0\data_intercept_flopped[127:0] [103:96]
    11/88: $0\slope_applied_data_internal[127:0] [103:96]
    12/88: $0\relu_applied_data_internal[127:0] [95:88]
    13/88: $0\intercept_applied_data_internal[127:0] [95:88]
    14/88: $0\data_intercept_delayed[127:0] [95:88]
    15/88: $0\data_intercept_flopped[127:0] [95:88]
    16/88: $0\slope_applied_data_internal[127:0] [95:88]
    17/88: $0\relu_applied_data_internal[127:0] [87:80]
    18/88: $0\intercept_applied_data_internal[127:0] [87:80]
    19/88: $0\data_intercept_delayed[127:0] [87:80]
    20/88: $0\data_intercept_flopped[127:0] [87:80]
    21/88: $0\slope_applied_data_internal[127:0] [87:80]
    22/88: $0\relu_applied_data_internal[127:0] [79:72]
    23/88: $0\intercept_applied_data_internal[127:0] [79:72]
    24/88: $0\data_intercept_delayed[127:0] [79:72]
    25/88: $0\data_intercept_flopped[127:0] [79:72]
    26/88: $0\slope_applied_data_internal[127:0] [79:72]
    27/88: $0\relu_applied_data_internal[127:0] [71:64]
    28/88: $0\intercept_applied_data_internal[127:0] [71:64]
    29/88: $0\data_intercept_delayed[127:0] [71:64]
    30/88: $0\data_intercept_flopped[127:0] [71:64]
    31/88: $0\slope_applied_data_internal[127:0] [71:64]
    32/88: $0\relu_applied_data_internal[127:0] [63:56]
    33/88: $0\intercept_applied_data_internal[127:0] [63:56]
    34/88: $0\data_intercept_delayed[127:0] [63:56]
    35/88: $0\data_intercept_flopped[127:0] [63:56]
    36/88: $0\slope_applied_data_internal[127:0] [63:56]
    37/88: $0\relu_applied_data_internal[127:0] [55:48]
    38/88: $0\intercept_applied_data_internal[127:0] [55:48]
    39/88: $0\data_intercept_delayed[127:0] [55:48]
    40/88: $0\data_intercept_flopped[127:0] [55:48]
    41/88: $0\slope_applied_data_internal[127:0] [55:48]
    42/88: $0\relu_applied_data_internal[127:0] [47:40]
    43/88: $0\intercept_applied_data_internal[127:0] [47:40]
    44/88: $0\data_intercept_delayed[127:0] [47:40]
    45/88: $0\data_intercept_flopped[127:0] [47:40]
    46/88: $0\slope_applied_data_internal[127:0] [47:40]
    47/88: $0\relu_applied_data_internal[127:0] [39:32]
    48/88: $0\intercept_applied_data_internal[127:0] [39:32]
    49/88: $0\data_intercept_delayed[127:0] [39:32]
    50/88: $0\data_intercept_flopped[127:0] [39:32]
    51/88: $0\slope_applied_data_internal[127:0] [39:32]
    52/88: $0\relu_applied_data_internal[127:0] [31:24]
    53/88: $0\intercept_applied_data_internal[127:0] [31:24]
    54/88: $0\data_intercept_delayed[127:0] [31:24]
    55/88: $0\data_intercept_flopped[127:0] [31:24]
    56/88: $0\slope_applied_data_internal[127:0] [31:24]
    57/88: $0\relu_applied_data_internal[127:0] [23:16]
    58/88: $0\intercept_applied_data_internal[127:0] [23:16]
    59/88: $0\data_intercept_delayed[127:0] [23:16]
    60/88: $0\data_intercept_flopped[127:0] [23:16]
    61/88: $0\slope_applied_data_internal[127:0] [23:16]
    62/88: $0\relu_applied_data_internal[127:0] [15:8]
    63/88: $0\intercept_applied_data_internal[127:0] [15:8]
    64/88: $0\data_intercept_delayed[127:0] [15:8]
    65/88: $0\data_intercept_flopped[127:0] [15:8]
    66/88: $0\slope_applied_data_internal[127:0] [15:8]
    67/88: $0\relu_applied_data_internal[127:0] [7:0]
    68/88: $0\intercept_applied_data_internal[127:0] [7:0]
    69/88: $0\data_intercept_delayed[127:0] [7:0]
    70/88: $0\data_intercept_flopped[127:0] [7:0]
    71/88: $0\slope_applied_data_internal[127:0] [7:0]
    72/88: $0\intercept_applied_data_internal[127:0] [127:120]
    73/88: $0\slope_applied_data_internal[127:0] [127:120]
    74/88: $0\relu_applied_data_internal[127:0] [127:120]
    75/88: $0\data_intercept_delayed[127:0] [127:120]
    76/88: $0\relu_applied_data_internal[127:0] [119:112]
    77/88: $2\cycle_count[31:0]
    78/88: $0\activation_in_progress[0:0]
    79/88: $1\cycle_count[31:0]
    80/88: $1\i[31:0]
    81/88: $0\data_intercept_delayed[127:0] [119:112]
    82/88: $0\intercept_applied_data_internal[127:0] [119:112]
    83/88: $0\data_intercept_flopped[127:0] [119:112]
    84/88: $0\slope_applied_data_internal[127:0] [119:112]
    85/88: $2\i[31:0]
    86/88: $0\done_activation_internal[0:0]
    87/88: $0\in_data_available_flopped[0:0]
    88/88: $0\out_data_available_internal[0:0]
Creating decoders for process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5172$773'.
     1/2: $0\data_slope_flopped[127:0]
     2/2: $0\inp_data_flopped[127:0]
Creating decoders for process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
     1/11: $0\out_data_temp[127:0] [127:8]
     2/11: $0\out_data_temp[127:0] [7:0]
     3/11: $2\i[31:0]
     4/11: $2\cycle_count[31:0]
     5/11: $1\cycle_count[31:0]
     6/11: $1\i[31:0]
     7/11: $0\out_data_available_temp[0:0]
     8/11: $0\done_pool_temp[0:0]
     9/11: $3\i[31:0]
    10/11: $0\inp_data_flopped[127:0]
    11/11: $0\in_data_available_flopped[0:0]
Creating decoders for process `\control.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4973$747'.
     1/3: $0\state[3:0]
     2/3: $0\done_tpu[0:0]
     3/3: $0\start_mat_mul[0:0]
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
     1/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$456_EN[7:0]$713
     2/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$456_DATA[7:0]$712
     3/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$456_ADDR[31:0]$711
     4/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$455_EN[7:0]$709
     5/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$455_DATA[7:0]$708
     6/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$455_ADDR[31:0]$707
     7/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$454_EN[7:0]$705
     8/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$454_DATA[7:0]$704
     9/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$454_ADDR[31:0]$703
    10/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$453_EN[7:0]$701
    11/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$453_DATA[7:0]$700
    12/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$453_ADDR[31:0]$699
    13/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$452_EN[7:0]$697
    14/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$452_DATA[7:0]$696
    15/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$452_ADDR[31:0]$695
    16/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$451_EN[7:0]$693
    17/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$451_DATA[7:0]$692
    18/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$451_ADDR[31:0]$691
    19/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$450_EN[7:0]$689
    20/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$450_DATA[7:0]$688
    21/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$450_ADDR[31:0]$687
    22/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$449_EN[7:0]$685
    23/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$449_DATA[7:0]$684
    24/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$449_ADDR[31:0]$683
    25/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$448_EN[7:0]$681
    26/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$448_DATA[7:0]$680
    27/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$448_ADDR[31:0]$679
    28/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$447_EN[7:0]$677
    29/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$447_DATA[7:0]$676
    30/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$447_ADDR[31:0]$675
    31/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$446_EN[7:0]$673
    32/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$446_DATA[7:0]$672
    33/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$446_ADDR[31:0]$671
    34/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$445_EN[7:0]$669
    35/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$445_DATA[7:0]$668
    36/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$445_ADDR[31:0]$667
    37/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$444_EN[7:0]$665
    38/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$444_DATA[7:0]$664
    39/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$444_ADDR[31:0]$663
    40/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$443_EN[7:0]$661
    41/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$443_DATA[7:0]$660
    42/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$443_ADDR[31:0]$659
    43/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$442_EN[7:0]$657
    44/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$442_DATA[7:0]$656
    45/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$442_ADDR[31:0]$655
    46/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$441_EN[7:0]$653
    47/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$441_DATA[7:0]$652
    48/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$441_ADDR[31:0]$651
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
     1/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$440_EN[7:0]$568
     2/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$440_DATA[7:0]$567
     3/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$440_ADDR[31:0]$566
     4/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$439_EN[7:0]$564
     5/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$439_DATA[7:0]$563
     6/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$439_ADDR[31:0]$562
     7/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$438_EN[7:0]$560
     8/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$438_DATA[7:0]$559
     9/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$438_ADDR[31:0]$558
    10/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$437_EN[7:0]$556
    11/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$437_DATA[7:0]$555
    12/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$437_ADDR[31:0]$554
    13/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$436_EN[7:0]$552
    14/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$436_DATA[7:0]$551
    15/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$436_ADDR[31:0]$550
    16/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$435_EN[7:0]$548
    17/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$435_DATA[7:0]$547
    18/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$435_ADDR[31:0]$546
    19/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$434_EN[7:0]$544
    20/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$434_DATA[7:0]$543
    21/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$434_ADDR[31:0]$542
    22/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$433_EN[7:0]$540
    23/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$433_DATA[7:0]$539
    24/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$433_ADDR[31:0]$538
    25/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$432_EN[7:0]$536
    26/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$432_DATA[7:0]$535
    27/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$432_ADDR[31:0]$534
    28/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$431_EN[7:0]$532
    29/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$431_DATA[7:0]$531
    30/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$431_ADDR[31:0]$530
    31/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$430_EN[7:0]$528
    32/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$430_DATA[7:0]$527
    33/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$430_ADDR[31:0]$526
    34/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$429_EN[7:0]$524
    35/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$429_DATA[7:0]$523
    36/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$429_ADDR[31:0]$522
    37/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$428_EN[7:0]$520
    38/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$428_DATA[7:0]$519
    39/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$428_ADDR[31:0]$518
    40/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$427_EN[7:0]$516
    41/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$427_DATA[7:0]$515
    42/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$427_ADDR[31:0]$514
    43/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$426_EN[7:0]$512
    44/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$426_DATA[7:0]$511
    45/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$426_ADDR[31:0]$510
    46/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$425_EN[7:0]$508
    47/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$425_DATA[7:0]$507
    48/48: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$425_ADDR[31:0]$506
Creating decoders for process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
     1/41: $0\variance_applied_data[127:0] [127:120]
     2/41: $0\variance_applied_data[127:0] [111:104]
     3/41: $0\mean_applied_data[127:0] [111:104]
     4/41: $0\variance_applied_data[127:0] [103:96]
     5/41: $0\mean_applied_data[127:0] [103:96]
     6/41: $0\variance_applied_data[127:0] [95:88]
     7/41: $0\mean_applied_data[127:0] [95:88]
     8/41: $0\variance_applied_data[127:0] [87:80]
     9/41: $0\mean_applied_data[127:0] [87:80]
    10/41: $0\variance_applied_data[127:0] [79:72]
    11/41: $0\mean_applied_data[127:0] [79:72]
    12/41: $0\variance_applied_data[127:0] [71:64]
    13/41: $0\mean_applied_data[127:0] [71:64]
    14/41: $0\variance_applied_data[127:0] [63:56]
    15/41: $0\mean_applied_data[127:0] [63:56]
    16/41: $0\variance_applied_data[127:0] [55:48]
    17/41: $0\mean_applied_data[127:0] [55:48]
    18/41: $0\variance_applied_data[127:0] [47:40]
    19/41: $0\mean_applied_data[127:0] [47:40]
    20/41: $0\variance_applied_data[127:0] [39:32]
    21/41: $0\mean_applied_data[127:0] [39:32]
    22/41: $0\variance_applied_data[127:0] [31:24]
    23/41: $0\mean_applied_data[127:0] [31:24]
    24/41: $0\variance_applied_data[127:0] [23:16]
    25/41: $0\mean_applied_data[127:0] [23:16]
    26/41: $0\variance_applied_data[127:0] [15:8]
    27/41: $0\mean_applied_data[127:0] [15:8]
    28/41: $0\variance_applied_data[127:0] [7:0]
    29/41: $0\mean_applied_data[127:0] [7:0]
    30/41: $0\mean_applied_data[127:0] [127:120]
    31/41: $0\variance_applied_data[127:0] [119:112]
    32/41: $2\cycle_count[31:0]
    33/41: $0\norm_in_progress[0:0]
    34/41: $1\cycle_count[31:0]
    35/41: $0\mean_applied_data[127:0] [119:112]
    36/41: $2\i[31:0]
    37/41: $1\i[31:0]
    38/41: $0\inp_data_flopped[127:0]
    39/41: $0\in_data_available_flopped[0:0]
    40/41: $0\done_norm_internal[0:0]
    41/41: $0\out_data_available_internal[0:0]
Creating decoders for process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
     1/42: $0\State[1:0]
     2/42: $0\reg_dummy[31:0]
     3/42: $0\batch_size[31:0]
     4/42: $0\out_img_width[15:0]
     5/42: $0\out_img_height[15:0]
     6/42: $0\inp_img_width[15:0]
     7/42: $0\inp_img_height[15:0]
     8/42: $0\num_channels_out[15:0]
     9/42: $0\num_channels_inp[15:0]
    10/42: $0\conv_padding_bottom[3:0]
    11/42: $0\conv_padding_top[3:0]
    12/42: $0\conv_padding_right[3:0]
    13/42: $0\conv_padding_left[3:0]
    14/42: $0\conv_stride_verti[3:0]
    15/42: $0\conv_stride_horiz[3:0]
    16/42: $0\conv_filter_width[3:0]
    17/42: $0\conv_filter_height[3:0]
    18/42: $0\activation_type[0:0]
    19/42: $0\add_accum_to_output[0:0]
    20/42: $0\save_output_to_accum[0:0]
    21/42: $0\pool_window_size[2:0]
    22/42: $0\inv_var[7:0]
    23/42: $0\mean[7:0]
    24/42: $0\enable_conv_mode[0:0]
    25/42: $0\enable_activation[0:0]
    26/42: $0\enable_pool[0:0]
    27/42: $0\enable_norm[0:0]
    28/42: $0\enable_matmul[0:0]
    29/42: $0\start_tpu[0:0]
    30/42: $0\PREADY[0:0]
    31/42: $0\PRDATA[31:0]
    32/42: $0\validity_mask_b_cols[15:0]
    33/42: $0\validity_mask_b_rows[15:0]
    34/42: $0\validity_mask_a_cols[15:0]
    35/42: $0\validity_mask_a_rows[15:0]
    36/42: $0\address_stride_c[15:0]
    37/42: $0\address_stride_b[15:0]
    38/42: $0\address_stride_a[15:0]
    39/42: $0\address_mat_c[9:0]
    40/42: $0\address_mat_b[9:0]
    41/42: $0\address_mat_a[9:0]
    42/42: $0\pe_reset[0:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4452$351'.
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4444$350'.
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4436$349'.
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4406$348'.
     1/2: $0\out_b[7:0]
     2/2: $0\out_a[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
     1/120: $0\b15_data_delayed_15[7:0]
     2/120: $0\b15_data_delayed_14[7:0]
     3/120: $0\b15_data_delayed_13[7:0]
     4/120: $0\b15_data_delayed_12[7:0]
     5/120: $0\b15_data_delayed_11[7:0]
     6/120: $0\b15_data_delayed_10[7:0]
     7/120: $0\b15_data_delayed_9[7:0]
     8/120: $0\b15_data_delayed_8[7:0]
     9/120: $0\b15_data_delayed_7[7:0]
    10/120: $0\b15_data_delayed_6[7:0]
    11/120: $0\b15_data_delayed_5[7:0]
    12/120: $0\b15_data_delayed_4[7:0]
    13/120: $0\b15_data_delayed_3[7:0]
    14/120: $0\b15_data_delayed_2[7:0]
    15/120: $0\b15_data_delayed_1[7:0]
    16/120: $0\b14_data_delayed_14[7:0]
    17/120: $0\b14_data_delayed_13[7:0]
    18/120: $0\b14_data_delayed_12[7:0]
    19/120: $0\b14_data_delayed_11[7:0]
    20/120: $0\b14_data_delayed_10[7:0]
    21/120: $0\b14_data_delayed_9[7:0]
    22/120: $0\b14_data_delayed_8[7:0]
    23/120: $0\b14_data_delayed_7[7:0]
    24/120: $0\b14_data_delayed_6[7:0]
    25/120: $0\b14_data_delayed_5[7:0]
    26/120: $0\b14_data_delayed_4[7:0]
    27/120: $0\b14_data_delayed_3[7:0]
    28/120: $0\b14_data_delayed_2[7:0]
    29/120: $0\b14_data_delayed_1[7:0]
    30/120: $0\b13_data_delayed_13[7:0]
    31/120: $0\b13_data_delayed_12[7:0]
    32/120: $0\b13_data_delayed_11[7:0]
    33/120: $0\b13_data_delayed_10[7:0]
    34/120: $0\b13_data_delayed_9[7:0]
    35/120: $0\b13_data_delayed_8[7:0]
    36/120: $0\b13_data_delayed_7[7:0]
    37/120: $0\b13_data_delayed_6[7:0]
    38/120: $0\b13_data_delayed_5[7:0]
    39/120: $0\b13_data_delayed_4[7:0]
    40/120: $0\b13_data_delayed_3[7:0]
    41/120: $0\b13_data_delayed_2[7:0]
    42/120: $0\b13_data_delayed_1[7:0]
    43/120: $0\b12_data_delayed_12[7:0]
    44/120: $0\b12_data_delayed_11[7:0]
    45/120: $0\b12_data_delayed_10[7:0]
    46/120: $0\b12_data_delayed_9[7:0]
    47/120: $0\b12_data_delayed_8[7:0]
    48/120: $0\b12_data_delayed_7[7:0]
    49/120: $0\b12_data_delayed_6[7:0]
    50/120: $0\b12_data_delayed_5[7:0]
    51/120: $0\b12_data_delayed_4[7:0]
    52/120: $0\b12_data_delayed_3[7:0]
    53/120: $0\b12_data_delayed_2[7:0]
    54/120: $0\b12_data_delayed_1[7:0]
    55/120: $0\b11_data_delayed_11[7:0]
    56/120: $0\b11_data_delayed_10[7:0]
    57/120: $0\b11_data_delayed_9[7:0]
    58/120: $0\b11_data_delayed_8[7:0]
    59/120: $0\b11_data_delayed_7[7:0]
    60/120: $0\b11_data_delayed_6[7:0]
    61/120: $0\b11_data_delayed_5[7:0]
    62/120: $0\b11_data_delayed_4[7:0]
    63/120: $0\b11_data_delayed_3[7:0]
    64/120: $0\b11_data_delayed_2[7:0]
    65/120: $0\b11_data_delayed_1[7:0]
    66/120: $0\b10_data_delayed_10[7:0]
    67/120: $0\b10_data_delayed_9[7:0]
    68/120: $0\b10_data_delayed_8[7:0]
    69/120: $0\b10_data_delayed_7[7:0]
    70/120: $0\b10_data_delayed_6[7:0]
    71/120: $0\b10_data_delayed_5[7:0]
    72/120: $0\b10_data_delayed_4[7:0]
    73/120: $0\b10_data_delayed_3[7:0]
    74/120: $0\b10_data_delayed_2[7:0]
    75/120: $0\b10_data_delayed_1[7:0]
    76/120: $0\b9_data_delayed_9[7:0]
    77/120: $0\b9_data_delayed_8[7:0]
    78/120: $0\b9_data_delayed_7[7:0]
    79/120: $0\b9_data_delayed_6[7:0]
    80/120: $0\b9_data_delayed_5[7:0]
    81/120: $0\b9_data_delayed_4[7:0]
    82/120: $0\b9_data_delayed_3[7:0]
    83/120: $0\b9_data_delayed_2[7:0]
    84/120: $0\b9_data_delayed_1[7:0]
    85/120: $0\b8_data_delayed_8[7:0]
    86/120: $0\b8_data_delayed_7[7:0]
    87/120: $0\b8_data_delayed_6[7:0]
    88/120: $0\b8_data_delayed_5[7:0]
    89/120: $0\b8_data_delayed_4[7:0]
    90/120: $0\b8_data_delayed_3[7:0]
    91/120: $0\b8_data_delayed_2[7:0]
    92/120: $0\b8_data_delayed_1[7:0]
    93/120: $0\b7_data_delayed_7[7:0]
    94/120: $0\b7_data_delayed_6[7:0]
    95/120: $0\b7_data_delayed_5[7:0]
    96/120: $0\b7_data_delayed_4[7:0]
    97/120: $0\b7_data_delayed_3[7:0]
    98/120: $0\b7_data_delayed_2[7:0]
    99/120: $0\b7_data_delayed_1[7:0]
   100/120: $0\b6_data_delayed_6[7:0]
   101/120: $0\b6_data_delayed_5[7:0]
   102/120: $0\b6_data_delayed_4[7:0]
   103/120: $0\b6_data_delayed_3[7:0]
   104/120: $0\b6_data_delayed_2[7:0]
   105/120: $0\b6_data_delayed_1[7:0]
   106/120: $0\b5_data_delayed_5[7:0]
   107/120: $0\b5_data_delayed_4[7:0]
   108/120: $0\b5_data_delayed_3[7:0]
   109/120: $0\b5_data_delayed_2[7:0]
   110/120: $0\b5_data_delayed_1[7:0]
   111/120: $0\b4_data_delayed_4[7:0]
   112/120: $0\b4_data_delayed_3[7:0]
   113/120: $0\b4_data_delayed_2[7:0]
   114/120: $0\b4_data_delayed_1[7:0]
   115/120: $0\b3_data_delayed_3[7:0]
   116/120: $0\b3_data_delayed_2[7:0]
   117/120: $0\b3_data_delayed_1[7:0]
   118/120: $0\b2_data_delayed_2[7:0]
   119/120: $0\b2_data_delayed_1[7:0]
   120/120: $0\b1_data_delayed_1[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3053$240'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3028$225'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
     1/120: $0\a15_data_delayed_15[7:0]
     2/120: $0\a15_data_delayed_14[7:0]
     3/120: $0\a15_data_delayed_13[7:0]
     4/120: $0\a15_data_delayed_12[7:0]
     5/120: $0\a15_data_delayed_11[7:0]
     6/120: $0\a15_data_delayed_10[7:0]
     7/120: $0\a15_data_delayed_9[7:0]
     8/120: $0\a15_data_delayed_8[7:0]
     9/120: $0\a15_data_delayed_7[7:0]
    10/120: $0\a15_data_delayed_6[7:0]
    11/120: $0\a15_data_delayed_5[7:0]
    12/120: $0\a15_data_delayed_4[7:0]
    13/120: $0\a15_data_delayed_3[7:0]
    14/120: $0\a15_data_delayed_2[7:0]
    15/120: $0\a15_data_delayed_1[7:0]
    16/120: $0\a14_data_delayed_14[7:0]
    17/120: $0\a14_data_delayed_13[7:0]
    18/120: $0\a14_data_delayed_12[7:0]
    19/120: $0\a14_data_delayed_11[7:0]
    20/120: $0\a14_data_delayed_10[7:0]
    21/120: $0\a14_data_delayed_9[7:0]
    22/120: $0\a14_data_delayed_8[7:0]
    23/120: $0\a14_data_delayed_7[7:0]
    24/120: $0\a14_data_delayed_6[7:0]
    25/120: $0\a14_data_delayed_5[7:0]
    26/120: $0\a14_data_delayed_4[7:0]
    27/120: $0\a14_data_delayed_3[7:0]
    28/120: $0\a14_data_delayed_2[7:0]
    29/120: $0\a14_data_delayed_1[7:0]
    30/120: $0\a13_data_delayed_13[7:0]
    31/120: $0\a13_data_delayed_12[7:0]
    32/120: $0\a13_data_delayed_11[7:0]
    33/120: $0\a13_data_delayed_10[7:0]
    34/120: $0\a13_data_delayed_9[7:0]
    35/120: $0\a13_data_delayed_8[7:0]
    36/120: $0\a13_data_delayed_7[7:0]
    37/120: $0\a13_data_delayed_6[7:0]
    38/120: $0\a13_data_delayed_5[7:0]
    39/120: $0\a13_data_delayed_4[7:0]
    40/120: $0\a13_data_delayed_3[7:0]
    41/120: $0\a13_data_delayed_2[7:0]
    42/120: $0\a13_data_delayed_1[7:0]
    43/120: $0\a12_data_delayed_12[7:0]
    44/120: $0\a12_data_delayed_11[7:0]
    45/120: $0\a12_data_delayed_10[7:0]
    46/120: $0\a12_data_delayed_9[7:0]
    47/120: $0\a12_data_delayed_8[7:0]
    48/120: $0\a12_data_delayed_7[7:0]
    49/120: $0\a12_data_delayed_6[7:0]
    50/120: $0\a12_data_delayed_5[7:0]
    51/120: $0\a12_data_delayed_4[7:0]
    52/120: $0\a12_data_delayed_3[7:0]
    53/120: $0\a12_data_delayed_2[7:0]
    54/120: $0\a12_data_delayed_1[7:0]
    55/120: $0\a11_data_delayed_11[7:0]
    56/120: $0\a11_data_delayed_10[7:0]
    57/120: $0\a11_data_delayed_9[7:0]
    58/120: $0\a11_data_delayed_8[7:0]
    59/120: $0\a11_data_delayed_7[7:0]
    60/120: $0\a11_data_delayed_6[7:0]
    61/120: $0\a11_data_delayed_5[7:0]
    62/120: $0\a11_data_delayed_4[7:0]
    63/120: $0\a11_data_delayed_3[7:0]
    64/120: $0\a11_data_delayed_2[7:0]
    65/120: $0\a11_data_delayed_1[7:0]
    66/120: $0\a10_data_delayed_10[7:0]
    67/120: $0\a10_data_delayed_9[7:0]
    68/120: $0\a10_data_delayed_8[7:0]
    69/120: $0\a10_data_delayed_7[7:0]
    70/120: $0\a10_data_delayed_6[7:0]
    71/120: $0\a10_data_delayed_5[7:0]
    72/120: $0\a10_data_delayed_4[7:0]
    73/120: $0\a10_data_delayed_3[7:0]
    74/120: $0\a10_data_delayed_2[7:0]
    75/120: $0\a10_data_delayed_1[7:0]
    76/120: $0\a9_data_delayed_9[7:0]
    77/120: $0\a9_data_delayed_8[7:0]
    78/120: $0\a9_data_delayed_7[7:0]
    79/120: $0\a9_data_delayed_6[7:0]
    80/120: $0\a9_data_delayed_5[7:0]
    81/120: $0\a9_data_delayed_4[7:0]
    82/120: $0\a9_data_delayed_3[7:0]
    83/120: $0\a9_data_delayed_2[7:0]
    84/120: $0\a9_data_delayed_1[7:0]
    85/120: $0\a8_data_delayed_8[7:0]
    86/120: $0\a8_data_delayed_7[7:0]
    87/120: $0\a8_data_delayed_6[7:0]
    88/120: $0\a8_data_delayed_5[7:0]
    89/120: $0\a8_data_delayed_4[7:0]
    90/120: $0\a8_data_delayed_3[7:0]
    91/120: $0\a8_data_delayed_2[7:0]
    92/120: $0\a8_data_delayed_1[7:0]
    93/120: $0\a7_data_delayed_7[7:0]
    94/120: $0\a7_data_delayed_6[7:0]
    95/120: $0\a7_data_delayed_5[7:0]
    96/120: $0\a7_data_delayed_4[7:0]
    97/120: $0\a7_data_delayed_3[7:0]
    98/120: $0\a7_data_delayed_2[7:0]
    99/120: $0\a7_data_delayed_1[7:0]
   100/120: $0\a6_data_delayed_6[7:0]
   101/120: $0\a6_data_delayed_5[7:0]
   102/120: $0\a6_data_delayed_4[7:0]
   103/120: $0\a6_data_delayed_3[7:0]
   104/120: $0\a6_data_delayed_2[7:0]
   105/120: $0\a6_data_delayed_1[7:0]
   106/120: $0\a5_data_delayed_5[7:0]
   107/120: $0\a5_data_delayed_4[7:0]
   108/120: $0\a5_data_delayed_3[7:0]
   109/120: $0\a5_data_delayed_2[7:0]
   110/120: $0\a5_data_delayed_1[7:0]
   111/120: $0\a4_data_delayed_4[7:0]
   112/120: $0\a4_data_delayed_3[7:0]
   113/120: $0\a4_data_delayed_2[7:0]
   114/120: $0\a4_data_delayed_1[7:0]
   115/120: $0\a3_data_delayed_3[7:0]
   116/120: $0\a3_data_delayed_2[7:0]
   117/120: $0\a3_data_delayed_1[7:0]
   118/120: $0\a2_data_delayed_2[7:0]
   119/120: $0\a2_data_delayed_1[7:0]
   120/120: $0\a1_data_delayed_1[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2599$118'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2574$103'.
     1/2: $0\a_mem_access[0:0]
     2/2: $0\a_addr[9:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
     1/20: $0\c_data_out_15[127:0]
     2/20: $0\c_data_out_14[127:0]
     3/20: $0\c_data_out_13[127:0]
     4/20: $0\c_data_out_12[127:0]
     5/20: $0\c_data_out_11[127:0]
     6/20: $0\c_data_out_10[127:0]
     7/20: $0\c_data_out_9[127:0]
     8/20: $0\c_data_out_8[127:0]
     9/20: $0\c_data_out_7[127:0]
    10/20: $0\c_data_out_6[127:0]
    11/20: $0\c_data_out_5[127:0]
    12/20: $0\c_data_out_4[127:0]
    13/20: $0\c_data_out_3[127:0]
    14/20: $0\c_data_out_2[127:0]
    15/20: $0\c_data_out_1[127:0]
    16/20: $0\counter[31:0]
    17/20: $0\start_capturing_c_data[0:0]
    18/20: $0\c_data_available[0:0]
    19/20: $0\c_addr[9:0]
    20/20: $0\c_data_out[127:0]
Creating decoders for process `\matmul_16x16_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:392$15'.
     1/2: $0\clk_cnt[7:0]
     2/2: $0\done_mat_mul[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\activation.\i' from process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5302$855'.
No latch inferred for signal `\activation.\address' from process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5302$855'.
No latch inferred for signal `\activation.\i' from process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5282$854'.
No latch inferred for signal `\activation.\data_intercept' from process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5282$854'.
No latch inferred for signal `\activation.\i' from process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5262$853'.
No latch inferred for signal `\activation.\data_slope' from process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5262$853'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\bram_addr_a_for_writing' using process `\top.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5666$1290'.
  created $dff cell `$procdff$8335' with positive edge clock.
Creating register for signal `\top.\bram_wdata_a' using process `\top.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5666$1290'.
  created $dff cell `$procdff$8336' with positive edge clock.
Creating register for signal `\top.\bram_a_wdata_available' using process `\top.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5666$1290'.
  created $dff cell `$procdff$8337' with positive edge clock.
Creating register for signal `\activation.\out_data_available_internal' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8338' with positive edge clock.
Creating register for signal `\activation.\in_data_available_flopped' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8339' with positive edge clock.
Creating register for signal `\activation.\cycle_count' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8340' with positive edge clock.
Creating register for signal `\activation.\i' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8341' with positive edge clock.
Creating register for signal `\activation.\done_activation_internal' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8342' with positive edge clock.
Creating register for signal `\activation.\slope_applied_data_internal' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8343' with positive edge clock.
Creating register for signal `\activation.\intercept_applied_data_internal' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8344' with positive edge clock.
Creating register for signal `\activation.\relu_applied_data_internal' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8345' with positive edge clock.
Creating register for signal `\activation.\activation_in_progress' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8346' with positive edge clock.
Creating register for signal `\activation.\data_intercept_delayed' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8347' with positive edge clock.
Creating register for signal `\activation.\data_intercept_flopped' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
  created $dff cell `$procdff$8348' with positive edge clock.
Creating register for signal `\activation.\inp_data_flopped' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5172$773'.
  created $dff cell `$procdff$8349' with positive edge clock.
Creating register for signal `\activation.\data_slope_flopped' using process `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5172$773'.
  created $dff cell `$procdff$8350' with positive edge clock.
Creating register for signal `\pool.\in_data_available_flopped' using process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
  created $dff cell `$procdff$8351' with positive edge clock.
Creating register for signal `\pool.\inp_data_flopped' using process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
  created $dff cell `$procdff$8352' with positive edge clock.
Creating register for signal `\pool.\cycle_count' using process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
  created $dff cell `$procdff$8353' with positive edge clock.
Creating register for signal `\pool.\i' using process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
  created $dff cell `$procdff$8354' with positive edge clock.
Creating register for signal `\pool.\out_data_temp' using process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
  created $dff cell `$procdff$8355' with positive edge clock.
Creating register for signal `\pool.\done_pool_temp' using process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
  created $dff cell `$procdff$8356' with positive edge clock.
Creating register for signal `\pool.\out_data_available_temp' using process `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
  created $dff cell `$procdff$8357' with positive edge clock.
Creating register for signal `\control.\start_mat_mul' using process `\control.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4973$747'.
  created $dff cell `$procdff$8358' with positive edge clock.
Creating register for signal `\control.\done_tpu' using process `\control.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4973$747'.
  created $dff cell `$procdff$8359' with positive edge clock.
Creating register for signal `\control.\state' using process `\control.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4973$747'.
  created $dff cell `$procdff$8360' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8361' with positive edge clock.
Creating register for signal `\ram.\q1' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8362' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$441_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8363' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$441_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8364' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$441_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8365' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$442_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8366' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$442_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8367' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$442_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8368' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$443_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8369' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$443_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8370' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$443_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8371' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$444_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8372' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$444_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8373' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$444_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8374' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$445_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8375' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$445_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8376' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$445_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8377' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$446_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8378' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$446_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8379' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$446_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8380' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$447_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8381' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$447_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8382' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$447_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8383' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$448_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8384' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$448_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8385' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$448_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8386' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$449_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8387' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$449_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8388' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$449_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8389' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$450_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8390' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$450_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8391' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$450_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8392' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$451_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8393' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$451_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8394' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$451_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8395' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$452_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8396' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$452_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8397' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$452_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8398' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$453_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8399' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$453_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8400' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$453_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8401' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$454_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8402' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$454_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8403' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$454_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8404' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$455_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8405' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$455_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8406' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$455_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8407' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$456_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8408' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$456_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8409' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4904$456_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
  created $dff cell `$procdff$8410' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8411' with positive edge clock.
Creating register for signal `\ram.\q0' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8412' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$425_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8413' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$425_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8414' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$425_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8415' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$426_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8416' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$426_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8417' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$426_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8418' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$427_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8419' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$427_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8420' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$427_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8421' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$428_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8422' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$428_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8423' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$428_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8424' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$429_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8425' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$429_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8426' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$429_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8427' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$430_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8428' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$430_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8429' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$430_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8430' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$431_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8431' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$431_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8432' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$431_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8433' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$432_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8434' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$432_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8435' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$432_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8436' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$433_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8437' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$433_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8438' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$433_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8439' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$434_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8440' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$434_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8441' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$434_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8442' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$435_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8443' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$435_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8444' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$435_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8445' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$436_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8446' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$436_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8447' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$436_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8448' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$437_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8449' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$437_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8450' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$437_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8451' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$438_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8452' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$438_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8453' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$438_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8454' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$439_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8455' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$439_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8456' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$439_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8457' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$440_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8458' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$440_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8459' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4894$440_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
  created $dff cell `$procdff$8460' with positive edge clock.
Creating register for signal `\norm.\out_data_available_internal' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8461' with positive edge clock.
Creating register for signal `\norm.\mean_applied_data' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8462' with positive edge clock.
Creating register for signal `\norm.\variance_applied_data' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8463' with positive edge clock.
Creating register for signal `\norm.\done_norm_internal' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8464' with positive edge clock.
Creating register for signal `\norm.\norm_in_progress' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8465' with positive edge clock.
Creating register for signal `\norm.\in_data_available_flopped' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8466' with positive edge clock.
Creating register for signal `\norm.\inp_data_flopped' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8467' with positive edge clock.
Creating register for signal `\norm.\cycle_count' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8468' with positive edge clock.
Creating register for signal `\norm.\i' using process `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
  created $dff cell `$procdff$8469' with positive edge clock.
Creating register for signal `\cfg.\pe_reset' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8470' with positive edge clock.
Creating register for signal `\cfg.\address_mat_a' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8471' with positive edge clock.
Creating register for signal `\cfg.\address_mat_b' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8472' with positive edge clock.
Creating register for signal `\cfg.\address_mat_c' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8473' with positive edge clock.
Creating register for signal `\cfg.\address_stride_a' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8474' with positive edge clock.
Creating register for signal `\cfg.\address_stride_b' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8475' with positive edge clock.
Creating register for signal `\cfg.\address_stride_c' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8476' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_a_rows' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8477' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_a_cols' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8478' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_b_rows' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8479' with positive edge clock.
Creating register for signal `\cfg.\validity_mask_b_cols' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8480' with positive edge clock.
Creating register for signal `\cfg.\PRDATA' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8481' with positive edge clock.
Creating register for signal `\cfg.\PREADY' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8482' with positive edge clock.
Creating register for signal `\cfg.\start_tpu' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8483' with positive edge clock.
Creating register for signal `\cfg.\enable_matmul' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8484' with positive edge clock.
Creating register for signal `\cfg.\enable_norm' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8485' with positive edge clock.
Creating register for signal `\cfg.\enable_pool' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8486' with positive edge clock.
Creating register for signal `\cfg.\enable_activation' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8487' with positive edge clock.
Creating register for signal `\cfg.\enable_conv_mode' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8488' with positive edge clock.
Creating register for signal `\cfg.\mean' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8489' with positive edge clock.
Creating register for signal `\cfg.\inv_var' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8490' with positive edge clock.
Creating register for signal `\cfg.\pool_window_size' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8491' with positive edge clock.
Creating register for signal `\cfg.\save_output_to_accum' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8492' with positive edge clock.
Creating register for signal `\cfg.\add_accum_to_output' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8493' with positive edge clock.
Creating register for signal `\cfg.\activation_type' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8494' with positive edge clock.
Creating register for signal `\cfg.\conv_filter_height' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8495' with positive edge clock.
Creating register for signal `\cfg.\conv_filter_width' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8496' with positive edge clock.
Creating register for signal `\cfg.\conv_stride_horiz' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8497' with positive edge clock.
Creating register for signal `\cfg.\conv_stride_verti' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8498' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_left' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8499' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_right' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8500' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_top' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8501' with positive edge clock.
Creating register for signal `\cfg.\conv_padding_bottom' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8502' with positive edge clock.
Creating register for signal `\cfg.\num_channels_inp' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8503' with positive edge clock.
Creating register for signal `\cfg.\num_channels_out' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8504' with positive edge clock.
Creating register for signal `\cfg.\inp_img_height' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8505' with positive edge clock.
Creating register for signal `\cfg.\inp_img_width' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8506' with positive edge clock.
Creating register for signal `\cfg.\out_img_height' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8507' with positive edge clock.
Creating register for signal `\cfg.\out_img_width' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8508' with positive edge clock.
Creating register for signal `\cfg.\batch_size' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8509' with positive edge clock.
Creating register for signal `\cfg.\reg_dummy' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8510' with positive edge clock.
Creating register for signal `\cfg.\State' using process `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
  created $dff cell `$procdff$8511' with positive edge clock.
Creating register for signal `\seq_mac.\out_temp' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4452$351'.
  created $dff cell `$procdff$8512' with positive edge clock.
Creating register for signal `\seq_mac.\mul_out_temp_reg' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4444$350'.
  created $dff cell `$procdff$8513' with positive edge clock.
Creating register for signal `\seq_mac.\a_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4436$349'.
  created $dff cell `$procdff$8514' with positive edge clock.
Creating register for signal `\seq_mac.\b_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4436$349'.
  created $dff cell `$procdff$8515' with positive edge clock.
Creating register for signal `\processing_element.\out_a' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4406$348'.
  created $dff cell `$procdff$8516' with positive edge clock.
Creating register for signal `\processing_element.\out_b' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4406$348'.
  created $dff cell `$procdff$8517' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8518' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8519' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8520' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8521' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8522' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8523' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8524' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8525' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8526' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8527' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8528' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8529' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8530' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8531' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8532' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8533' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8534' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8535' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8536' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8537' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8538' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8539' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8540' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8541' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8542' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8543' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8544' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8545' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8546' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8547' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8548' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8549' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8550' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8551' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8552' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8553' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8554' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8555' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8556' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8557' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8558' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8559' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8560' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8561' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8562' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8563' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8564' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8565' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8566' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8567' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8568' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8569' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8570' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8571' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8572' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8573' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8574' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8575' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8576' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8577' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8578' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8579' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8580' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8581' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8582' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8583' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8584' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8585' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8586' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8587' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8588' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8589' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8590' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8591' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8592' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8593' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8594' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8595' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8596' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8597' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8598' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8599' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8600' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8601' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8602' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8603' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8604' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8605' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8606' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8607' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8608' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8609' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8610' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8611' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8612' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8613' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8614' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8615' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8616' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8617' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8618' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8619' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8620' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8621' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8622' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8623' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8624' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8625' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8626' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8627' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8628' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8629' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8630' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8631' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8632' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8633' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8634' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8635' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8636' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
  created $dff cell `$procdff$8637' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3053$240'.
  created $dff cell `$procdff$8638' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3028$225'.
  created $dff cell `$procdff$8639' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3028$225'.
  created $dff cell `$procdff$8640' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8641' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8642' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8643' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8644' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8645' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8646' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8647' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8648' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8649' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8650' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8651' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8652' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8653' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8654' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8655' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8656' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8657' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8658' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8659' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8660' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8661' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8662' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8663' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8664' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8665' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8666' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8667' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8668' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8669' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8670' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8671' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8672' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8673' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8674' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8675' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8676' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8677' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8678' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8679' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8680' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8681' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8682' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8683' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8684' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8685' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8686' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8687' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8688' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8689' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8690' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8691' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8692' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8693' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8694' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8695' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8696' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8697' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8698' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8699' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8700' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8701' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8702' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8703' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8704' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8705' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8706' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8707' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8708' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8709' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8710' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8711' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8712' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8713' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8714' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8715' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8716' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8717' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8718' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8719' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8720' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8721' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8722' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8723' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8724' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8725' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8726' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8727' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8728' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8729' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8730' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8731' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8732' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8733' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8734' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8735' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8736' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8737' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8738' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8739' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8740' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8741' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8742' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8743' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8744' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8745' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8746' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8747' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8748' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8749' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8750' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8751' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8752' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8753' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8754' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8755' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8756' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8757' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8758' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8759' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
  created $dff cell `$procdff$8760' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2599$118'.
  created $dff cell `$procdff$8761' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2574$103'.
  created $dff cell `$procdff$8762' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2574$103'.
  created $dff cell `$procdff$8763' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8764' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8765' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8766' with positive edge clock.
Creating register for signal `\output_logic.\start_capturing_c_data' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8767' with positive edge clock.
Creating register for signal `\output_logic.\counter' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8768' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_1' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8769' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_2' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8770' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_3' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8771' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_4' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8772' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_5' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8773' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_6' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8774' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_7' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8775' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_8' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8776' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_9' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8777' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_10' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8778' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_11' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8779' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_12' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8780' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_13' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8781' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_14' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8782' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_15' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
  created $dff cell `$procdff$8783' with positive edge clock.
Creating register for signal `\matmul_16x16_systolic.\done_mat_mul' using process `\matmul_16x16_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:392$15'.
  created $dff cell `$procdff$8784' with positive edge clock.
Creating register for signal `\matmul_16x16_systolic.\clk_cnt' using process `\matmul_16x16_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:392$15'.
  created $dff cell `$procdff$8785' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\top.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5666$1290'.
Removing empty process `top.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5666$1290'.
Found and cleaned up 176 empty switches in `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5302$855'.
Removing empty process `activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5302$855'.
Found and cleaned up 16 empty switches in `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5282$854'.
Removing empty process `activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5282$854'.
Found and cleaned up 16 empty switches in `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5262$853'.
Removing empty process `activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5262$853'.
Found and cleaned up 24 empty switches in `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
Removing empty process `activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5187$777'.
Found and cleaned up 1 empty switch in `\activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5172$773'.
Removing empty process `activation.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5172$773'.
Found and cleaned up 4 empty switches in `\pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
Removing empty process `pool.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5088$757'.
Found and cleaned up 16 empty switches in `\control.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4973$747'.
Removing empty process `control.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4973$747'.
Found and cleaned up 16 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4901$602'.
Found and cleaned up 16 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4891$457'.
Found and cleaned up 20 empty switches in `\norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
Removing empty process `norm.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4799$370'.
Found and cleaned up 8 empty switches in `\cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
Removing empty process `cfg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4562$360'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4452$351'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4444$350'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4436$349'.
Found and cleaned up 1 empty switch in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4406$348'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4406$348'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3228$342'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3053$240'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3053$240'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3028$225'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3028$225'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2774$220'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2599$118'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2599$118'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2574$103'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2574$103'.
Found and cleaned up 5 empty switches in `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
Removing empty process `output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2307$92'.
Found and cleaned up 3 empty switches in `\matmul_16x16_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:392$15'.
Removing empty process `matmul_16x16_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:392$15'.
Cleaned up 334 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module activation.
<suppressed ~51 debug messages>
Optimizing module pool.
<suppressed ~2 debug messages>
Optimizing module control.
<suppressed ~12 debug messages>
Optimizing module ram.
Optimizing module norm.
<suppressed ~16 debug messages>
Optimizing module cfg.
<suppressed ~54 debug messages>
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
<suppressed ~2 debug messages>
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module systolic_data_setup.
<suppressed ~42 debug messages>
Optimizing module output_logic.
<suppressed ~1 debug messages>
Optimizing module matmul_16x16_systolic.
<suppressed ~36 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module activation.
Optimizing module pool.
Optimizing module control.
Optimizing module ram.
<suppressed ~4 debug messages>
Optimizing module norm.
Optimizing module cfg.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module systolic_data_setup.
Optimizing module output_logic.
Optimizing module matmul_16x16_systolic.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Finding identical cells in module `\activation'.
<suppressed ~192 debug messages>
Finding identical cells in module `\pool'.
<suppressed ~12 debug messages>
Finding identical cells in module `\control'.
<suppressed ~9 debug messages>
Finding identical cells in module `\ram'.
<suppressed ~99 debug messages>
Finding identical cells in module `\norm'.
Finding identical cells in module `\cfg'.
<suppressed ~309 debug messages>
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
<suppressed ~3 debug messages>
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
<suppressed ~42 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\matmul_16x16_systolic'.
<suppressed ~96 debug messages>
Removed a total of 259 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$1295: \activation_out_data_available -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$789: \inp_data [15:8] -> { \inp_data [15:9] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$793: \inp_data [23:16] -> { \inp_data [23:17] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$797: \inp_data [31:24] -> { \inp_data [31:25] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$801: \inp_data [39:32] -> { \inp_data [39:33] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$805: \inp_data [47:40] -> { \inp_data [47:41] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$809: \inp_data [55:48] -> { \inp_data [55:49] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$813: \inp_data [63:56] -> { \inp_data [63:57] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$817: \inp_data [71:64] -> { \inp_data [71:65] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$821: \inp_data [79:72] -> { \inp_data [79:73] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$825: \inp_data [87:80] -> { \inp_data [87:81] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$829: \inp_data [95:88] -> { \inp_data [95:89] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$833: \inp_data [103:96] -> { \inp_data [103:97] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$837: \inp_data [111:104] -> { \inp_data [111:105] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$841: \inp_data [119:112] -> { \inp_data [119:113] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$845: \inp_data [127:120] -> { \inp_data [127:121] 1'0 }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$785: \inp_data [7:0] -> { \inp_data [7:1] 1'0 }
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5551.
    dead port 1/2 on $mux $procmux$5488.
    dead port 1/2 on $mux $procmux$4475.
    dead port 1/2 on $mux $procmux$4469.
    dead port 1/2 on $mux $procmux$4466.
    dead port 1/2 on $mux $procmux$4460.
    dead port 1/2 on $mux $procmux$4457.
    dead port 1/2 on $mux $procmux$4454.
    dead port 1/2 on $mux $procmux$4448.
    dead port 1/2 on $mux $procmux$4445.
    dead port 1/2 on $mux $procmux$4442.
    dead port 1/2 on $mux $procmux$4439.
    dead port 1/2 on $mux $procmux$4433.
    dead port 1/2 on $mux $procmux$4430.
    dead port 1/2 on $mux $procmux$4427.
    dead port 1/2 on $mux $procmux$4424.
    dead port 1/2 on $mux $procmux$4421.
    dead port 1/2 on $mux $procmux$4415.
    dead port 1/2 on $mux $procmux$4412.
    dead port 1/2 on $mux $procmux$4409.
    dead port 1/2 on $mux $procmux$4406.
    dead port 1/2 on $mux $procmux$4403.
    dead port 1/2 on $mux $procmux$4400.
    dead port 1/2 on $mux $procmux$4394.
    dead port 1/2 on $mux $procmux$4391.
    dead port 1/2 on $mux $procmux$4388.
    dead port 1/2 on $mux $procmux$4385.
    dead port 1/2 on $mux $procmux$4382.
    dead port 1/2 on $mux $procmux$4379.
    dead port 1/2 on $mux $procmux$4376.
    dead port 1/2 on $mux $procmux$4370.
    dead port 1/2 on $mux $procmux$4367.
    dead port 1/2 on $mux $procmux$4364.
    dead port 1/2 on $mux $procmux$4361.
    dead port 1/2 on $mux $procmux$4358.
    dead port 1/2 on $mux $procmux$4355.
    dead port 1/2 on $mux $procmux$4352.
    dead port 1/2 on $mux $procmux$4349.
    dead port 1/2 on $mux $procmux$4343.
    dead port 1/2 on $mux $procmux$4340.
    dead port 1/2 on $mux $procmux$4337.
    dead port 1/2 on $mux $procmux$4334.
    dead port 1/2 on $mux $procmux$4331.
    dead port 1/2 on $mux $procmux$4328.
    dead port 1/2 on $mux $procmux$4325.
    dead port 1/2 on $mux $procmux$4322.
    dead port 1/2 on $mux $procmux$4319.
    dead port 1/2 on $mux $procmux$4313.
    dead port 1/2 on $mux $procmux$4310.
    dead port 1/2 on $mux $procmux$4307.
    dead port 1/2 on $mux $procmux$4304.
    dead port 1/2 on $mux $procmux$4301.
    dead port 1/2 on $mux $procmux$4298.
    dead port 1/2 on $mux $procmux$4295.
    dead port 1/2 on $mux $procmux$4292.
    dead port 1/2 on $mux $procmux$4289.
    dead port 1/2 on $mux $procmux$4286.
    dead port 1/2 on $mux $procmux$4277.
    dead port 1/2 on $mux $procmux$4271.
    dead port 1/2 on $mux $procmux$4268.
    dead port 1/2 on $mux $procmux$4262.
    dead port 1/2 on $mux $procmux$4259.
    dead port 1/2 on $mux $procmux$4256.
    dead port 1/2 on $mux $procmux$4250.
    dead port 1/2 on $mux $procmux$4247.
    dead port 1/2 on $mux $procmux$4244.
    dead port 1/2 on $mux $procmux$4241.
    dead port 1/2 on $mux $procmux$4235.
    dead port 1/2 on $mux $procmux$4232.
    dead port 1/2 on $mux $procmux$4229.
    dead port 1/2 on $mux $procmux$4226.
    dead port 1/2 on $mux $procmux$4223.
    dead port 1/2 on $mux $procmux$4217.
    dead port 1/2 on $mux $procmux$4214.
    dead port 1/2 on $mux $procmux$4211.
    dead port 1/2 on $mux $procmux$4208.
    dead port 1/2 on $mux $procmux$4205.
    dead port 1/2 on $mux $procmux$4202.
    dead port 1/2 on $mux $procmux$4196.
    dead port 1/2 on $mux $procmux$4193.
    dead port 1/2 on $mux $procmux$4190.
    dead port 1/2 on $mux $procmux$4187.
    dead port 1/2 on $mux $procmux$4184.
    dead port 1/2 on $mux $procmux$4181.
    dead port 1/2 on $mux $procmux$4178.
    dead port 1/2 on $mux $procmux$4172.
    dead port 1/2 on $mux $procmux$4169.
    dead port 1/2 on $mux $procmux$4166.
    dead port 1/2 on $mux $procmux$4163.
    dead port 1/2 on $mux $procmux$4160.
    dead port 1/2 on $mux $procmux$4157.
    dead port 1/2 on $mux $procmux$4154.
    dead port 1/2 on $mux $procmux$4151.
    dead port 1/2 on $mux $procmux$4145.
    dead port 1/2 on $mux $procmux$4142.
    dead port 1/2 on $mux $procmux$4139.
    dead port 1/2 on $mux $procmux$4136.
    dead port 1/2 on $mux $procmux$4133.
    dead port 1/2 on $mux $procmux$4130.
    dead port 1/2 on $mux $procmux$4127.
    dead port 1/2 on $mux $procmux$4124.
    dead port 1/2 on $mux $procmux$4121.
    dead port 1/2 on $mux $procmux$4115.
    dead port 1/2 on $mux $procmux$4112.
    dead port 1/2 on $mux $procmux$4109.
    dead port 1/2 on $mux $procmux$4106.
    dead port 1/2 on $mux $procmux$4103.
    dead port 1/2 on $mux $procmux$4100.
    dead port 1/2 on $mux $procmux$4097.
    dead port 1/2 on $mux $procmux$4094.
    dead port 1/2 on $mux $procmux$4091.
    dead port 1/2 on $mux $procmux$4088.
    dead port 1/2 on $mux $procmux$4079.
    dead port 1/2 on $mux $procmux$4073.
    dead port 1/2 on $mux $procmux$4070.
    dead port 1/2 on $mux $procmux$4064.
    dead port 1/2 on $mux $procmux$4061.
    dead port 1/2 on $mux $procmux$4058.
    dead port 1/2 on $mux $procmux$4052.
    dead port 1/2 on $mux $procmux$4049.
    dead port 1/2 on $mux $procmux$4046.
    dead port 1/2 on $mux $procmux$4043.
    dead port 1/2 on $mux $procmux$4037.
    dead port 1/2 on $mux $procmux$4034.
    dead port 1/2 on $mux $procmux$4031.
    dead port 1/2 on $mux $procmux$4028.
    dead port 1/2 on $mux $procmux$4025.
    dead port 1/2 on $mux $procmux$4019.
    dead port 1/2 on $mux $procmux$4016.
    dead port 1/2 on $mux $procmux$4013.
    dead port 1/2 on $mux $procmux$4010.
    dead port 1/2 on $mux $procmux$4007.
    dead port 1/2 on $mux $procmux$4004.
    dead port 1/2 on $mux $procmux$3998.
    dead port 1/2 on $mux $procmux$3995.
    dead port 1/2 on $mux $procmux$3992.
    dead port 1/2 on $mux $procmux$3989.
    dead port 1/2 on $mux $procmux$3986.
    dead port 1/2 on $mux $procmux$3983.
    dead port 1/2 on $mux $procmux$3980.
    dead port 1/2 on $mux $procmux$3974.
    dead port 1/2 on $mux $procmux$3971.
    dead port 1/2 on $mux $procmux$3968.
    dead port 1/2 on $mux $procmux$3965.
    dead port 1/2 on $mux $procmux$3962.
    dead port 1/2 on $mux $procmux$3959.
    dead port 1/2 on $mux $procmux$3956.
    dead port 1/2 on $mux $procmux$3953.
    dead port 1/2 on $mux $procmux$3947.
    dead port 1/2 on $mux $procmux$3944.
    dead port 1/2 on $mux $procmux$3941.
    dead port 1/2 on $mux $procmux$3938.
    dead port 1/2 on $mux $procmux$3935.
    dead port 1/2 on $mux $procmux$3932.
    dead port 1/2 on $mux $procmux$3929.
    dead port 1/2 on $mux $procmux$3926.
    dead port 1/2 on $mux $procmux$3923.
    dead port 1/2 on $mux $procmux$3917.
    dead port 1/2 on $mux $procmux$3914.
    dead port 1/2 on $mux $procmux$3911.
    dead port 1/2 on $mux $procmux$3908.
    dead port 1/2 on $mux $procmux$3905.
    dead port 1/2 on $mux $procmux$3902.
    dead port 1/2 on $mux $procmux$3899.
    dead port 1/2 on $mux $procmux$3896.
    dead port 1/2 on $mux $procmux$3893.
    dead port 1/2 on $mux $procmux$3890.
    dead port 1/2 on $mux $procmux$3881.
    dead port 1/2 on $mux $procmux$3875.
    dead port 1/2 on $mux $procmux$3872.
    dead port 1/2 on $mux $procmux$3866.
    dead port 1/2 on $mux $procmux$3863.
    dead port 1/2 on $mux $procmux$3860.
    dead port 1/2 on $mux $procmux$3854.
    dead port 1/2 on $mux $procmux$3851.
    dead port 1/2 on $mux $procmux$3848.
    dead port 1/2 on $mux $procmux$3845.
    dead port 1/2 on $mux $procmux$3839.
    dead port 1/2 on $mux $procmux$3836.
    dead port 1/2 on $mux $procmux$3833.
    dead port 1/2 on $mux $procmux$3830.
    dead port 1/2 on $mux $procmux$3827.
    dead port 1/2 on $mux $procmux$3821.
    dead port 1/2 on $mux $procmux$3818.
    dead port 1/2 on $mux $procmux$3815.
    dead port 1/2 on $mux $procmux$3812.
    dead port 1/2 on $mux $procmux$3809.
    dead port 1/2 on $mux $procmux$3806.
    dead port 1/2 on $mux $procmux$3800.
    dead port 1/2 on $mux $procmux$3797.
    dead port 1/2 on $mux $procmux$3794.
    dead port 1/2 on $mux $procmux$3791.
    dead port 1/2 on $mux $procmux$3788.
    dead port 1/2 on $mux $procmux$3785.
    dead port 1/2 on $mux $procmux$3782.
    dead port 1/2 on $mux $procmux$3776.
    dead port 1/2 on $mux $procmux$3773.
    dead port 1/2 on $mux $procmux$3770.
    dead port 1/2 on $mux $procmux$3767.
    dead port 1/2 on $mux $procmux$3764.
    dead port 1/2 on $mux $procmux$3761.
    dead port 1/2 on $mux $procmux$3758.
    dead port 1/2 on $mux $procmux$3755.
    dead port 1/2 on $mux $procmux$3749.
    dead port 1/2 on $mux $procmux$3746.
    dead port 1/2 on $mux $procmux$3743.
    dead port 1/2 on $mux $procmux$3740.
    dead port 1/2 on $mux $procmux$3737.
    dead port 1/2 on $mux $procmux$3734.
    dead port 1/2 on $mux $procmux$3731.
    dead port 1/2 on $mux $procmux$3728.
    dead port 1/2 on $mux $procmux$3725.
    dead port 1/2 on $mux $procmux$3719.
    dead port 1/2 on $mux $procmux$3716.
    dead port 1/2 on $mux $procmux$3713.
    dead port 1/2 on $mux $procmux$3710.
    dead port 1/2 on $mux $procmux$3707.
    dead port 1/2 on $mux $procmux$3704.
    dead port 1/2 on $mux $procmux$3701.
    dead port 1/2 on $mux $procmux$3698.
    dead port 1/2 on $mux $procmux$3695.
    dead port 1/2 on $mux $procmux$3692.
    dead port 1/2 on $mux $procmux$3683.
    dead port 1/2 on $mux $procmux$3677.
    dead port 1/2 on $mux $procmux$3674.
    dead port 1/2 on $mux $procmux$3668.
    dead port 1/2 on $mux $procmux$3665.
    dead port 1/2 on $mux $procmux$3662.
    dead port 1/2 on $mux $procmux$3656.
    dead port 1/2 on $mux $procmux$3653.
    dead port 1/2 on $mux $procmux$3650.
    dead port 1/2 on $mux $procmux$3647.
    dead port 1/2 on $mux $procmux$3641.
    dead port 1/2 on $mux $procmux$3638.
    dead port 1/2 on $mux $procmux$3635.
    dead port 1/2 on $mux $procmux$3632.
    dead port 1/2 on $mux $procmux$3629.
    dead port 1/2 on $mux $procmux$3623.
    dead port 1/2 on $mux $procmux$3620.
    dead port 1/2 on $mux $procmux$3617.
    dead port 1/2 on $mux $procmux$3614.
    dead port 1/2 on $mux $procmux$3611.
    dead port 1/2 on $mux $procmux$3608.
    dead port 1/2 on $mux $procmux$3602.
    dead port 1/2 on $mux $procmux$3599.
    dead port 1/2 on $mux $procmux$3596.
    dead port 1/2 on $mux $procmux$3593.
    dead port 1/2 on $mux $procmux$3590.
    dead port 1/2 on $mux $procmux$3587.
    dead port 1/2 on $mux $procmux$3584.
    dead port 1/2 on $mux $procmux$3578.
    dead port 1/2 on $mux $procmux$3575.
    dead port 1/2 on $mux $procmux$3572.
    dead port 1/2 on $mux $procmux$3569.
    dead port 1/2 on $mux $procmux$3566.
    dead port 1/2 on $mux $procmux$3563.
    dead port 1/2 on $mux $procmux$3560.
    dead port 1/2 on $mux $procmux$3557.
    dead port 1/2 on $mux $procmux$3551.
    dead port 1/2 on $mux $procmux$3548.
    dead port 1/2 on $mux $procmux$3545.
    dead port 1/2 on $mux $procmux$3542.
    dead port 1/2 on $mux $procmux$3539.
    dead port 1/2 on $mux $procmux$3536.
    dead port 1/2 on $mux $procmux$3533.
    dead port 1/2 on $mux $procmux$3530.
    dead port 1/2 on $mux $procmux$3527.
    dead port 1/2 on $mux $procmux$3521.
    dead port 1/2 on $mux $procmux$3518.
    dead port 1/2 on $mux $procmux$3515.
    dead port 1/2 on $mux $procmux$3512.
    dead port 1/2 on $mux $procmux$3509.
    dead port 1/2 on $mux $procmux$3506.
    dead port 1/2 on $mux $procmux$3503.
    dead port 1/2 on $mux $procmux$3500.
    dead port 1/2 on $mux $procmux$3497.
    dead port 1/2 on $mux $procmux$3494.
    dead port 1/2 on $mux $procmux$3485.
    dead port 1/2 on $mux $procmux$3479.
    dead port 1/2 on $mux $procmux$3476.
    dead port 1/2 on $mux $procmux$3470.
    dead port 1/2 on $mux $procmux$3467.
    dead port 1/2 on $mux $procmux$3464.
    dead port 1/2 on $mux $procmux$3458.
    dead port 1/2 on $mux $procmux$3455.
    dead port 1/2 on $mux $procmux$3452.
    dead port 1/2 on $mux $procmux$3449.
    dead port 1/2 on $mux $procmux$3443.
    dead port 1/2 on $mux $procmux$3440.
    dead port 1/2 on $mux $procmux$3437.
    dead port 1/2 on $mux $procmux$3434.
    dead port 1/2 on $mux $procmux$3431.
    dead port 1/2 on $mux $procmux$3425.
    dead port 1/2 on $mux $procmux$3422.
    dead port 1/2 on $mux $procmux$3419.
    dead port 1/2 on $mux $procmux$3416.
    dead port 1/2 on $mux $procmux$3413.
    dead port 1/2 on $mux $procmux$3410.
    dead port 1/2 on $mux $procmux$3404.
    dead port 1/2 on $mux $procmux$3401.
    dead port 1/2 on $mux $procmux$3398.
    dead port 1/2 on $mux $procmux$3395.
    dead port 1/2 on $mux $procmux$3392.
    dead port 1/2 on $mux $procmux$3389.
    dead port 1/2 on $mux $procmux$3386.
    dead port 1/2 on $mux $procmux$3380.
    dead port 1/2 on $mux $procmux$3377.
    dead port 1/2 on $mux $procmux$3374.
    dead port 1/2 on $mux $procmux$3371.
    dead port 1/2 on $mux $procmux$3368.
    dead port 1/2 on $mux $procmux$3365.
    dead port 1/2 on $mux $procmux$3362.
    dead port 1/2 on $mux $procmux$3359.
    dead port 1/2 on $mux $procmux$3353.
    dead port 1/2 on $mux $procmux$3350.
    dead port 1/2 on $mux $procmux$3347.
    dead port 1/2 on $mux $procmux$3344.
    dead port 1/2 on $mux $procmux$3341.
    dead port 1/2 on $mux $procmux$3338.
    dead port 1/2 on $mux $procmux$3335.
    dead port 1/2 on $mux $procmux$3332.
    dead port 1/2 on $mux $procmux$3329.
    dead port 1/2 on $mux $procmux$3323.
    dead port 1/2 on $mux $procmux$3320.
    dead port 1/2 on $mux $procmux$3317.
    dead port 1/2 on $mux $procmux$3314.
    dead port 1/2 on $mux $procmux$3311.
    dead port 1/2 on $mux $procmux$3308.
    dead port 1/2 on $mux $procmux$3305.
    dead port 1/2 on $mux $procmux$3302.
    dead port 1/2 on $mux $procmux$3299.
    dead port 1/2 on $mux $procmux$3296.
    dead port 1/2 on $mux $procmux$3287.
    dead port 1/2 on $mux $procmux$3281.
    dead port 1/2 on $mux $procmux$3278.
    dead port 1/2 on $mux $procmux$3272.
    dead port 1/2 on $mux $procmux$3269.
    dead port 1/2 on $mux $procmux$3266.
    dead port 1/2 on $mux $procmux$3260.
    dead port 1/2 on $mux $procmux$3257.
    dead port 1/2 on $mux $procmux$3254.
    dead port 1/2 on $mux $procmux$3251.
    dead port 1/2 on $mux $procmux$3245.
    dead port 1/2 on $mux $procmux$3242.
    dead port 1/2 on $mux $procmux$3239.
    dead port 1/2 on $mux $procmux$3236.
    dead port 1/2 on $mux $procmux$3233.
    dead port 1/2 on $mux $procmux$3227.
    dead port 1/2 on $mux $procmux$3224.
    dead port 1/2 on $mux $procmux$3221.
    dead port 1/2 on $mux $procmux$3218.
    dead port 1/2 on $mux $procmux$3215.
    dead port 1/2 on $mux $procmux$3212.
    dead port 1/2 on $mux $procmux$3206.
    dead port 1/2 on $mux $procmux$3203.
    dead port 1/2 on $mux $procmux$3200.
    dead port 1/2 on $mux $procmux$3197.
    dead port 1/2 on $mux $procmux$3194.
    dead port 1/2 on $mux $procmux$3191.
    dead port 1/2 on $mux $procmux$3188.
    dead port 1/2 on $mux $procmux$3182.
    dead port 1/2 on $mux $procmux$3179.
    dead port 1/2 on $mux $procmux$3176.
    dead port 1/2 on $mux $procmux$3173.
    dead port 1/2 on $mux $procmux$3170.
    dead port 1/2 on $mux $procmux$3167.
    dead port 1/2 on $mux $procmux$3164.
    dead port 1/2 on $mux $procmux$3161.
    dead port 1/2 on $mux $procmux$3155.
    dead port 1/2 on $mux $procmux$3152.
    dead port 1/2 on $mux $procmux$3149.
    dead port 1/2 on $mux $procmux$3146.
    dead port 1/2 on $mux $procmux$3143.
    dead port 1/2 on $mux $procmux$3140.
    dead port 1/2 on $mux $procmux$3137.
    dead port 1/2 on $mux $procmux$3134.
    dead port 1/2 on $mux $procmux$3131.
    dead port 1/2 on $mux $procmux$3125.
    dead port 1/2 on $mux $procmux$3122.
    dead port 1/2 on $mux $procmux$3119.
    dead port 1/2 on $mux $procmux$3116.
    dead port 1/2 on $mux $procmux$3113.
    dead port 1/2 on $mux $procmux$3110.
    dead port 1/2 on $mux $procmux$3107.
    dead port 1/2 on $mux $procmux$3104.
    dead port 1/2 on $mux $procmux$3101.
    dead port 1/2 on $mux $procmux$3098.
    dead port 1/2 on $mux $procmux$3089.
    dead port 1/2 on $mux $procmux$3083.
    dead port 1/2 on $mux $procmux$3080.
    dead port 1/2 on $mux $procmux$3074.
    dead port 1/2 on $mux $procmux$3071.
    dead port 1/2 on $mux $procmux$3068.
    dead port 1/2 on $mux $procmux$3062.
    dead port 1/2 on $mux $procmux$3059.
    dead port 1/2 on $mux $procmux$3056.
    dead port 1/2 on $mux $procmux$3053.
    dead port 1/2 on $mux $procmux$3047.
    dead port 1/2 on $mux $procmux$3044.
    dead port 1/2 on $mux $procmux$3041.
    dead port 1/2 on $mux $procmux$3038.
    dead port 1/2 on $mux $procmux$3035.
    dead port 1/2 on $mux $procmux$3029.
    dead port 1/2 on $mux $procmux$3026.
    dead port 1/2 on $mux $procmux$3023.
    dead port 1/2 on $mux $procmux$3020.
    dead port 1/2 on $mux $procmux$3017.
    dead port 1/2 on $mux $procmux$3014.
    dead port 1/2 on $mux $procmux$3008.
    dead port 1/2 on $mux $procmux$3005.
    dead port 1/2 on $mux $procmux$3002.
    dead port 1/2 on $mux $procmux$2999.
    dead port 1/2 on $mux $procmux$2996.
    dead port 1/2 on $mux $procmux$2993.
    dead port 1/2 on $mux $procmux$2990.
    dead port 1/2 on $mux $procmux$2984.
    dead port 1/2 on $mux $procmux$2981.
    dead port 1/2 on $mux $procmux$2978.
    dead port 1/2 on $mux $procmux$2975.
    dead port 1/2 on $mux $procmux$2972.
    dead port 1/2 on $mux $procmux$2969.
    dead port 1/2 on $mux $procmux$2966.
    dead port 1/2 on $mux $procmux$2963.
    dead port 1/2 on $mux $procmux$2957.
    dead port 1/2 on $mux $procmux$2954.
    dead port 1/2 on $mux $procmux$2951.
    dead port 1/2 on $mux $procmux$2948.
    dead port 1/2 on $mux $procmux$2945.
    dead port 1/2 on $mux $procmux$2942.
    dead port 1/2 on $mux $procmux$2939.
    dead port 1/2 on $mux $procmux$2936.
    dead port 1/2 on $mux $procmux$2933.
    dead port 1/2 on $mux $procmux$2927.
    dead port 1/2 on $mux $procmux$2924.
    dead port 1/2 on $mux $procmux$2921.
    dead port 1/2 on $mux $procmux$2918.
    dead port 1/2 on $mux $procmux$2915.
    dead port 1/2 on $mux $procmux$2912.
    dead port 1/2 on $mux $procmux$2909.
    dead port 1/2 on $mux $procmux$2906.
    dead port 1/2 on $mux $procmux$2903.
    dead port 1/2 on $mux $procmux$2900.
    dead port 1/2 on $mux $procmux$2891.
    dead port 1/2 on $mux $procmux$2885.
    dead port 1/2 on $mux $procmux$2882.
    dead port 1/2 on $mux $procmux$2876.
    dead port 1/2 on $mux $procmux$2873.
    dead port 1/2 on $mux $procmux$2870.
    dead port 1/2 on $mux $procmux$2864.
    dead port 1/2 on $mux $procmux$2861.
    dead port 1/2 on $mux $procmux$2858.
    dead port 1/2 on $mux $procmux$2855.
    dead port 1/2 on $mux $procmux$2849.
    dead port 1/2 on $mux $procmux$2846.
    dead port 1/2 on $mux $procmux$2843.
    dead port 1/2 on $mux $procmux$2840.
    dead port 1/2 on $mux $procmux$2837.
    dead port 1/2 on $mux $procmux$2831.
    dead port 1/2 on $mux $procmux$2828.
    dead port 1/2 on $mux $procmux$2825.
    dead port 1/2 on $mux $procmux$2822.
    dead port 1/2 on $mux $procmux$2819.
    dead port 1/2 on $mux $procmux$2816.
    dead port 1/2 on $mux $procmux$2810.
    dead port 1/2 on $mux $procmux$2807.
    dead port 1/2 on $mux $procmux$2804.
    dead port 1/2 on $mux $procmux$2801.
    dead port 1/2 on $mux $procmux$2798.
    dead port 1/2 on $mux $procmux$2795.
    dead port 1/2 on $mux $procmux$2792.
    dead port 1/2 on $mux $procmux$2786.
    dead port 1/2 on $mux $procmux$2783.
    dead port 1/2 on $mux $procmux$2780.
    dead port 1/2 on $mux $procmux$2777.
    dead port 1/2 on $mux $procmux$2774.
    dead port 1/2 on $mux $procmux$2771.
    dead port 1/2 on $mux $procmux$2768.
    dead port 1/2 on $mux $procmux$2765.
    dead port 1/2 on $mux $procmux$2759.
    dead port 1/2 on $mux $procmux$2756.
    dead port 1/2 on $mux $procmux$2753.
    dead port 1/2 on $mux $procmux$2750.
    dead port 1/2 on $mux $procmux$2747.
    dead port 1/2 on $mux $procmux$2744.
    dead port 1/2 on $mux $procmux$2741.
    dead port 1/2 on $mux $procmux$2738.
    dead port 1/2 on $mux $procmux$2735.
    dead port 1/2 on $mux $procmux$2729.
    dead port 1/2 on $mux $procmux$2726.
    dead port 1/2 on $mux $procmux$2723.
    dead port 1/2 on $mux $procmux$2720.
    dead port 1/2 on $mux $procmux$2717.
    dead port 1/2 on $mux $procmux$2714.
    dead port 1/2 on $mux $procmux$2711.
    dead port 1/2 on $mux $procmux$2708.
    dead port 1/2 on $mux $procmux$2705.
    dead port 1/2 on $mux $procmux$2702.
    dead port 1/2 on $mux $procmux$2693.
    dead port 1/2 on $mux $procmux$2687.
    dead port 1/2 on $mux $procmux$2684.
    dead port 1/2 on $mux $procmux$2678.
    dead port 1/2 on $mux $procmux$2675.
    dead port 1/2 on $mux $procmux$2672.
    dead port 1/2 on $mux $procmux$2666.
    dead port 1/2 on $mux $procmux$2663.
    dead port 1/2 on $mux $procmux$2660.
    dead port 1/2 on $mux $procmux$2657.
    dead port 1/2 on $mux $procmux$2651.
    dead port 1/2 on $mux $procmux$2648.
    dead port 1/2 on $mux $procmux$2645.
    dead port 1/2 on $mux $procmux$2642.
    dead port 1/2 on $mux $procmux$2639.
    dead port 1/2 on $mux $procmux$2633.
    dead port 1/2 on $mux $procmux$2630.
    dead port 1/2 on $mux $procmux$2627.
    dead port 1/2 on $mux $procmux$2624.
    dead port 1/2 on $mux $procmux$2621.
    dead port 1/2 on $mux $procmux$2618.
    dead port 1/2 on $mux $procmux$2612.
    dead port 1/2 on $mux $procmux$2609.
    dead port 1/2 on $mux $procmux$2606.
    dead port 1/2 on $mux $procmux$2603.
    dead port 1/2 on $mux $procmux$2600.
    dead port 1/2 on $mux $procmux$2597.
    dead port 1/2 on $mux $procmux$2594.
    dead port 1/2 on $mux $procmux$2588.
    dead port 1/2 on $mux $procmux$2585.
    dead port 1/2 on $mux $procmux$2582.
    dead port 1/2 on $mux $procmux$2579.
    dead port 1/2 on $mux $procmux$2576.
    dead port 1/2 on $mux $procmux$2573.
    dead port 1/2 on $mux $procmux$2570.
    dead port 1/2 on $mux $procmux$2567.
    dead port 1/2 on $mux $procmux$2561.
    dead port 1/2 on $mux $procmux$2558.
    dead port 1/2 on $mux $procmux$2555.
    dead port 1/2 on $mux $procmux$2552.
    dead port 1/2 on $mux $procmux$2549.
    dead port 1/2 on $mux $procmux$2546.
    dead port 1/2 on $mux $procmux$2543.
    dead port 1/2 on $mux $procmux$2540.
    dead port 1/2 on $mux $procmux$2537.
    dead port 1/2 on $mux $procmux$2531.
    dead port 1/2 on $mux $procmux$2528.
    dead port 1/2 on $mux $procmux$2525.
    dead port 1/2 on $mux $procmux$2522.
    dead port 1/2 on $mux $procmux$2519.
    dead port 1/2 on $mux $procmux$2516.
    dead port 1/2 on $mux $procmux$2513.
    dead port 1/2 on $mux $procmux$2510.
    dead port 1/2 on $mux $procmux$2507.
    dead port 1/2 on $mux $procmux$2504.
    dead port 1/2 on $mux $procmux$2495.
    dead port 1/2 on $mux $procmux$2489.
    dead port 1/2 on $mux $procmux$2486.
    dead port 1/2 on $mux $procmux$2480.
    dead port 1/2 on $mux $procmux$2477.
    dead port 1/2 on $mux $procmux$2474.
    dead port 1/2 on $mux $procmux$2468.
    dead port 1/2 on $mux $procmux$2465.
    dead port 1/2 on $mux $procmux$2462.
    dead port 1/2 on $mux $procmux$2459.
    dead port 1/2 on $mux $procmux$2453.
    dead port 1/2 on $mux $procmux$2450.
    dead port 1/2 on $mux $procmux$2447.
    dead port 1/2 on $mux $procmux$2444.
    dead port 1/2 on $mux $procmux$2441.
    dead port 1/2 on $mux $procmux$2435.
    dead port 1/2 on $mux $procmux$2432.
    dead port 1/2 on $mux $procmux$2429.
    dead port 1/2 on $mux $procmux$2426.
    dead port 1/2 on $mux $procmux$2423.
    dead port 1/2 on $mux $procmux$2420.
    dead port 1/2 on $mux $procmux$2414.
    dead port 1/2 on $mux $procmux$2411.
    dead port 1/2 on $mux $procmux$2408.
    dead port 1/2 on $mux $procmux$2405.
    dead port 1/2 on $mux $procmux$2402.
    dead port 1/2 on $mux $procmux$2399.
    dead port 1/2 on $mux $procmux$2396.
    dead port 1/2 on $mux $procmux$2390.
    dead port 1/2 on $mux $procmux$2387.
    dead port 1/2 on $mux $procmux$2384.
    dead port 1/2 on $mux $procmux$2381.
    dead port 1/2 on $mux $procmux$2378.
    dead port 1/2 on $mux $procmux$2375.
    dead port 1/2 on $mux $procmux$2372.
    dead port 1/2 on $mux $procmux$2369.
    dead port 1/2 on $mux $procmux$2363.
    dead port 1/2 on $mux $procmux$2360.
    dead port 1/2 on $mux $procmux$2357.
    dead port 1/2 on $mux $procmux$2354.
    dead port 1/2 on $mux $procmux$2351.
    dead port 1/2 on $mux $procmux$2348.
    dead port 1/2 on $mux $procmux$2345.
    dead port 1/2 on $mux $procmux$2342.
    dead port 1/2 on $mux $procmux$2339.
    dead port 1/2 on $mux $procmux$2333.
    dead port 1/2 on $mux $procmux$2330.
    dead port 1/2 on $mux $procmux$2327.
    dead port 1/2 on $mux $procmux$2324.
    dead port 1/2 on $mux $procmux$2321.
    dead port 1/2 on $mux $procmux$2318.
    dead port 1/2 on $mux $procmux$2315.
    dead port 1/2 on $mux $procmux$2312.
    dead port 1/2 on $mux $procmux$2309.
    dead port 1/2 on $mux $procmux$2306.
    dead port 1/2 on $mux $procmux$2297.
    dead port 1/2 on $mux $procmux$2291.
    dead port 1/2 on $mux $procmux$2288.
    dead port 1/2 on $mux $procmux$2282.
    dead port 1/2 on $mux $procmux$2279.
    dead port 1/2 on $mux $procmux$2276.
    dead port 1/2 on $mux $procmux$2270.
    dead port 1/2 on $mux $procmux$2267.
    dead port 1/2 on $mux $procmux$2264.
    dead port 1/2 on $mux $procmux$2261.
    dead port 1/2 on $mux $procmux$2255.
    dead port 1/2 on $mux $procmux$2252.
    dead port 1/2 on $mux $procmux$2249.
    dead port 1/2 on $mux $procmux$2246.
    dead port 1/2 on $mux $procmux$2243.
    dead port 1/2 on $mux $procmux$2237.
    dead port 1/2 on $mux $procmux$2234.
    dead port 1/2 on $mux $procmux$2231.
    dead port 1/2 on $mux $procmux$2228.
    dead port 1/2 on $mux $procmux$2225.
    dead port 1/2 on $mux $procmux$2222.
    dead port 1/2 on $mux $procmux$2216.
    dead port 1/2 on $mux $procmux$2213.
    dead port 1/2 on $mux $procmux$2210.
    dead port 1/2 on $mux $procmux$2207.
    dead port 1/2 on $mux $procmux$2204.
    dead port 1/2 on $mux $procmux$2201.
    dead port 1/2 on $mux $procmux$2198.
    dead port 1/2 on $mux $procmux$2192.
    dead port 1/2 on $mux $procmux$2189.
    dead port 1/2 on $mux $procmux$2186.
    dead port 1/2 on $mux $procmux$2183.
    dead port 1/2 on $mux $procmux$2180.
    dead port 1/2 on $mux $procmux$2177.
    dead port 1/2 on $mux $procmux$2174.
    dead port 1/2 on $mux $procmux$2171.
    dead port 1/2 on $mux $procmux$2165.
    dead port 1/2 on $mux $procmux$2162.
    dead port 1/2 on $mux $procmux$2159.
    dead port 1/2 on $mux $procmux$2156.
    dead port 1/2 on $mux $procmux$2153.
    dead port 1/2 on $mux $procmux$2150.
    dead port 1/2 on $mux $procmux$2147.
    dead port 1/2 on $mux $procmux$2144.
    dead port 1/2 on $mux $procmux$2141.
    dead port 1/2 on $mux $procmux$2135.
    dead port 1/2 on $mux $procmux$2132.
    dead port 1/2 on $mux $procmux$2129.
    dead port 1/2 on $mux $procmux$2126.
    dead port 1/2 on $mux $procmux$2123.
    dead port 1/2 on $mux $procmux$2120.
    dead port 1/2 on $mux $procmux$2117.
    dead port 1/2 on $mux $procmux$2114.
    dead port 1/2 on $mux $procmux$2111.
    dead port 1/2 on $mux $procmux$2108.
    dead port 1/2 on $mux $procmux$2099.
    dead port 1/2 on $mux $procmux$2093.
    dead port 1/2 on $mux $procmux$2090.
    dead port 1/2 on $mux $procmux$2084.
    dead port 1/2 on $mux $procmux$2081.
    dead port 1/2 on $mux $procmux$2078.
    dead port 1/2 on $mux $procmux$2072.
    dead port 1/2 on $mux $procmux$2069.
    dead port 1/2 on $mux $procmux$2066.
    dead port 1/2 on $mux $procmux$2063.
    dead port 1/2 on $mux $procmux$2057.
    dead port 1/2 on $mux $procmux$2054.
    dead port 1/2 on $mux $procmux$2051.
    dead port 1/2 on $mux $procmux$2048.
    dead port 1/2 on $mux $procmux$2045.
    dead port 1/2 on $mux $procmux$2039.
    dead port 1/2 on $mux $procmux$2036.
    dead port 1/2 on $mux $procmux$2033.
    dead port 1/2 on $mux $procmux$2030.
    dead port 1/2 on $mux $procmux$2027.
    dead port 1/2 on $mux $procmux$2024.
    dead port 1/2 on $mux $procmux$2018.
    dead port 1/2 on $mux $procmux$2015.
    dead port 1/2 on $mux $procmux$2012.
    dead port 1/2 on $mux $procmux$2009.
    dead port 1/2 on $mux $procmux$2006.
    dead port 1/2 on $mux $procmux$2003.
    dead port 1/2 on $mux $procmux$2000.
    dead port 1/2 on $mux $procmux$1994.
    dead port 1/2 on $mux $procmux$1991.
    dead port 1/2 on $mux $procmux$1988.
    dead port 1/2 on $mux $procmux$1985.
    dead port 1/2 on $mux $procmux$1982.
    dead port 1/2 on $mux $procmux$1979.
    dead port 1/2 on $mux $procmux$1976.
    dead port 1/2 on $mux $procmux$1973.
    dead port 1/2 on $mux $procmux$1967.
    dead port 1/2 on $mux $procmux$1964.
    dead port 1/2 on $mux $procmux$1961.
    dead port 1/2 on $mux $procmux$1958.
    dead port 1/2 on $mux $procmux$1955.
    dead port 1/2 on $mux $procmux$1952.
    dead port 1/2 on $mux $procmux$1949.
    dead port 1/2 on $mux $procmux$1946.
    dead port 1/2 on $mux $procmux$1943.
    dead port 1/2 on $mux $procmux$1937.
    dead port 1/2 on $mux $procmux$1934.
    dead port 1/2 on $mux $procmux$1931.
    dead port 1/2 on $mux $procmux$1928.
    dead port 1/2 on $mux $procmux$1925.
    dead port 1/2 on $mux $procmux$1922.
    dead port 1/2 on $mux $procmux$1919.
    dead port 1/2 on $mux $procmux$1916.
    dead port 1/2 on $mux $procmux$1913.
    dead port 1/2 on $mux $procmux$1910.
    dead port 1/2 on $mux $procmux$1901.
    dead port 1/2 on $mux $procmux$1895.
    dead port 1/2 on $mux $procmux$1892.
    dead port 1/2 on $mux $procmux$1886.
    dead port 1/2 on $mux $procmux$1883.
    dead port 1/2 on $mux $procmux$1880.
    dead port 1/2 on $mux $procmux$1874.
    dead port 1/2 on $mux $procmux$1871.
    dead port 1/2 on $mux $procmux$1868.
    dead port 1/2 on $mux $procmux$1865.
    dead port 1/2 on $mux $procmux$1859.
    dead port 1/2 on $mux $procmux$1856.
    dead port 1/2 on $mux $procmux$1853.
    dead port 1/2 on $mux $procmux$1850.
    dead port 1/2 on $mux $procmux$1847.
    dead port 1/2 on $mux $procmux$1841.
    dead port 1/2 on $mux $procmux$1838.
    dead port 1/2 on $mux $procmux$1835.
    dead port 1/2 on $mux $procmux$1832.
    dead port 1/2 on $mux $procmux$1829.
    dead port 1/2 on $mux $procmux$1826.
    dead port 1/2 on $mux $procmux$1820.
    dead port 1/2 on $mux $procmux$1817.
    dead port 1/2 on $mux $procmux$1814.
    dead port 1/2 on $mux $procmux$1811.
    dead port 1/2 on $mux $procmux$1808.
    dead port 1/2 on $mux $procmux$1805.
    dead port 1/2 on $mux $procmux$1802.
    dead port 1/2 on $mux $procmux$1796.
    dead port 1/2 on $mux $procmux$1793.
    dead port 1/2 on $mux $procmux$1790.
    dead port 1/2 on $mux $procmux$1787.
    dead port 1/2 on $mux $procmux$1784.
    dead port 1/2 on $mux $procmux$1781.
    dead port 1/2 on $mux $procmux$1778.
    dead port 1/2 on $mux $procmux$1775.
    dead port 1/2 on $mux $procmux$1769.
    dead port 1/2 on $mux $procmux$1766.
    dead port 1/2 on $mux $procmux$1763.
    dead port 1/2 on $mux $procmux$1760.
    dead port 1/2 on $mux $procmux$1757.
    dead port 1/2 on $mux $procmux$1754.
    dead port 1/2 on $mux $procmux$1751.
    dead port 1/2 on $mux $procmux$1748.
    dead port 1/2 on $mux $procmux$1745.
    dead port 1/2 on $mux $procmux$1739.
    dead port 1/2 on $mux $procmux$1736.
    dead port 1/2 on $mux $procmux$1733.
    dead port 1/2 on $mux $procmux$1730.
    dead port 1/2 on $mux $procmux$1727.
    dead port 1/2 on $mux $procmux$1724.
    dead port 1/2 on $mux $procmux$1721.
    dead port 1/2 on $mux $procmux$1718.
    dead port 1/2 on $mux $procmux$1715.
    dead port 1/2 on $mux $procmux$1712.
    dead port 1/2 on $mux $procmux$1703.
    dead port 1/2 on $mux $procmux$1697.
    dead port 1/2 on $mux $procmux$1694.
    dead port 1/2 on $mux $procmux$1688.
    dead port 1/2 on $mux $procmux$1685.
    dead port 1/2 on $mux $procmux$1682.
    dead port 1/2 on $mux $procmux$1676.
    dead port 1/2 on $mux $procmux$1673.
    dead port 1/2 on $mux $procmux$1670.
    dead port 1/2 on $mux $procmux$1667.
    dead port 1/2 on $mux $procmux$1661.
    dead port 1/2 on $mux $procmux$1658.
    dead port 1/2 on $mux $procmux$1655.
    dead port 1/2 on $mux $procmux$1652.
    dead port 1/2 on $mux $procmux$1649.
    dead port 1/2 on $mux $procmux$1643.
    dead port 1/2 on $mux $procmux$1640.
    dead port 1/2 on $mux $procmux$1637.
    dead port 1/2 on $mux $procmux$1634.
    dead port 1/2 on $mux $procmux$1631.
    dead port 1/2 on $mux $procmux$1628.
    dead port 1/2 on $mux $procmux$1622.
    dead port 1/2 on $mux $procmux$1619.
    dead port 1/2 on $mux $procmux$1616.
    dead port 1/2 on $mux $procmux$1613.
    dead port 1/2 on $mux $procmux$1610.
    dead port 1/2 on $mux $procmux$1607.
    dead port 1/2 on $mux $procmux$1604.
    dead port 1/2 on $mux $procmux$1598.
    dead port 1/2 on $mux $procmux$1595.
    dead port 1/2 on $mux $procmux$1592.
    dead port 1/2 on $mux $procmux$1589.
    dead port 1/2 on $mux $procmux$1586.
    dead port 1/2 on $mux $procmux$1583.
    dead port 1/2 on $mux $procmux$1580.
    dead port 1/2 on $mux $procmux$1577.
    dead port 1/2 on $mux $procmux$1571.
    dead port 1/2 on $mux $procmux$1568.
    dead port 1/2 on $mux $procmux$1565.
    dead port 1/2 on $mux $procmux$1562.
    dead port 1/2 on $mux $procmux$1559.
    dead port 1/2 on $mux $procmux$1556.
    dead port 1/2 on $mux $procmux$1553.
    dead port 1/2 on $mux $procmux$1550.
    dead port 1/2 on $mux $procmux$1547.
    dead port 1/2 on $mux $procmux$1541.
    dead port 1/2 on $mux $procmux$1538.
    dead port 1/2 on $mux $procmux$1535.
    dead port 1/2 on $mux $procmux$1532.
    dead port 1/2 on $mux $procmux$1529.
    dead port 1/2 on $mux $procmux$1526.
    dead port 1/2 on $mux $procmux$1523.
    dead port 1/2 on $mux $procmux$1520.
    dead port 1/2 on $mux $procmux$1517.
    dead port 1/2 on $mux $procmux$1514.
    dead port 1/2 on $mux $procmux$1505.
    dead port 1/2 on $mux $procmux$1499.
    dead port 1/2 on $mux $procmux$1496.
    dead port 1/2 on $mux $procmux$1490.
    dead port 1/2 on $mux $procmux$1487.
    dead port 1/2 on $mux $procmux$1484.
    dead port 1/2 on $mux $procmux$1478.
    dead port 1/2 on $mux $procmux$1475.
    dead port 1/2 on $mux $procmux$1472.
    dead port 1/2 on $mux $procmux$1469.
    dead port 1/2 on $mux $procmux$1463.
    dead port 1/2 on $mux $procmux$1460.
    dead port 1/2 on $mux $procmux$1457.
    dead port 1/2 on $mux $procmux$1454.
    dead port 1/2 on $mux $procmux$1451.
    dead port 1/2 on $mux $procmux$1445.
    dead port 1/2 on $mux $procmux$1442.
    dead port 1/2 on $mux $procmux$1439.
    dead port 1/2 on $mux $procmux$1436.
    dead port 1/2 on $mux $procmux$1433.
    dead port 1/2 on $mux $procmux$1430.
    dead port 1/2 on $mux $procmux$1424.
    dead port 1/2 on $mux $procmux$1421.
    dead port 1/2 on $mux $procmux$1418.
    dead port 1/2 on $mux $procmux$1415.
    dead port 1/2 on $mux $procmux$1412.
    dead port 1/2 on $mux $procmux$1409.
    dead port 1/2 on $mux $procmux$1406.
    dead port 1/2 on $mux $procmux$1400.
    dead port 1/2 on $mux $procmux$1397.
    dead port 1/2 on $mux $procmux$1394.
    dead port 1/2 on $mux $procmux$1391.
    dead port 1/2 on $mux $procmux$1388.
    dead port 1/2 on $mux $procmux$1385.
    dead port 1/2 on $mux $procmux$1382.
    dead port 1/2 on $mux $procmux$1379.
    dead port 1/2 on $mux $procmux$1373.
    dead port 1/2 on $mux $procmux$1370.
    dead port 1/2 on $mux $procmux$1367.
    dead port 1/2 on $mux $procmux$1364.
    dead port 1/2 on $mux $procmux$1361.
    dead port 1/2 on $mux $procmux$1358.
    dead port 1/2 on $mux $procmux$1355.
    dead port 1/2 on $mux $procmux$1352.
    dead port 1/2 on $mux $procmux$1349.
    dead port 1/2 on $mux $procmux$1343.
    dead port 1/2 on $mux $procmux$1340.
    dead port 1/2 on $mux $procmux$1337.
    dead port 1/2 on $mux $procmux$1334.
    dead port 1/2 on $mux $procmux$1331.
    dead port 1/2 on $mux $procmux$1328.
    dead port 1/2 on $mux $procmux$1325.
    dead port 1/2 on $mux $procmux$1322.
    dead port 1/2 on $mux $procmux$1319.
    dead port 1/2 on $mux $procmux$1316.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5652.
    dead port 2/2 on $mux $procmux$5649.
    dead port 1/2 on $mux $procmux$5622.
    dead port 1/2 on $mux $procmux$5616.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$6330.
    dead port 1/2 on $mux $procmux$6303.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4466$356: { \out_temp [15] 7'0000000 } -> 8'10000000
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4466$356: { \out_temp [15] \out_temp [6:0] } -> { 1'1 \out_temp [6:0] }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4460$354: { \out_temp [15] \out_temp [6:0] } -> { 1'0 \out_temp [6:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4460$354: { \out_temp [15] 7'1111111 } -> 8'01111111
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$8327: \done_mat_mul -> 1'0
  Analyzing evaluation results.
Removed 888 multiplexer ports.
<suppressed ~611 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
  Optimizing cells in module \activation.
    New ctrl vector for $pmux cell $procmux$4793: { $auto$opt_reduce.cc:134:opt_mux$8823 $auto$opt_reduce.cc:134:opt_mux$8821 $auto$opt_reduce.cc:134:opt_mux$8819 }
    New ctrl vector for $pmux cell $procmux$4783: { $auto$opt_reduce.cc:134:opt_mux$8829 $auto$opt_reduce.cc:134:opt_mux$8827 $auto$opt_reduce.cc:134:opt_mux$8825 }
    New ctrl vector for $pmux cell $procmux$4773: { $auto$opt_reduce.cc:134:opt_mux$8835 $auto$opt_reduce.cc:134:opt_mux$8833 $auto$opt_reduce.cc:134:opt_mux$8831 }
    New ctrl vector for $pmux cell $procmux$4763: { $auto$opt_reduce.cc:134:opt_mux$8841 $auto$opt_reduce.cc:134:opt_mux$8839 $auto$opt_reduce.cc:134:opt_mux$8837 }
    New ctrl vector for $pmux cell $procmux$4753: { $auto$opt_reduce.cc:134:opt_mux$8847 $auto$opt_reduce.cc:134:opt_mux$8845 $auto$opt_reduce.cc:134:opt_mux$8843 }
    New ctrl vector for $pmux cell $procmux$4743: { $auto$opt_reduce.cc:134:opt_mux$8853 $auto$opt_reduce.cc:134:opt_mux$8851 $auto$opt_reduce.cc:134:opt_mux$8849 }
    New ctrl vector for $pmux cell $procmux$4733: { $auto$opt_reduce.cc:134:opt_mux$8859 $auto$opt_reduce.cc:134:opt_mux$8857 $auto$opt_reduce.cc:134:opt_mux$8855 }
    New ctrl vector for $pmux cell $procmux$4723: { $auto$opt_reduce.cc:134:opt_mux$8865 $auto$opt_reduce.cc:134:opt_mux$8863 $auto$opt_reduce.cc:134:opt_mux$8861 }
    New ctrl vector for $pmux cell $procmux$4713: { $auto$opt_reduce.cc:134:opt_mux$8871 $auto$opt_reduce.cc:134:opt_mux$8869 $auto$opt_reduce.cc:134:opt_mux$8867 }
    New ctrl vector for $pmux cell $procmux$4703: { $auto$opt_reduce.cc:134:opt_mux$8877 $auto$opt_reduce.cc:134:opt_mux$8875 $auto$opt_reduce.cc:134:opt_mux$8873 }
    New ctrl vector for $pmux cell $procmux$4693: { $auto$opt_reduce.cc:134:opt_mux$8883 $auto$opt_reduce.cc:134:opt_mux$8881 $auto$opt_reduce.cc:134:opt_mux$8879 }
    New ctrl vector for $pmux cell $procmux$4683: { $auto$opt_reduce.cc:134:opt_mux$8889 $auto$opt_reduce.cc:134:opt_mux$8887 $auto$opt_reduce.cc:134:opt_mux$8885 }
    New ctrl vector for $pmux cell $procmux$4673: { $auto$opt_reduce.cc:134:opt_mux$8895 $auto$opt_reduce.cc:134:opt_mux$8893 $auto$opt_reduce.cc:134:opt_mux$8891 }
    New ctrl vector for $pmux cell $procmux$4663: { $auto$opt_reduce.cc:134:opt_mux$8901 $auto$opt_reduce.cc:134:opt_mux$8899 $auto$opt_reduce.cc:134:opt_mux$8897 }
    New ctrl vector for $pmux cell $procmux$4653: { $auto$opt_reduce.cc:134:opt_mux$8907 $auto$opt_reduce.cc:134:opt_mux$8905 $auto$opt_reduce.cc:134:opt_mux$8903 }
    New ctrl vector for $pmux cell $procmux$4643: { $auto$opt_reduce.cc:134:opt_mux$8913 $auto$opt_reduce.cc:134:opt_mux$8911 $auto$opt_reduce.cc:134:opt_mux$8909 }
    New ctrl vector for $mux cell $procmux$5509: { }
  Optimizing cells in module \activation.
  Optimizing cells in module \pool.
    New ctrl vector for $pmux cell $procmux$5646: $auto$opt_reduce.cc:134:opt_mux$8915
  Optimizing cells in module \pool.
  Optimizing cells in module \control.
  Optimizing cells in module \ram.
    Consolidated identical input bits for $mux cell $procmux$6012:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$6012_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6012_Y [0]
      New connections: $procmux$6012_Y [7:1] = { $procmux$6012_Y [0] $procmux$6012_Y [0] $procmux$6012_Y [0] $procmux$6012_Y [0] $procmux$6012_Y [0] $procmux$6012_Y [0] $procmux$6012_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$6003:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$6003_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6003_Y [0]
      New connections: $procmux$6003_Y [7:1] = { $procmux$6003_Y [0] $procmux$6003_Y [0] $procmux$6003_Y [0] $procmux$6003_Y [0] $procmux$6003_Y [0] $procmux$6003_Y [0] $procmux$6003_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5994:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5994_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5994_Y [0]
      New connections: $procmux$5994_Y [7:1] = { $procmux$5994_Y [0] $procmux$5994_Y [0] $procmux$5994_Y [0] $procmux$5994_Y [0] $procmux$5994_Y [0] $procmux$5994_Y [0] $procmux$5994_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5985:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5985_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5985_Y [0]
      New connections: $procmux$5985_Y [7:1] = { $procmux$5985_Y [0] $procmux$5985_Y [0] $procmux$5985_Y [0] $procmux$5985_Y [0] $procmux$5985_Y [0] $procmux$5985_Y [0] $procmux$5985_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5976:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5976_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5976_Y [0]
      New connections: $procmux$5976_Y [7:1] = { $procmux$5976_Y [0] $procmux$5976_Y [0] $procmux$5976_Y [0] $procmux$5976_Y [0] $procmux$5976_Y [0] $procmux$5976_Y [0] $procmux$5976_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5967:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5967_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5967_Y [0]
      New connections: $procmux$5967_Y [7:1] = { $procmux$5967_Y [0] $procmux$5967_Y [0] $procmux$5967_Y [0] $procmux$5967_Y [0] $procmux$5967_Y [0] $procmux$5967_Y [0] $procmux$5967_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5958:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5958_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5958_Y [0]
      New connections: $procmux$5958_Y [7:1] = { $procmux$5958_Y [0] $procmux$5958_Y [0] $procmux$5958_Y [0] $procmux$5958_Y [0] $procmux$5958_Y [0] $procmux$5958_Y [0] $procmux$5958_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5949:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5949_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5949_Y [0]
      New connections: $procmux$5949_Y [7:1] = { $procmux$5949_Y [0] $procmux$5949_Y [0] $procmux$5949_Y [0] $procmux$5949_Y [0] $procmux$5949_Y [0] $procmux$5949_Y [0] $procmux$5949_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5940:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5940_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5940_Y [0]
      New connections: $procmux$5940_Y [7:1] = { $procmux$5940_Y [0] $procmux$5940_Y [0] $procmux$5940_Y [0] $procmux$5940_Y [0] $procmux$5940_Y [0] $procmux$5940_Y [0] $procmux$5940_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5931:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5931_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5931_Y [0]
      New connections: $procmux$5931_Y [7:1] = { $procmux$5931_Y [0] $procmux$5931_Y [0] $procmux$5931_Y [0] $procmux$5931_Y [0] $procmux$5931_Y [0] $procmux$5931_Y [0] $procmux$5931_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5922:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5922_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5922_Y [0]
      New connections: $procmux$5922_Y [7:1] = { $procmux$5922_Y [0] $procmux$5922_Y [0] $procmux$5922_Y [0] $procmux$5922_Y [0] $procmux$5922_Y [0] $procmux$5922_Y [0] $procmux$5922_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5913:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5913_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5913_Y [0]
      New connections: $procmux$5913_Y [7:1] = { $procmux$5913_Y [0] $procmux$5913_Y [0] $procmux$5913_Y [0] $procmux$5913_Y [0] $procmux$5913_Y [0] $procmux$5913_Y [0] $procmux$5913_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5904:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5904_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5904_Y [0]
      New connections: $procmux$5904_Y [7:1] = { $procmux$5904_Y [0] $procmux$5904_Y [0] $procmux$5904_Y [0] $procmux$5904_Y [0] $procmux$5904_Y [0] $procmux$5904_Y [0] $procmux$5904_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5895:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5895_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5895_Y [0]
      New connections: $procmux$5895_Y [7:1] = { $procmux$5895_Y [0] $procmux$5895_Y [0] $procmux$5895_Y [0] $procmux$5895_Y [0] $procmux$5895_Y [0] $procmux$5895_Y [0] $procmux$5895_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5886:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5886_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5886_Y [0]
      New connections: $procmux$5886_Y [7:1] = { $procmux$5886_Y [0] $procmux$5886_Y [0] $procmux$5886_Y [0] $procmux$5886_Y [0] $procmux$5886_Y [0] $procmux$5886_Y [0] $procmux$5886_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5877:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5877_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5877_Y [0]
      New connections: $procmux$5877_Y [7:1] = { $procmux$5877_Y [0] $procmux$5877_Y [0] $procmux$5877_Y [0] $procmux$5877_Y [0] $procmux$5877_Y [0] $procmux$5877_Y [0] $procmux$5877_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5868:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5868_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5868_Y [0]
      New connections: $procmux$5868_Y [7:1] = { $procmux$5868_Y [0] $procmux$5868_Y [0] $procmux$5868_Y [0] $procmux$5868_Y [0] $procmux$5868_Y [0] $procmux$5868_Y [0] $procmux$5868_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5859:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5859_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5859_Y [0]
      New connections: $procmux$5859_Y [7:1] = { $procmux$5859_Y [0] $procmux$5859_Y [0] $procmux$5859_Y [0] $procmux$5859_Y [0] $procmux$5859_Y [0] $procmux$5859_Y [0] $procmux$5859_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5850:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5850_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5850_Y [0]
      New connections: $procmux$5850_Y [7:1] = { $procmux$5850_Y [0] $procmux$5850_Y [0] $procmux$5850_Y [0] $procmux$5850_Y [0] $procmux$5850_Y [0] $procmux$5850_Y [0] $procmux$5850_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5841:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5841_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5841_Y [0]
      New connections: $procmux$5841_Y [7:1] = { $procmux$5841_Y [0] $procmux$5841_Y [0] $procmux$5841_Y [0] $procmux$5841_Y [0] $procmux$5841_Y [0] $procmux$5841_Y [0] $procmux$5841_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5832:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5832_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5832_Y [0]
      New connections: $procmux$5832_Y [7:1] = { $procmux$5832_Y [0] $procmux$5832_Y [0] $procmux$5832_Y [0] $procmux$5832_Y [0] $procmux$5832_Y [0] $procmux$5832_Y [0] $procmux$5832_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5823:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5823_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5823_Y [0]
      New connections: $procmux$5823_Y [7:1] = { $procmux$5823_Y [0] $procmux$5823_Y [0] $procmux$5823_Y [0] $procmux$5823_Y [0] $procmux$5823_Y [0] $procmux$5823_Y [0] $procmux$5823_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5814:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5814_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5814_Y [0]
      New connections: $procmux$5814_Y [7:1] = { $procmux$5814_Y [0] $procmux$5814_Y [0] $procmux$5814_Y [0] $procmux$5814_Y [0] $procmux$5814_Y [0] $procmux$5814_Y [0] $procmux$5814_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5805:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5805_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5805_Y [0]
      New connections: $procmux$5805_Y [7:1] = { $procmux$5805_Y [0] $procmux$5805_Y [0] $procmux$5805_Y [0] $procmux$5805_Y [0] $procmux$5805_Y [0] $procmux$5805_Y [0] $procmux$5805_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5796:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5796_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5796_Y [0]
      New connections: $procmux$5796_Y [7:1] = { $procmux$5796_Y [0] $procmux$5796_Y [0] $procmux$5796_Y [0] $procmux$5796_Y [0] $procmux$5796_Y [0] $procmux$5796_Y [0] $procmux$5796_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5787:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5787_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5787_Y [0]
      New connections: $procmux$5787_Y [7:1] = { $procmux$5787_Y [0] $procmux$5787_Y [0] $procmux$5787_Y [0] $procmux$5787_Y [0] $procmux$5787_Y [0] $procmux$5787_Y [0] $procmux$5787_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5778:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5778_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5778_Y [0]
      New connections: $procmux$5778_Y [7:1] = { $procmux$5778_Y [0] $procmux$5778_Y [0] $procmux$5778_Y [0] $procmux$5778_Y [0] $procmux$5778_Y [0] $procmux$5778_Y [0] $procmux$5778_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5769:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5769_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5769_Y [0]
      New connections: $procmux$5769_Y [7:1] = { $procmux$5769_Y [0] $procmux$5769_Y [0] $procmux$5769_Y [0] $procmux$5769_Y [0] $procmux$5769_Y [0] $procmux$5769_Y [0] $procmux$5769_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5760:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5760_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5760_Y [0]
      New connections: $procmux$5760_Y [7:1] = { $procmux$5760_Y [0] $procmux$5760_Y [0] $procmux$5760_Y [0] $procmux$5760_Y [0] $procmux$5760_Y [0] $procmux$5760_Y [0] $procmux$5760_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5751:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5751_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5751_Y [0]
      New connections: $procmux$5751_Y [7:1] = { $procmux$5751_Y [0] $procmux$5751_Y [0] $procmux$5751_Y [0] $procmux$5751_Y [0] $procmux$5751_Y [0] $procmux$5751_Y [0] $procmux$5751_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5742:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5742_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5742_Y [0]
      New connections: $procmux$5742_Y [7:1] = { $procmux$5742_Y [0] $procmux$5742_Y [0] $procmux$5742_Y [0] $procmux$5742_Y [0] $procmux$5742_Y [0] $procmux$5742_Y [0] $procmux$5742_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$5733:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$5733_Y
      New ports: A=1'0, B=1'1, Y=$procmux$5733_Y [0]
      New connections: $procmux$5733_Y [7:1] = { $procmux$5733_Y [0] $procmux$5733_Y [0] $procmux$5733_Y [0] $procmux$5733_Y [0] $procmux$5733_Y [0] $procmux$5733_Y [0] $procmux$5733_Y [0] }
  Optimizing cells in module \ram.
  Optimizing cells in module \norm.
  Optimizing cells in module \cfg.
    New ctrl vector for $pmux cell $procmux$6374: $auto$opt_reduce.cc:134:opt_mux$8917
  Optimizing cells in module \cfg.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \matmul_16x16_systolic.
    New ctrl vector for $mux cell $procmux$8327: { }
    New ctrl vector for $mux cell $procmux$8318: { }
    New ctrl vector for $mux cell $procmux$8321: { }
  Optimizing cells in module \matmul_16x16_systolic.
Performed a total of 54 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Finding identical cells in module `\activation'.
Finding identical cells in module `\pool'.
Finding identical cells in module `\control'.
<suppressed ~9 debug messages>
Finding identical cells in module `\ram'.
Finding identical cells in module `\norm'.
Finding identical cells in module `\cfg'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\matmul_16x16_systolic'.
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$8337 ($dff) from module top (D = $procmux$1295_Y, Q = \bram_a_wdata_available, rval = 1'0).
Adding SRST signal on $procdff$8336 ($dff) from module top (D = \activation_data_out, Q = \bram_wdata_a, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$8350 ($dff) from module activation (D = \data_slope, Q = \data_slope_flopped, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$8349 ($dff) from module activation (D = \inp_data, Q = \inp_data_flopped, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$8348 ($dff) from module activation (D = { $procmux$4802_Y $procmux$5531_Y $procmux$4838_Y $procmux$4883_Y $procmux$4928_Y $procmux$4973_Y $procmux$5018_Y $procmux$5063_Y $procmux$5108_Y $procmux$5153_Y $procmux$5198_Y $procmux$5243_Y $procmux$5288_Y $procmux$5333_Y $procmux$5378_Y $procmux$5423_Y }, Q = \data_intercept_flopped, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8926 ($sdff) from module activation (D = { $procmux$4481_Y $procmux$4491_Y $procmux$4501_Y $procmux$4511_Y $procmux$4521_Y $procmux$4531_Y $procmux$4541_Y $procmux$4551_Y $procmux$4561_Y $procmux$4571_Y $procmux$4581_Y $procmux$4591_Y $procmux$4601_Y $procmux$4611_Y $procmux$4621_Y $procmux$4631_Y }, Q = \data_intercept_flopped).
Adding SRST signal on $procdff$8347 ($dff) from module activation (D = { $procmux$5468_Y $procmux$5513_Y $procmux$4829_Y $procmux$4874_Y $procmux$4919_Y $procmux$4964_Y $procmux$5009_Y $procmux$5054_Y $procmux$5099_Y $procmux$5144_Y $procmux$5189_Y $procmux$5234_Y $procmux$5279_Y $procmux$5324_Y $procmux$5369_Y $procmux$5414_Y }, Q = \data_intercept_delayed, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8932 ($sdff) from module activation (D = \data_intercept_flopped, Q = \data_intercept_delayed).
Adding SRST signal on $procdff$8346 ($dff) from module activation (D = $procmux$5498_Y, Q = \activation_in_progress, rval = 1'0).
Adding SRST signal on $procdff$8345 ($dff) from module activation (D = { $procmux$5459_Y $procmux$5477_Y $procmux$4811_Y $procmux$4856_Y $procmux$4901_Y $procmux$4946_Y $procmux$4991_Y $procmux$5036_Y $procmux$5081_Y $procmux$5126_Y $procmux$5171_Y $procmux$5216_Y $procmux$5261_Y $procmux$5306_Y $procmux$5351_Y $procmux$5396_Y }, Q = \relu_applied_data_internal, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8943 ($sdff) from module activation (D = { $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$845_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$841_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$837_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$833_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$829_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$825_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$821_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$817_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$813_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$809_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$805_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$801_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$797_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$793_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$789_Y $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5209$785_Y }, Q = \relu_applied_data_internal).
Adding SRST signal on $procdff$8344 ($dff) from module activation (D = { $procmux$5441_Y $procmux$5522_Y $procmux$4820_Y $procmux$4865_Y $procmux$4910_Y $procmux$4955_Y $procmux$5000_Y $procmux$5045_Y $procmux$5090_Y $procmux$5135_Y $procmux$5180_Y $procmux$5225_Y $procmux$5270_Y $procmux$5315_Y $procmux$5360_Y $procmux$5405_Y }, Q = \intercept_applied_data_internal, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8949 ($sdff) from module activation (D = { $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$844_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$840_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$836_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$832_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$828_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$824_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$820_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$816_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$812_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$808_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$804_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$800_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$796_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$792_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$788_Y $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5207$784_Y }, Q = \intercept_applied_data_internal).
Adding SRST signal on $procdff$8343 ($dff) from module activation (D = { $procmux$5450_Y $procmux$5540_Y $procmux$4847_Y $procmux$4892_Y $procmux$4937_Y $procmux$4982_Y $procmux$5027_Y $procmux$5072_Y $procmux$5117_Y $procmux$5162_Y $procmux$5207_Y $procmux$5252_Y $procmux$5297_Y $procmux$5342_Y $procmux$5387_Y $procmux$5432_Y }, Q = \slope_applied_data_internal, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8955 ($sdff) from module activation (D = { $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$843_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$839_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$835_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$831_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$827_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$823_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$819_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$815_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$811_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$807_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$803_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$799_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$795_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$791_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$787_Y $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5204$783_Y }, Q = \slope_applied_data_internal).
Adding SRST signal on $procdff$8342 ($dff) from module activation (D = $procmux$5561_Y, Q = \done_activation_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8961 ($sdff) from module activation (D = $procmux$5561_Y, Q = \done_activation_internal).
Adding SRST signal on $procdff$8340 ($dff) from module activation (D = $2\cycle_count[31:0], Q = \cycle_count, rval = 0).
Adding EN signal on $procdff$8339 ($dff) from module activation (D = \in_data_available, Q = \in_data_available_flopped).
Adding SRST signal on $procdff$8338 ($dff) from module activation (D = $procmux$5577_Y, Q = \out_data_available_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8975 ($sdff) from module activation (D = $procmux$5577_Y, Q = \out_data_available_internal).
Adding EN signal on $procdff$8352 ($dff) from module pool (D = \inp_data, Q = \inp_data_flopped).
Adding SRST signal on $procdff$8357 ($dff) from module pool (D = $procmux$5631_Y, Q = \out_data_available_temp, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8988 ($sdff) from module pool (D = 1'1, Q = \out_data_available_temp).
Adding SRST signal on $procdff$8356 ($dff) from module pool (D = $procmux$5639_Y, Q = \done_pool_temp, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$8990 ($sdff) from module pool (D = 1'1, Q = \done_pool_temp).
Adding SRST signal on $procdff$8353 ($dff) from module pool (D = $2\cycle_count[31:0], Q = \cycle_count, rval = 0).
Adding EN signal on $procdff$8354 ($dff) from module pool (D = $2\i[31:0], Q = \i).
Adding SRST signal on $procdff$8355 ($dff) from module pool (D = { $procmux$5596_Y $procmux$5607_Y }, Q = \out_data_temp, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$8996 ($sdff) from module pool (D = \inp_data [127:8], Q = \out_data_temp [127:8]).
Adding EN signal on $auto$ff.cc:262:slice$8996 ($sdff) from module pool (D = $procmux$5603_Y, Q = \out_data_temp [7:0]).
Adding EN signal on $procdff$8351 ($dff) from module pool (D = \in_data_available, Q = \in_data_available_flopped).
Adding SRST signal on $procdff$8360 ($dff) from module control (D = $procmux$5663_Y, Q = \state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9006 ($sdff) from module control (D = $procmux$5663_Y, Q = \state).
Adding SRST signal on $procdff$8359 ($dff) from module control (D = $procmux$5710_Y, Q = \done_tpu, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9026 ($sdff) from module control (D = $procmux$5708_Y, Q = \done_tpu).
Adding SRST signal on $procdff$8358 ($dff) from module control (D = $procmux$5722_Y, Q = \start_mat_mul, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9028 ($sdff) from module control (D = $procmux$5722_Y, Q = \start_mat_mul).
Setting constant 0-bit at position 0 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 1 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 2 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 3 on $procdff$8411 ($dff) from module ram.
Setting constant 1-bit at position 4 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 5 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 6 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 7 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 8 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 9 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 10 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 11 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 12 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 13 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 14 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 15 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 16 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 17 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 18 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 19 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 20 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 21 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 22 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 23 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 24 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 25 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 26 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 27 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 28 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 29 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 30 on $procdff$8411 ($dff) from module ram.
Setting constant 0-bit at position 31 on $procdff$8411 ($dff) from module ram.
Adding EN signal on $procdff$8469 ($dff) from module norm (D = $2\i[31:0], Q = \i).
Adding SRST signal on $procdff$8468 ($dff) from module norm (D = $2\cycle_count[31:0], Q = \cycle_count, rval = 0).
Adding EN signal on $procdff$8467 ($dff) from module norm (D = \inp_data, Q = \inp_data_flopped).
Adding EN signal on $procdff$8466 ($dff) from module norm (D = \in_data_available, Q = \in_data_available_flopped).
Adding SRST signal on $procdff$8465 ($dff) from module norm (D = $procmux$6307_Y, Q = \norm_in_progress, rval = 1'0).
Adding SRST signal on $procdff$8464 ($dff) from module norm (D = $procmux$6343_Y, Q = \done_norm_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9047 ($sdff) from module norm (D = 1'1, Q = \done_norm_internal).
Adding SRST signal on $procdff$8463 ($dff) from module norm (D = { $procmux$6022_Y $procmux$6292_Y $procmux$6031_Y $procmux$6049_Y $procmux$6067_Y $procmux$6085_Y $procmux$6103_Y $procmux$6121_Y $procmux$6139_Y $procmux$6157_Y $procmux$6175_Y $procmux$6193_Y $procmux$6211_Y $procmux$6229_Y $procmux$6247_Y $procmux$6265_Y }, Q = \variance_applied_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$8462 ($dff) from module norm (D = { $procmux$6283_Y $procmux$6319_Y $procmux$6040_Y $procmux$6058_Y $procmux$6076_Y $procmux$6094_Y $procmux$6112_Y $procmux$6130_Y $procmux$6148_Y $procmux$6166_Y $procmux$6184_Y $procmux$6202_Y $procmux$6220_Y $procmux$6238_Y $procmux$6256_Y $procmux$6274_Y }, Q = \mean_applied_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$8461 ($dff) from module norm (D = $procmux$6351_Y, Q = \out_data_available_internal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9063 ($sdff) from module norm (D = 1'1, Q = \out_data_available_internal).
Adding SRST signal on $procdff$8503 ($dff) from module cfg (D = $procmux$6495_Y, Q = \num_channels_inp, rval = 16'0000000000000100).
Adding EN signal on $auto$ff.cc:262:slice$9069 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \num_channels_inp).
Adding SRST signal on $procdff$8504 ($dff) from module cfg (D = $procmux$6480_Y, Q = \num_channels_out, rval = 16'0000000000000100).
Adding EN signal on $auto$ff.cc:262:slice$9073 ($sdff) from module cfg (D = \PWDATA [31:16], Q = \num_channels_out).
Adding SRST signal on $procdff$8505 ($dff) from module cfg (D = $procmux$6465_Y, Q = \inp_img_height, rval = 16'0000000000001000).
Adding EN signal on $auto$ff.cc:262:slice$9077 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \inp_img_height).
Adding SRST signal on $procdff$8506 ($dff) from module cfg (D = $procmux$6451_Y, Q = \inp_img_width, rval = 16'0000000000001000).
Adding EN signal on $auto$ff.cc:262:slice$9081 ($sdff) from module cfg (D = \PWDATA [31:16], Q = \inp_img_width).
Adding SRST signal on $procdff$8507 ($dff) from module cfg (D = $procmux$6437_Y, Q = \out_img_height, rval = 16'0000000000000111).
Adding EN signal on $auto$ff.cc:262:slice$9085 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \out_img_height).
Adding SRST signal on $procdff$8508 ($dff) from module cfg (D = $procmux$6424_Y, Q = \out_img_width, rval = 16'0000000000000111).
Adding EN signal on $auto$ff.cc:262:slice$9089 ($sdff) from module cfg (D = \PWDATA [31:16], Q = \out_img_width).
Adding SRST signal on $procdff$8509 ($dff) from module cfg (D = $procmux$6411_Y, Q = \batch_size, rval = 2).
Adding EN signal on $auto$ff.cc:262:slice$9093 ($sdff) from module cfg (D = \PWDATA, Q = \batch_size).
Adding SRST signal on $procdff$8510 ($dff) from module cfg (D = $procmux$6399_Y, Q = \reg_dummy, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$9097 ($sdff) from module cfg (D = \PWDATA, Q = \reg_dummy).
Adding SRST signal on $procdff$8511 ($dff) from module cfg (D = $procmux$6364_Y, Q = \State, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$9103 ($sdff) from module cfg (D = $procmux$6362_Y, Q = \State).
Adding SRST signal on $procdff$8470 ($dff) from module cfg (D = $procmux$7278_Y, Q = \pe_reset, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9107 ($sdff) from module cfg (D = $procmux$7278_Y, Q = \pe_reset).
Adding SRST signal on $procdff$8471 ($dff) from module cfg (D = $procmux$7246_Y, Q = \address_mat_a, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$9117 ($sdff) from module cfg (D = \PWDATA [9:0], Q = \address_mat_a).
Adding SRST signal on $procdff$8472 ($dff) from module cfg (D = $procmux$7217_Y, Q = \address_mat_b, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$9121 ($sdff) from module cfg (D = \PWDATA [9:0], Q = \address_mat_b).
Adding SRST signal on $procdff$8473 ($dff) from module cfg (D = $procmux$7189_Y, Q = \address_mat_c, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$9125 ($sdff) from module cfg (D = \PWDATA [9:0], Q = \address_mat_c).
Adding SRST signal on $procdff$8474 ($dff) from module cfg (D = $procmux$7162_Y, Q = \address_stride_a, rval = 16'0000000000010000).
Adding EN signal on $auto$ff.cc:262:slice$9129 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \address_stride_a).
Adding SRST signal on $procdff$8475 ($dff) from module cfg (D = $procmux$7142_Y, Q = \address_stride_b, rval = 16'0000000000010000).
Adding EN signal on $auto$ff.cc:262:slice$9133 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \address_stride_b).
Adding SRST signal on $procdff$8476 ($dff) from module cfg (D = $procmux$7123_Y, Q = \address_stride_c, rval = 16'0000000000010000).
Adding EN signal on $auto$ff.cc:262:slice$9137 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \address_stride_c).
Adding SRST signal on $procdff$8477 ($dff) from module cfg (D = $procmux$7105_Y, Q = \validity_mask_a_rows, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9141 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_a_rows).
Adding SRST signal on $procdff$8478 ($dff) from module cfg (D = $procmux$7079_Y, Q = \validity_mask_a_cols, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9145 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_a_cols).
Adding SRST signal on $procdff$8479 ($dff) from module cfg (D = $procmux$7054_Y, Q = \validity_mask_b_rows, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9149 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_b_rows).
Adding SRST signal on $procdff$8480 ($dff) from module cfg (D = $procmux$7030_Y, Q = \validity_mask_b_cols, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:262:slice$9153 ($sdff) from module cfg (D = \PWDATA [15:0], Q = \validity_mask_b_cols).
Adding SRST signal on $procdff$8481 ($dff) from module cfg (D = $procmux$7006_Y, Q = \PRDATA, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$9157 ($sdff) from module cfg (D = $procmux$7006_Y, Q = \PRDATA).
Adding SRST signal on $procdff$8482 ($dff) from module cfg (D = $procmux$6970_Y, Q = \PREADY, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9165 ($sdff) from module cfg (D = $procmux$6970_Y, Q = \PREADY).
Adding SRST signal on $procdff$8483 ($dff) from module cfg (D = $procmux$6962_Y, Q = \start_tpu, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9175 ($sdff) from module cfg (D = \PWDATA [0], Q = \start_tpu).
Adding SRST signal on $procdff$8484 ($dff) from module cfg (D = $procmux$6930_Y, Q = \enable_matmul, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9179 ($sdff) from module cfg (D = \PWDATA [0], Q = \enable_matmul).
Adding SRST signal on $procdff$8485 ($dff) from module cfg (D = $procmux$6897_Y, Q = \enable_norm, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9183 ($sdff) from module cfg (D = \PWDATA [1], Q = \enable_norm).
Adding SRST signal on $procdff$8486 ($dff) from module cfg (D = $procmux$6864_Y, Q = \enable_pool, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9187 ($sdff) from module cfg (D = \PWDATA [2], Q = \enable_pool).
Adding SRST signal on $procdff$8487 ($dff) from module cfg (D = $procmux$6831_Y, Q = \enable_activation, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9191 ($sdff) from module cfg (D = \PWDATA [3], Q = \enable_activation).
Adding SRST signal on $procdff$8488 ($dff) from module cfg (D = $procmux$6798_Y, Q = \enable_conv_mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9195 ($sdff) from module cfg (D = \PWDATA [31], Q = \enable_conv_mode).
Adding SRST signal on $procdff$8489 ($dff) from module cfg (D = $procmux$6765_Y, Q = \mean, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$9199 ($sdff) from module cfg (D = \PWDATA [7:0], Q = \mean).
Adding SRST signal on $procdff$8490 ($dff) from module cfg (D = $procmux$6734_Y, Q = \inv_var, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:262:slice$9203 ($sdff) from module cfg (D = \PWDATA [7:0], Q = \inv_var).
Adding SRST signal on $procdff$8491 ($dff) from module cfg (D = $procmux$6704_Y, Q = \pool_window_size, rval = 3'001).
Adding EN signal on $auto$ff.cc:262:slice$9207 ($sdff) from module cfg (D = \PWDATA [2:0], Q = \pool_window_size).
Adding SRST signal on $procdff$8492 ($dff) from module cfg (D = $procmux$6682_Y, Q = \save_output_to_accum, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9211 ($sdff) from module cfg (D = \PWDATA [0], Q = \save_output_to_accum).
Adding SRST signal on $procdff$8493 ($dff) from module cfg (D = $procmux$6661_Y, Q = \add_accum_to_output, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9215 ($sdff) from module cfg (D = \PWDATA [1], Q = \add_accum_to_output).
Adding SRST signal on $procdff$8494 ($dff) from module cfg (D = $procmux$6640_Y, Q = \activation_type, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$9219 ($sdff) from module cfg (D = \PWDATA [0], Q = \activation_type).
Adding SRST signal on $procdff$8495 ($dff) from module cfg (D = $procmux$6623_Y, Q = \conv_filter_height, rval = 4'0010).
Adding EN signal on $auto$ff.cc:262:slice$9223 ($sdff) from module cfg (D = \PWDATA [3:0], Q = \conv_filter_height).
Adding SRST signal on $procdff$8496 ($dff) from module cfg (D = $procmux$6607_Y, Q = \conv_filter_width, rval = 4'0010).
Adding EN signal on $auto$ff.cc:262:slice$9227 ($sdff) from module cfg (D = \PWDATA [7:4], Q = \conv_filter_width).
Adding SRST signal on $procdff$8497 ($dff) from module cfg (D = $procmux$6591_Y, Q = \conv_stride_horiz, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$9231 ($sdff) from module cfg (D = \PWDATA [11:8], Q = \conv_stride_horiz).
Adding SRST signal on $procdff$8498 ($dff) from module cfg (D = $procmux$6575_Y, Q = \conv_stride_verti, rval = 4'0001).
Adding EN signal on $auto$ff.cc:262:slice$9235 ($sdff) from module cfg (D = \PWDATA [15:12], Q = \conv_stride_verti).
Adding SRST signal on $procdff$8499 ($dff) from module cfg (D = $procmux$6559_Y, Q = \conv_padding_left, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9239 ($sdff) from module cfg (D = \PWDATA [19:16], Q = \conv_padding_left).
Adding SRST signal on $procdff$8500 ($dff) from module cfg (D = $procmux$6543_Y, Q = \conv_padding_right, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9243 ($sdff) from module cfg (D = \PWDATA [23:20], Q = \conv_padding_right).
Adding SRST signal on $procdff$8501 ($dff) from module cfg (D = $procmux$6527_Y, Q = \conv_padding_top, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9247 ($sdff) from module cfg (D = \PWDATA [27:24], Q = \conv_padding_top).
Adding SRST signal on $procdff$8502 ($dff) from module cfg (D = $procmux$6511_Y, Q = \conv_padding_bottom, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$9251 ($sdff) from module cfg (D = \PWDATA [31:28], Q = \conv_padding_bottom).
Adding SRST signal on $procdff$8516 ($dff) from module processing_element (D = \in_a, Q = \out_a, rval = 8'00000000).
Adding SRST signal on $procdff$8517 ($dff) from module processing_element (D = \in_b, Q = \out_b, rval = 8'00000000).
Adding SRST signal on $procdff$8748 ($dff) from module systolic_data_setup (D = \a15_data_delayed_2, Q = \a15_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8743 ($dff) from module systolic_data_setup (D = \a14_data_delayed_11, Q = \a14_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8763 ($dff) from module systolic_data_setup (D = $procmux$8032_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9259 ($sdff) from module systolic_data_setup (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$8749 ($dff) from module systolic_data_setup (D = \a15_data_delayed_3, Q = \a15_data_delayed_4, rval = 8'00000000).
Adding EN signal on $procdff$8762 ($dff) from module systolic_data_setup (D = $procmux$8040_Y, Q = \a_addr).
Adding SRST signal on $procdff$8761 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2604$122_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$8750 ($dff) from module systolic_data_setup (D = \a15_data_delayed_4, Q = \a15_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8744 ($dff) from module systolic_data_setup (D = \a14_data_delayed_12, Q = \a14_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8760 ($dff) from module systolic_data_setup (D = \a15_data_delayed_14, Q = \a15_data_delayed_15, rval = 8'00000000).
Adding SRST signal on $procdff$8751 ($dff) from module systolic_data_setup (D = \a15_data_delayed_5, Q = \a15_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8745 ($dff) from module systolic_data_setup (D = \a14_data_delayed_13, Q = \a14_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$8752 ($dff) from module systolic_data_setup (D = \a15_data_delayed_6, Q = \a15_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8742 ($dff) from module systolic_data_setup (D = \a14_data_delayed_10, Q = \a14_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8753 ($dff) from module systolic_data_setup (D = \a15_data_delayed_7, Q = \a15_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8746 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2650$219_Y, Q = \a15_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8759 ($dff) from module systolic_data_setup (D = \a15_data_delayed_13, Q = \a15_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$8754 ($dff) from module systolic_data_setup (D = \a15_data_delayed_8, Q = \a15_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8758 ($dff) from module systolic_data_setup (D = \a15_data_delayed_12, Q = \a15_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8757 ($dff) from module systolic_data_setup (D = \a15_data_delayed_11, Q = \a15_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8755 ($dff) from module systolic_data_setup (D = \a15_data_delayed_9, Q = \a15_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8747 ($dff) from module systolic_data_setup (D = \a15_data_delayed_1, Q = \a15_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8756 ($dff) from module systolic_data_setup (D = \a15_data_delayed_10, Q = \a15_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8518 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3090$313_Y, Q = \b1_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8519 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3091$315_Y, Q = \b2_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8520 ($dff) from module systolic_data_setup (D = \b2_data_delayed_1, Q = \b2_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8521 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3092$317_Y, Q = \b3_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8522 ($dff) from module systolic_data_setup (D = \b3_data_delayed_1, Q = \b3_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8523 ($dff) from module systolic_data_setup (D = \b3_data_delayed_2, Q = \b3_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8524 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3093$319_Y, Q = \b4_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8525 ($dff) from module systolic_data_setup (D = \b4_data_delayed_1, Q = \b4_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8526 ($dff) from module systolic_data_setup (D = \b4_data_delayed_2, Q = \b4_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8527 ($dff) from module systolic_data_setup (D = \b4_data_delayed_3, Q = \b4_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8528 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3094$321_Y, Q = \b5_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8529 ($dff) from module systolic_data_setup (D = \b5_data_delayed_1, Q = \b5_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8530 ($dff) from module systolic_data_setup (D = \b5_data_delayed_2, Q = \b5_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8531 ($dff) from module systolic_data_setup (D = \b5_data_delayed_3, Q = \b5_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8532 ($dff) from module systolic_data_setup (D = \b5_data_delayed_4, Q = \b5_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8533 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3095$323_Y, Q = \b6_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8534 ($dff) from module systolic_data_setup (D = \b6_data_delayed_1, Q = \b6_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8535 ($dff) from module systolic_data_setup (D = \b6_data_delayed_2, Q = \b6_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8536 ($dff) from module systolic_data_setup (D = \b6_data_delayed_3, Q = \b6_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8537 ($dff) from module systolic_data_setup (D = \b6_data_delayed_4, Q = \b6_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8538 ($dff) from module systolic_data_setup (D = \b6_data_delayed_5, Q = \b6_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8539 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3096$325_Y, Q = \b7_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8540 ($dff) from module systolic_data_setup (D = \b7_data_delayed_1, Q = \b7_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8541 ($dff) from module systolic_data_setup (D = \b7_data_delayed_2, Q = \b7_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8542 ($dff) from module systolic_data_setup (D = \b7_data_delayed_3, Q = \b7_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8543 ($dff) from module systolic_data_setup (D = \b7_data_delayed_4, Q = \b7_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8544 ($dff) from module systolic_data_setup (D = \b7_data_delayed_5, Q = \b7_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8545 ($dff) from module systolic_data_setup (D = \b7_data_delayed_6, Q = \b7_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8546 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3097$327_Y, Q = \b8_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8547 ($dff) from module systolic_data_setup (D = \b8_data_delayed_1, Q = \b8_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8548 ($dff) from module systolic_data_setup (D = \b8_data_delayed_2, Q = \b8_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8549 ($dff) from module systolic_data_setup (D = \b8_data_delayed_3, Q = \b8_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8550 ($dff) from module systolic_data_setup (D = \b8_data_delayed_4, Q = \b8_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8551 ($dff) from module systolic_data_setup (D = \b8_data_delayed_5, Q = \b8_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8552 ($dff) from module systolic_data_setup (D = \b8_data_delayed_6, Q = \b8_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8553 ($dff) from module systolic_data_setup (D = \b8_data_delayed_7, Q = \b8_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8554 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3098$329_Y, Q = \b9_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8555 ($dff) from module systolic_data_setup (D = \b9_data_delayed_1, Q = \b9_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8556 ($dff) from module systolic_data_setup (D = \b9_data_delayed_2, Q = \b9_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8557 ($dff) from module systolic_data_setup (D = \b9_data_delayed_3, Q = \b9_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8558 ($dff) from module systolic_data_setup (D = \b9_data_delayed_4, Q = \b9_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8559 ($dff) from module systolic_data_setup (D = \b9_data_delayed_5, Q = \b9_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8560 ($dff) from module systolic_data_setup (D = \b9_data_delayed_6, Q = \b9_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8561 ($dff) from module systolic_data_setup (D = \b9_data_delayed_7, Q = \b9_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8562 ($dff) from module systolic_data_setup (D = \b9_data_delayed_8, Q = \b9_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8563 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3099$331_Y, Q = \b10_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8564 ($dff) from module systolic_data_setup (D = \b10_data_delayed_1, Q = \b10_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8565 ($dff) from module systolic_data_setup (D = \b10_data_delayed_2, Q = \b10_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8566 ($dff) from module systolic_data_setup (D = \b10_data_delayed_3, Q = \b10_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8567 ($dff) from module systolic_data_setup (D = \b10_data_delayed_4, Q = \b10_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8568 ($dff) from module systolic_data_setup (D = \b10_data_delayed_5, Q = \b10_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8569 ($dff) from module systolic_data_setup (D = \b10_data_delayed_6, Q = \b10_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8570 ($dff) from module systolic_data_setup (D = \b10_data_delayed_7, Q = \b10_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8571 ($dff) from module systolic_data_setup (D = \b10_data_delayed_8, Q = \b10_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8572 ($dff) from module systolic_data_setup (D = \b10_data_delayed_9, Q = \b10_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8573 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3100$333_Y, Q = \b11_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8574 ($dff) from module systolic_data_setup (D = \b11_data_delayed_1, Q = \b11_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8575 ($dff) from module systolic_data_setup (D = \b11_data_delayed_2, Q = \b11_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8576 ($dff) from module systolic_data_setup (D = \b11_data_delayed_3, Q = \b11_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8577 ($dff) from module systolic_data_setup (D = \b11_data_delayed_4, Q = \b11_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8578 ($dff) from module systolic_data_setup (D = \b11_data_delayed_5, Q = \b11_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8579 ($dff) from module systolic_data_setup (D = \b11_data_delayed_6, Q = \b11_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8580 ($dff) from module systolic_data_setup (D = \b11_data_delayed_7, Q = \b11_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8581 ($dff) from module systolic_data_setup (D = \b11_data_delayed_8, Q = \b11_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8582 ($dff) from module systolic_data_setup (D = \b11_data_delayed_9, Q = \b11_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8583 ($dff) from module systolic_data_setup (D = \b11_data_delayed_10, Q = \b11_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8584 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3101$335_Y, Q = \b12_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8585 ($dff) from module systolic_data_setup (D = \b12_data_delayed_1, Q = \b12_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8586 ($dff) from module systolic_data_setup (D = \b12_data_delayed_2, Q = \b12_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8587 ($dff) from module systolic_data_setup (D = \b12_data_delayed_3, Q = \b12_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8588 ($dff) from module systolic_data_setup (D = \b12_data_delayed_4, Q = \b12_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8589 ($dff) from module systolic_data_setup (D = \b12_data_delayed_5, Q = \b12_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8590 ($dff) from module systolic_data_setup (D = \b12_data_delayed_6, Q = \b12_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8591 ($dff) from module systolic_data_setup (D = \b12_data_delayed_7, Q = \b12_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8592 ($dff) from module systolic_data_setup (D = \b12_data_delayed_8, Q = \b12_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8593 ($dff) from module systolic_data_setup (D = \b12_data_delayed_9, Q = \b12_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8594 ($dff) from module systolic_data_setup (D = \b12_data_delayed_10, Q = \b12_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8595 ($dff) from module systolic_data_setup (D = \b12_data_delayed_11, Q = \b12_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8596 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3102$337_Y, Q = \b13_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8597 ($dff) from module systolic_data_setup (D = \b13_data_delayed_1, Q = \b13_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8598 ($dff) from module systolic_data_setup (D = \b13_data_delayed_2, Q = \b13_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8599 ($dff) from module systolic_data_setup (D = \b13_data_delayed_3, Q = \b13_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8600 ($dff) from module systolic_data_setup (D = \b13_data_delayed_4, Q = \b13_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8601 ($dff) from module systolic_data_setup (D = \b13_data_delayed_5, Q = \b13_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8602 ($dff) from module systolic_data_setup (D = \b13_data_delayed_6, Q = \b13_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8603 ($dff) from module systolic_data_setup (D = \b13_data_delayed_7, Q = \b13_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8604 ($dff) from module systolic_data_setup (D = \b13_data_delayed_8, Q = \b13_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8605 ($dff) from module systolic_data_setup (D = \b13_data_delayed_9, Q = \b13_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8606 ($dff) from module systolic_data_setup (D = \b13_data_delayed_10, Q = \b13_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8607 ($dff) from module systolic_data_setup (D = \b13_data_delayed_11, Q = \b13_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8608 ($dff) from module systolic_data_setup (D = \b13_data_delayed_12, Q = \b13_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8609 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3103$339_Y, Q = \b14_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8610 ($dff) from module systolic_data_setup (D = \b14_data_delayed_1, Q = \b14_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8611 ($dff) from module systolic_data_setup (D = \b14_data_delayed_2, Q = \b14_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8612 ($dff) from module systolic_data_setup (D = \b14_data_delayed_3, Q = \b14_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8613 ($dff) from module systolic_data_setup (D = \b14_data_delayed_4, Q = \b14_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8614 ($dff) from module systolic_data_setup (D = \b14_data_delayed_5, Q = \b14_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8615 ($dff) from module systolic_data_setup (D = \b14_data_delayed_6, Q = \b14_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8616 ($dff) from module systolic_data_setup (D = \b14_data_delayed_7, Q = \b14_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8617 ($dff) from module systolic_data_setup (D = \b14_data_delayed_8, Q = \b14_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8618 ($dff) from module systolic_data_setup (D = \b14_data_delayed_9, Q = \b14_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8619 ($dff) from module systolic_data_setup (D = \b14_data_delayed_10, Q = \b14_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8620 ($dff) from module systolic_data_setup (D = \b14_data_delayed_11, Q = \b14_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8621 ($dff) from module systolic_data_setup (D = \b14_data_delayed_12, Q = \b14_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8622 ($dff) from module systolic_data_setup (D = \b14_data_delayed_13, Q = \b14_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$8623 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3104$341_Y, Q = \b15_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8624 ($dff) from module systolic_data_setup (D = \b15_data_delayed_1, Q = \b15_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8625 ($dff) from module systolic_data_setup (D = \b15_data_delayed_2, Q = \b15_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8626 ($dff) from module systolic_data_setup (D = \b15_data_delayed_3, Q = \b15_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8627 ($dff) from module systolic_data_setup (D = \b15_data_delayed_4, Q = \b15_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8628 ($dff) from module systolic_data_setup (D = \b15_data_delayed_5, Q = \b15_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8629 ($dff) from module systolic_data_setup (D = \b15_data_delayed_6, Q = \b15_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8630 ($dff) from module systolic_data_setup (D = \b15_data_delayed_7, Q = \b15_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8631 ($dff) from module systolic_data_setup (D = \b15_data_delayed_8, Q = \b15_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8632 ($dff) from module systolic_data_setup (D = \b15_data_delayed_9, Q = \b15_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8633 ($dff) from module systolic_data_setup (D = \b15_data_delayed_10, Q = \b15_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8634 ($dff) from module systolic_data_setup (D = \b15_data_delayed_11, Q = \b15_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8635 ($dff) from module systolic_data_setup (D = \b15_data_delayed_12, Q = \b15_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8636 ($dff) from module systolic_data_setup (D = \b15_data_delayed_13, Q = \b15_data_delayed_14, rval = 8'00000000).
Adding SRST signal on $procdff$8637 ($dff) from module systolic_data_setup (D = \b15_data_delayed_14, Q = \b15_data_delayed_15, rval = 8'00000000).
Adding SRST signal on $procdff$8638 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3058$244_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$8639 ($dff) from module systolic_data_setup (D = $procmux$7664_Y, Q = \b_addr).
Adding SRST signal on $procdff$8640 ($dff) from module systolic_data_setup (D = $procmux$7656_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9414 ($sdff) from module systolic_data_setup (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$8641 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2636$191_Y, Q = \a1_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8642 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2637$193_Y, Q = \a2_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8643 ($dff) from module systolic_data_setup (D = \a2_data_delayed_1, Q = \a2_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8644 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2638$195_Y, Q = \a3_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8645 ($dff) from module systolic_data_setup (D = \a3_data_delayed_1, Q = \a3_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8646 ($dff) from module systolic_data_setup (D = \a3_data_delayed_2, Q = \a3_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8647 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2639$197_Y, Q = \a4_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8648 ($dff) from module systolic_data_setup (D = \a4_data_delayed_1, Q = \a4_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8649 ($dff) from module systolic_data_setup (D = \a4_data_delayed_2, Q = \a4_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8650 ($dff) from module systolic_data_setup (D = \a4_data_delayed_3, Q = \a4_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8651 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2640$199_Y, Q = \a5_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8652 ($dff) from module systolic_data_setup (D = \a5_data_delayed_1, Q = \a5_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8653 ($dff) from module systolic_data_setup (D = \a5_data_delayed_2, Q = \a5_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8654 ($dff) from module systolic_data_setup (D = \a5_data_delayed_3, Q = \a5_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8655 ($dff) from module systolic_data_setup (D = \a5_data_delayed_4, Q = \a5_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8656 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2641$201_Y, Q = \a6_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8657 ($dff) from module systolic_data_setup (D = \a6_data_delayed_1, Q = \a6_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8658 ($dff) from module systolic_data_setup (D = \a6_data_delayed_2, Q = \a6_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8659 ($dff) from module systolic_data_setup (D = \a6_data_delayed_3, Q = \a6_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8660 ($dff) from module systolic_data_setup (D = \a6_data_delayed_4, Q = \a6_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8661 ($dff) from module systolic_data_setup (D = \a6_data_delayed_5, Q = \a6_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8662 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2642$203_Y, Q = \a7_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8663 ($dff) from module systolic_data_setup (D = \a7_data_delayed_1, Q = \a7_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8664 ($dff) from module systolic_data_setup (D = \a7_data_delayed_2, Q = \a7_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8665 ($dff) from module systolic_data_setup (D = \a7_data_delayed_3, Q = \a7_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8666 ($dff) from module systolic_data_setup (D = \a7_data_delayed_4, Q = \a7_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8667 ($dff) from module systolic_data_setup (D = \a7_data_delayed_5, Q = \a7_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8668 ($dff) from module systolic_data_setup (D = \a7_data_delayed_6, Q = \a7_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8669 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2643$205_Y, Q = \a8_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8670 ($dff) from module systolic_data_setup (D = \a8_data_delayed_1, Q = \a8_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8671 ($dff) from module systolic_data_setup (D = \a8_data_delayed_2, Q = \a8_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8672 ($dff) from module systolic_data_setup (D = \a8_data_delayed_3, Q = \a8_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8673 ($dff) from module systolic_data_setup (D = \a8_data_delayed_4, Q = \a8_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8674 ($dff) from module systolic_data_setup (D = \a8_data_delayed_5, Q = \a8_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8675 ($dff) from module systolic_data_setup (D = \a8_data_delayed_6, Q = \a8_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8676 ($dff) from module systolic_data_setup (D = \a8_data_delayed_7, Q = \a8_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8677 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2644$207_Y, Q = \a9_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8678 ($dff) from module systolic_data_setup (D = \a9_data_delayed_1, Q = \a9_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8679 ($dff) from module systolic_data_setup (D = \a9_data_delayed_2, Q = \a9_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8680 ($dff) from module systolic_data_setup (D = \a9_data_delayed_3, Q = \a9_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8681 ($dff) from module systolic_data_setup (D = \a9_data_delayed_4, Q = \a9_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8682 ($dff) from module systolic_data_setup (D = \a9_data_delayed_5, Q = \a9_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8683 ($dff) from module systolic_data_setup (D = \a9_data_delayed_6, Q = \a9_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8684 ($dff) from module systolic_data_setup (D = \a9_data_delayed_7, Q = \a9_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8685 ($dff) from module systolic_data_setup (D = \a9_data_delayed_8, Q = \a9_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8686 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2645$209_Y, Q = \a10_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8687 ($dff) from module systolic_data_setup (D = \a10_data_delayed_1, Q = \a10_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8688 ($dff) from module systolic_data_setup (D = \a10_data_delayed_2, Q = \a10_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8689 ($dff) from module systolic_data_setup (D = \a10_data_delayed_3, Q = \a10_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8690 ($dff) from module systolic_data_setup (D = \a10_data_delayed_4, Q = \a10_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8691 ($dff) from module systolic_data_setup (D = \a10_data_delayed_5, Q = \a10_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8692 ($dff) from module systolic_data_setup (D = \a10_data_delayed_6, Q = \a10_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8693 ($dff) from module systolic_data_setup (D = \a10_data_delayed_7, Q = \a10_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8694 ($dff) from module systolic_data_setup (D = \a10_data_delayed_8, Q = \a10_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8695 ($dff) from module systolic_data_setup (D = \a10_data_delayed_9, Q = \a10_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8696 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2646$211_Y, Q = \a11_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8697 ($dff) from module systolic_data_setup (D = \a11_data_delayed_1, Q = \a11_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8698 ($dff) from module systolic_data_setup (D = \a11_data_delayed_2, Q = \a11_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8699 ($dff) from module systolic_data_setup (D = \a11_data_delayed_3, Q = \a11_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8700 ($dff) from module systolic_data_setup (D = \a11_data_delayed_4, Q = \a11_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8701 ($dff) from module systolic_data_setup (D = \a11_data_delayed_5, Q = \a11_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8702 ($dff) from module systolic_data_setup (D = \a11_data_delayed_6, Q = \a11_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8703 ($dff) from module systolic_data_setup (D = \a11_data_delayed_7, Q = \a11_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8704 ($dff) from module systolic_data_setup (D = \a11_data_delayed_8, Q = \a11_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8705 ($dff) from module systolic_data_setup (D = \a11_data_delayed_9, Q = \a11_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8706 ($dff) from module systolic_data_setup (D = \a11_data_delayed_10, Q = \a11_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8707 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2647$213_Y, Q = \a12_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8708 ($dff) from module systolic_data_setup (D = \a12_data_delayed_1, Q = \a12_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8709 ($dff) from module systolic_data_setup (D = \a12_data_delayed_2, Q = \a12_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8710 ($dff) from module systolic_data_setup (D = \a12_data_delayed_3, Q = \a12_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8711 ($dff) from module systolic_data_setup (D = \a12_data_delayed_4, Q = \a12_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8712 ($dff) from module systolic_data_setup (D = \a12_data_delayed_5, Q = \a12_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8713 ($dff) from module systolic_data_setup (D = \a12_data_delayed_6, Q = \a12_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8714 ($dff) from module systolic_data_setup (D = \a12_data_delayed_7, Q = \a12_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8715 ($dff) from module systolic_data_setup (D = \a12_data_delayed_8, Q = \a12_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8716 ($dff) from module systolic_data_setup (D = \a12_data_delayed_9, Q = \a12_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8717 ($dff) from module systolic_data_setup (D = \a12_data_delayed_10, Q = \a12_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8718 ($dff) from module systolic_data_setup (D = \a12_data_delayed_11, Q = \a12_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8719 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2648$215_Y, Q = \a13_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8720 ($dff) from module systolic_data_setup (D = \a13_data_delayed_1, Q = \a13_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8721 ($dff) from module systolic_data_setup (D = \a13_data_delayed_2, Q = \a13_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8722 ($dff) from module systolic_data_setup (D = \a13_data_delayed_3, Q = \a13_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8723 ($dff) from module systolic_data_setup (D = \a13_data_delayed_4, Q = \a13_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8724 ($dff) from module systolic_data_setup (D = \a13_data_delayed_5, Q = \a13_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8725 ($dff) from module systolic_data_setup (D = \a13_data_delayed_6, Q = \a13_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8726 ($dff) from module systolic_data_setup (D = \a13_data_delayed_7, Q = \a13_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8727 ($dff) from module systolic_data_setup (D = \a13_data_delayed_8, Q = \a13_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8728 ($dff) from module systolic_data_setup (D = \a13_data_delayed_9, Q = \a13_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8729 ($dff) from module systolic_data_setup (D = \a13_data_delayed_10, Q = \a13_data_delayed_11, rval = 8'00000000).
Adding SRST signal on $procdff$8730 ($dff) from module systolic_data_setup (D = \a13_data_delayed_11, Q = \a13_data_delayed_12, rval = 8'00000000).
Adding SRST signal on $procdff$8731 ($dff) from module systolic_data_setup (D = \a13_data_delayed_12, Q = \a13_data_delayed_13, rval = 8'00000000).
Adding SRST signal on $procdff$8732 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2649$217_Y, Q = \a14_data_delayed_1, rval = 8'00000000).
Adding SRST signal on $procdff$8733 ($dff) from module systolic_data_setup (D = \a14_data_delayed_1, Q = \a14_data_delayed_2, rval = 8'00000000).
Adding SRST signal on $procdff$8734 ($dff) from module systolic_data_setup (D = \a14_data_delayed_2, Q = \a14_data_delayed_3, rval = 8'00000000).
Adding SRST signal on $procdff$8735 ($dff) from module systolic_data_setup (D = \a14_data_delayed_3, Q = \a14_data_delayed_4, rval = 8'00000000).
Adding SRST signal on $procdff$8736 ($dff) from module systolic_data_setup (D = \a14_data_delayed_4, Q = \a14_data_delayed_5, rval = 8'00000000).
Adding SRST signal on $procdff$8737 ($dff) from module systolic_data_setup (D = \a14_data_delayed_5, Q = \a14_data_delayed_6, rval = 8'00000000).
Adding SRST signal on $procdff$8738 ($dff) from module systolic_data_setup (D = \a14_data_delayed_6, Q = \a14_data_delayed_7, rval = 8'00000000).
Adding SRST signal on $procdff$8739 ($dff) from module systolic_data_setup (D = \a14_data_delayed_7, Q = \a14_data_delayed_8, rval = 8'00000000).
Adding SRST signal on $procdff$8740 ($dff) from module systolic_data_setup (D = \a14_data_delayed_8, Q = \a14_data_delayed_9, rval = 8'00000000).
Adding SRST signal on $procdff$8741 ($dff) from module systolic_data_setup (D = \a14_data_delayed_9, Q = \a14_data_delayed_10, rval = 8'00000000).
Adding SRST signal on $procdff$8783 ($dff) from module output_logic (D = $procmux$8051_Y, Q = \c_data_out_15, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9517 ($sdff) from module output_logic (D = $procmux$8051_Y, Q = \c_data_out_15).
Adding SRST signal on $procdff$8779 ($dff) from module output_logic (D = $procmux$8107_Y, Q = \c_data_out_11, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9521 ($sdff) from module output_logic (D = $procmux$8107_Y, Q = \c_data_out_11).
Adding SRST signal on $procdff$8780 ($dff) from module output_logic (D = $procmux$8093_Y, Q = \c_data_out_12, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9525 ($sdff) from module output_logic (D = $procmux$8093_Y, Q = \c_data_out_12).
Adding SRST signal on $procdff$8781 ($dff) from module output_logic (D = $procmux$8079_Y, Q = \c_data_out_13, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9529 ($sdff) from module output_logic (D = $procmux$8079_Y, Q = \c_data_out_13).
Adding SRST signal on $procdff$8782 ($dff) from module output_logic (D = $procmux$8065_Y, Q = \c_data_out_14, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9533 ($sdff) from module output_logic (D = $procmux$8065_Y, Q = \c_data_out_14).
Adding SRST signal on $procdff$8764 ($dff) from module output_logic (D = $procmux$8312_Y, Q = \c_data_out, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9537 ($sdff) from module output_logic (D = $procmux$8312_Y, Q = \c_data_out).
Adding EN signal on $procdff$8765 ($dff) from module output_logic (D = $procmux$8301_Y, Q = \c_addr).
Adding SRST signal on $procdff$8766 ($dff) from module output_logic (D = $procmux$8284_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9544 ($sdff) from module output_logic (D = $procmux$8284_Y, Q = \c_data_available).
Adding SRST signal on $procdff$8767 ($dff) from module output_logic (D = $procmux$8270_Y, Q = \start_capturing_c_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$9552 ($sdff) from module output_logic (D = $procmux$8270_Y, Q = \start_capturing_c_data).
Adding SRST signal on $procdff$8768 ($dff) from module output_logic (D = $procmux$8261_Y, Q = \counter, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$9556 ($sdff) from module output_logic (D = $procmux$8261_Y, Q = \counter).
Adding SRST signal on $procdff$8769 ($dff) from module output_logic (D = $procmux$8247_Y, Q = \c_data_out_1, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9566 ($sdff) from module output_logic (D = $procmux$8247_Y, Q = \c_data_out_1).
Adding SRST signal on $procdff$8770 ($dff) from module output_logic (D = $procmux$8233_Y, Q = \c_data_out_2, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9570 ($sdff) from module output_logic (D = $procmux$8233_Y, Q = \c_data_out_2).
Adding SRST signal on $procdff$8771 ($dff) from module output_logic (D = $procmux$8219_Y, Q = \c_data_out_3, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9574 ($sdff) from module output_logic (D = $procmux$8219_Y, Q = \c_data_out_3).
Adding SRST signal on $procdff$8772 ($dff) from module output_logic (D = $procmux$8205_Y, Q = \c_data_out_4, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9578 ($sdff) from module output_logic (D = $procmux$8205_Y, Q = \c_data_out_4).
Adding SRST signal on $procdff$8773 ($dff) from module output_logic (D = $procmux$8191_Y, Q = \c_data_out_5, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9582 ($sdff) from module output_logic (D = $procmux$8191_Y, Q = \c_data_out_5).
Adding SRST signal on $procdff$8774 ($dff) from module output_logic (D = $procmux$8177_Y, Q = \c_data_out_6, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9586 ($sdff) from module output_logic (D = $procmux$8177_Y, Q = \c_data_out_6).
Adding SRST signal on $procdff$8775 ($dff) from module output_logic (D = $procmux$8163_Y, Q = \c_data_out_7, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9590 ($sdff) from module output_logic (D = $procmux$8163_Y, Q = \c_data_out_7).
Adding SRST signal on $procdff$8776 ($dff) from module output_logic (D = $procmux$8149_Y, Q = \c_data_out_8, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9594 ($sdff) from module output_logic (D = $procmux$8149_Y, Q = \c_data_out_8).
Adding SRST signal on $procdff$8777 ($dff) from module output_logic (D = $procmux$8135_Y, Q = \c_data_out_9, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9598 ($sdff) from module output_logic (D = $procmux$8135_Y, Q = \c_data_out_9).
Adding SRST signal on $procdff$8778 ($dff) from module output_logic (D = $procmux$8121_Y, Q = \c_data_out_10, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$9602 ($sdff) from module output_logic (D = $procmux$8121_Y, Q = \c_data_out_10).
Adding SRST signal on $procdff$8785 ($dff) from module matmul_16x16_systolic (D = $procmux$8321_Y, Q = \clk_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$8784 ($dff) from module matmul_16x16_systolic (D = $procmux$8330_Y, Q = \done_mat_mul, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \matmul_16x16_systolic..
Removed 883 unused cells and 5286 unused wires.
<suppressed ~1144 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
<suppressed ~2 debug messages>
Optimizing module cfg.
<suppressed ~3 debug messages>
Optimizing module control.
<suppressed ~2 debug messages>
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
<suppressed ~20 debug messages>
Optimizing module pool.
<suppressed ~1 debug messages>
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~280 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activation.
  Optimizing cells in module \cfg.
  Optimizing cells in module \control.
  Optimizing cells in module \matmul_16x16_systolic.
  Optimizing cells in module \norm.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pool.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activation'.
<suppressed ~42 debug messages>
Finding identical cells in module `\cfg'.
<suppressed ~51 debug messages>
Finding identical cells in module `\control'.
<suppressed ~6 debug messages>
Finding identical cells in module `\matmul_16x16_systolic'.
Finding identical cells in module `\norm'.
<suppressed ~24 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~54 debug messages>
Finding identical cells in module `\pool'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\top'.
Removed a total of 59 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$8973 ($sdff) from module activation (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5200$781_Y, Q = \cycle_count, rval = 0).
Adding SRST signal on $auto$ff.cc:262:slice$9039 ($sdff) from module norm (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4810$374_Y, Q = \cycle_count, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$8994 ($sdff) from module pool (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5099$762_Y, Q = \cycle_count).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \matmul_16x16_systolic..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \top..
Removed 3 unused cells and 62 unused wires.
<suppressed ~9 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
Optimizing module cfg.
Optimizing module control.
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
Optimizing module pool.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activation.
  Optimizing cells in module \cfg.
  Optimizing cells in module \control.
  Optimizing cells in module \matmul_16x16_systolic.
  Optimizing cells in module \norm.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pool.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activation'.
<suppressed ~6 debug messages>
Finding identical cells in module `\cfg'.
Finding identical cells in module `\control'.
Finding identical cells in module `\matmul_16x16_systolic'.
Finding identical cells in module `\norm'.
<suppressed ~6 debug messages>
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pool'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\top'.
Removed a total of 4 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \matmul_16x16_systolic..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
Optimizing module cfg.
Optimizing module control.
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
Optimizing module pool.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \activation..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cfg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_16x16_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \pool..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~277 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \activation.
  Optimizing cells in module \cfg.
  Optimizing cells in module \control.
  Optimizing cells in module \matmul_16x16_systolic.
  Optimizing cells in module \norm.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \pool.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\activation'.
Finding identical cells in module `\cfg'.
Finding identical cells in module `\control'.
Finding identical cells in module `\matmul_16x16_systolic'.
Finding identical cells in module `\norm'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\pool'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \activation..
Finding unused cells or wires in module \cfg..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \matmul_16x16_systolic..
Finding unused cells or wires in module \norm..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \pool..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \top..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module activation.
Optimizing module cfg.
Optimizing module control.
Optimizing module matmul_16x16_systolic.
Optimizing module norm.
Optimizing module output_logic.
Optimizing module pool.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.
Optimizing module top.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== activation ===

   Number of wires:                901
   Number of wire bits:           3427
   Number of public wires:          28
   Number of public wire bits:    1707
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                937
     $add                          160
     $dffe                           1
     $eq                           704
     $ge                          2560
     $gt                          2048
     $le                          2560
     $logic_and                    128
     $logic_not                    192
     $logic_or                       2
     $lt                          2048
     $mul                          128
     $mux                         1099
     $ne                             4
     $not                            2
     $pmux                         256
     $reduce_and                     4
     $reduce_bool                    4
     $reduce_or                     98
     $sdff                         289
     $sdffe                        642

=== cfg ===

   Number of wires:                125
   Number of wire bits:            613
   Number of public wires:          50
   Number of public wire bits:     444
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     $eq                           172
     $logic_and                      4
     $logic_not                     11
     $mux                           38
     $ne                             7
     $not                            1
     $pmux                          66
     $reduce_and                    79
     $reduce_bool                    7
     $reduce_or                     22
     $sdffe                        398

=== control ===

   Number of wires:                 51
   Number of wire bits:             90
   Number of public wires:          15
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $eq                            20
     $logic_and                      1
     $logic_not                      4
     $mux                           48
     $ne                            15
     $not                            1
     $pmux                           5
     $reduce_and                    11
     $reduce_bool                    8
     $sdffe                          6

=== matmul_16x16_systolic ===

   Number of wires:                394
   Number of wire bits:           4161
   Number of public wires:         385
   Number of public wire bits:    4059
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $add                           64
     $eq                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          257
     $not                            1
     $sdff                           9
     $sub                           32

=== norm ===

   Number of wires:                 93
   Number of wire bits:           1394
   Number of public wires:          20
   Number of public wire bits:     842
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                           32
     $dffe                         129
     $eq                            64
     $logic_or                       2
     $mul                          128
     $mux                          387
     $not                            2
     $reduce_or                      2
     $sdff                         289
     $sdffe                          2
     $sub                          128

=== output_logic ===

   Number of wires:                382
   Number of wire bits:          12862
   Number of public wires:         287
   Number of public wire bits:    4316
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     $add                           80
     $dffe                          10
     $eq                            32
     $ge                            32
     $mux                         8376
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                       2082
     $sub                           80

=== pool ===

   Number of wires:                 34
   Number of wire bits:            664
   Number of public wires:          17
   Number of public wire bits:     588
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 27
     $add                           56
     $dffe                         129
     $eq                            41
     $logic_or                       2
     $mux                          130
     $not                            2
     $pmux                           8
     $reduce_and                     6
     $reduce_bool                    3
     $sdffe                        162

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                          16

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                           16

=== qmult ===

   Number of wires:                  3
   Number of wire bits:             32
   Number of public wires:           3
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           16

=== ram ===

   Number of wires:                138
   Number of wire bits:           3349
   Number of public wires:          10
   Number of public wire bits:     597
   Number of memories:               1
   Number of memory bits:         8192
   Number of processes:              0
   Number of cells:                192
     $add                          960
     $dff                          256
     $mux                         1312

=== seq_mac ===

   Number of wires:                 14
   Number of wire bits:            123
   Number of public wires:          11
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dff                           48
     $mux                           24
     $reduce_or                      8

=== systolic_data_setup ===

   Number of wires:                489
   Number of wire bits:           3211
   Number of public wires:         297
   Number of public wire bits:    2623
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                472
     $add                          112
     $and                          512
     $dffe                          20
     $eq                           256
     $ge                            96
     $logic_and                     34
     $logic_not                      8
     $logic_or                      34
     $lt                            16
     $mux                           42
     $not                           35
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                        1936
     $sdffe                          2
     $sub                           32

=== systolic_pe_matrix ===

   Number of wires:                806
   Number of wire bits:           6660
   Number of public wires:         806
   Number of public wire bits:    6660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $or                             1

=== top ===

   Number of wires:                 96
   Number of wire bits:           2661
   Number of public wires:          89
   Number of public wire bits:    2606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                           16
     $dff                           10
     $mux                           47
     $not                            1
     $reduce_or                      2
     $sdff                         129
     $sub                           16

=== design hierarchy ===

   top                               1
     activation                      0
     cfg                             0
     control                         0
     matmul_16x16_systolic           0
       output_logic                  0
       systolic_data_setup           0
       systolic_pe_matrix            0
         processing_element          0
           seq_mac                   0
             qadd                    0
             qmult                   0
     norm                            0
     pool                            0
     ram                             0

   Number of wires:                 96
   Number of wire bits:           2661
   Number of public wires:          89
   Number of public wire bits:    2606
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                           16
     $dff                           10
     $mux                           47
     $not                            1
     $reduce_or                      2
     $sdff                         129
     $sub                           16

End of script. Logfile hash: 4072d32147, CPU: user 3.24s system 0.00s, MEM: 53.83 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 6x opt_expr (0 sec), 20% 4x opt_dff (0 sec), ...
