###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:39:05 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 269
Nr. of Buffer                  : 39
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/rd_ptr_reg[0]/CK 1498.2(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1326.4(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1326.4~1498.2(ps)      0~0(ps)             
Fall Phase Delay               : 1324.4~1723.9(ps)      0~0(ps)             
Trig. Edge Skew                : 171.8(ps)              200(ps)             
Rise Skew                      : 171.8(ps)              
Fall Skew                      : 399.5(ps)              
Max. Rise Buffer Tran          : 127.6(ps)              100(ps)             
Max. Fall Buffer Tran          : 135.3(ps)              100(ps)             
Max. Rise Sink Tran            : 112.5(ps)              100(ps)             
Max. Fall Sink Tran            : 104.4(ps)              100(ps)             
Min. Rise Buffer Tran          : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran          : 21.7(ps)               0(ps)               
Min. Rise Sink Tran            : 54.5(ps)               0(ps)               
Min. Fall Sink Tran            : 50.5(ps)               0(ps)               

view setup1_analysis_view : skew = 171.8ps (required = 200ps)
view setup2_analysis_view : skew = 171.8ps (required = 200ps)
view setup3_analysis_view : skew = 171.8ps (required = 200ps)
view hold1_analysis_view : skew = 85.5ps (required = 200ps)
view hold2_analysis_view : skew = 85.5ps (required = 200ps)
view hold3_analysis_view : skew = 85.5ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
scan_clk__L5_I1/A                [98.5 106.7](ps)       100(ps)             
scan_clk__L5_I0/A                [98.5 106.7](ps)       100(ps)             
uart_clock__L2_I1/A              [127.6 65.2](ps)       100(ps)             
uart_clock__L2_I0/A              [127.6 65.2](ps)       100(ps)             
uart_clock__L3_I1/A              [105.1 67.5](ps)       100(ps)             
uart_clock__L3_I0/A              [105.1 67.5](ps)       100(ps)             
A11/div_clk_reg/CK               [126.6 135.3](ps)      100(ps)             
A10/div_clk_reg/CK               [126.6 135.3](ps)      100(ps)             
uart_clock__L4_I0/A              [112.3 121.5](ps)      100(ps)             
A11/U16/B                        [112.3 94.3](ps)       100(ps)             
o_div_clk_tx__L1_I0/A            [104.3 98.7](ps)       100(ps)             
ref_clock__L1_I0/A               [108.8 121.3](ps)      100(ps)             
rx_clock__L1_I0/A                [106.7 88.6](ps)       100(ps)             
o_div_clk_tx__L1_I0/A            [100.6 85.4](ps)       100(ps)             
rx_clock__L1_I0/A                [106.7 88.6](ps)       100(ps)             
rx_clock__L1_I0/A                [110.3 101.8](ps)      100(ps)             
tx_clock__L1_I0/A                [103.7 98.2](ps)       100(ps)             
ref_clock__L4_I2/A               [101 93.4](ps)         100(ps)             
ref_clock__L4_I1/A               [101.1 93.5](ps)       100(ps)             
ref_clock__L4_I0/A               [101 93.4](ps)         100(ps)             
A1/alu_out_reg[3]/CK             [101.6 98.6](ps)       100(ps)             
A1/alu_out_reg[4]/CK             [101.6 98.6](ps)       100(ps)             
A1/alu_out_reg[5]/CK             [101.6 98.6](ps)       100(ps)             
A1/alu_out_reg[1]/CK             [101.6 98.6](ps)       100(ps)             
A1/alu_out_reg[2]/CK             [101.6 98.6](ps)       100(ps)             
A1/alu_out_reg[6]/CK             [101.6 98.6](ps)       100(ps)             
A1/alu_out_reg[7]/CK             [101.6 98.6](ps)       100(ps)             
A1/alu_out_reg[0]/CK             [101.6 98.6](ps)       100(ps)             
A1/out_valid_reg/CK              [101.6 98.6](ps)       100(ps)             
A3/RdData_reg[3]/CK              [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[0][4]/CK          [107.9 100.2](ps)      100(ps)             
A3/RdData_reg[4]/CK              [107.9 100.2](ps)      100(ps)             
A3/RdData_reg[1]/CK              [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[1][7]/CK          [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[0][7]/CK          [107.9 100.2](ps)      100(ps)             
A3/RdData_reg[5]/CK              [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[1][4]/CK          [107.9 100.2](ps)      100(ps)             
A3/RdData_reg[7]/CK              [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[1][3]/CK          [107.9 100.2](ps)      100(ps)             
A3/RdData_reg[6]/CK              [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[1][0]/CK          [108 100.3](ps)        100(ps)             
A3/Regfile_reg[0][3]/CK          [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[1][1]/CK          [108.2 100.6](ps)      100(ps)             
A3/Regfile_reg[0][1]/CK          [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[0][6]/CK          [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[2][0]/CK          [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[1][6]/CK          [108.3 100.8](ps)      100(ps)             
A3/Regfile_reg[0][5]/CK          [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[0][2]/CK          [107.9 100.2](ps)      100(ps)             
A3/Regfile_reg[1][2]/CK          [107.7 100](ps)        100(ps)             
A3/Regfile_reg[1][5]/CK          [108.3 100.9](ps)      100(ps)             
A3/Regfile_reg[7][7]/CK          [107.5 99.7](ps)       100(ps)             
A3/Regfile_reg[7][6]/CK          [108.3 100.9](ps)      100(ps)             
A3/Regfile_reg[7][5]/CK          [108.2 100.9](ps)      100(ps)             
A3/Regfile_reg[7][4]/CK          [108.2 100.9](ps)      100(ps)             
A3/Regfile_reg[7][3]/CK          [108.1 100.8](ps)      100(ps)             
A3/Regfile_reg[7][2]/CK          [108.2 100.8](ps)      100(ps)             
A3/Regfile_reg[7][1]/CK          [108.3 100.7](ps)      100(ps)             
A3/Regfile_reg[3][7]/CK          [108.5 100.8](ps)      100(ps)             
A3/Regfile_reg[4][2]/CK          [108.5 100.8](ps)      100(ps)             
A3/Regfile_reg[3][0]/CK          [108.5 100.8](ps)      100(ps)             
A3/Regfile_reg[4][0]/CK          [108.5 100.8](ps)      100(ps)             
A3/Regfile_reg[3][3]/CK          [108.5 100.8](ps)      100(ps)             
A3/Regfile_reg[4][1]/CK          [108.5 100.8](ps)      100(ps)             
A3/Regfile_reg[3][6]/CK          [108.5 100.8](ps)      100(ps)             
A3/Regfile_reg[4][7]/CK          [108.5 100.7](ps)      100(ps)             
A3/Regfile_reg[4][6]/CK          [108.5 100.7](ps)      100(ps)             
A3/Regfile_reg[5][1]/CK          [108.4 100.7](ps)      100(ps)             
A3/Regfile_reg[4][3]/CK          [108.6 100.8](ps)      100(ps)             
A3/Regfile_reg[4][4]/CK          [108.6 100.8](ps)      100(ps)             
A3/Regfile_reg[4][5]/CK          [108.6 100.9](ps)      100(ps)             
A3/Regfile_reg[6][2]/CK          [108.6 100.9](ps)      100(ps)             
A3/Regfile_reg[6][0]/CK          [108.6 100.9](ps)      100(ps)             
A3/Regfile_reg[5][2]/CK          [108.4 100.6](ps)      100(ps)             
A3/Regfile_reg[5][0]/CK          [108.4 100.6](ps)      100(ps)             
A3/Regfile_reg[5][7]/CK          [108.6 100.9](ps)      100(ps)             
A3/Regfile_reg[6][1]/CK          [108.6 100.9](ps)      100(ps)             
A3/Regfile_reg[5][6]/CK          [108.6 100.9](ps)      100(ps)             
A3/Regfile_reg[6][3]/CK          [108.3 100.6](ps)      100(ps)             
A3/Regfile_reg[6][5]/CK          [108.3 100.6](ps)      100(ps)             
A3/Regfile_reg[6][7]/CK          [108.3 100.7](ps)      100(ps)             
A3/Regfile_reg[5][3]/CK          [108.3 100.7](ps)      100(ps)             
A3/Regfile_reg[5][4]/CK          [108.3 100.7](ps)      100(ps)             
A3/Regfile_reg[6][6]/CK          [108.3 100.7](ps)      100(ps)             
A3/Regfile_reg[6][4]/CK          [108.3 100.6](ps)      100(ps)             
A3/Regfile_reg[5][5]/CK          [108.3 100.7](ps)      100(ps)             
A3/Regfile_reg[7][0]/CK          [108.3 100.7](ps)      100(ps)             
A6/A1/memory_reg[1][4]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[2][4]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[3][4]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[1][5]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[1][3]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[0][4]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[0][5]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[2][6]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[3][3]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[2][3]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[0][3]/CK        [112.3 104.3](ps)      100(ps)             
A6/A1/memory_reg[0][6]/CK        [112.3 104.4](ps)      100(ps)             
A6/A1/memory_reg[1][2]/CK        [112.4 104.3](ps)      100(ps)             
A6/A1/memory_reg[1][6]/CK        [112.3 104.4](ps)      100(ps)             
A6/A1/memory_reg[0][2]/CK        [112.5 104.2](ps)      100(ps)             
A6/A1/memory_reg[0][7]/CK        [112.3 104.4](ps)      100(ps)             
A6/A1/memory_reg[2][2]/CK        [112.4 104.3](ps)      100(ps)             
A6/A1/memory_reg[3][2]/CK        [112.5 104.2](ps)      100(ps)             
A6/A1/memory_reg[1][7]/CK        [112.3 104.4](ps)      100(ps)             
A6/A1/memory_reg[1][0]/CK        [112.5 104.2](ps)      100(ps)             
A6/A1/memory_reg[1][1]/CK        [112.4 104.3](ps)      100(ps)             
A6/A1/memory_reg[2][0]/CK        [112.5 104.2](ps)      100(ps)             
A6/A1/memory_reg[2][7]/CK        [112.3 104.4](ps)      100(ps)             
A6/A1/memory_reg[2][1]/CK        [112.4 104.3](ps)      100(ps)             
A6/A1/memory_reg[3][1]/CK        [112.5 104.2](ps)      100(ps)             
A6/A1/memory_reg[3][0]/CK        [112.5 104.2](ps)      100(ps)             
A0/current_state_reg[0]/CK       [112.5 104.2](ps)      100(ps)             
A6/A1/memory_reg[0][1]/CK        [112.5 104.2](ps)      100(ps)             
A6/A1/memory_reg[0][0]/CK        [112.5 104.2](ps)      100(ps)             
A5/reg_sync_bus_reg[6]/CK        [112.5 104.2](ps)      100(ps)             
A6/A0/w_full_reg/CK              [112.5 104.2](ps)      100(ps)             
A6/A0/c_counter_reg[1]/CK        [112.5 104.2](ps)      100(ps)             
A6/A0/c_counter_reg[0]/CK        [112.5 104.2](ps)      100(ps)             
A5/reg_sync_bus_reg[4]/CK        [112.5 104.2](ps)      100(ps)             
A6/A0/wptr_reg[0]/CK             [112.5 104.2](ps)      100(ps)             
A5/reg_sync_bus_reg[7]/CK        [112.5 104.2](ps)      100(ps)             
A0/current_state_reg[2]/CK       [112.5 104.2](ps)      100(ps)             
A0/rx_d_vld_tt_reg/CK            [112.5 104.2](ps)      100(ps)             
A0/current_state_reg[1]/CK       [112.5 104.2](ps)      100(ps)             
A5/reg_sync_bus_reg[0]/CK        [112.4 104.1](ps)      100(ps)             
A5/reg_sync_bus_reg[3]/CK        [112.4 104.2](ps)      100(ps)             
A5/reg_sync_bus_reg[2]/CK        [112.4 104.1](ps)      100(ps)             
A5/reg_sync_bus_reg[1]/CK        [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[2][3]/CK          [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[2][5]/CK          [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[2][7]/CK          [112.4 104.1](ps)      100(ps)             
A3/RdData_reg[0]/CK              [112.4 104.3](ps)      100(ps)             
A3/Regfile_reg[2][4]/CK          [112.4 104.1](ps)      100(ps)             
A3/RdData_valid_reg/CK           [112.4 104.3](ps)      100(ps)             
A3/Regfile_reg[3][1]/CK          [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[2][1]/CK          [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[2][2]/CK          [112.4 104.1](ps)      100(ps)             
A3/RdData_reg[2]/CK              [112.4 104.3](ps)      100(ps)             
A3/Regfile_reg[3][2]/CK          [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[3][4]/CK          [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[2][6]/CK          [112.4 104.1](ps)      100(ps)             
A3/Regfile_reg[0][0]/CK          [112.4 104.3](ps)      100(ps)             
A3/Regfile_reg[3][5]/CK          [112.4 104.1](ps)      100(ps)             
A6/A1/memory_reg[2][5]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[5][3]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[5][4]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[4][4]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[5][5]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[4][5]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[3][5]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[6][5]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[6][3]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[6][4]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[4][3]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[7][5]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[4][6]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[6][6]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[3][6]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[7][4]/CK        [108.5 100.7](ps)      100(ps)             
A6/A1/memory_reg[7][6]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[7][3]/CK        [108.5 100.7](ps)      100(ps)             
A6/A1/memory_reg[5][6]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[6][7]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[7][2]/CK        [108.5 100.7](ps)      100(ps)             
A6/A1/memory_reg[5][7]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[5][2]/CK        [108.5 100.7](ps)      100(ps)             
A6/A1/memory_reg[6][1]/CK        [108.6 100.7](ps)      100(ps)             
A6/A1/memory_reg[7][7]/CK        [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[3][7]/CK        [108.5 100.7](ps)      100(ps)             
A6/A1/memory_reg[6][2]/CK        [108.5 100.7](ps)      100(ps)             
A6/A1/memory_reg[6][0]/CK        [108.6 100.7](ps)      100(ps)             
A6/A1/memory_reg[4][2]/CK        [108.5 100.7](ps)      100(ps)             
A6/A3/sync_reg_reg[2][1]/CK      [108.5 100.6](ps)      100(ps)             
A6/A3/sync_reg_reg[2][0]/CK      [108.5 100.6](ps)      100(ps)             
A6/A3/sync_reg_reg[1][1]/CK      [108.5 100.6](ps)      100(ps)             
A6/A3/sync_reg_reg[0][0]/CK      [108.5 100.6](ps)      100(ps)             
A6/A3/sync_reg_reg[3][0]/CK      [108.5 100.6](ps)      100(ps)             
A6/A3/sync_reg_reg[0][1]/CK      [108.5 100.6](ps)      100(ps)             
A6/A3/sync_reg_reg[1][0]/CK      [108.5 100.6](ps)      100(ps)             
A6/A1/memory_reg[4][7]/CK        [108.5 100.6](ps)      100(ps)             
A6/A3/sync_reg_reg[3][1]/CK      [108.5 100.6](ps)      100(ps)             
A6/A1/memory_reg[7][0]/CK        [108.5 100.6](ps)      100(ps)             
A6/A1/memory_reg[5][0]/CK        [108.5 100.6](ps)      100(ps)             
A6/A1/memory_reg[5][1]/CK        [108.6 100.6](ps)      100(ps)             
A6/A1/memory_reg[7][1]/CK        [108.5 100.4](ps)      100(ps)             
A4/stages_reg[1]/CK              [108.3 100.5](ps)      100(ps)             
A6/A0/wptr_reg[2]/CK             [108.3 100.5](ps)      100(ps)             
A6/A0/wptr_reg[3]/CK             [108.3 100.6](ps)      100(ps)             
A6/A0/w_addr_reg[1]/CK           [108.4 100.6](ps)      100(ps)             
A6/A1/memory_reg[4][1]/CK        [108.5 100.7](ps)      100(ps)             
A6/A0/wptr_reg[1]/CK             [108.4 100.6](ps)      100(ps)             
A4/stages_reg[0]/CK              [108.4 100.5](ps)      100(ps)             
A5/reg_enable_bus_reg/CK         [108.4 100.5](ps)      100(ps)             
A6/A0/w_addr_reg[2]/CK           [108.4 100.6](ps)      100(ps)             
A6/A0/c_counter_reg[3]/CK        [108.4 100.4](ps)      100(ps)             
A6/A1/memory_reg[4][0]/CK        [108.5 100.7](ps)      100(ps)             
A5/reg_stage_reg[0]/CK           [108.4 100.4](ps)      100(ps)             
A6/A0/w_addr_reg[0]/CK           [108.3 100.6](ps)      100(ps)             
A5/reg_stage_reg[1]/CK           [108.4 100.4](ps)      100(ps)             
A6/A0/c_counter_reg[2]/CK        [108.4 100.4](ps)      100(ps)             
A5/reg_sync_bus_reg[5]/CK        [108.4 100.4](ps)      100(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 269
     Rise Delay	   : [1326.4(ps)  1498.2(ps)]
     Rise Skew	   : 171.8(ps)
     Fall Delay	   : [1324.4(ps)  1723.9(ps)]
     Fall Skew	   : 399.5(ps)


  Child Tree 1 from b1/U1/B: 
     nrSink : 86
     Rise Delay [1326.4(ps)  1498.2(ps)] Skew [171.8(ps)]
     Fall Delay[1324.4(ps)  1723.9(ps)] Skew=[399.5(ps)]


  Child Tree 2 from b0/U1/B: 
     nrSink : 183
     Rise Delay [1380.5(ps)  1408.2(ps)] Skew [27.7(ps)]
     Fall Delay[1546.2(ps)  1571.5(ps)] Skew=[25.3(ps)]


  Child Tree 3 from b2/U1/B: 
     nrSink : 28
     Rise Delay [1384.9(ps)  1391(ps)] Skew [6.1(ps)]
     Fall Delay[1615.4(ps)  1621.5(ps)] Skew=[6.1(ps)]


  Child Tree 4 from b3/U1/B: 
     nrSink : 40
     Rise Delay [1375.7(ps)  1382.9(ps)] Skew [7.2(ps)]
     Fall Delay[1618.4(ps)  1625.6(ps)] Skew=[7.2(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: b1/U1/B [62.1(ps) 63.3(ps)]
OUTPUT_TERM: b1/U1/Y [222.7(ps) 288.7(ps)]

Main Tree: 
     nrSink         : 86
     Rise Delay	   : [1326.4(ps)  1498.2(ps)]
     Rise Skew	   : 171.8(ps)
     Fall Delay	   : [1324.4(ps)  1723.9(ps)]
     Fall Skew	   : 399.5(ps)


  Child Tree 1 from A11/div_clk_reg/CK: 
     nrSink : 40
     Rise Delay [1491(ps)  1498.2(ps)] Skew [7.2(ps)]
     Fall Delay[1716.7(ps)  1723.9(ps)] Skew=[7.2(ps)]


  Child Tree 2 from A10/div_clk_reg/CK: 
     nrSink : 28
     Rise Delay [1357.4(ps)  1363.5(ps)] Skew [6.1(ps)]
     Fall Delay[1567.9(ps)  1574(ps)] Skew=[6.1(ps)]


  Child Tree 3 from A11/U16/A: 
     nrSink : 40
     Rise Delay [1471.8(ps)  1479(ps)] Skew [7.2(ps)]
     Fall Delay[1680.8(ps)  1688(ps)] Skew=[7.2(ps)]


  Child Tree 4 from A10/U15/A: 
     nrSink : 28
     Rise Delay [1357.2(ps)  1363.3(ps)] Skew [6.1(ps)]
     Fall Delay[1548.1(ps)  1554.2(ps)] Skew=[6.1(ps)]


  Main Tree from b1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1326.4(ps)  1327.7(ps)] Skew [1.3(ps)]
     Fall Delay [1324.4(ps)  1325.7(ps)] Skew=[1.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: A11/div_clk_reg/CK [387.2(ps) 517.2(ps)]
OUTPUT_TERM: A11/div_clk_reg/Q [790.3(ps) 857.4(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1491(ps)  1498.2(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1716.7(ps)  1723.9(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from A11/U16/B: 
     nrSink : 40
     Rise Delay [1491(ps)  1498.2(ps)] Skew [7.2(ps)]
     Fall Delay[1716.7(ps)  1723.9(ps)] Skew=[7.2(ps)]


  Main Tree from A11/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A10/div_clk_reg/CK [385.5(ps) 515.5(ps)]
OUTPUT_TERM: A10/div_clk_reg/Q [776.8(ps) 846.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1357.4(ps)  1363.5(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1567.9(ps)  1574(ps)]
     Fall Skew	   : 6.1(ps)


  Child Tree 1 from A10/U15/B: 
     nrSink : 28
     Rise Delay [1357.4(ps)  1363.5(ps)] Skew [6.1(ps)]
     Fall Delay[1567.9(ps)  1574(ps)] Skew=[6.1(ps)]


  Main Tree from A10/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A11/U16/B [790.5(ps) 857.6(ps)]
OUTPUT_TERM: A11/U16/Y [979.3(ps) 1106.8(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1491(ps)  1498.2(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1716.7(ps)  1723.9(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from b3/U1/A: 
     nrSink : 40
     Rise Delay [1491(ps)  1498.2(ps)] Skew [7.2(ps)]
     Fall Delay[1716.7(ps)  1723.9(ps)] Skew=[7.2(ps)]


  Main Tree from A11/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A10/U15/B [776.9(ps) 846.4(ps)]
OUTPUT_TERM: A10/U15/Y [945.1(ps) 1078.2(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1357.4(ps)  1363.5(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1567.9(ps)  1574(ps)]
     Fall Skew	   : 6.1(ps)


  Child Tree 1 from b2/U1/A: 
     nrSink : 28
     Rise Delay [1357.4(ps)  1363.5(ps)] Skew [6.1(ps)]
     Fall Delay[1567.9(ps)  1574(ps)] Skew=[6.1(ps)]


  Main Tree from A10/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: b0/U1/B [742.7(ps) 855.1(ps)]
OUTPUT_TERM: b0/U1/Y [952.5(ps) 1091.5(ps)]

Main Tree: 
     nrSink         : 183
     Rise Delay	   : [1380.5(ps)  1408.2(ps)]
     Rise Skew	   : 27.7(ps)
     Fall Delay	   : [1546.2(ps)  1571.5(ps)]
     Fall Skew	   : 25.3(ps)


  Child Tree 1 from A2/U0_TLATNCAX4M/CK: 
     nrSink : 9
     Rise Delay [1380.5(ps)  1381.6(ps)] Skew [1.1(ps)]
     Fall Delay[1570.4(ps)  1571.5(ps)] Skew=[1.1(ps)]


  Main Tree from b0/U1/Y w/o tracing through gates: 
     nrSink : 174
     nrGate : 1
     Rise Delay [1384.1(ps)  1408.2(ps)] Skew [24.1(ps)]
     Fall Delay [1546.2(ps)  1570.1(ps)] Skew=[23.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: b2/U1/A [945.2(ps) 1078.3(ps)]
OUTPUT_TERM: b2/U1/Y [1114(ps) 1288(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1357.4(ps)  1363.5(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1567.9(ps)  1574(ps)]
     Fall Skew	   : 6.1(ps)


  Main Tree from b2/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1357.4(ps)  1363.5(ps)] Skew [6.1(ps)]
     Fall Delay [1567.9(ps)  1574(ps)] Skew=[6.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: A11/U16/A [809.1(ps) 884.3(ps)]
OUTPUT_TERM: A11/U16/Y [961.1(ps) 1074.8(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1471.8(ps)  1479(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1680.8(ps)  1688(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from b3/U1/A: 
     nrSink : 40
     Rise Delay [1471.8(ps)  1479(ps)] Skew [7.2(ps)]
     Fall Delay[1680.8(ps)  1688(ps)] Skew=[7.2(ps)]


  Main Tree from A11/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A10/U15/A [809.5(ps) 884.7(ps)]
OUTPUT_TERM: A10/U15/Y [945.9(ps) 1062(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1357.2(ps)  1363.3(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1548.1(ps)  1554.2(ps)]
     Fall Skew	   : 6.1(ps)


  Child Tree 1 from b2/U1/A: 
     nrSink : 28
     Rise Delay [1357.2(ps)  1363.3(ps)] Skew [6.1(ps)]
     Fall Delay[1548.1(ps)  1554.2(ps)] Skew=[6.1(ps)]


  Main Tree from A10/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: b3/U1/A [1090.5(ps) 1234(ps)]
OUTPUT_TERM: b3/U1/Y [1252.4(ps) 1429.8(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1491(ps)  1498.2(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1716.7(ps)  1723.9(ps)]
     Fall Skew	   : 7.2(ps)


  Main Tree from b3/U1/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1491(ps)  1498.2(ps)] Skew [7.2(ps)]
     Fall Delay [1716.7(ps)  1723.9(ps)] Skew=[7.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: A2/U0_TLATNCAX4M/CK [1078.9(ps) 1242.7(ps)]
OUTPUT_TERM: A2/U0_TLATNCAX4M/ECK [1222.1(ps) 1408.2(ps)]

Main Tree: 
     nrSink         : 9
     Rise Delay	   : [1380.5(ps)  1381.6(ps)]
     Rise Skew	   : 1.1(ps)
     Fall Delay	   : [1570.4(ps)  1571.5(ps)]
     Fall Skew	   : 1.1(ps)


  Main Tree from A2/U0_TLATNCAX4M/ECK w/o tracing through gates: 
     nrSink : 9
     nrGate : 0
     Rise Delay [1380.5(ps)  1381.6(ps)] Skew [1.1(ps)]
     Fall Delay [1570.4(ps)  1571.5(ps)] Skew=[1.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: b2/U1/A [946(ps) 1062.1(ps)]
OUTPUT_TERM: b2/U1/Y [1113.8(ps) 1268.2(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1357.2(ps)  1363.3(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1548.1(ps)  1554.2(ps)]
     Fall Skew	   : 6.1(ps)


  Main Tree from b2/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1357.2(ps)  1363.3(ps)] Skew [6.1(ps)]
     Fall Delay [1548.1(ps)  1554.2(ps)] Skew=[6.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: b2/U1/B [971.9(ps) 1099.6(ps)]
OUTPUT_TERM: b2/U1/Y [1140.4(ps) 1331.5(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1384.9(ps)  1391(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1615.4(ps)  1621.5(ps)]
     Fall Skew	   : 6.1(ps)


  Main Tree from b2/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1384.9(ps)  1391(ps)] Skew [6.1(ps)]
     Fall Delay [1615.4(ps)  1621.5(ps)] Skew=[6.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: b3/U1/B [971.9(ps) 1099.6(ps)]
OUTPUT_TERM: b3/U1/Y [1136.1(ps) 1327.6(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1375.7(ps)  1382.9(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1618.4(ps)  1625.6(ps)]
     Fall Skew	   : 7.2(ps)


  Main Tree from b3/U1/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1375.7(ps)  1382.9(ps)] Skew [7.2(ps)]
     Fall Delay [1618.4(ps)  1625.6(ps)] Skew=[7.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: b3/U1/A [1071.3(ps) 1198.1(ps)]
OUTPUT_TERM: b3/U1/Y [1233.2(ps) 1393.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1471.8(ps)  1479(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1680.8(ps)  1688(ps)]
     Fall Skew	   : 7.2(ps)


  Main Tree from b3/U1/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1471.8(ps)  1479(ps)] Skew [7.2(ps)]
     Fall Delay [1680.8(ps)  1688(ps)] Skew=[7.2(ps)]


scan_clk (0 0) load=0.0479012(pf) 

scan_clk__L1_I0/A (0.0015 0.0015) 
scan_clk__L1_I0/Y (0.0267 0.0284) load=0.0266462(pf) 

scan_clk__L2_I0/A (0.0287 0.0304) 
scan_clk__L2_I0/Y (0.0616 0.0628) load=0.0149514(pf) 

scan_clk__L3_I0/A (0.0625 0.0637) 
scan_clk__L3_I0/Y (0.1644 0.1739) load=0.0102833(pf) 

b1/U1/B (0.0621 0.0633) 
b1/U1/Y (0.2227 0.2887) load=0.00553943(pf) 

scan_clk__L4_I0/A (0.165 0.1745) 
scan_clk__L4_I0/Y (0.3133 0.347) load=0.0141743(pf) 

uart_clock__L1_I0/A (0.2229 0.2889) 
uart_clock__L1_I0/Y (0.3922 0.2911) load=0.0110563(pf) 

scan_clk__L5_I1/A (0.3135 0.3472) 
scan_clk__L5_I1/Y (0.4629 0.524) load=0.0105075(pf) 

scan_clk__L5_I0/A (0.3141 0.3478) 
scan_clk__L5_I0/Y (0.468 0.5298) load=0.0120509(pf) 

uart_clock__L2_I1/A (0.3925 0.2914) 
uart_clock__L2_I1/Y (0.5344 0.4358) load=0.0119322(pf) 

uart_clock__L2_I0/A (0.3925 0.2914) 
uart_clock__L2_I0/Y (0.3845 0.5145) load=0.0231318(pf) 

scan_clk__L6_I1/A (0.4635 0.5246) 
scan_clk__L6_I1/Y (0.6108 0.6987) load=0.0111697(pf) 

scan_clk__L6_I0/A (0.4688 0.5306) 
scan_clk__L6_I0/Y (0.6177 0.7066) load=0.0111228(pf) 

uart_clock__L3_I1/A (0.5349 0.4363) 
uart_clock__L3_I1/Y (0.6857 0.6015) load=0.0104397(pf) 

uart_clock__L3_I0/A (0.5347 0.4361) 
uart_clock__L3_I0/Y (0.7055 0.6242) load=0.0173118(pf) 

A11/div_clk_reg/CK (0.3872 0.5172) 
A11/div_clk_reg/Q (0.7903 0.8574) load=0.00679122(pf) 

A10/div_clk_reg/CK (0.3855 0.5155) 
A10/div_clk_reg/Q (0.7768 0.8463) load=0.00484118(pf) 

scan_clk__L7_I1/A (0.6115 0.6994) 
scan_clk__L7_I1/Y (0.7626 0.8779) load=0.0122197(pf) 

scan_clk__L7_I0/A (0.6184 0.7073) 
scan_clk__L7_I0/Y (0.7426 0.855) load=0.00392697(pf) 

uart_clock__L4_I1/A (0.6863 0.6021) 
uart_clock__L4_I1/Y (0.8352 0.778) load=0.0117432(pf) 

uart_clock__L4_I0/A (0.7064 0.6251) 
uart_clock__L4_I0/Y (0.8392 0.7662) load=0.0528806(pf) 

A11/U16/B (0.7905 0.8576) 
A11/U16/Y (0.9793 1.1068) load=0.0067278(pf) 

A10/U15/B (0.7769 0.8464) 
A10/U15/Y (0.9451 1.0782) load=0.00401089(pf) 

scan_clk__L8_I0/A (0.7629 0.8782) 
scan_clk__L8_I0/Y (0.8916 1.0184) load=0.0526928(pf) 

b0/U1/B (0.7427 0.8551) 
b0/U1/Y (0.9525 1.0915) load=0.0127268(pf) 

uart_clock__L5_I1/A (0.836 0.7788) 
uart_clock__L5_I1/Y (0.9803 0.9495) load=0.00964714(pf) 

uart_clock__L5_I0/A (0.8434 0.7704) 
uart_clock__L5_I0/Y (0.8087 0.8839) load=0.021323(pf) 

o_div_clk_tx__L1_I0/A (0.9795 1.107) 
o_div_clk_tx__L1_I0/Y (1.0891 1.2326) load=0.0165039(pf) 

b2/U1/A (0.9452 1.0783) 
b2/U1/Y (1.114 1.288) load=0.00741284(pf) 

scan_clk__L9_I0/A (0.8956 1.0224) 
scan_clk__L9_I0/Y (1.067 0.9417) load=0.0378187(pf) 

ref_clock__L1_I0/A (0.9531 1.0921) 
ref_clock__L1_I0/Y (1.0743 1.2381) load=0.0408713(pf) 

uart_clock__L6_I0/A (0.9808 0.95) 
uart_clock__L6_I0/Y (1.1255 1.121) load=0.010595(pf) 

A11/U16/A (0.8091 0.8843) 
A11/U16/Y (0.9611 1.0748) load=0.0067278(pf) 

A10/U15/A (0.8095 0.8847) 
A10/U15/Y (0.9459 1.062) load=0.00401089(pf) 

b3/U1/A (1.0905 1.234) 
b3/U1/Y (1.2524 1.4298) load=0.00666523(pf) 

rx_clock__L1_I0/A (1.1143 1.2883) 
rx_clock__L1_I0/Y (1.3734 1.1719) load=0.0112191(pf) 

scan_clk__L10_I0/A (1.0685 0.9432) 
scan_clk__L10_I0/Y (0.9717 1.0994) load=0.0098102(pf) 

ref_clock__L2_I0/A (1.0776 1.2414) 
ref_clock__L2_I0/Y (1.1987 1.361) load=0.0460867(pf) 

A2/U0_TLATNCAX4M/CK (1.0789 1.2427) 
A2/U0_TLATNCAX4M/ECK (1.2221 1.4082) load=0.00348847(pf) 

uart_clock__L7_I0/A (1.1258 1.1213) 
uart_clock__L7_I0/Y (1.2623 1.2663) load=0.0496479(pf) 

o_div_clk_tx__L1_I0/A (0.9613 1.075) 
o_div_clk_tx__L1_I0/Y (1.0699 1.1967) load=0.0165039(pf) 

b2/U1/A (0.946 1.0621) 
b2/U1/Y (1.1138 1.2682) load=0.00741284(pf) 

tx_clock__L1_I0/A (1.2526 1.43) 
tx_clock__L1_I0/Y (1.3707 1.5577) load=0.0228478(pf) 

rx_clock__L2_I0/A (1.3739 1.1723) 
rx_clock__L2_I0/Y (1.4916 1.2928) load=0.041187(pf) 

b2/U1/B (0.9719 1.0996) 
b2/U1/Y (1.1404 1.3315) load=0.00741284(pf) 

b3/U1/B (0.9719 1.0996) 
b3/U1/Y (1.1361 1.3276) load=0.00666523(pf) 

ref_clock__L3_I0/A (1.1997 1.362) 
ref_clock__L3_I0/Y (1.4403 1.2799) load=0.163689(pf) 

alu_clk_f_clk_gate__L1_I0/A (1.2221 1.4082) 
alu_clk_f_clk_gate__L1_I0/Y (1.3803 1.5702) load=0.0275666(pf) 

uart_clock__L8_I0/A (1.2652 1.2692) 
uart_clock__L8_I0/Y (1.3247 1.3227) load=0.068038(pf) 

b3/U1/A (1.0713 1.1981) 
b3/U1/Y (1.2332 1.3939) load=0.00666523(pf) 

rx_clock__L1_I0/A (1.1141 1.2685) 
rx_clock__L1_I0/Y (1.3536 1.1717) load=0.0112191(pf) 

tx_clock__L2_I0/A (1.372 1.559) 
tx_clock__L2_I0/Y (1.636 1.4248) load=0.0469366(pf) 

rx_clock__L3_I0/A (1.4938 1.295) 
rx_clock__L3_I0/Y (1.3573 1.5678) load=0.0903209(pf) 

rx_clock__L1_I0/A (1.1407 1.3318) 
rx_clock__L1_I0/Y (1.4207 1.1992) load=0.0112191(pf) 

tx_clock__L1_I0/A (1.1363 1.3278) 
tx_clock__L1_I0/Y (1.2554 1.4593) load=0.0228478(pf) 

ref_clock__L4_I2/A (1.4511 1.2907) 
ref_clock__L4_I2/Y (1.3828 1.5449) load=0.173225(pf) 

ref_clock__L4_I1/A (1.4484 1.288) 
ref_clock__L4_I1/Y (1.3833 1.5455) load=0.184663(pf) 

ref_clock__L4_I0/A (1.4473 1.2869) 
ref_clock__L4_I0/Y (1.3798 1.5419) load=0.17596(pf) 

A1/alu_out_reg[3]/CK (1.3816 1.5715) 

A1/alu_out_reg[4]/CK (1.3815 1.5714) 

A1/alu_out_reg[5]/CK (1.3815 1.5714) 

A1/alu_out_reg[1]/CK (1.3815 1.5714) 

A1/alu_out_reg[2]/CK (1.3815 1.5714) 

A1/alu_out_reg[6]/CK (1.3812 1.5711) 

A1/alu_out_reg[7]/CK (1.3813 1.5712) 

A1/alu_out_reg[0]/CK (1.3805 1.5704) 

A1/out_valid_reg/CK (1.381 1.5709) 

A11/count_reg[3]/CK (1.3269 1.3249) 

A11/count_reg[4]/CK (1.3269 1.3249) 

A11/count_reg[6]/CK (1.327 1.325) 

A11/count_reg[5]/CK (1.3269 1.3249) 

A11/count_reg[1]/CK (1.3267 1.3247) 

A11/count_reg[2]/CK (1.3267 1.3247) 

A10/count_reg[5]/CK (1.3277 1.3257) 

A10/count_reg[4]/CK (1.3276 1.3256) 

A10/count_reg[2]/CK (1.3273 1.3253) 

A10/count_reg[3]/CK (1.3275 1.3255) 

A10/count_reg[6]/CK (1.3276 1.3256) 

A11/count_reg[0]/CK (1.3264 1.3244) 

A11/odd_edge_tog_reg/CK (1.3264 1.3244) 

A10/count_reg[0]/CK (1.3276 1.3256) 

A10/odd_edge_tog_reg/CK (1.3275 1.3255) 

A10/count_reg[1]/CK (1.3275 1.3255) 

A7/stages_reg[0]/CK (1.3277 1.3257) 

A7/stages_reg[1]/CK (1.3277 1.3257) 

tx_clock__L1_I0/A (1.2334 1.3941) 
tx_clock__L1_I0/Y (1.3515 1.5218) load=0.0228478(pf) 

rx_clock__L2_I0/A (1.3541 1.1721) 
rx_clock__L2_I0/Y (1.4718 1.2926) load=0.041187(pf) 

tx_clock__L3_I0/A (1.6378 1.4266) 
tx_clock__L3_I0/Y (1.491 1.7167) load=0.121832(pf) 

A9/U0_data_sampling/sampled_bit_reg/CK (1.3633 1.5738) 

A9/U0_uart_fsm/current_state_reg[1]/CK (1.3629 1.5734) 

A9/U0_uart_fsm/current_state_reg[2]/CK (1.3629 1.5734) 

A9/U0_uart_fsm/current_state_reg[0]/CK (1.3625 1.573) 

A9/U0_strt_chk/strt_glitch_reg/CK (1.3623 1.5728) 

A9/U0_data_sampling/Samples_reg[0]/CK (1.3634 1.5739) 

A9/U0_data_sampling/Samples_reg[1]/CK (1.3635 1.574) 

A9/U0_data_sampling/Samples_reg[2]/CK (1.3635 1.574) 

A9/U0_edge_bit_counter/bit_count_reg[1]/CK (1.3596 1.5701) 

A9/U0_stp_chk/stp_err_reg/CK (1.3608 1.5713) 

A9/U0_par_chk/par_err_reg/CK (1.3614 1.5719) 

A9/U0_deserializer/P_DATA_reg[7]/CK (1.3618 1.5723) 

A9/U0_deserializer/P_DATA_reg[6]/CK (1.3617 1.5722) 

A9/U0_deserializer/P_DATA_reg[1]/CK (1.3619 1.5724) 

A9/U0_deserializer/P_DATA_reg[0]/CK (1.3621 1.5726) 

A9/U0_edge_bit_counter/bit_count_reg[0]/CK (1.3601 1.5706) 

A9/U0_deserializer/P_DATA_reg[4]/CK (1.3624 1.5729) 

A9/U0_deserializer/P_DATA_reg[5]/CK (1.3624 1.5729) 

A9/U0_deserializer/P_DATA_reg[3]/CK (1.3624 1.5729) 

A9/U0_deserializer/P_DATA_reg[2]/CK (1.3623 1.5728) 

A9/U0_edge_bit_counter/bit_count_reg[3]/CK (1.3588 1.5693) 

A9/U0_edge_bit_counter/edge_count_reg[0]/CK (1.359 1.5695) 

A9/U0_edge_bit_counter/edge_count_reg[4]/CK (1.3593 1.5698) 

A9/U0_edge_bit_counter/edge_count_reg[5]/CK (1.3593 1.5698) 

A9/U0_edge_bit_counter/bit_count_reg[2]/CK (1.3574 1.5679) 

A9/U0_edge_bit_counter/edge_count_reg[3]/CK (1.3594 1.5699) 

A9/U0_edge_bit_counter/edge_count_reg[2]/CK (1.3595 1.57) 

A9/U0_edge_bit_counter/edge_count_reg[1]/CK (1.3596 1.5701) 

rx_clock__L2_I0/A (1.4212 1.1996) 
rx_clock__L2_I0/Y (1.5391 1.3203) load=0.041187(pf) 

tx_clock__L2_I0/A (1.2567 1.4606) 
tx_clock__L2_I0/Y (1.5377 1.3095) load=0.0469366(pf) 

A3/RdData_reg[3]/CK (1.3934 1.5555) 

A3/Regfile_reg[0][4]/CK (1.3935 1.5556) 

A3/RdData_reg[4]/CK (1.3932 1.5553) 

A3/RdData_reg[1]/CK (1.3934 1.5555) 

A3/Regfile_reg[1][7]/CK (1.3935 1.5556) 

A3/Regfile_reg[0][7]/CK (1.3933 1.5553) 

A3/RdData_reg[5]/CK (1.3932 1.5553) 

A3/Regfile_reg[1][4]/CK (1.3935 1.5556) 

A3/RdData_reg[7]/CK (1.3934 1.5554) 

A3/Regfile_reg[1][3]/CK (1.3936 1.5556) 

A3/RdData_reg[6]/CK (1.3928 1.5549) 

A3/Regfile_reg[1][0]/CK (1.391 1.5531) 

A3/Regfile_reg[0][3]/CK (1.3925 1.5546) 

A3/Regfile_reg[1][1]/CK (1.393 1.555) 

A3/Regfile_reg[0][1]/CK (1.392 1.5541) 

A3/Regfile_reg[0][6]/CK (1.3918 1.5538) 

A3/Regfile_reg[2][0]/CK (1.3915 1.5536) 

A3/Regfile_reg[1][6]/CK (1.3945 1.5566) 

A3/Regfile_reg[0][5]/CK (1.3907 1.5528) 

A3/Regfile_reg[0][2]/CK (1.3914 1.5535) 

A3/Regfile_reg[1][2]/CK (1.3887 1.5507) 

A3/Regfile_reg[1][5]/CK (1.3961 1.5581) 

A3/Regfile_reg[7][7]/CK (1.3868 1.5489) 

A3/Regfile_reg[7][6]/CK (1.3975 1.5596) 

A3/Regfile_reg[7][5]/CK (1.3984 1.5604) 

A3/Regfile_reg[7][4]/CK (1.3987 1.5607) 

A3/Regfile_reg[7][3]/CK (1.3994 1.5614) 

A3/Regfile_reg[7][2]/CK (1.4006 1.5626) 

A3/Regfile_reg[7][1]/CK (1.4012 1.5632) 

A3/Regfile_reg[3][7]/CK (1.4062 1.5681) 

A3/Regfile_reg[4][2]/CK (1.407 1.5689) 

A3/Regfile_reg[3][0]/CK (1.4062 1.5681) 

A3/Regfile_reg[4][0]/CK (1.4065 1.5684) 

A3/Regfile_reg[3][3]/CK (1.4058 1.5677) 

A3/Regfile_reg[4][1]/CK (1.407 1.5689) 

A3/Regfile_reg[3][6]/CK (1.4061 1.5681) 

A3/Regfile_reg[4][7]/CK (1.4053 1.5673) 

A3/Regfile_reg[4][6]/CK (1.4051 1.567) 

A3/Regfile_reg[5][1]/CK (1.4045 1.5664) 

A3/Regfile_reg[4][3]/CK (1.4074 1.5693) 

A3/Regfile_reg[4][4]/CK (1.4075 1.5694) 

A3/Regfile_reg[4][5]/CK (1.4078 1.5697) 

A3/Regfile_reg[6][2]/CK (1.4082 1.5701) 

A3/Regfile_reg[6][0]/CK (1.4079 1.5699) 

A3/Regfile_reg[5][2]/CK (1.4035 1.5654) 

A3/Regfile_reg[5][0]/CK (1.4032 1.5652) 

A3/Regfile_reg[5][7]/CK (1.4081 1.57) 

A3/Regfile_reg[6][1]/CK (1.4081 1.5701) 

A3/Regfile_reg[5][6]/CK (1.4081 1.57) 

A3/Regfile_reg[6][3]/CK (1.4017 1.5637) 

A3/Regfile_reg[6][5]/CK (1.4017 1.5637) 

A3/Regfile_reg[6][7]/CK (1.4015 1.5635) 

A3/Regfile_reg[5][3]/CK (1.4013 1.5633) 

A3/Regfile_reg[5][4]/CK (1.4014 1.5634) 

A3/Regfile_reg[6][6]/CK (1.4016 1.5636) 

A3/Regfile_reg[6][4]/CK (1.4018 1.5637) 

A3/Regfile_reg[5][5]/CK (1.4014 1.5634) 

A3/Regfile_reg[7][0]/CK (1.4012 1.5632) 

A6/A1/memory_reg[1][4]/CK (1.397 1.5592) 

A6/A1/memory_reg[2][4]/CK (1.3988 1.561) 

A6/A1/memory_reg[3][4]/CK (1.3987 1.5609) 

A6/A1/memory_reg[1][5]/CK (1.3991 1.5613) 

A6/A1/memory_reg[1][3]/CK (1.397 1.5592) 

A6/A1/memory_reg[0][4]/CK (1.3982 1.5604) 

A6/A1/memory_reg[0][5]/CK (1.3994 1.5617) 

A6/A1/memory_reg[2][6]/CK (1.3995 1.5617) 

A6/A1/memory_reg[3][3]/CK (1.3969 1.5591) 

A6/A1/memory_reg[2][3]/CK (1.3972 1.5594) 

A6/A1/memory_reg[0][3]/CK (1.3978 1.56) 

A6/A1/memory_reg[0][6]/CK (1.3996 1.5619) 

A6/A1/memory_reg[1][2]/CK (1.3963 1.5585) 

A6/A1/memory_reg[1][6]/CK (1.3997 1.5619) 

A6/A1/memory_reg[0][2]/CK (1.3929 1.5551) 

A6/A1/memory_reg[0][7]/CK (1.3997 1.562) 

A6/A1/memory_reg[2][2]/CK (1.3958 1.558) 

A6/A1/memory_reg[3][2]/CK (1.3929 1.5551) 

A6/A1/memory_reg[1][7]/CK (1.3998 1.562) 

A6/A1/memory_reg[1][0]/CK (1.3929 1.5551) 

A6/A1/memory_reg[1][1]/CK (1.395 1.5572) 

A6/A1/memory_reg[2][0]/CK (1.3928 1.555) 

A6/A1/memory_reg[2][7]/CK (1.3999 1.5621) 

A6/A1/memory_reg[2][1]/CK (1.3947 1.5569) 

A6/A1/memory_reg[3][1]/CK (1.3927 1.5549) 

A6/A1/memory_reg[3][0]/CK (1.3916 1.5538) 

A0/current_state_reg[0]/CK (1.3933 1.5555) 

A6/A1/memory_reg[0][1]/CK (1.3926 1.5547) 

A6/A1/memory_reg[0][0]/CK (1.3915 1.5537) 

A5/reg_sync_bus_reg[6]/CK (1.3916 1.5538) 

A6/A0/w_full_reg/CK (1.3915 1.5537) 

A6/A0/c_counter_reg[1]/CK (1.3914 1.5536) 

A6/A0/c_counter_reg[0]/CK (1.3913 1.5535) 

A5/reg_sync_bus_reg[4]/CK (1.3916 1.5538) 

A6/A0/wptr_reg[0]/CK (1.3914 1.5536) 

A5/reg_sync_bus_reg[7]/CK (1.3916 1.5538) 

A0/current_state_reg[2]/CK (1.3908 1.5529) 

A0/rx_d_vld_tt_reg/CK (1.3887 1.5509) 

A0/current_state_reg[1]/CK (1.3914 1.5536) 

A5/reg_sync_bus_reg[0]/CK (1.3905 1.5527) 

A5/reg_sync_bus_reg[3]/CK (1.3876 1.5498) 

A5/reg_sync_bus_reg[2]/CK (1.3888 1.551) 

A5/reg_sync_bus_reg[1]/CK (1.3889 1.5511) 

A3/Regfile_reg[2][3]/CK (1.3899 1.5521) 

A3/Regfile_reg[2][5]/CK (1.3903 1.5525) 

A3/Regfile_reg[2][7]/CK (1.3895 1.5517) 

A3/RdData_reg[0]/CK (1.3943 1.5565) 

A3/Regfile_reg[2][4]/CK (1.3907 1.5529) 

A3/RdData_valid_reg/CK (1.3945 1.5567) 

A3/Regfile_reg[3][1]/CK (1.391 1.5532) 

A3/Regfile_reg[2][1]/CK (1.3892 1.5514) 

A3/Regfile_reg[2][2]/CK (1.3899 1.5521) 

A3/RdData_reg[2]/CK (1.3944 1.5566) 

A3/Regfile_reg[3][2]/CK (1.3913 1.5534) 

A3/Regfile_reg[3][4]/CK (1.3913 1.5535) 

A3/Regfile_reg[2][6]/CK (1.3913 1.5535) 

A3/Regfile_reg[0][0]/CK (1.3946 1.5568) 

A3/Regfile_reg[3][5]/CK (1.3913 1.5535) 

A6/A1/memory_reg[2][5]/CK (1.3944 1.5565) 

A6/A1/memory_reg[5][3]/CK (1.394 1.556) 

A6/A1/memory_reg[5][4]/CK (1.3939 1.556) 

A6/A1/memory_reg[4][4]/CK (1.3939 1.556) 

A6/A1/memory_reg[5][5]/CK (1.394 1.556) 

A6/A1/memory_reg[4][5]/CK (1.394 1.5561) 

A6/A1/memory_reg[3][5]/CK (1.3943 1.5564) 

A6/A1/memory_reg[6][5]/CK (1.3947 1.5567) 

A6/A1/memory_reg[6][3]/CK (1.3941 1.5562) 

A6/A1/memory_reg[6][4]/CK (1.3938 1.5559) 

A6/A1/memory_reg[4][3]/CK (1.3943 1.5564) 

A6/A1/memory_reg[7][5]/CK (1.3939 1.556) 

A6/A1/memory_reg[4][6]/CK (1.3942 1.5563) 

A6/A1/memory_reg[6][6]/CK (1.3946 1.5567) 

A6/A1/memory_reg[3][6]/CK (1.3943 1.5564) 

A6/A1/memory_reg[7][4]/CK (1.3934 1.5555) 

A6/A1/memory_reg[7][6]/CK (1.3945 1.5566) 

A6/A1/memory_reg[7][3]/CK (1.3926 1.5547) 

A6/A1/memory_reg[5][6]/CK (1.3942 1.5563) 

A6/A1/memory_reg[6][7]/CK (1.3947 1.5568) 

A6/A1/memory_reg[7][2]/CK (1.3921 1.5542) 

A6/A1/memory_reg[5][7]/CK (1.3942 1.5563) 

A6/A1/memory_reg[5][2]/CK (1.3925 1.5546) 

A6/A1/memory_reg[6][1]/CK (1.3913 1.5534) 

A6/A1/memory_reg[7][7]/CK (1.3947 1.5568) 

A6/A1/memory_reg[3][7]/CK (1.3937 1.5558) 

A6/A1/memory_reg[6][2]/CK (1.3923 1.5543) 

A6/A1/memory_reg[6][0]/CK (1.389 1.5511) 

A6/A1/memory_reg[4][2]/CK (1.3937 1.5558) 

A6/A3/sync_reg_reg[2][1]/CK (1.388 1.5501) 

A6/A3/sync_reg_reg[2][0]/CK (1.3879 1.55) 

A6/A3/sync_reg_reg[1][1]/CK (1.3879 1.55) 

A6/A3/sync_reg_reg[0][0]/CK (1.3879 1.55) 

A6/A3/sync_reg_reg[3][0]/CK (1.3878 1.5499) 

A6/A3/sync_reg_reg[0][1]/CK (1.3874 1.5495) 

A6/A3/sync_reg_reg[1][0]/CK (1.3876 1.5497) 

A6/A1/memory_reg[4][7]/CK (1.3867 1.5487) 

A6/A3/sync_reg_reg[3][1]/CK (1.3878 1.5498) 

A6/A1/memory_reg[7][0]/CK (1.3868 1.5489) 

A6/A1/memory_reg[5][0]/CK (1.3863 1.5484) 

A6/A1/memory_reg[5][1]/CK (1.3872 1.5493) 

A6/A1/memory_reg[7][1]/CK (1.3841 1.5462) 

A4/stages_reg[1]/CK (1.3966 1.5587) 

A6/A0/wptr_reg[2]/CK (1.396 1.5581) 

A6/A0/wptr_reg[3]/CK (1.3957 1.5577) 

A6/A0/w_addr_reg[1]/CK (1.3946 1.5567) 

A6/A1/memory_reg[4][1]/CK (1.3936 1.5557) 

A6/A0/wptr_reg[1]/CK (1.3952 1.5573) 

A4/stages_reg[0]/CK (1.397 1.5591) 

A5/reg_enable_bus_reg/CK (1.3968 1.5588) 

A6/A0/w_addr_reg[2]/CK (1.3947 1.5567) 

A6/A0/c_counter_reg[3]/CK (1.3973 1.5594) 

A6/A1/memory_reg[4][0]/CK (1.3936 1.5557) 

A5/reg_stage_reg[0]/CK (1.3971 1.5592) 

A6/A0/w_addr_reg[0]/CK (1.3952 1.5573) 

A5/reg_stage_reg[1]/CK (1.3972 1.5593) 

A6/A0/c_counter_reg[2]/CK (1.3973 1.5594) 

A5/reg_sync_bus_reg[5]/CK (1.3973 1.5593) 

tx_clock__L2_I0/A (1.3528 1.5231) 
tx_clock__L2_I0/Y (1.6001 1.4056) load=0.0469366(pf) 

rx_clock__L3_I0/A (1.474 1.2948) 
rx_clock__L3_I0/Y (1.3571 1.548) load=0.0903209(pf) 

A12/a3/data_set_reg[3]/CK (1.4977 1.7234) 

A12/a3/data_set_reg[1]/CK (1.4977 1.7234) 

A12/a3/counter_reg[2]/CK (1.4942 1.7199) 

A12/a3/data_set_reg[0]/CK (1.4911 1.7168) 

A12/a3/data_set_reg[2]/CK (1.4977 1.7234) 

A12/a1/tx_out_reg/CK (1.4942 1.7199) 

A12/a3/counter_reg[1]/CK (1.4941 1.7198) 

A12/a3/ser_done_reg/CK (1.4942 1.7199) 

A12/a3/data_set_reg[4]/CK (1.4976 1.7233) 

A12/a3/data_set_reg[5]/CK (1.4975 1.7232) 

A12/a0/ser_en_reg/CK (1.4964 1.7221) 

A12/a2/par_bit_reg/CK (1.4939 1.7196) 

A12/a3/counter_reg[0]/CK (1.4935 1.7192) 

A12/a0/mux_sel_reg[1]/CK (1.4963 1.722) 

A12/a3/ser_data_reg/CK (1.491 1.7167) 

A6/A4/sync_reg_reg[1][0]/CK (1.4946 1.7203) 

A12/a0/busy_reg/CK (1.497 1.7227) 

A6/A4/sync_reg_reg[0][0]/CK (1.4964 1.7221) 

A12/a3/data_set_reg[6]/CK (1.4973 1.723) 

A12/a3/data_set_reg[7]/CK (1.4968 1.7225) 

A12/a0/current_state_reg[1]/CK (1.4962 1.7219) 

A6/A4/sync_reg_reg[3][0]/CK (1.4961 1.7218) 

A12/a0/mux_sel_reg[0]/CK (1.4969 1.7226) 

A6/A2/gray_rd_ptr_reg[0]/CK (1.4977 1.7234) 

A6/A4/sync_reg_reg[0][1]/CK (1.4966 1.7223) 

A6/A4/sync_reg_reg[2][1]/CK (1.4968 1.7225) 

A12/a0/current_state_reg[2]/CK (1.4966 1.7223) 

A8/process_reg[1]/CK (1.4968 1.7226) 

A6/A2/rd_ptr_reg[0]/CK (1.4982 1.7239) 

A6/A4/sync_reg_reg[3][1]/CK (1.497 1.7227) 

A8/process_reg[0]/CK (1.4969 1.7226) 

A6/A4/sync_reg_reg[1][1]/CK (1.497 1.7227) 

A6/A2/rd_ptr_reg[2]/CK (1.4982 1.7239) 

A6/A2/gray_rd_ptr_reg[1]/CK (1.4982 1.7239) 

A6/A2/gray_rd_ptr_reg[3]/CK (1.4982 1.7239) 

A6/A2/rd_ptr_reg[1]/CK (1.4982 1.7239) 

A6/A2/rd_ptr_reg[3]/CK (1.4981 1.7238) 

A6/A2/gray_rd_ptr_reg[2]/CK (1.4982 1.7239) 

A6/A4/sync_reg_reg[2][0]/CK (1.4969 1.7226) 

A12/a0/current_state_reg[0]/CK (1.4969 1.7226) 

rx_clock__L3_I0/A (1.5413 1.3225) 
rx_clock__L3_I0/Y (1.3848 1.6153) load=0.0903209(pf) 

tx_clock__L3_I0/A (1.5395 1.3113) 
tx_clock__L3_I0/Y (1.3757 1.6184) load=0.121832(pf) 

tx_clock__L3_I0/A (1.6019 1.4074) 
tx_clock__L3_I0/Y (1.4718 1.6808) load=0.121832(pf) 

A9/U0_data_sampling/sampled_bit_reg/CK (1.3631 1.554) 

A9/U0_uart_fsm/current_state_reg[1]/CK (1.3627 1.5536) 

A9/U0_uart_fsm/current_state_reg[2]/CK (1.3627 1.5536) 

A9/U0_uart_fsm/current_state_reg[0]/CK (1.3623 1.5532) 

A9/U0_strt_chk/strt_glitch_reg/CK (1.3621 1.553) 

A9/U0_data_sampling/Samples_reg[0]/CK (1.3632 1.5541) 

A9/U0_data_sampling/Samples_reg[1]/CK (1.3633 1.5542) 

A9/U0_data_sampling/Samples_reg[2]/CK (1.3633 1.5542) 

A9/U0_edge_bit_counter/bit_count_reg[1]/CK (1.3594 1.5503) 

A9/U0_stp_chk/stp_err_reg/CK (1.3606 1.5515) 

A9/U0_par_chk/par_err_reg/CK (1.3612 1.5521) 

A9/U0_deserializer/P_DATA_reg[7]/CK (1.3616 1.5525) 

A9/U0_deserializer/P_DATA_reg[6]/CK (1.3615 1.5524) 

A9/U0_deserializer/P_DATA_reg[1]/CK (1.3617 1.5526) 

A9/U0_deserializer/P_DATA_reg[0]/CK (1.3619 1.5528) 

A9/U0_edge_bit_counter/bit_count_reg[0]/CK (1.3599 1.5508) 

A9/U0_deserializer/P_DATA_reg[4]/CK (1.3622 1.5531) 

A9/U0_deserializer/P_DATA_reg[5]/CK (1.3622 1.5531) 

A9/U0_deserializer/P_DATA_reg[3]/CK (1.3622 1.5531) 

A9/U0_deserializer/P_DATA_reg[2]/CK (1.3621 1.553) 

A9/U0_edge_bit_counter/bit_count_reg[3]/CK (1.3586 1.5495) 

A9/U0_edge_bit_counter/edge_count_reg[0]/CK (1.3588 1.5497) 

A9/U0_edge_bit_counter/edge_count_reg[4]/CK (1.3591 1.55) 

A9/U0_edge_bit_counter/edge_count_reg[5]/CK (1.3591 1.55) 

A9/U0_edge_bit_counter/bit_count_reg[2]/CK (1.3572 1.5481) 

A9/U0_edge_bit_counter/edge_count_reg[3]/CK (1.3592 1.5501) 

A9/U0_edge_bit_counter/edge_count_reg[2]/CK (1.3593 1.5502) 

A9/U0_edge_bit_counter/edge_count_reg[1]/CK (1.3594 1.5503) 

A9/U0_data_sampling/sampled_bit_reg/CK (1.3908 1.6213) 

A9/U0_uart_fsm/current_state_reg[1]/CK (1.3904 1.6209) 

A9/U0_uart_fsm/current_state_reg[2]/CK (1.3904 1.6209) 

A9/U0_uart_fsm/current_state_reg[0]/CK (1.39 1.6205) 

A9/U0_strt_chk/strt_glitch_reg/CK (1.3898 1.6203) 

A9/U0_data_sampling/Samples_reg[0]/CK (1.3909 1.6214) 

A9/U0_data_sampling/Samples_reg[1]/CK (1.391 1.6215) 

A9/U0_data_sampling/Samples_reg[2]/CK (1.391 1.6215) 

A9/U0_edge_bit_counter/bit_count_reg[1]/CK (1.3871 1.6176) 

A9/U0_stp_chk/stp_err_reg/CK (1.3883 1.6188) 

A9/U0_par_chk/par_err_reg/CK (1.3889 1.6194) 

A9/U0_deserializer/P_DATA_reg[7]/CK (1.3893 1.6198) 

A9/U0_deserializer/P_DATA_reg[6]/CK (1.3892 1.6197) 

A9/U0_deserializer/P_DATA_reg[1]/CK (1.3894 1.6199) 

A9/U0_deserializer/P_DATA_reg[0]/CK (1.3896 1.6201) 

A9/U0_edge_bit_counter/bit_count_reg[0]/CK (1.3876 1.6181) 

A9/U0_deserializer/P_DATA_reg[4]/CK (1.3899 1.6204) 

A9/U0_deserializer/P_DATA_reg[5]/CK (1.3899 1.6204) 

A9/U0_deserializer/P_DATA_reg[3]/CK (1.3899 1.6204) 

A9/U0_deserializer/P_DATA_reg[2]/CK (1.3898 1.6203) 

A9/U0_edge_bit_counter/bit_count_reg[3]/CK (1.3863 1.6168) 

A9/U0_edge_bit_counter/edge_count_reg[0]/CK (1.3865 1.617) 

A9/U0_edge_bit_counter/edge_count_reg[4]/CK (1.3868 1.6173) 

A9/U0_edge_bit_counter/edge_count_reg[5]/CK (1.3868 1.6173) 

A9/U0_edge_bit_counter/bit_count_reg[2]/CK (1.3849 1.6154) 

A9/U0_edge_bit_counter/edge_count_reg[3]/CK (1.3869 1.6174) 

A9/U0_edge_bit_counter/edge_count_reg[2]/CK (1.387 1.6175) 

A9/U0_edge_bit_counter/edge_count_reg[1]/CK (1.3871 1.6176) 

A12/a3/data_set_reg[3]/CK (1.3824 1.6251) 

A12/a3/data_set_reg[1]/CK (1.3824 1.6251) 

A12/a3/counter_reg[2]/CK (1.3789 1.6216) 

A12/a3/data_set_reg[0]/CK (1.3758 1.6185) 

A12/a3/data_set_reg[2]/CK (1.3824 1.6251) 

A12/a1/tx_out_reg/CK (1.3789 1.6216) 

A12/a3/counter_reg[1]/CK (1.3788 1.6215) 

A12/a3/ser_done_reg/CK (1.3789 1.6216) 

A12/a3/data_set_reg[4]/CK (1.3823 1.625) 

A12/a3/data_set_reg[5]/CK (1.3822 1.6249) 

A12/a0/ser_en_reg/CK (1.3811 1.6238) 

A12/a2/par_bit_reg/CK (1.3786 1.6213) 

A12/a3/counter_reg[0]/CK (1.3782 1.6209) 

A12/a0/mux_sel_reg[1]/CK (1.381 1.6237) 

A12/a3/ser_data_reg/CK (1.3757 1.6184) 

A6/A4/sync_reg_reg[1][0]/CK (1.3793 1.622) 

A12/a0/busy_reg/CK (1.3817 1.6244) 

A6/A4/sync_reg_reg[0][0]/CK (1.3811 1.6238) 

A12/a3/data_set_reg[6]/CK (1.382 1.6247) 

A12/a3/data_set_reg[7]/CK (1.3815 1.6242) 

A12/a0/current_state_reg[1]/CK (1.3809 1.6236) 

A6/A4/sync_reg_reg[3][0]/CK (1.3808 1.6235) 

A12/a0/mux_sel_reg[0]/CK (1.3816 1.6243) 

A6/A2/gray_rd_ptr_reg[0]/CK (1.3824 1.6251) 

A6/A4/sync_reg_reg[0][1]/CK (1.3813 1.624) 

A6/A4/sync_reg_reg[2][1]/CK (1.3815 1.6242) 

A12/a0/current_state_reg[2]/CK (1.3813 1.624) 

A8/process_reg[1]/CK (1.3815 1.6243) 

A6/A2/rd_ptr_reg[0]/CK (1.3829 1.6256) 

A6/A4/sync_reg_reg[3][1]/CK (1.3817 1.6244) 

A8/process_reg[0]/CK (1.3816 1.6243) 

A6/A4/sync_reg_reg[1][1]/CK (1.3817 1.6244) 

A6/A2/rd_ptr_reg[2]/CK (1.3829 1.6256) 

A6/A2/gray_rd_ptr_reg[1]/CK (1.3829 1.6256) 

A6/A2/gray_rd_ptr_reg[3]/CK (1.3829 1.6256) 

A6/A2/rd_ptr_reg[1]/CK (1.3829 1.6256) 

A6/A2/rd_ptr_reg[3]/CK (1.3828 1.6255) 

A6/A2/gray_rd_ptr_reg[2]/CK (1.3829 1.6256) 

A6/A4/sync_reg_reg[2][0]/CK (1.3816 1.6243) 

A12/a0/current_state_reg[0]/CK (1.3816 1.6243) 

A12/a3/data_set_reg[3]/CK (1.4785 1.6875) 

A12/a3/data_set_reg[1]/CK (1.4785 1.6875) 

A12/a3/counter_reg[2]/CK (1.475 1.684) 

A12/a3/data_set_reg[0]/CK (1.4719 1.6809) 

A12/a3/data_set_reg[2]/CK (1.4785 1.6875) 

A12/a1/tx_out_reg/CK (1.475 1.684) 

A12/a3/counter_reg[1]/CK (1.4749 1.6839) 

A12/a3/ser_done_reg/CK (1.475 1.684) 

A12/a3/data_set_reg[4]/CK (1.4784 1.6874) 

A12/a3/data_set_reg[5]/CK (1.4783 1.6873) 

A12/a0/ser_en_reg/CK (1.4772 1.6862) 

A12/a2/par_bit_reg/CK (1.4747 1.6837) 

A12/a3/counter_reg[0]/CK (1.4743 1.6833) 

A12/a0/mux_sel_reg[1]/CK (1.4771 1.6861) 

A12/a3/ser_data_reg/CK (1.4718 1.6808) 

A6/A4/sync_reg_reg[1][0]/CK (1.4754 1.6844) 

A12/a0/busy_reg/CK (1.4778 1.6868) 

A6/A4/sync_reg_reg[0][0]/CK (1.4772 1.6862) 

A12/a3/data_set_reg[6]/CK (1.4781 1.6871) 

A12/a3/data_set_reg[7]/CK (1.4776 1.6866) 

A12/a0/current_state_reg[1]/CK (1.477 1.686) 

A6/A4/sync_reg_reg[3][0]/CK (1.4769 1.6859) 

A12/a0/mux_sel_reg[0]/CK (1.4777 1.6867) 

A6/A2/gray_rd_ptr_reg[0]/CK (1.4785 1.6875) 

A6/A4/sync_reg_reg[0][1]/CK (1.4774 1.6864) 

A6/A4/sync_reg_reg[2][1]/CK (1.4776 1.6866) 

A12/a0/current_state_reg[2]/CK (1.4774 1.6864) 

A8/process_reg[1]/CK (1.4776 1.6867) 

A6/A2/rd_ptr_reg[0]/CK (1.479 1.688) 

A6/A4/sync_reg_reg[3][1]/CK (1.4778 1.6868) 

A8/process_reg[0]/CK (1.4777 1.6867) 

A6/A4/sync_reg_reg[1][1]/CK (1.4778 1.6868) 

A6/A2/rd_ptr_reg[2]/CK (1.479 1.688) 

A6/A2/gray_rd_ptr_reg[1]/CK (1.479 1.688) 

A6/A2/gray_rd_ptr_reg[3]/CK (1.479 1.688) 

A6/A2/rd_ptr_reg[1]/CK (1.479 1.688) 

A6/A2/rd_ptr_reg[3]/CK (1.4789 1.6879) 

A6/A2/gray_rd_ptr_reg[2]/CK (1.479 1.688) 

A6/A4/sync_reg_reg[2][0]/CK (1.4777 1.6867) 

A12/a0/current_state_reg[0]/CK (1.4777 1.6867) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 183
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A3/Regfile_reg[6][2]/CK 702.2(ps)
Min trig. edge delay at sink(R): A1/alu_out_reg[0]/CK 674.5(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 674.5~702.2(ps)        0~0(ps)             
Fall Phase Delay               : 731.4~756.7(ps)        0~0(ps)             
Trig. Edge Skew                : 27.7(ps)               200(ps)             
Rise Skew                      : 27.7(ps)               
Fall Skew                      : 25.3(ps)               
Max. Rise Buffer Tran          : 108.3(ps)              50(ps)              
Max. Fall Buffer Tran          : 123(ps)                50(ps)              
Max. Rise Sink Tran            : 112.5(ps)              50(ps)              
Max. Fall Sink Tran            : 104.4(ps)              50(ps)              
Min. Rise Buffer Tran          : 18.4(ps)               0(ps)               
Min. Fall Buffer Tran          : 17.7(ps)               0(ps)               
Min. Rise Sink Tran            : 101.6(ps)              0(ps)               
Min. Fall Sink Tran            : 98.6(ps)               0(ps)               

view setup1_analysis_view : skew = 27.7ps (required = 200ps)
view setup2_analysis_view : skew = 27.7ps (required = 200ps)
view setup3_analysis_view : skew = 27.7ps (required = 200ps)
view hold1_analysis_view : skew = 39.8ps (required = 200ps)
view hold2_analysis_view : skew = 39.8ps (required = 200ps)
view hold3_analysis_view : skew = 39.8ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
ref_clock__L1_I0/A               [108.3 123](ps)        50(ps)              
ref_clock__L2_I0/A               [79.9 55.4](ps)        50(ps)              
A2/U0_TLATNCAX4M/CK              [79.9 55.4](ps)        50(ps)              
ref_clock__L3_I0/A               [60.8 54.8](ps)        50(ps)              
alu_clk_f_clk_gate__L1_I0/A      [94 77.5](ps)          50(ps)              
ref_clock__L4_I2/A               [101 93.4](ps)         50(ps)              
ref_clock__L4_I1/A               [101.1 93.5](ps)       50(ps)              
ref_clock__L4_I0/A               [101 93.4](ps)         50(ps)              
A1/alu_out_reg[3]/CK             [101.6 98.6](ps)       50(ps)              
A1/alu_out_reg[4]/CK             [101.6 98.6](ps)       50(ps)              
A1/alu_out_reg[5]/CK             [101.6 98.6](ps)       50(ps)              
A1/alu_out_reg[1]/CK             [101.6 98.6](ps)       50(ps)              
A1/alu_out_reg[2]/CK             [101.6 98.6](ps)       50(ps)              
A1/alu_out_reg[6]/CK             [101.6 98.6](ps)       50(ps)              
A1/alu_out_reg[7]/CK             [101.6 98.6](ps)       50(ps)              
A1/alu_out_reg[0]/CK             [101.6 98.6](ps)       50(ps)              
A1/out_valid_reg/CK              [101.6 98.6](ps)       50(ps)              
A3/RdData_reg[3]/CK              [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[0][4]/CK          [107.9 100.2](ps)      50(ps)              
A3/RdData_reg[4]/CK              [107.9 100.2](ps)      50(ps)              
A3/RdData_reg[1]/CK              [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[1][7]/CK          [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[0][7]/CK          [107.9 100.2](ps)      50(ps)              
A3/RdData_reg[5]/CK              [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[1][4]/CK          [107.9 100.2](ps)      50(ps)              
A3/RdData_reg[7]/CK              [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[1][3]/CK          [107.9 100.2](ps)      50(ps)              
A3/RdData_reg[6]/CK              [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[1][0]/CK          [108 100.3](ps)        50(ps)              
A3/Regfile_reg[0][3]/CK          [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[1][1]/CK          [108.2 100.6](ps)      50(ps)              
A3/Regfile_reg[0][1]/CK          [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[0][6]/CK          [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[2][0]/CK          [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[1][6]/CK          [108.3 100.8](ps)      50(ps)              
A3/Regfile_reg[0][5]/CK          [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[0][2]/CK          [107.9 100.2](ps)      50(ps)              
A3/Regfile_reg[1][2]/CK          [107.7 100](ps)        50(ps)              
A3/Regfile_reg[1][5]/CK          [108.3 100.9](ps)      50(ps)              
A3/Regfile_reg[7][7]/CK          [107.5 99.7](ps)       50(ps)              
A3/Regfile_reg[7][6]/CK          [108.3 100.9](ps)      50(ps)              
A3/Regfile_reg[7][5]/CK          [108.2 100.9](ps)      50(ps)              
A3/Regfile_reg[7][4]/CK          [108.2 100.9](ps)      50(ps)              
A3/Regfile_reg[7][3]/CK          [108.1 100.8](ps)      50(ps)              
A3/Regfile_reg[7][2]/CK          [108.2 100.8](ps)      50(ps)              
A3/Regfile_reg[7][1]/CK          [108.3 100.7](ps)      50(ps)              
A3/Regfile_reg[3][7]/CK          [108.5 100.8](ps)      50(ps)              
A3/Regfile_reg[4][2]/CK          [108.5 100.8](ps)      50(ps)              
A3/Regfile_reg[3][0]/CK          [108.5 100.8](ps)      50(ps)              
A3/Regfile_reg[4][0]/CK          [108.5 100.8](ps)      50(ps)              
A3/Regfile_reg[3][3]/CK          [108.5 100.8](ps)      50(ps)              
A3/Regfile_reg[4][1]/CK          [108.5 100.8](ps)      50(ps)              
A3/Regfile_reg[3][6]/CK          [108.5 100.8](ps)      50(ps)              
A3/Regfile_reg[4][7]/CK          [108.5 100.7](ps)      50(ps)              
A3/Regfile_reg[4][6]/CK          [108.5 100.7](ps)      50(ps)              
A3/Regfile_reg[5][1]/CK          [108.4 100.7](ps)      50(ps)              
A3/Regfile_reg[4][3]/CK          [108.6 100.8](ps)      50(ps)              
A3/Regfile_reg[4][4]/CK          [108.6 100.8](ps)      50(ps)              
A3/Regfile_reg[4][5]/CK          [108.6 100.9](ps)      50(ps)              
A3/Regfile_reg[6][2]/CK          [108.6 100.9](ps)      50(ps)              
A3/Regfile_reg[6][0]/CK          [108.6 100.9](ps)      50(ps)              
A3/Regfile_reg[5][2]/CK          [108.4 100.6](ps)      50(ps)              
A3/Regfile_reg[5][0]/CK          [108.4 100.6](ps)      50(ps)              
A3/Regfile_reg[5][7]/CK          [108.6 100.9](ps)      50(ps)              
A3/Regfile_reg[6][1]/CK          [108.6 100.9](ps)      50(ps)              
A3/Regfile_reg[5][6]/CK          [108.6 100.9](ps)      50(ps)              
A3/Regfile_reg[6][3]/CK          [108.3 100.6](ps)      50(ps)              
A3/Regfile_reg[6][5]/CK          [108.3 100.6](ps)      50(ps)              
A3/Regfile_reg[6][7]/CK          [108.3 100.7](ps)      50(ps)              
A3/Regfile_reg[5][3]/CK          [108.3 100.7](ps)      50(ps)              
A3/Regfile_reg[5][4]/CK          [108.3 100.7](ps)      50(ps)              
A3/Regfile_reg[6][6]/CK          [108.3 100.7](ps)      50(ps)              
A3/Regfile_reg[6][4]/CK          [108.3 100.6](ps)      50(ps)              
A3/Regfile_reg[5][5]/CK          [108.3 100.7](ps)      50(ps)              
A3/Regfile_reg[7][0]/CK          [108.3 100.7](ps)      50(ps)              
A6/A1/memory_reg[1][4]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[2][4]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[3][4]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[1][5]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[1][3]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[0][4]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[0][5]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[2][6]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[3][3]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[2][3]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[0][3]/CK        [112.3 104.3](ps)      50(ps)              
A6/A1/memory_reg[0][6]/CK        [112.3 104.4](ps)      50(ps)              
A6/A1/memory_reg[1][2]/CK        [112.4 104.3](ps)      50(ps)              
A6/A1/memory_reg[1][6]/CK        [112.3 104.4](ps)      50(ps)              
A6/A1/memory_reg[0][2]/CK        [112.5 104.2](ps)      50(ps)              
A6/A1/memory_reg[0][7]/CK        [112.3 104.4](ps)      50(ps)              
A6/A1/memory_reg[2][2]/CK        [112.4 104.3](ps)      50(ps)              
A6/A1/memory_reg[3][2]/CK        [112.5 104.2](ps)      50(ps)              
A6/A1/memory_reg[1][7]/CK        [112.3 104.4](ps)      50(ps)              
A6/A1/memory_reg[1][0]/CK        [112.5 104.2](ps)      50(ps)              
A6/A1/memory_reg[1][1]/CK        [112.4 104.3](ps)      50(ps)              
A6/A1/memory_reg[2][0]/CK        [112.5 104.2](ps)      50(ps)              
A6/A1/memory_reg[2][7]/CK        [112.3 104.4](ps)      50(ps)              
A6/A1/memory_reg[2][1]/CK        [112.4 104.3](ps)      50(ps)              
A6/A1/memory_reg[3][1]/CK        [112.5 104.2](ps)      50(ps)              
A6/A1/memory_reg[3][0]/CK        [112.5 104.2](ps)      50(ps)              
A0/current_state_reg[0]/CK       [112.5 104.2](ps)      50(ps)              
A6/A1/memory_reg[0][1]/CK        [112.5 104.2](ps)      50(ps)              
A6/A1/memory_reg[0][0]/CK        [112.5 104.2](ps)      50(ps)              
A5/reg_sync_bus_reg[6]/CK        [112.5 104.2](ps)      50(ps)              
A6/A0/w_full_reg/CK              [112.5 104.2](ps)      50(ps)              
A6/A0/c_counter_reg[1]/CK        [112.5 104.2](ps)      50(ps)              
A6/A0/c_counter_reg[0]/CK        [112.5 104.2](ps)      50(ps)              
A5/reg_sync_bus_reg[4]/CK        [112.5 104.2](ps)      50(ps)              
A6/A0/wptr_reg[0]/CK             [112.5 104.2](ps)      50(ps)              
A5/reg_sync_bus_reg[7]/CK        [112.5 104.2](ps)      50(ps)              
A0/current_state_reg[2]/CK       [112.5 104.2](ps)      50(ps)              
A0/rx_d_vld_tt_reg/CK            [112.5 104.2](ps)      50(ps)              
A0/current_state_reg[1]/CK       [112.5 104.2](ps)      50(ps)              
A5/reg_sync_bus_reg[0]/CK        [112.4 104.1](ps)      50(ps)              
A5/reg_sync_bus_reg[3]/CK        [112.4 104.2](ps)      50(ps)              
A5/reg_sync_bus_reg[2]/CK        [112.4 104.1](ps)      50(ps)              
A5/reg_sync_bus_reg[1]/CK        [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[2][3]/CK          [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[2][5]/CK          [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[2][7]/CK          [112.4 104.1](ps)      50(ps)              
A3/RdData_reg[0]/CK              [112.4 104.3](ps)      50(ps)              
A3/Regfile_reg[2][4]/CK          [112.4 104.1](ps)      50(ps)              
A3/RdData_valid_reg/CK           [112.4 104.3](ps)      50(ps)              
A3/Regfile_reg[3][1]/CK          [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[2][1]/CK          [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[2][2]/CK          [112.4 104.1](ps)      50(ps)              
A3/RdData_reg[2]/CK              [112.4 104.3](ps)      50(ps)              
A3/Regfile_reg[3][2]/CK          [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[3][4]/CK          [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[2][6]/CK          [112.4 104.1](ps)      50(ps)              
A3/Regfile_reg[0][0]/CK          [112.4 104.3](ps)      50(ps)              
A3/Regfile_reg[3][5]/CK          [112.4 104.1](ps)      50(ps)              
A6/A1/memory_reg[2][5]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[5][3]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[5][4]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[4][4]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[5][5]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[4][5]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[3][5]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[6][5]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[6][3]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[6][4]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[4][3]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[7][5]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[4][6]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[6][6]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[3][6]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[7][4]/CK        [108.5 100.7](ps)      50(ps)              
A6/A1/memory_reg[7][6]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[7][3]/CK        [108.5 100.7](ps)      50(ps)              
A6/A1/memory_reg[5][6]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[6][7]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[7][2]/CK        [108.5 100.7](ps)      50(ps)              
A6/A1/memory_reg[5][7]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[5][2]/CK        [108.5 100.7](ps)      50(ps)              
A6/A1/memory_reg[6][1]/CK        [108.6 100.7](ps)      50(ps)              
A6/A1/memory_reg[7][7]/CK        [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[3][7]/CK        [108.5 100.7](ps)      50(ps)              
A6/A1/memory_reg[6][2]/CK        [108.5 100.7](ps)      50(ps)              
A6/A1/memory_reg[6][0]/CK        [108.6 100.7](ps)      50(ps)              
A6/A1/memory_reg[4][2]/CK        [108.5 100.7](ps)      50(ps)              
A6/A3/sync_reg_reg[2][1]/CK      [108.5 100.6](ps)      50(ps)              
A6/A3/sync_reg_reg[2][0]/CK      [108.5 100.6](ps)      50(ps)              
A6/A3/sync_reg_reg[1][1]/CK      [108.5 100.6](ps)      50(ps)              
A6/A3/sync_reg_reg[0][0]/CK      [108.5 100.6](ps)      50(ps)              
A6/A3/sync_reg_reg[3][0]/CK      [108.5 100.6](ps)      50(ps)              
A6/A3/sync_reg_reg[0][1]/CK      [108.5 100.6](ps)      50(ps)              
A6/A3/sync_reg_reg[1][0]/CK      [108.5 100.6](ps)      50(ps)              
A6/A1/memory_reg[4][7]/CK        [108.5 100.6](ps)      50(ps)              
A6/A3/sync_reg_reg[3][1]/CK      [108.5 100.6](ps)      50(ps)              
A6/A1/memory_reg[7][0]/CK        [108.5 100.6](ps)      50(ps)              
A6/A1/memory_reg[5][0]/CK        [108.5 100.6](ps)      50(ps)              
A6/A1/memory_reg[5][1]/CK        [108.6 100.6](ps)      50(ps)              
A6/A1/memory_reg[7][1]/CK        [108.5 100.4](ps)      50(ps)              
A4/stages_reg[1]/CK              [108.3 100.5](ps)      50(ps)              
A6/A0/wptr_reg[2]/CK             [108.3 100.5](ps)      50(ps)              
A6/A0/wptr_reg[3]/CK             [108.3 100.6](ps)      50(ps)              
A6/A0/w_addr_reg[1]/CK           [108.4 100.6](ps)      50(ps)              
A6/A1/memory_reg[4][1]/CK        [108.5 100.7](ps)      50(ps)              
A6/A0/wptr_reg[1]/CK             [108.4 100.6](ps)      50(ps)              
A4/stages_reg[0]/CK              [108.4 100.5](ps)      50(ps)              
A5/reg_enable_bus_reg/CK         [108.4 100.5](ps)      50(ps)              
A6/A0/w_addr_reg[2]/CK           [108.4 100.6](ps)      50(ps)              
A6/A0/c_counter_reg[3]/CK        [108.4 100.4](ps)      50(ps)              
A6/A1/memory_reg[4][0]/CK        [108.5 100.7](ps)      50(ps)              
A5/reg_stage_reg[0]/CK           [108.4 100.4](ps)      50(ps)              
A6/A0/w_addr_reg[0]/CK           [108.3 100.6](ps)      50(ps)              
A5/reg_stage_reg[1]/CK           [108.4 100.4](ps)      50(ps)              
A6/A0/c_counter_reg[2]/CK        [108.4 100.4](ps)      50(ps)              
A5/reg_sync_bus_reg[5]/CK        [108.4 100.4](ps)      50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 183
     Rise Delay	   : [674.5(ps)  702.2(ps)]
     Rise Skew	   : 27.7(ps)
     Fall Delay	   : [731.4(ps)  756.7(ps)]
     Fall Skew	   : 25.3(ps)


  Child Tree 1 from b0/U1/A: 
     nrSink : 183
     Rise Delay [674.5(ps)  702.2(ps)] Skew [27.7(ps)]
     Fall Delay[731.4(ps)  756.7(ps)] Skew=[25.3(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: b0/U1/A [47.3(ps) 48.9(ps)]
OUTPUT_TERM: b0/U1/Y [246.6(ps) 276.2(ps)]

Main Tree: 
     nrSink         : 183
     Rise Delay	   : [674.5(ps)  702.2(ps)]
     Rise Skew	   : 27.7(ps)
     Fall Delay	   : [731.4(ps)  756.7(ps)]
     Fall Skew	   : 25.3(ps)


  Child Tree 1 from A2/U0_TLATNCAX4M/CK: 
     nrSink : 9
     Rise Delay [674.5(ps)  675.6(ps)] Skew [1.1(ps)]
     Fall Delay[755.6(ps)  756.7(ps)] Skew=[1.1(ps)]


  Main Tree from b0/U1/Y w/o tracing through gates: 
     nrSink : 174
     nrGate : 1
     Rise Delay [678.1(ps)  702.2(ps)] Skew [24.1(ps)]
     Fall Delay [731.4(ps)  755.3(ps)] Skew=[23.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: A2/U0_TLATNCAX4M/CK [372.9(ps) 427.9(ps)]
OUTPUT_TERM: A2/U0_TLATNCAX4M/ECK [516.1(ps) 593.4(ps)]

Main Tree: 
     nrSink         : 9
     Rise Delay	   : [674.5(ps)  675.6(ps)]
     Rise Skew	   : 1.1(ps)
     Fall Delay	   : [755.6(ps)  756.7(ps)]
     Fall Skew	   : 1.1(ps)


  Main Tree from A2/U0_TLATNCAX4M/ECK w/o tracing through gates: 
     nrSink : 9
     nrGate : 0
     Rise Delay [674.5(ps)  675.6(ps)] Skew [1.1(ps)]
     Fall Delay [755.6(ps)  756.7(ps)] Skew=[1.1(ps)]


REF_CLK (0 0) load=0.0473993(pf) 

REF_CLK__L1_I0/A (0.0017 0.0017) 
REF_CLK__L1_I0/Y (0.0221 0.0238) load=0.0100568(pf) 

REF_CLK__L2_I0/A (0.0223 0.024) 
REF_CLK__L2_I0/Y (0.0472 0.0488) load=0.00410485(pf) 

b0/U1/A (0.0473 0.0489) 
b0/U1/Y (0.2466 0.2762) load=0.0127268(pf) 

ref_clock__L1_I0/A (0.2472 0.2768) 
ref_clock__L1_I0/Y (0.3683 0.4233) load=0.0408713(pf) 

ref_clock__L2_I0/A (0.3716 0.4266) 
ref_clock__L2_I0/Y (0.4927 0.5462) load=0.0460867(pf) 

A2/U0_TLATNCAX4M/CK (0.3729 0.4279) 
A2/U0_TLATNCAX4M/ECK (0.5161 0.5934) load=0.00348847(pf) 

ref_clock__L3_I0/A (0.4937 0.5472) 
ref_clock__L3_I0/Y (0.6255 0.5739) load=0.163689(pf) 

alu_clk_f_clk_gate__L1_I0/A (0.5161 0.5934) 
alu_clk_f_clk_gate__L1_I0/Y (0.6743 0.7554) load=0.0275666(pf) 

ref_clock__L4_I2/A (0.6363 0.5847) 
ref_clock__L4_I2/Y (0.6768 0.7301) load=0.173225(pf) 

ref_clock__L4_I1/A (0.6336 0.582) 
ref_clock__L4_I1/Y (0.6773 0.7307) load=0.184663(pf) 

ref_clock__L4_I0/A (0.6325 0.5809) 
ref_clock__L4_I0/Y (0.6738 0.7271) load=0.17596(pf) 

A1/alu_out_reg[3]/CK (0.6756 0.7567) 

A1/alu_out_reg[4]/CK (0.6755 0.7566) 

A1/alu_out_reg[5]/CK (0.6755 0.7566) 

A1/alu_out_reg[1]/CK (0.6755 0.7566) 

A1/alu_out_reg[2]/CK (0.6755 0.7566) 

A1/alu_out_reg[6]/CK (0.6752 0.7563) 

A1/alu_out_reg[7]/CK (0.6753 0.7564) 

A1/alu_out_reg[0]/CK (0.6745 0.7556) 

A1/out_valid_reg/CK (0.675 0.7561) 

A3/RdData_reg[3]/CK (0.6874 0.7407) 

A3/Regfile_reg[0][4]/CK (0.6875 0.7408) 

A3/RdData_reg[4]/CK (0.6872 0.7405) 

A3/RdData_reg[1]/CK (0.6874 0.7407) 

A3/Regfile_reg[1][7]/CK (0.6875 0.7408) 

A3/Regfile_reg[0][7]/CK (0.6873 0.7405) 

A3/RdData_reg[5]/CK (0.6872 0.7405) 

A3/Regfile_reg[1][4]/CK (0.6875 0.7408) 

A3/RdData_reg[7]/CK (0.6874 0.7406) 

A3/Regfile_reg[1][3]/CK (0.6876 0.7408) 

A3/RdData_reg[6]/CK (0.6868 0.7401) 

A3/Regfile_reg[1][0]/CK (0.685 0.7383) 

A3/Regfile_reg[0][3]/CK (0.6865 0.7398) 

A3/Regfile_reg[1][1]/CK (0.687 0.7402) 

A3/Regfile_reg[0][1]/CK (0.686 0.7393) 

A3/Regfile_reg[0][6]/CK (0.6858 0.739) 

A3/Regfile_reg[2][0]/CK (0.6855 0.7388) 

A3/Regfile_reg[1][6]/CK (0.6885 0.7418) 

A3/Regfile_reg[0][5]/CK (0.6847 0.738) 

A3/Regfile_reg[0][2]/CK (0.6854 0.7387) 

A3/Regfile_reg[1][2]/CK (0.6827 0.7359) 

A3/Regfile_reg[1][5]/CK (0.6901 0.7433) 

A3/Regfile_reg[7][7]/CK (0.6808 0.7341) 

A3/Regfile_reg[7][6]/CK (0.6915 0.7448) 

A3/Regfile_reg[7][5]/CK (0.6924 0.7456) 

A3/Regfile_reg[7][4]/CK (0.6927 0.7459) 

A3/Regfile_reg[7][3]/CK (0.6934 0.7466) 

A3/Regfile_reg[7][2]/CK (0.6946 0.7478) 

A3/Regfile_reg[7][1]/CK (0.6952 0.7484) 

A3/Regfile_reg[3][7]/CK (0.7002 0.7533) 

A3/Regfile_reg[4][2]/CK (0.701 0.7541) 

A3/Regfile_reg[3][0]/CK (0.7002 0.7533) 

A3/Regfile_reg[4][0]/CK (0.7005 0.7536) 

A3/Regfile_reg[3][3]/CK (0.6998 0.7529) 

A3/Regfile_reg[4][1]/CK (0.701 0.7541) 

A3/Regfile_reg[3][6]/CK (0.7001 0.7533) 

A3/Regfile_reg[4][7]/CK (0.6993 0.7525) 

A3/Regfile_reg[4][6]/CK (0.6991 0.7522) 

A3/Regfile_reg[5][1]/CK (0.6985 0.7516) 

A3/Regfile_reg[4][3]/CK (0.7014 0.7545) 

A3/Regfile_reg[4][4]/CK (0.7015 0.7546) 

A3/Regfile_reg[4][5]/CK (0.7018 0.7549) 

A3/Regfile_reg[6][2]/CK (0.7022 0.7553) 

A3/Regfile_reg[6][0]/CK (0.7019 0.7551) 

A3/Regfile_reg[5][2]/CK (0.6975 0.7506) 

A3/Regfile_reg[5][0]/CK (0.6972 0.7504) 

A3/Regfile_reg[5][7]/CK (0.7021 0.7552) 

A3/Regfile_reg[6][1]/CK (0.7021 0.7553) 

A3/Regfile_reg[5][6]/CK (0.7021 0.7552) 

A3/Regfile_reg[6][3]/CK (0.6957 0.7489) 

A3/Regfile_reg[6][5]/CK (0.6957 0.7489) 

A3/Regfile_reg[6][7]/CK (0.6955 0.7487) 

A3/Regfile_reg[5][3]/CK (0.6953 0.7485) 

A3/Regfile_reg[5][4]/CK (0.6954 0.7486) 

A3/Regfile_reg[6][6]/CK (0.6956 0.7488) 

A3/Regfile_reg[6][4]/CK (0.6958 0.7489) 

A3/Regfile_reg[5][5]/CK (0.6954 0.7486) 

A3/Regfile_reg[7][0]/CK (0.6952 0.7484) 

A6/A1/memory_reg[1][4]/CK (0.691 0.7444) 

A6/A1/memory_reg[2][4]/CK (0.6928 0.7462) 

A6/A1/memory_reg[3][4]/CK (0.6927 0.7461) 

A6/A1/memory_reg[1][5]/CK (0.6931 0.7465) 

A6/A1/memory_reg[1][3]/CK (0.691 0.7444) 

A6/A1/memory_reg[0][4]/CK (0.6922 0.7456) 

A6/A1/memory_reg[0][5]/CK (0.6934 0.7469) 

A6/A1/memory_reg[2][6]/CK (0.6935 0.7469) 

A6/A1/memory_reg[3][3]/CK (0.6909 0.7443) 

A6/A1/memory_reg[2][3]/CK (0.6912 0.7446) 

A6/A1/memory_reg[0][3]/CK (0.6918 0.7452) 

A6/A1/memory_reg[0][6]/CK (0.6936 0.7471) 

A6/A1/memory_reg[1][2]/CK (0.6903 0.7437) 

A6/A1/memory_reg[1][6]/CK (0.6937 0.7471) 

A6/A1/memory_reg[0][2]/CK (0.6869 0.7403) 

A6/A1/memory_reg[0][7]/CK (0.6937 0.7472) 

A6/A1/memory_reg[2][2]/CK (0.6898 0.7432) 

A6/A1/memory_reg[3][2]/CK (0.6869 0.7403) 

A6/A1/memory_reg[1][7]/CK (0.6938 0.7472) 

A6/A1/memory_reg[1][0]/CK (0.6869 0.7403) 

A6/A1/memory_reg[1][1]/CK (0.689 0.7424) 

A6/A1/memory_reg[2][0]/CK (0.6868 0.7402) 

A6/A1/memory_reg[2][7]/CK (0.6939 0.7473) 

A6/A1/memory_reg[2][1]/CK (0.6887 0.7421) 

A6/A1/memory_reg[3][1]/CK (0.6867 0.7401) 

A6/A1/memory_reg[3][0]/CK (0.6856 0.739) 

A0/current_state_reg[0]/CK (0.6873 0.7407) 

A6/A1/memory_reg[0][1]/CK (0.6866 0.7399) 

A6/A1/memory_reg[0][0]/CK (0.6855 0.7389) 

A5/reg_sync_bus_reg[6]/CK (0.6856 0.739) 

A6/A0/w_full_reg/CK (0.6855 0.7389) 

A6/A0/c_counter_reg[1]/CK (0.6854 0.7388) 

A6/A0/c_counter_reg[0]/CK (0.6853 0.7387) 

A5/reg_sync_bus_reg[4]/CK (0.6856 0.739) 

A6/A0/wptr_reg[0]/CK (0.6854 0.7388) 

A5/reg_sync_bus_reg[7]/CK (0.6856 0.739) 

A0/current_state_reg[2]/CK (0.6848 0.7381) 

A0/rx_d_vld_tt_reg/CK (0.6827 0.7361) 

A0/current_state_reg[1]/CK (0.6854 0.7388) 

A5/reg_sync_bus_reg[0]/CK (0.6845 0.7379) 

A5/reg_sync_bus_reg[3]/CK (0.6816 0.735) 

A5/reg_sync_bus_reg[2]/CK (0.6828 0.7362) 

A5/reg_sync_bus_reg[1]/CK (0.6829 0.7363) 

A3/Regfile_reg[2][3]/CK (0.6839 0.7373) 

A3/Regfile_reg[2][5]/CK (0.6843 0.7377) 

A3/Regfile_reg[2][7]/CK (0.6835 0.7369) 

A3/RdData_reg[0]/CK (0.6883 0.7417) 

A3/Regfile_reg[2][4]/CK (0.6847 0.7381) 

A3/RdData_valid_reg/CK (0.6885 0.7419) 

A3/Regfile_reg[3][1]/CK (0.685 0.7384) 

A3/Regfile_reg[2][1]/CK (0.6832 0.7366) 

A3/Regfile_reg[2][2]/CK (0.6839 0.7373) 

A3/RdData_reg[2]/CK (0.6884 0.7418) 

A3/Regfile_reg[3][2]/CK (0.6853 0.7386) 

A3/Regfile_reg[3][4]/CK (0.6853 0.7387) 

A3/Regfile_reg[2][6]/CK (0.6853 0.7387) 

A3/Regfile_reg[0][0]/CK (0.6886 0.742) 

A3/Regfile_reg[3][5]/CK (0.6853 0.7387) 

A6/A1/memory_reg[2][5]/CK (0.6884 0.7417) 

A6/A1/memory_reg[5][3]/CK (0.688 0.7412) 

A6/A1/memory_reg[5][4]/CK (0.6879 0.7412) 

A6/A1/memory_reg[4][4]/CK (0.6879 0.7412) 

A6/A1/memory_reg[5][5]/CK (0.688 0.7412) 

A6/A1/memory_reg[4][5]/CK (0.688 0.7413) 

A6/A1/memory_reg[3][5]/CK (0.6883 0.7416) 

A6/A1/memory_reg[6][5]/CK (0.6887 0.7419) 

A6/A1/memory_reg[6][3]/CK (0.6881 0.7414) 

A6/A1/memory_reg[6][4]/CK (0.6878 0.7411) 

A6/A1/memory_reg[4][3]/CK (0.6883 0.7416) 

A6/A1/memory_reg[7][5]/CK (0.6879 0.7412) 

A6/A1/memory_reg[4][6]/CK (0.6882 0.7415) 

A6/A1/memory_reg[6][6]/CK (0.6886 0.7419) 

A6/A1/memory_reg[3][6]/CK (0.6883 0.7416) 

A6/A1/memory_reg[7][4]/CK (0.6874 0.7407) 

A6/A1/memory_reg[7][6]/CK (0.6885 0.7418) 

A6/A1/memory_reg[7][3]/CK (0.6866 0.7399) 

A6/A1/memory_reg[5][6]/CK (0.6882 0.7415) 

A6/A1/memory_reg[6][7]/CK (0.6887 0.742) 

A6/A1/memory_reg[7][2]/CK (0.6861 0.7394) 

A6/A1/memory_reg[5][7]/CK (0.6882 0.7415) 

A6/A1/memory_reg[5][2]/CK (0.6865 0.7398) 

A6/A1/memory_reg[6][1]/CK (0.6853 0.7386) 

A6/A1/memory_reg[7][7]/CK (0.6887 0.742) 

A6/A1/memory_reg[3][7]/CK (0.6877 0.741) 

A6/A1/memory_reg[6][2]/CK (0.6863 0.7395) 

A6/A1/memory_reg[6][0]/CK (0.683 0.7363) 

A6/A1/memory_reg[4][2]/CK (0.6877 0.741) 

A6/A3/sync_reg_reg[2][1]/CK (0.682 0.7353) 

A6/A3/sync_reg_reg[2][0]/CK (0.6819 0.7352) 

A6/A3/sync_reg_reg[1][1]/CK (0.6819 0.7352) 

A6/A3/sync_reg_reg[0][0]/CK (0.6819 0.7352) 

A6/A3/sync_reg_reg[3][0]/CK (0.6818 0.7351) 

A6/A3/sync_reg_reg[0][1]/CK (0.6814 0.7347) 

A6/A3/sync_reg_reg[1][0]/CK (0.6816 0.7349) 

A6/A1/memory_reg[4][7]/CK (0.6807 0.7339) 

A6/A3/sync_reg_reg[3][1]/CK (0.6818 0.735) 

A6/A1/memory_reg[7][0]/CK (0.6808 0.7341) 

A6/A1/memory_reg[5][0]/CK (0.6803 0.7336) 

A6/A1/memory_reg[5][1]/CK (0.6812 0.7345) 

A6/A1/memory_reg[7][1]/CK (0.6781 0.7314) 

A4/stages_reg[1]/CK (0.6906 0.7439) 

A6/A0/wptr_reg[2]/CK (0.69 0.7433) 

A6/A0/wptr_reg[3]/CK (0.6897 0.7429) 

A6/A0/w_addr_reg[1]/CK (0.6886 0.7419) 

A6/A1/memory_reg[4][1]/CK (0.6876 0.7409) 

A6/A0/wptr_reg[1]/CK (0.6892 0.7425) 

A4/stages_reg[0]/CK (0.691 0.7443) 

A5/reg_enable_bus_reg/CK (0.6908 0.744) 

A6/A0/w_addr_reg[2]/CK (0.6887 0.7419) 

A6/A0/c_counter_reg[3]/CK (0.6913 0.7446) 

A6/A1/memory_reg[4][0]/CK (0.6876 0.7409) 

A5/reg_stage_reg[0]/CK (0.6911 0.7444) 

A6/A0/w_addr_reg[0]/CK (0.6892 0.7425) 

A5/reg_stage_reg[1]/CK (0.6912 0.7445) 

A6/A0/c_counter_reg[2]/CK (0.6913 0.7446) 

A5/reg_sync_bus_reg[5]/CK (0.6913 0.7445) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 86
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): A6/A2/rd_ptr_reg[0]/CK 1471.3(ps)
Min trig. edge delay at sink(R): A11/count_reg[0]/CK 1299.5(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1299.5~1471.3(ps)      0~0(ps)             
Fall Phase Delay               : 1271.5~1697(ps)        0~0(ps)             
Trig. Edge Skew                : 171.8(ps)              200(ps)             
Rise Skew                      : 171.8(ps)              
Fall Skew                      : 425.5(ps)              
Max. Rise Buffer Tran          : 127.6(ps)              50(ps)              
Max. Fall Buffer Tran          : 135.3(ps)              50(ps)              
Max. Rise Sink Tran            : 79.5(ps)               50(ps)              
Max. Fall Sink Tran            : 75.4(ps)               50(ps)              
Min. Rise Buffer Tran          : 19.8(ps)               0(ps)               
Min. Fall Buffer Tran          : 18.9(ps)               0(ps)               
Min. Rise Sink Tran            : 54.5(ps)               0(ps)               
Min. Fall Sink Tran            : 50.5(ps)               0(ps)               

view setup1_analysis_view : skew = 171.8ps (required = 200ps)
view setup2_analysis_view : skew = 171.8ps (required = 200ps)
view setup3_analysis_view : skew = 171.8ps (required = 200ps)
view hold1_analysis_view : skew = 85.5ps (required = 200ps)
view hold2_analysis_view : skew = 85.5ps (required = 200ps)
view hold3_analysis_view : skew = 85.5ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
uart_clock__L1_I0/A              [90 80](ps)            50(ps)              
uart_clock__L2_I1/A              [127.6 64.9](ps)       50(ps)              
uart_clock__L2_I0/A              [127.6 64.9](ps)       50(ps)              
uart_clock__L3_I1/A              [105.1 67.5](ps)       50(ps)              
uart_clock__L3_I0/A              [105.1 67.5](ps)       50(ps)              
A11/div_clk_reg/CK               [126.6 135.3](ps)      50(ps)              
A10/div_clk_reg/CK               [126.6 135.3](ps)      50(ps)              
uart_clock__L4_I1/A              [82.2 89.2](ps)        50(ps)              
uart_clock__L4_I0/A              [112.3 121.5](ps)      50(ps)              
A11/U16/B                        [112.3 94.3](ps)       50(ps)              
A10/U15/B                        [96 85.3](ps)          50(ps)              
uart_clock__L5_I1/A              [87.9 95.4](ps)        50(ps)              
uart_clock__L5_I0/A              [64.6 58.1](ps)        50(ps)              
o_div_clk_tx__L1_I0/A            [104.3 98.7](ps)       50(ps)              
b2/U1/A                          [80.4 85.3](ps)        50(ps)              
uart_clock__L6_I0/A              [78.7 85.5](ps)        50(ps)              
b3/U1/A                          [69.5 48.6](ps)        50(ps)              
rx_clock__L1_I0/A                [106.7 88.6](ps)       50(ps)              
uart_clock__L7_I0/A              [82.9 90](ps)          50(ps)              
o_div_clk_tx__L1_I0/A            [100.6 85.4](ps)       50(ps)              
b2/U1/A                          [76.4 72.7](ps)        50(ps)              
tx_clock__L1_I0/A                [100 85.2](ps)         50(ps)              
rx_clock__L2_I0/A                [96.3 51.2](ps)        50(ps)              
uart_clock__L8_I0/A              [78.2 71.6](ps)        50(ps)              
b3/U1/A                          [69.5 48.6](ps)        50(ps)              
rx_clock__L1_I0/A                [106.7 88.6](ps)       50(ps)              
tx_clock__L2_I0/A                [86.2 55.8](ps)        50(ps)              
rx_clock__L3_I0/A                [86.2 55.3](ps)        50(ps)              
A11/count_reg[3]/CK              [54.5 50.5](ps)        50(ps)              
A11/count_reg[4]/CK              [54.5 50.5](ps)        50(ps)              
A11/count_reg[6]/CK              [54.5 50.5](ps)        50(ps)              
A11/count_reg[5]/CK              [54.5 50.5](ps)        50(ps)              
A11/count_reg[1]/CK              [54.5 50.5](ps)        50(ps)              
A11/count_reg[2]/CK              [54.5 50.5](ps)        50(ps)              
A10/count_reg[5]/CK              [54.5 50.5](ps)        50(ps)              
A10/count_reg[4]/CK              [54.5 50.5](ps)        50(ps)              
A10/count_reg[2]/CK              [54.5 50.5](ps)        50(ps)              
A10/count_reg[3]/CK              [54.5 50.5](ps)        50(ps)              
A10/count_reg[6]/CK              [54.5 50.5](ps)        50(ps)              
A11/count_reg[0]/CK              [54.5 50.5](ps)        50(ps)              
A11/odd_edge_tog_reg/CK          [54.5 50.5](ps)        50(ps)              
A10/count_reg[0]/CK              [54.5 50.5](ps)        50(ps)              
A10/odd_edge_tog_reg/CK          [54.5 50.5](ps)        50(ps)              
A10/count_reg[1]/CK              [54.5 50.5](ps)        50(ps)              
A7/stages_reg[0]/CK              [54.5 50.5](ps)        50(ps)              
A7/stages_reg[1]/CK              [54.5 50.5](ps)        50(ps)              
tx_clock__L1_I0/A                [100 85.2](ps)         50(ps)              
rx_clock__L2_I0/A                [96.3 51.2](ps)        50(ps)              
tx_clock__L3_I0/A                [99.1 47.8](ps)        50(ps)              
A9/U0_data_sampling/sampled_bit_reg/CK[73.1 73.1](ps)        50(ps)              
A9/U0_uart_fsm/current_state_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_uart_fsm/current_state_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_uart_fsm/current_state_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_strt_chk/strt_glitch_reg/CK[73.1 73.1](ps)        50(ps)              
A9/U0_data_sampling/Samples_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_data_sampling/Samples_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_data_sampling/Samples_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_stp_chk/stp_err_reg/CK     [73.1 73.1](ps)        50(ps)              
A9/U0_par_chk/par_err_reg/CK     [73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[7]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[6]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[4]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[5]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[3]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[3]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[4]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[5]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[3]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[1]/CK[73.1 73.1](ps)        50(ps)              
tx_clock__L2_I0/A                [86.2 55.8](ps)        50(ps)              
rx_clock__L3_I0/A                [86.2 55.3](ps)        50(ps)              
A12/a3/data_set_reg[3]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[1]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/counter_reg[2]/CK         [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[0]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[2]/CK        [79.5 75.4](ps)        50(ps)              
A12/a1/tx_out_reg/CK             [79.5 75.4](ps)        50(ps)              
A12/a3/counter_reg[1]/CK         [79.5 75.4](ps)        50(ps)              
A12/a3/ser_done_reg/CK           [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[4]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[5]/CK        [79.5 75.4](ps)        50(ps)              
A12/a0/ser_en_reg/CK             [79.5 75.4](ps)        50(ps)              
A12/a2/par_bit_reg/CK            [79.5 75.4](ps)        50(ps)              
A12/a3/counter_reg[0]/CK         [79.5 75.4](ps)        50(ps)              
A12/a0/mux_sel_reg[1]/CK         [79.5 75.4](ps)        50(ps)              
A12/a3/ser_data_reg/CK           [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[1][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/busy_reg/CK               [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[0][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[6]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[7]/CK        [79.5 75.4](ps)        50(ps)              
A12/a0/current_state_reg[1]/CK   [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[3][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/mux_sel_reg[0]/CK         [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[0]/CK      [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[0][1]/CK      [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[2][1]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/current_state_reg[2]/CK   [79.5 75.4](ps)        50(ps)              
A8/process_reg[1]/CK             [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[0]/CK           [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[3][1]/CK      [79.5 75.4](ps)        50(ps)              
A8/process_reg[0]/CK             [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[1][1]/CK      [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[2]/CK           [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[1]/CK      [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[3]/CK      [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[1]/CK           [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[3]/CK           [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[2]/CK      [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[2][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/current_state_reg[0]/CK   [79.5 75.4](ps)        50(ps)              
tx_clock__L3_I0/A                [99.1 47.8](ps)        50(ps)              
A9/U0_data_sampling/sampled_bit_reg/CK[73.1 73.1](ps)        50(ps)              
A9/U0_uart_fsm/current_state_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_uart_fsm/current_state_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_uart_fsm/current_state_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_strt_chk/strt_glitch_reg/CK[73.1 73.1](ps)        50(ps)              
A9/U0_data_sampling/Samples_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_data_sampling/Samples_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_data_sampling/Samples_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_stp_chk/stp_err_reg/CK     [73.1 73.1](ps)        50(ps)              
A9/U0_par_chk/par_err_reg/CK     [73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[7]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[6]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[4]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[5]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[3]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_deserializer/P_DATA_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[3]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[0]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[4]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[5]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/bit_count_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[3]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[2]/CK[73.1 73.1](ps)        50(ps)              
A9/U0_edge_bit_counter/edge_count_reg[1]/CK[73.1 73.1](ps)        50(ps)              
A12/a3/data_set_reg[3]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[1]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/counter_reg[2]/CK         [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[0]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[2]/CK        [79.5 75.4](ps)        50(ps)              
A12/a1/tx_out_reg/CK             [79.5 75.4](ps)        50(ps)              
A12/a3/counter_reg[1]/CK         [79.5 75.4](ps)        50(ps)              
A12/a3/ser_done_reg/CK           [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[4]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[5]/CK        [79.5 75.4](ps)        50(ps)              
A12/a0/ser_en_reg/CK             [79.5 75.4](ps)        50(ps)              
A12/a2/par_bit_reg/CK            [79.5 75.4](ps)        50(ps)              
A12/a3/counter_reg[0]/CK         [79.5 75.4](ps)        50(ps)              
A12/a0/mux_sel_reg[1]/CK         [79.5 75.4](ps)        50(ps)              
A12/a3/ser_data_reg/CK           [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[1][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/busy_reg/CK               [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[0][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[6]/CK        [79.5 75.4](ps)        50(ps)              
A12/a3/data_set_reg[7]/CK        [79.5 75.4](ps)        50(ps)              
A12/a0/current_state_reg[1]/CK   [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[3][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/mux_sel_reg[0]/CK         [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[0]/CK      [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[0][1]/CK      [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[2][1]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/current_state_reg[2]/CK   [79.5 75.4](ps)        50(ps)              
A8/process_reg[1]/CK             [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[0]/CK           [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[3][1]/CK      [79.5 75.4](ps)        50(ps)              
A8/process_reg[0]/CK             [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[1][1]/CK      [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[2]/CK           [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[1]/CK      [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[3]/CK      [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[1]/CK           [79.5 75.4](ps)        50(ps)              
A6/A2/rd_ptr_reg[3]/CK           [79.5 75.4](ps)        50(ps)              
A6/A2/gray_rd_ptr_reg[2]/CK      [79.5 75.4](ps)        50(ps)              
A6/A4/sync_reg_reg[2][0]/CK      [79.5 75.4](ps)        50(ps)              
A12/a0/current_state_reg[0]/CK   [79.5 75.4](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 86
     Rise Delay	   : [1299.5(ps)  1471.3(ps)]
     Rise Skew	   : 171.8(ps)
     Fall Delay	   : [1271.5(ps)  1697(ps)]
     Fall Skew	   : 425.5(ps)


  Child Tree 1 from b1/U1/A: 
     nrSink : 86
     Rise Delay [1299.5(ps)  1471.3(ps)] Skew [171.8(ps)]
     Fall Delay[1271.5(ps)  1697(ps)] Skew=[425.5(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: b1/U1/A [52.7(ps) 54.6(ps)]
OUTPUT_TERM: b1/U1/Y [197(ps) 239.5(ps)]

Main Tree: 
     nrSink         : 86
     Rise Delay	   : [1299.5(ps)  1471.3(ps)]
     Rise Skew	   : 171.8(ps)
     Fall Delay	   : [1271.5(ps)  1697(ps)]
     Fall Skew	   : 425.5(ps)


  Child Tree 1 from A11/div_clk_reg/CK: 
     nrSink : 40
     Rise Delay [1464.1(ps)  1471.3(ps)] Skew [7.2(ps)]
     Fall Delay[1689.8(ps)  1697(ps)] Skew=[7.2(ps)]


  Child Tree 2 from A10/div_clk_reg/CK: 
     nrSink : 28
     Rise Delay [1330.5(ps)  1336.6(ps)] Skew [6.1(ps)]
     Fall Delay[1541(ps)  1547.1(ps)] Skew=[6.1(ps)]


  Child Tree 3 from A11/U16/A: 
     nrSink : 40
     Rise Delay [1444.9(ps)  1452.1(ps)] Skew [7.2(ps)]
     Fall Delay[1627.9(ps)  1635.1(ps)] Skew=[7.2(ps)]


  Child Tree 4 from A10/U15/A: 
     nrSink : 28
     Rise Delay [1330.3(ps)  1336.4(ps)] Skew [6.1(ps)]
     Fall Delay[1495.2(ps)  1501.3(ps)] Skew=[6.1(ps)]


  Main Tree from b1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1299.5(ps)  1300.8(ps)] Skew [1.3(ps)]
     Fall Delay [1271.5(ps)  1272.8(ps)] Skew=[1.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: A11/div_clk_reg/CK [360.3(ps) 464.3(ps)]
OUTPUT_TERM: A11/div_clk_reg/Q [763.4(ps) 830.5(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1464.1(ps)  1471.3(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1689.8(ps)  1697(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from A11/U16/B: 
     nrSink : 40
     Rise Delay [1464.1(ps)  1471.3(ps)] Skew [7.2(ps)]
     Fall Delay[1689.8(ps)  1697(ps)] Skew=[7.2(ps)]


  Main Tree from A11/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A10/div_clk_reg/CK [358.6(ps) 462.6(ps)]
OUTPUT_TERM: A10/div_clk_reg/Q [749.9(ps) 819.4(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1330.5(ps)  1336.6(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1541(ps)  1547.1(ps)]
     Fall Skew	   : 6.1(ps)


  Child Tree 1 from A10/U15/B: 
     nrSink : 28
     Rise Delay [1330.5(ps)  1336.6(ps)] Skew [6.1(ps)]
     Fall Delay[1541(ps)  1547.1(ps)] Skew=[6.1(ps)]


  Main Tree from A10/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A11/U16/B [763.6(ps) 830.7(ps)]
OUTPUT_TERM: A11/U16/Y [952.4(ps) 1079.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1464.1(ps)  1471.3(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1689.8(ps)  1697(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from b3/U1/A: 
     nrSink : 40
     Rise Delay [1464.1(ps)  1471.3(ps)] Skew [7.2(ps)]
     Fall Delay[1689.8(ps)  1697(ps)] Skew=[7.2(ps)]


  Main Tree from A11/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A10/U15/B [750(ps) 819.5(ps)]
OUTPUT_TERM: A10/U15/Y [918.2(ps) 1051.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1330.5(ps)  1336.6(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1541(ps)  1547.1(ps)]
     Fall Skew	   : 6.1(ps)


  Child Tree 1 from b2/U1/A: 
     nrSink : 28
     Rise Delay [1330.5(ps)  1336.6(ps)] Skew [6.1(ps)]
     Fall Delay[1541(ps)  1547.1(ps)] Skew=[6.1(ps)]


  Main Tree from A10/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: b2/U1/A [918.3(ps) 1051.4(ps)]
OUTPUT_TERM: b2/U1/Y [1087.1(ps) 1261.1(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1330.5(ps)  1336.6(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1541(ps)  1547.1(ps)]
     Fall Skew	   : 6.1(ps)


  Main Tree from b2/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1330.5(ps)  1336.6(ps)] Skew [6.1(ps)]
     Fall Delay [1541(ps)  1547.1(ps)] Skew=[6.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: A11/U16/A [782.2(ps) 831.4(ps)]
OUTPUT_TERM: A11/U16/Y [934.2(ps) 1021.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1444.9(ps)  1452.1(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1627.9(ps)  1635.1(ps)]
     Fall Skew	   : 7.2(ps)


  Child Tree 1 from b3/U1/A: 
     nrSink : 40
     Rise Delay [1444.9(ps)  1452.1(ps)] Skew [7.2(ps)]
     Fall Delay[1627.9(ps)  1635.1(ps)] Skew=[7.2(ps)]


  Main Tree from A11/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: A10/U15/A [782.6(ps) 831.8(ps)]
OUTPUT_TERM: A10/U15/Y [919(ps) 1009.1(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1330.3(ps)  1336.4(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1495.2(ps)  1501.3(ps)]
     Fall Skew	   : 6.1(ps)


  Child Tree 1 from b2/U1/A: 
     nrSink : 28
     Rise Delay [1330.3(ps)  1336.4(ps)] Skew [6.1(ps)]
     Fall Delay[1495.2(ps)  1501.3(ps)] Skew=[6.1(ps)]


  Main Tree from A10/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: b3/U1/A [1063.6(ps) 1207.1(ps)]
OUTPUT_TERM: b3/U1/Y [1225.5(ps) 1402.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1464.1(ps)  1471.3(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1689.8(ps)  1697(ps)]
     Fall Skew	   : 7.2(ps)


  Main Tree from b3/U1/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1464.1(ps)  1471.3(ps)] Skew [7.2(ps)]
     Fall Delay [1689.8(ps)  1697(ps)] Skew=[7.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: b2/U1/A [919.1(ps) 1009.2(ps)]
OUTPUT_TERM: b2/U1/Y [1086.9(ps) 1215.3(ps)]

Main Tree: 
     nrSink         : 28
     Rise Delay	   : [1330.3(ps)  1336.4(ps)]
     Rise Skew	   : 6.1(ps)
     Fall Delay	   : [1495.2(ps)  1501.3(ps)]
     Fall Skew	   : 6.1(ps)


  Main Tree from b2/U1/Y w/o tracing through gates: 
     nrSink : 28
     nrGate : 0
     Rise Delay [1330.3(ps)  1336.4(ps)] Skew [6.1(ps)]
     Fall Delay [1495.2(ps)  1501.3(ps)] Skew=[6.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: b3/U1/A [1044.4(ps) 1145.2(ps)]
OUTPUT_TERM: b3/U1/Y [1206.3(ps) 1341(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1444.9(ps)  1452.1(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1627.9(ps)  1635.1(ps)]
     Fall Skew	   : 7.2(ps)


  Main Tree from b3/U1/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1444.9(ps)  1452.1(ps)] Skew [7.2(ps)]
     Fall Delay [1627.9(ps)  1635.1(ps)] Skew=[7.2(ps)]


UART_CLK (0 0) load=0.0511598(pf) 

UART_CLK__L1_I0/A (0.0033 0.0033) 
UART_CLK__L1_I0/Y (0.0247 0.0263) load=0.012205(pf) 

UART_CLK__L2_I0/A (0.0253 0.0269) 
UART_CLK__L2_I0/Y (0.0525 0.0544) load=0.00553863(pf) 

b1/U1/A (0.0527 0.0546) 
b1/U1/Y (0.197 0.2395) load=0.00553943(pf) 

uart_clock__L1_I0/A (0.1972 0.2397) 
uart_clock__L1_I0/Y (0.3393 0.2643) load=0.0110563(pf) 

uart_clock__L2_I1/A (0.3396 0.2646) 
uart_clock__L2_I1/Y (0.4815 0.4089) load=0.0119322(pf) 

uart_clock__L2_I0/A (0.3396 0.2646) 
uart_clock__L2_I0/Y (0.3576 0.4616) load=0.0231318(pf) 

uart_clock__L3_I1/A (0.482 0.4094) 
uart_clock__L3_I1/Y (0.6328 0.5746) load=0.0104397(pf) 

uart_clock__L3_I0/A (0.4818 0.4092) 
uart_clock__L3_I0/Y (0.6526 0.5973) load=0.0173118(pf) 

A11/div_clk_reg/CK (0.3603 0.4643) 
A11/div_clk_reg/Q (0.7634 0.8305) load=0.00679122(pf) 

A10/div_clk_reg/CK (0.3586 0.4626) 
A10/div_clk_reg/Q (0.7499 0.8194) load=0.00484118(pf) 

uart_clock__L4_I1/A (0.6334 0.5752) 
uart_clock__L4_I1/Y (0.7823 0.7511) load=0.0117432(pf) 

uart_clock__L4_I0/A (0.6535 0.5982) 
uart_clock__L4_I0/Y (0.7863 0.7393) load=0.0528806(pf) 

A11/U16/B (0.7636 0.8307) 
A11/U16/Y (0.9524 1.0799) load=0.0067278(pf) 

A10/U15/B (0.75 0.8195) 
A10/U15/Y (0.9182 1.0513) load=0.00401089(pf) 

uart_clock__L5_I1/A (0.7831 0.7519) 
uart_clock__L5_I1/Y (0.9274 0.9226) load=0.00964714(pf) 

uart_clock__L5_I0/A (0.7905 0.7435) 
uart_clock__L5_I0/Y (0.7818 0.831) load=0.021323(pf) 

o_div_clk_tx__L1_I0/A (0.9526 1.0801) 
o_div_clk_tx__L1_I0/Y (1.0622 1.2057) load=0.0165039(pf) 

b2/U1/A (0.9183 1.0514) 
b2/U1/Y (1.0871 1.2611) load=0.00741284(pf) 

uart_clock__L6_I0/A (0.9279 0.9231) 
uart_clock__L6_I0/Y (1.0726 1.0941) load=0.010595(pf) 

A11/U16/A (0.7822 0.8314) 
A11/U16/Y (0.9342 1.0219) load=0.0067278(pf) 

A10/U15/A (0.7826 0.8318) 
A10/U15/Y (0.919 1.0091) load=0.00401089(pf) 

b3/U1/A (1.0636 1.2071) 
b3/U1/Y (1.2255 1.4029) load=0.00666523(pf) 

rx_clock__L1_I0/A (1.0874 1.2614) 
rx_clock__L1_I0/Y (1.3465 1.145) load=0.0112191(pf) 

uart_clock__L7_I0/A (1.0729 1.0944) 
uart_clock__L7_I0/Y (1.2094 1.2394) load=0.0496479(pf) 

o_div_clk_tx__L1_I0/A (0.9344 1.0221) 
o_div_clk_tx__L1_I0/Y (1.043 1.1438) load=0.0165039(pf) 

b2/U1/A (0.9191 1.0092) 
b2/U1/Y (1.0869 1.2153) load=0.00741284(pf) 

tx_clock__L1_I0/A (1.2257 1.4031) 
tx_clock__L1_I0/Y (1.3438 1.5308) load=0.0228478(pf) 

rx_clock__L2_I0/A (1.347 1.1454) 
rx_clock__L2_I0/Y (1.4647 1.2659) load=0.041187(pf) 

uart_clock__L8_I0/A (1.2123 1.2423) 
uart_clock__L8_I0/Y (1.2978 1.2698) load=0.068038(pf) 

b3/U1/A (1.0444 1.1452) 
b3/U1/Y (1.2063 1.341) load=0.00666523(pf) 

rx_clock__L1_I0/A (1.0872 1.2156) 
rx_clock__L1_I0/Y (1.3007 1.1448) load=0.0112191(pf) 

tx_clock__L2_I0/A (1.3451 1.5321) 
tx_clock__L2_I0/Y (1.6091 1.3979) load=0.0469366(pf) 

rx_clock__L3_I0/A (1.4669 1.2681) 
rx_clock__L3_I0/Y (1.3304 1.5409) load=0.0903209(pf) 

A11/count_reg[3]/CK (1.3 1.272) 

A11/count_reg[4]/CK (1.3 1.272) 

A11/count_reg[6]/CK (1.3001 1.2721) 

A11/count_reg[5]/CK (1.3 1.272) 

A11/count_reg[1]/CK (1.2998 1.2718) 

A11/count_reg[2]/CK (1.2998 1.2718) 

A10/count_reg[5]/CK (1.3008 1.2728) 

A10/count_reg[4]/CK (1.3007 1.2727) 

A10/count_reg[2]/CK (1.3004 1.2724) 

A10/count_reg[3]/CK (1.3006 1.2726) 

A10/count_reg[6]/CK (1.3007 1.2727) 

A11/count_reg[0]/CK (1.2995 1.2715) 

A11/odd_edge_tog_reg/CK (1.2995 1.2715) 

A10/count_reg[0]/CK (1.3007 1.2727) 

A10/odd_edge_tog_reg/CK (1.3006 1.2726) 

A10/count_reg[1]/CK (1.3006 1.2726) 

A7/stages_reg[0]/CK (1.3008 1.2728) 

A7/stages_reg[1]/CK (1.3008 1.2728) 

tx_clock__L1_I0/A (1.2065 1.3412) 
tx_clock__L1_I0/Y (1.3246 1.4689) load=0.0228478(pf) 

rx_clock__L2_I0/A (1.3012 1.1452) 
rx_clock__L2_I0/Y (1.4189 1.2657) load=0.041187(pf) 

tx_clock__L3_I0/A (1.6109 1.3997) 
tx_clock__L3_I0/Y (1.4641 1.6898) load=0.121832(pf) 

A9/U0_data_sampling/sampled_bit_reg/CK (1.3364 1.5469) 

A9/U0_uart_fsm/current_state_reg[1]/CK (1.336 1.5465) 

A9/U0_uart_fsm/current_state_reg[2]/CK (1.336 1.5465) 

A9/U0_uart_fsm/current_state_reg[0]/CK (1.3356 1.5461) 

A9/U0_strt_chk/strt_glitch_reg/CK (1.3354 1.5459) 

A9/U0_data_sampling/Samples_reg[0]/CK (1.3365 1.547) 

A9/U0_data_sampling/Samples_reg[1]/CK (1.3366 1.5471) 

A9/U0_data_sampling/Samples_reg[2]/CK (1.3366 1.5471) 

A9/U0_edge_bit_counter/bit_count_reg[1]/CK (1.3327 1.5432) 

A9/U0_stp_chk/stp_err_reg/CK (1.3339 1.5444) 

A9/U0_par_chk/par_err_reg/CK (1.3345 1.545) 

A9/U0_deserializer/P_DATA_reg[7]/CK (1.3349 1.5454) 

A9/U0_deserializer/P_DATA_reg[6]/CK (1.3348 1.5453) 

A9/U0_deserializer/P_DATA_reg[1]/CK (1.335 1.5455) 

A9/U0_deserializer/P_DATA_reg[0]/CK (1.3352 1.5457) 

A9/U0_edge_bit_counter/bit_count_reg[0]/CK (1.3332 1.5437) 

A9/U0_deserializer/P_DATA_reg[4]/CK (1.3355 1.546) 

A9/U0_deserializer/P_DATA_reg[5]/CK (1.3355 1.546) 

A9/U0_deserializer/P_DATA_reg[3]/CK (1.3355 1.546) 

A9/U0_deserializer/P_DATA_reg[2]/CK (1.3354 1.5459) 

A9/U0_edge_bit_counter/bit_count_reg[3]/CK (1.3319 1.5424) 

A9/U0_edge_bit_counter/edge_count_reg[0]/CK (1.3321 1.5426) 

A9/U0_edge_bit_counter/edge_count_reg[4]/CK (1.3324 1.5429) 

A9/U0_edge_bit_counter/edge_count_reg[5]/CK (1.3324 1.5429) 

A9/U0_edge_bit_counter/bit_count_reg[2]/CK (1.3305 1.541) 

A9/U0_edge_bit_counter/edge_count_reg[3]/CK (1.3325 1.543) 

A9/U0_edge_bit_counter/edge_count_reg[2]/CK (1.3326 1.5431) 

A9/U0_edge_bit_counter/edge_count_reg[1]/CK (1.3327 1.5432) 

tx_clock__L2_I0/A (1.3259 1.4702) 
tx_clock__L2_I0/Y (1.5472 1.3787) load=0.0469366(pf) 

rx_clock__L3_I0/A (1.4211 1.2679) 
rx_clock__L3_I0/Y (1.3302 1.4951) load=0.0903209(pf) 

A12/a3/data_set_reg[3]/CK (1.4708 1.6965) 

A12/a3/data_set_reg[1]/CK (1.4708 1.6965) 

A12/a3/counter_reg[2]/CK (1.4673 1.693) 

A12/a3/data_set_reg[0]/CK (1.4642 1.6899) 

A12/a3/data_set_reg[2]/CK (1.4708 1.6965) 

A12/a1/tx_out_reg/CK (1.4673 1.693) 

A12/a3/counter_reg[1]/CK (1.4672 1.6929) 

A12/a3/ser_done_reg/CK (1.4673 1.693) 

A12/a3/data_set_reg[4]/CK (1.4707 1.6964) 

A12/a3/data_set_reg[5]/CK (1.4706 1.6963) 

A12/a0/ser_en_reg/CK (1.4695 1.6952) 

A12/a2/par_bit_reg/CK (1.467 1.6927) 

A12/a3/counter_reg[0]/CK (1.4666 1.6923) 

A12/a0/mux_sel_reg[1]/CK (1.4694 1.6951) 

A12/a3/ser_data_reg/CK (1.4641 1.6898) 

A6/A4/sync_reg_reg[1][0]/CK (1.4677 1.6934) 

A12/a0/busy_reg/CK (1.4701 1.6958) 

A6/A4/sync_reg_reg[0][0]/CK (1.4695 1.6952) 

A12/a3/data_set_reg[6]/CK (1.4704 1.6961) 

A12/a3/data_set_reg[7]/CK (1.4699 1.6956) 

A12/a0/current_state_reg[1]/CK (1.4693 1.695) 

A6/A4/sync_reg_reg[3][0]/CK (1.4692 1.6949) 

A12/a0/mux_sel_reg[0]/CK (1.47 1.6957) 

A6/A2/gray_rd_ptr_reg[0]/CK (1.4708 1.6965) 

A6/A4/sync_reg_reg[0][1]/CK (1.4697 1.6954) 

A6/A4/sync_reg_reg[2][1]/CK (1.4699 1.6956) 

A12/a0/current_state_reg[2]/CK (1.4697 1.6954) 

A8/process_reg[1]/CK (1.4699 1.6957) 

A6/A2/rd_ptr_reg[0]/CK (1.4713 1.697) 

A6/A4/sync_reg_reg[3][1]/CK (1.4701 1.6958) 

A8/process_reg[0]/CK (1.47 1.6957) 

A6/A4/sync_reg_reg[1][1]/CK (1.4701 1.6958) 

A6/A2/rd_ptr_reg[2]/CK (1.4713 1.697) 

A6/A2/gray_rd_ptr_reg[1]/CK (1.4713 1.697) 

A6/A2/gray_rd_ptr_reg[3]/CK (1.4713 1.697) 

A6/A2/rd_ptr_reg[1]/CK (1.4713 1.697) 

A6/A2/rd_ptr_reg[3]/CK (1.4712 1.6969) 

A6/A2/gray_rd_ptr_reg[2]/CK (1.4713 1.697) 

A6/A4/sync_reg_reg[2][0]/CK (1.47 1.6957) 

A12/a0/current_state_reg[0]/CK (1.47 1.6957) 

tx_clock__L3_I0/A (1.549 1.3805) 
tx_clock__L3_I0/Y (1.4449 1.6279) load=0.121832(pf) 

A9/U0_data_sampling/sampled_bit_reg/CK (1.3362 1.5011) 

A9/U0_uart_fsm/current_state_reg[1]/CK (1.3358 1.5007) 

A9/U0_uart_fsm/current_state_reg[2]/CK (1.3358 1.5007) 

A9/U0_uart_fsm/current_state_reg[0]/CK (1.3354 1.5003) 

A9/U0_strt_chk/strt_glitch_reg/CK (1.3352 1.5001) 

A9/U0_data_sampling/Samples_reg[0]/CK (1.3363 1.5012) 

A9/U0_data_sampling/Samples_reg[1]/CK (1.3364 1.5013) 

A9/U0_data_sampling/Samples_reg[2]/CK (1.3364 1.5013) 

A9/U0_edge_bit_counter/bit_count_reg[1]/CK (1.3325 1.4974) 

A9/U0_stp_chk/stp_err_reg/CK (1.3337 1.4986) 

A9/U0_par_chk/par_err_reg/CK (1.3343 1.4992) 

A9/U0_deserializer/P_DATA_reg[7]/CK (1.3347 1.4996) 

A9/U0_deserializer/P_DATA_reg[6]/CK (1.3346 1.4995) 

A9/U0_deserializer/P_DATA_reg[1]/CK (1.3348 1.4997) 

A9/U0_deserializer/P_DATA_reg[0]/CK (1.335 1.4999) 

A9/U0_edge_bit_counter/bit_count_reg[0]/CK (1.333 1.4979) 

A9/U0_deserializer/P_DATA_reg[4]/CK (1.3353 1.5002) 

A9/U0_deserializer/P_DATA_reg[5]/CK (1.3353 1.5002) 

A9/U0_deserializer/P_DATA_reg[3]/CK (1.3353 1.5002) 

A9/U0_deserializer/P_DATA_reg[2]/CK (1.3352 1.5001) 

A9/U0_edge_bit_counter/bit_count_reg[3]/CK (1.3317 1.4966) 

A9/U0_edge_bit_counter/edge_count_reg[0]/CK (1.3319 1.4968) 

A9/U0_edge_bit_counter/edge_count_reg[4]/CK (1.3322 1.4971) 

A9/U0_edge_bit_counter/edge_count_reg[5]/CK (1.3322 1.4971) 

A9/U0_edge_bit_counter/bit_count_reg[2]/CK (1.3303 1.4952) 

A9/U0_edge_bit_counter/edge_count_reg[3]/CK (1.3323 1.4972) 

A9/U0_edge_bit_counter/edge_count_reg[2]/CK (1.3324 1.4973) 

A9/U0_edge_bit_counter/edge_count_reg[1]/CK (1.3325 1.4974) 

A12/a3/data_set_reg[3]/CK (1.4516 1.6346) 

A12/a3/data_set_reg[1]/CK (1.4516 1.6346) 

A12/a3/counter_reg[2]/CK (1.4481 1.6311) 

A12/a3/data_set_reg[0]/CK (1.445 1.628) 

A12/a3/data_set_reg[2]/CK (1.4516 1.6346) 

A12/a1/tx_out_reg/CK (1.4481 1.6311) 

A12/a3/counter_reg[1]/CK (1.448 1.631) 

A12/a3/ser_done_reg/CK (1.4481 1.6311) 

A12/a3/data_set_reg[4]/CK (1.4515 1.6345) 

A12/a3/data_set_reg[5]/CK (1.4514 1.6344) 

A12/a0/ser_en_reg/CK (1.4503 1.6333) 

A12/a2/par_bit_reg/CK (1.4478 1.6308) 

A12/a3/counter_reg[0]/CK (1.4474 1.6304) 

A12/a0/mux_sel_reg[1]/CK (1.4502 1.6332) 

A12/a3/ser_data_reg/CK (1.4449 1.6279) 

A6/A4/sync_reg_reg[1][0]/CK (1.4485 1.6315) 

A12/a0/busy_reg/CK (1.4509 1.6339) 

A6/A4/sync_reg_reg[0][0]/CK (1.4503 1.6333) 

A12/a3/data_set_reg[6]/CK (1.4512 1.6342) 

A12/a3/data_set_reg[7]/CK (1.4507 1.6337) 

A12/a0/current_state_reg[1]/CK (1.4501 1.6331) 

A6/A4/sync_reg_reg[3][0]/CK (1.45 1.633) 

A12/a0/mux_sel_reg[0]/CK (1.4508 1.6338) 

A6/A2/gray_rd_ptr_reg[0]/CK (1.4516 1.6346) 

A6/A4/sync_reg_reg[0][1]/CK (1.4505 1.6335) 

A6/A4/sync_reg_reg[2][1]/CK (1.4507 1.6337) 

A12/a0/current_state_reg[2]/CK (1.4505 1.6335) 

A8/process_reg[1]/CK (1.4507 1.6338) 

A6/A2/rd_ptr_reg[0]/CK (1.4521 1.6351) 

A6/A4/sync_reg_reg[3][1]/CK (1.4509 1.6339) 

A8/process_reg[0]/CK (1.4508 1.6338) 

A6/A4/sync_reg_reg[1][1]/CK (1.4509 1.6339) 

A6/A2/rd_ptr_reg[2]/CK (1.4521 1.6351) 

A6/A2/gray_rd_ptr_reg[1]/CK (1.4521 1.6351) 

A6/A2/gray_rd_ptr_reg[3]/CK (1.4521 1.6351) 

A6/A2/rd_ptr_reg[1]/CK (1.4521 1.6351) 

A6/A2/rd_ptr_reg[3]/CK (1.452 1.635) 

A6/A2/gray_rd_ptr_reg[2]/CK (1.4521 1.6351) 

A6/A4/sync_reg_reg[2][0]/CK (1.4508 1.6338) 

A12/a0/current_state_reg[0]/CK (1.4508 1.6338) 

