/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_31z;
  wire [17:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_2z[5] | celloutsig_0_2z[2]) & (celloutsig_0_1z[3] | celloutsig_0_0z[22]));
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_1z[4]) & (celloutsig_0_3z | celloutsig_0_5z[17]));
  assign celloutsig_0_16z = ~((celloutsig_0_5z[7] | celloutsig_0_3z) & (in_data[71] | celloutsig_0_6z));
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_20z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z } >= celloutsig_1_5z[24:3];
  assign celloutsig_1_10z = { celloutsig_1_5z[8], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z } >= { in_data[102:98], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_5z[11:6] >= celloutsig_0_1z[6:1];
  assign celloutsig_0_14z = { celloutsig_0_0z[3:1], celloutsig_0_6z, celloutsig_0_13z } >= in_data[32:25];
  assign celloutsig_0_21z = { celloutsig_0_1z[3:0], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_15z } >= { celloutsig_0_20z[9:7], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_22z = celloutsig_0_0z[22:6] >= celloutsig_0_0z[21:5];
  assign celloutsig_1_4z = celloutsig_1_2z[1] & ~(in_data[182]);
  assign celloutsig_0_19z = celloutsig_0_13z[0] & ~(celloutsig_0_16z);
  assign celloutsig_1_8z = { celloutsig_1_5z[18:7], celloutsig_1_4z } != { in_data[132:124], celloutsig_1_3z };
  assign celloutsig_0_25z = { celloutsig_0_13z[2:1], celloutsig_0_11z } != celloutsig_0_0z[18:14];
  assign celloutsig_0_32z = { celloutsig_0_12z[2], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_31z } | { celloutsig_0_31z[13:0], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_25z };
  assign celloutsig_1_6z = { celloutsig_1_1z[3:1], celloutsig_1_0z } | { celloutsig_1_5z[8:6], celloutsig_1_3z };
  assign celloutsig_1_19z = | celloutsig_1_12z[2:0];
  assign celloutsig_0_7z = | { celloutsig_0_1z[4:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_10z = | in_data[46:44];
  assign celloutsig_0_23z = | { celloutsig_0_12z[5:0], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_18z = | { celloutsig_1_7z, in_data[150:147] };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } >> { in_data[42:41], celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[78:72] >> celloutsig_0_1z;
  assign celloutsig_1_3z = celloutsig_1_0z - celloutsig_1_1z[3:0];
  assign celloutsig_0_4z = in_data[92:77] - celloutsig_0_0z[15:0];
  assign celloutsig_0_11z = celloutsig_0_2z[3:1] - in_data[6:4];
  assign celloutsig_0_15z = celloutsig_0_4z[12:8] - celloutsig_0_0z[18:14];
  assign celloutsig_0_18z = celloutsig_0_5z[5:2] - { celloutsig_0_15z[2:0], celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_2z[5:0], celloutsig_0_17z } - celloutsig_0_0z[16:6];
  assign celloutsig_0_33z = { celloutsig_0_15z, celloutsig_0_9z } ~^ { celloutsig_0_5z[13:12], celloutsig_0_18z };
  assign celloutsig_0_8z = { celloutsig_0_0z[11:2], celloutsig_0_3z } ~^ celloutsig_0_0z[20:10];
  assign celloutsig_0_29z = { celloutsig_0_20z[9:0], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_11z } ~^ { celloutsig_0_17z[2:1], _00_ };
  assign celloutsig_0_31z = { in_data[15:2], celloutsig_0_10z } ~^ celloutsig_0_29z;
  assign celloutsig_0_0z = in_data[81:58] ^ in_data[92:69];
  assign celloutsig_1_0z = in_data[170:167] ^ in_data[106:103];
  assign celloutsig_1_1z = in_data[129:125] ^ in_data[178:174];
  assign celloutsig_1_2z = in_data[167:165] ^ in_data[159:157];
  assign celloutsig_1_5z = in_data[184:159] ^ in_data[132:107];
  assign celloutsig_1_12z = { celloutsig_1_6z[3:1], celloutsig_1_10z } ^ in_data[168:165];
  assign celloutsig_0_12z = { celloutsig_0_1z[0], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z } ^ celloutsig_0_5z[15:9];
  assign celloutsig_0_1z = in_data[93:87] ^ celloutsig_0_0z[23:17];
  assign celloutsig_0_13z = { celloutsig_0_8z[6:4], celloutsig_0_3z } ^ { celloutsig_0_12z[6:4], celloutsig_0_6z };
  assign celloutsig_0_17z = in_data[8:4] ^ celloutsig_0_12z[5:1];
  assign { out_data[128], out_data[96], out_data[49:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
