# Description
[J1: a small Forth CPU Core for FPGAs](http://excamera.com/sphinx/fpga-j1.html)

Rewritten in SystemVerilog from [Verilog Source](https://github.com/ros-drivers/wge100_driver/tree/hydro-devel/wge100_camera_firmware/src/hardware/verilog/j1.v).

Almost all instructions are performed in one clock cycle. Memory access needs two clock cycles. Program size can be as large as 16 kB (8192 instructions).

## Memory Map
| modules  | type       | address range     |
|----------|------------|-------------------|
| ROM, RAM | code, data | 0x0000 ... 0x3fff |
| RAM, I/O | data       | 0x4000 ... 0x7fff |

## FPGA synthesis
[Cyclone V GX Starter Kit](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=830&PartNo=1)

fclk = 100 MHz

## ASIC synthesis
TSMC 90 nm Logic low-power (SVT/LVT/HVT)

fclk = 120 MHz

Area of module `j1_wb` dependent on stack depth:
```
dc_shell> get_lib_attribute tcbn90lphpwc_ccs/ND2D1 area
2.822400
```

|dstack_depth | rstack_depth |  area [µm²] | gates
|-------------|--------------|------------|------
| 8           | 8            | 10841      |  3841 
| 12          | 12           | 13572      |  4808 
| 16          | 16           | 16348      |  5792 
| 20          | 20           | 19463      |  6896 
| 24          | 24           | 21732      |  7700 
| 28          | 28           | 24460      |  8666 
| 32          | 32           | 27071      |  9591 

## TODO
This design assumes no wait cycles from the memories or
I/O. Add wait cycles in order to conform the Wishbone standard.
