#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000015f6e78c270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000015f6e789810 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0000015f6e7ccbc0 .functor NOT 1, L_0000015f6e844a30, C4<0>, C4<0>, C4<0>;
L_0000015f6e7ccca0 .functor XOR 1, L_0000015f6e845f70, L_0000015f6e846010, C4<0>, C4<0>;
L_0000015f6e7ccae0 .functor XOR 1, L_0000015f6e7ccca0, L_0000015f6e844f30, C4<0>, C4<0>;
v0000015f6e844990_0 .net *"_ivl_10", 0 0, L_0000015f6e844f30;  1 drivers
v0000015f6e8456b0_0 .net *"_ivl_12", 0 0, L_0000015f6e7ccae0;  1 drivers
v0000015f6e844b70_0 .net *"_ivl_2", 0 0, L_0000015f6e8451b0;  1 drivers
v0000015f6e845ed0_0 .net *"_ivl_4", 0 0, L_0000015f6e845f70;  1 drivers
v0000015f6e845890_0 .net *"_ivl_6", 0 0, L_0000015f6e846010;  1 drivers
v0000015f6e844c10_0 .net *"_ivl_8", 0 0, L_0000015f6e7ccca0;  1 drivers
v0000015f6e845070_0 .var "clk", 0 0;
v0000015f6e844df0_0 .net "reset", 0 0, v0000015f6e8459d0_0;  1 drivers
v0000015f6e845250_0 .var/2u "stats1", 159 0;
v0000015f6e845bb0_0 .var/2u "strobe", 0 0;
v0000015f6e845c50_0 .net "tb_match", 0 0, L_0000015f6e844a30;  1 drivers
v0000015f6e845a70_0 .net "tb_mismatch", 0 0, L_0000015f6e7ccbc0;  1 drivers
v0000015f6e845b10_0 .net "x", 0 0, v0000015f6e845430_0;  1 drivers
v0000015f6e844670_0 .net "z_dut", 0 0, v0000015f6e844e90_0;  1 drivers
v0000015f6e845930_0 .net "z_ref", 0 0, L_0000015f6e7cd4f0;  1 drivers
E_0000015f6e7f1680/0 .event negedge, v0000015f6e7cb290_0;
E_0000015f6e7f1680/1 .event posedge, v0000015f6e7cb290_0;
E_0000015f6e7f1680 .event/or E_0000015f6e7f1680/0, E_0000015f6e7f1680/1;
L_0000015f6e8451b0 .concat [ 1 0 0 0], L_0000015f6e7cd4f0;
L_0000015f6e845f70 .concat [ 1 0 0 0], L_0000015f6e7cd4f0;
L_0000015f6e846010 .concat [ 1 0 0 0], v0000015f6e844e90_0;
L_0000015f6e844f30 .concat [ 1 0 0 0], L_0000015f6e7cd4f0;
L_0000015f6e844a30 .cmp/eeq 1, L_0000015f6e8451b0, L_0000015f6e7ccae0;
S_0000015f6e7899a0 .scope module, "good1" "RefModule" 3 72, 4 2 0, S_0000015f6e789810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0000015f6e7ca170 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_0000015f6e7ca1a8 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_0000015f6e7ca1e0 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
P_0000015f6e7ca218 .param/l "D" 0 4 9, +C4<00000000000000000000000000000011>;
P_0000015f6e7ca250 .param/l "E" 0 4 9, +C4<00000000000000000000000000000100>;
L_0000015f6e7cd4f0 .functor OR 1, L_0000015f6e845d90, L_0000015f6e844850, C4<0>, C4<0>;
v0000015f6e7cbb50_0 .net *"_ivl_0", 31 0, L_0000015f6e845cf0;  1 drivers
L_0000015f6ebd0118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f6e7cb5b0_0 .net *"_ivl_11", 28 0, L_0000015f6ebd0118;  1 drivers
L_0000015f6ebd0160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000015f6e7cbd30_0 .net/2u *"_ivl_12", 31 0, L_0000015f6ebd0160;  1 drivers
v0000015f6e7cba10_0 .net *"_ivl_14", 0 0, L_0000015f6e844850;  1 drivers
L_0000015f6ebd0088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015f6e7cb010_0 .net *"_ivl_3", 28 0, L_0000015f6ebd0088;  1 drivers
L_0000015f6ebd00d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000015f6e7cbbf0_0 .net/2u *"_ivl_4", 31 0, L_0000015f6ebd00d0;  1 drivers
v0000015f6e7cb3d0_0 .net *"_ivl_6", 0 0, L_0000015f6e845d90;  1 drivers
v0000015f6e7cb1f0_0 .net *"_ivl_8", 31 0, L_0000015f6e845e30;  1 drivers
v0000015f6e7cb290_0 .net "clk", 0 0, v0000015f6e845070_0;  1 drivers
v0000015f6e7cb6f0_0 .var "next", 2 0;
v0000015f6e7cb330_0 .net "reset", 0 0, v0000015f6e8459d0_0;  alias, 1 drivers
v0000015f6e7cb470_0 .var "state", 2 0;
v0000015f6e7cb830_0 .net "x", 0 0, v0000015f6e845430_0;  alias, 1 drivers
v0000015f6e7cb8d0_0 .net "z", 0 0, L_0000015f6e7cd4f0;  alias, 1 drivers
E_0000015f6e7f1c40 .event edge, v0000015f6e7cb470_0, v0000015f6e7cb830_0;
E_0000015f6e7f1c00 .event posedge, v0000015f6e7cb290_0;
L_0000015f6e845cf0 .concat [ 3 29 0 0], v0000015f6e7cb470_0, L_0000015f6ebd0088;
L_0000015f6e845d90 .cmp/eq 32, L_0000015f6e845cf0, L_0000015f6ebd00d0;
L_0000015f6e845e30 .concat [ 3 29 0 0], v0000015f6e7cb470_0, L_0000015f6ebd0118;
L_0000015f6e844850 .cmp/eq 32, L_0000015f6e845e30, L_0000015f6ebd0160;
S_0000015f6e7d4830 .scope module, "stim1" "stimulus_gen" 3 67, 3 6 0, S_0000015f6e789810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "x";
v0000015f6e844170_0 .net "clk", 0 0, v0000015f6e845070_0;  alias, 1 drivers
v0000015f6e8459d0_0 .var "reset", 0 0;
v0000015f6e845430_0 .var "x", 0 0;
E_0000015f6e7f1640 .event negedge, v0000015f6e7cb290_0;
S_0000015f6e7db040 .scope module, "top_module1" "TopModule" 3 78, 5 2 0, S_0000015f6e789810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 3 "y";
    .port_info 4 /OUTPUT 1 "z";
v0000015f6e8442b0_0 .net "clk", 0 0, v0000015f6e845070_0;  alias, 1 drivers
v0000015f6e845750_0 .net "reset", 0 0, v0000015f6e8459d0_0;  alias, 1 drivers
v0000015f6e8445d0_0 .net "x", 0 0, v0000015f6e845430_0;  alias, 1 drivers
v0000015f6e8457f0_0 .var "y", 2 0;
v0000015f6e844e90_0 .var "z", 0 0;
E_0000015f6e7f1800 .event posedge, v0000015f6e7cb330_0, v0000015f6e7cb290_0;
S_0000015f6e7db1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0000015f6e789810;
 .timescale -12 -12;
E_0000015f6e7f1bc0 .event edge, v0000015f6e845bb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000015f6e845bb0_0;
    %nor/r;
    %assign/vec4 v0000015f6e845bb0_0, 0;
    %wait E_0000015f6e7f1bc0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000015f6e7d4830;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015f6e8459d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f6e845430_0, 0, 1;
    %wait E_0000015f6e7f1c00;
    %wait E_0000015f6e7f1c00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f6e8459d0_0, 0, 1;
    %wait E_0000015f6e7f1c00;
    %wait E_0000015f6e7f1c00;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000015f6e7f1640;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000015f6e8459d0_0, 0;
    %vpi_func 3 23 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0000015f6e845430_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000015f6e7899a0;
T_2 ;
    %wait E_0000015f6e7f1c00;
    %load/vec4 v0000015f6e7cb330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015f6e7cb470_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000015f6e7cb6f0_0;
    %assign/vec4 v0000015f6e7cb470_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000015f6e7899a0;
T_3 ;
Ewait_0 .event/or E_0000015f6e7f1c40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000015f6e7cb470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000015f6e7cb6f0_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0000015f6e7cb830_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 3;
    %store/vec4 v0000015f6e7cb6f0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0000015f6e7cb830_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 3;
    %store/vec4 v0000015f6e7cb6f0_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000015f6e7cb830_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 3;
    %store/vec4 v0000015f6e7cb6f0_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0000015f6e7cb830_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 3;
    %store/vec4 v0000015f6e7cb6f0_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0000015f6e7cb830_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 3;
    %store/vec4 v0000015f6e7cb6f0_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000015f6e7db040;
T_4 ;
    %wait E_0000015f6e7f1800;
    %load/vec4 v0000015f6e845750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f6e844e90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015f6e8457f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0000015f6e8445d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f6e844e90_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0000015f6e8445d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f6e844e90_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015f6e844e90_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f6e844e90_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000015f6e8457f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015f6e844e90_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015f6e789810;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f6e845070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015f6e845bb0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000015f6e789810;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0000015f6e845070_0;
    %inv;
    %store/vec4 v0000015f6e845070_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000015f6e789810;
T_7 ;
    %vpi_call/w 3 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000001, v0000015f6e844170_0, v0000015f6e845a70_0, v0000015f6e845070_0, v0000015f6e844df0_0, v0000015f6e845b10_0, v0000015f6e845930_0, v0000015f6e844670_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000015f6e789810;
T_8 ;
    %load/vec4 v0000015f6e845250_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v0000015f6e845250_0, 64, 32>, &PV<v0000015f6e845250_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000015f6e845250_0, 128, 32>, &PV<v0000015f6e845250_0, 0, 32> {0 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", &PV<v0000015f6e845250_0, 128, 32>, &PV<v0000015f6e845250_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0000015f6e789810;
T_9 ;
    %wait E_0000015f6e7f1680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000015f6e845250_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015f6e845250_0, 4, 32;
    %load/vec4 v0000015f6e845c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000015f6e845250_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015f6e845250_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000015f6e845250_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015f6e845250_0, 4, 32;
T_9.0 ;
    %load/vec4 v0000015f6e845930_0;
    %load/vec4 v0000015f6e845930_0;
    %load/vec4 v0000015f6e844670_0;
    %xor;
    %load/vec4 v0000015f6e845930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0000015f6e845250_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015f6e845250_0, 4, 32;
T_9.6 ;
    %load/vec4 v0000015f6e845250_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015f6e845250_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000015f6e789810;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 123 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob121_2014_q3bfsm_test.sv";
    "dataset_code-complete-iccad2023/Prob121_2014_q3bfsm_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv";
