# Loading project pipelined01
# Compile of proc.v failed with 1 errors.
# Compile of proc.v was successful.
# Compile of fetch.v was successful.
# Compile of hazard.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of execute.v was successful.
# Compile of fetch.v was successful.
# Compile of proc.v failed with 1 errors.
# Compile of hazard.v failed with 1 errors.
# 4 compiles, 2 failed with 2 errors.
# Compile of proc.v was successful.
# Compile of hazard.v failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of proc.v was successful.
# Compile of hazard.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of execute.v was successful.
# Compile of proc.v was successful.
# Compile of hazard.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.proc_hier_pbench
# vsim work.proc_hier_pbench 
# Start time: 18:22:41 on Nov 17,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.proc_hier_pbench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.register
# Loading work.fulladder16
# Loading work.fulladder4
# Loading work.fulladder1
# Loading work.xor2
# Loading work.nand2
# Loading work.not1
# Loading work.nor2
# Loading work.memory2c
# Loading work.decode
# Loading work.instr_decoder
# Loading work.zext16
# Loading work.sext16
# Loading work.regFile_bypass
# Loading work.decoder3_8
# Loading work.mux8_1
# Loading work.hazard
# Loading work.execute
# Loading work.ALU_OP
# Loading work.alu
# Loading work.inverter16
# Loading work.shifter
# Loading work.op
# Loading work.mux2_1
# Loading work.cla_16b
# Loading work.overflow
# Loading work.set
# Loading work.brncnd
# Loading work.memory
# Loading work.wb
# Loading work.dff
# Loading work.ecmux4_1
# Loading work.cla_4b
# Loading work.demux1_2
# Loading work.fullAdder_1b
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'h0'.  Expected 12, found 11.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/h0 File: /home/kaveen/cs552/cpuprojects/project-work/demo2/verilog/proc.v Line: 173
# ** Error (suppressible): (vsim-3054) Port connection object port 's' must be 1 or 22-bit wide. The actual provided is 21-bit. The port definition is at: /home/kaveen/cs552/cpuprojects/project-work/demo2/verilog/mux2_1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/mux0[0] File: /home/kaveen/cs552/cpuprojects/project-work/demo2/verilog/proc.v Line: 185
# Error loading design
# End time: 18:22:41 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim work.proc_hier_pbench
# vsim work.proc_hier_pbench 
# Start time: 18:23:16 on Nov 17,2024
# Loading work.proc_hier_pbench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.register
# Loading work.fulladder16
# Loading work.fulladder4
# Loading work.fulladder1
# Loading work.xor2
# Loading work.nand2
# Loading work.not1
# Loading work.nor2
# Loading work.memory2c
# Loading work.decode
# Loading work.instr_decoder
# Loading work.zext16
# Loading work.sext16
# Loading work.regFile_bypass
# Loading work.decoder3_8
# Loading work.mux8_1
# Loading work.hazard
# Loading work.execute
# Loading work.ALU_OP
# Loading work.alu
# Loading work.inverter16
# Loading work.shifter
# Loading work.op
# Loading work.mux2_1
# Loading work.cla_16b
# Loading work.overflow
# Loading work.set
# Loading work.brncnd
# Loading work.memory
# Loading work.wb
# Loading work.dff
# Loading work.ecmux4_1
# Loading work.cla_4b
# Loading work.demux1_2
# Loading work.fullAdder_1b
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'h0'.  Expected 12, found 11.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/h0 File: /home/kaveen/cs552/cpuprojects/project-work/demo2/verilog/proc.v Line: 173
# ** Error (suppressible): (vsim-3054) Port connection object port 's' must be 1 or 22-bit wide. The actual provided is 21-bit. The port definition is at: /home/kaveen/cs552/cpuprojects/project-work/demo2/verilog/mux2_1.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/mux0[0] File: /home/kaveen/cs552/cpuprojects/project-work/demo2/verilog/proc.v Line: 185
# Error loading design
# End time: 18:23:17 on Nov 17,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of proc.v was successful.
vsim work.proc_hier_pbench
# vsim work.proc_hier_pbench 
# Start time: 18:23:35 on Nov 17,2024
# Loading work.proc_hier_pbench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.register
# Loading work.fulladder16
# Loading work.fulladder4
# Loading work.fulladder1
# Loading work.xor2
# Loading work.nand2
# Loading work.not1
# Loading work.nor2
# Loading work.memory2c
# Loading work.decode
# Loading work.instr_decoder
# Loading work.zext16
# Loading work.sext16
# Loading work.regFile_bypass
# Loading work.decoder3_8
# Loading work.mux8_1
# Loading work.hazard
# Loading work.execute
# Loading work.ALU_OP
# Loading work.alu
# Loading work.inverter16
# Loading work.shifter
# Loading work.op
# Loading work.mux2_1
# Loading work.cla_16b
# Loading work.overflow
# Loading work.set
# Loading work.brncnd
# Loading work.memory
# Loading work.wb
# Loading work.dff
# Loading work.ecmux4_1
# Loading work.cla_4b
# Loading work.demux1_2
# Loading work.fullAdder_1b
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'h0'.  Expected 12, found 11.
#    Time: 0 ns  Iteration: 0  Instance: /proc_hier_pbench/DUT/p0/h0 File: /home/kaveen/cs552/cpuprojects/project-work/demo2/verilog/proc.v Line: 173
quit -sim
# End time: 18:23:49 on Nov 17,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
