###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       232027   # Number of WRITE/WRITEP commands
num_reads_done                 =       735011   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       523554   # Number of read row buffer hits
num_read_cmds                  =       735014   # Number of READ/READP commands
num_writes_done                =       232050   # Number of read requests issued
num_write_row_hits             =       185299   # Number of write row buffer hits
num_act_cmds                   =       259310   # Number of ACT commands
num_pre_cmds                   =       259279   # Number of PRE commands
num_ondemand_pres              =       235750   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9425639   # Cyles of rank active rank.0
rank_active_cycles.1           =      9201472   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       574361   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       798528   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       908815   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9925   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3843   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4355   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6128   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10971   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1727   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          568   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          829   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          626   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19288   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          370   # Write cmd latency (cycles)
write_latency[40-59]           =          599   # Write cmd latency (cycles)
write_latency[60-79]           =         1020   # Write cmd latency (cycles)
write_latency[80-99]           =         2162   # Write cmd latency (cycles)
write_latency[100-119]         =         3006   # Write cmd latency (cycles)
write_latency[120-139]         =         5083   # Write cmd latency (cycles)
write_latency[140-159]         =         7397   # Write cmd latency (cycles)
write_latency[160-179]         =         9150   # Write cmd latency (cycles)
write_latency[180-199]         =        10869   # Write cmd latency (cycles)
write_latency[200-]            =       192340   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       261436   # Read request latency (cycles)
read_latency[40-59]            =        76795   # Read request latency (cycles)
read_latency[60-79]            =       119239   # Read request latency (cycles)
read_latency[80-99]            =        44508   # Read request latency (cycles)
read_latency[100-119]          =        36640   # Read request latency (cycles)
read_latency[120-139]          =        31953   # Read request latency (cycles)
read_latency[140-159]          =        19247   # Read request latency (cycles)
read_latency[160-179]          =        14987   # Read request latency (cycles)
read_latency[180-199]          =        11959   # Read request latency (cycles)
read_latency[200-]             =       118246   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.15828e+09   # Write energy
read_energy                    =  2.96358e+09   # Read energy
act_energy                     =  7.09472e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.75693e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.83293e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8816e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.74172e+09   # Active standby energy rank.1
average_read_latency           =      130.948   # Average read request latency (cycles)
average_interarrival           =      10.3404   # Average request interarrival latency (cycles)
total_energy                   =  1.78183e+10   # Total energy (pJ)
average_power                  =      1781.83   # Average power (mW)
average_bandwidth              =      8.25225   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       250861   # Number of WRITE/WRITEP commands
num_reads_done                 =       741182   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       529932   # Number of read row buffer hits
num_read_cmds                  =       741185   # Number of READ/READP commands
num_writes_done                =       250886   # Number of read requests issued
num_write_row_hits             =       195620   # Number of write row buffer hits
num_act_cmds                   =       267643   # Number of ACT commands
num_pre_cmds                   =       267617   # Number of PRE commands
num_ondemand_pres              =       243665   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9359564   # Cyles of rank active rank.0
rank_active_cycles.1           =      9286151   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       640436   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       713849   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       933602   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10330   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3862   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4331   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6343   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10766   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1635   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          542   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          843   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          622   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19213   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           34   # Write cmd latency (cycles)
write_latency[20-39]           =          438   # Write cmd latency (cycles)
write_latency[40-59]           =          690   # Write cmd latency (cycles)
write_latency[60-79]           =         1298   # Write cmd latency (cycles)
write_latency[80-99]           =         2742   # Write cmd latency (cycles)
write_latency[100-119]         =         3878   # Write cmd latency (cycles)
write_latency[120-139]         =         6194   # Write cmd latency (cycles)
write_latency[140-159]         =         9028   # Write cmd latency (cycles)
write_latency[160-179]         =        11063   # Write cmd latency (cycles)
write_latency[180-199]         =        12698   # Write cmd latency (cycles)
write_latency[200-]            =       202798   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       261755   # Read request latency (cycles)
read_latency[40-59]            =        81176   # Read request latency (cycles)
read_latency[60-79]            =       125605   # Read request latency (cycles)
read_latency[80-99]            =        45510   # Read request latency (cycles)
read_latency[100-119]          =        36485   # Read request latency (cycles)
read_latency[120-139]          =        31783   # Read request latency (cycles)
read_latency[140-159]          =        18608   # Read request latency (cycles)
read_latency[160-179]          =        14196   # Read request latency (cycles)
read_latency[180-199]          =        11537   # Read request latency (cycles)
read_latency[200-]             =       114525   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.2523e+09   # Write energy
read_energy                    =  2.98846e+09   # Read energy
act_energy                     =  7.32271e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.07409e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.42648e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84037e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79456e+09   # Active standby energy rank.1
average_read_latency           =      128.875   # Average read request latency (cycles)
average_interarrival           =      10.0797   # Average request interarrival latency (cycles)
total_energy                   =  1.79627e+10   # Total energy (pJ)
average_power                  =      1796.27   # Average power (mW)
average_bandwidth              =      8.46565   # Average bandwidth
