/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     otn_prbs block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml/lw55_10_13_reg.xml
 *     block_uri "file:../docs/rda/lw55_10_13_reg.xml"
 *     block_part_number "LW55_10_13"
 *     block_mnemonic "OTN_PRBS"
 * 
 *****************************************************************************/
#ifndef _OTN_PRBS_REGS_H
#define _OTN_PRBS_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_OTN_PRBS_REG_PRBS_CONFIG_REG( N )        (0x00000000 + (N) * 0x10)
#define PMC_OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG( N ) (0x00000004 + (N) * 0x10)
#define PMC_OTN_PRBS_REG_PRBS_TSE_STAT_REG( N )      (0x00000008 + (N) * 0x10)
#define PMC_OTN_PRBS_REG_PRBS_BER_TH_LOWER_REG       0x000000c0
#define PMC_OTN_PRBS_REG_PRBS_BER_TH_UPPER_REG       0x000000c4
#define PMC_OTN_PRBS_REG_PRBS_RESEED_REG             0x000000c8
#define PMC_OTN_PRBS_REG_PRBS_TSE_ROLLOVER_STAT_REG  0x000000d4
#define PMC_OTN_PRBS_REG_PRBS_DLSS_INT_EN_REG        0x000000d8
#define PMC_OTN_PRBS_REG_PRBS_DLSS_INT_STAT_REG      0x000000dc
#define PMC_OTN_PRBS_REG_PRBS_DLSS_INT_VAL_REG       0x000000e0

/* index definitions for PMC_OTN_PRBS_REG_PRBS_CONFIG_REG */
#define PMC_OTN_PRBS_REG_PRBS_CONFIG_REG_INDEX_N_MIN             0
#define PMC_OTN_PRBS_REG_PRBS_CONFIG_REG_INDEX_N_MAX             11
#define PMC_OTN_PRBS_REG_PRBS_CONFIG_REG_INDEX_N_SIZE            12
#define PMC_OTN_PRBS_REG_PRBS_CONFIG_REG_INDEX_N_OFFSET          0x10

/*----------------------------------------------------.
 | Register (0x00000000 + (N) * 0x10) PRBS_CONFIG_REG |
 +----------------------------------------------------+
 | bit  14:8 R/W  PRBS_CHID                           |
 | bit  3    R/W  PRBS_SEL_INV_NONINV                 |
 | bit  2    R/W  PRBS_SEL_31_11                      |
 | bit  1    R/W  PRBS_MON_EN                         |
 | bit  0    R/W  PRBS_GEN_EN                         |
 +---------------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_CONFIG_REG_UNUSED_MASK             0xffff80f0
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_CHID_MSK           0x00007f00
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_CHID_OFF           8
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_SEL_INV_NONINV_MSK 0x00000008
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_SEL_INV_NONINV_OFF 3
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_SEL_31_11_MSK      0x00000004
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_SEL_31_11_OFF      2
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_MON_EN_MSK         0x00000002
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_MON_EN_OFF         1
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_GEN_EN_MSK         0x00000001
#define OTN_PRBS_REG_PRBS_CONFIG_REG_BIT_PRBS_GEN_EN_OFF         0

/* index definitions for PMC_OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG */
#define PMC_OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG_INDEX_N_MIN         0
#define PMC_OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG_INDEX_N_MAX         11
#define PMC_OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG_INDEX_N_SIZE        12
#define PMC_OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG_INDEX_N_OFFSET      0x10

/*-----------------------------------------------------------.
 | Register (0x00000004 + (N) * 0x10) PRBS_DEFECT_CONFIG_REG |
 +-----------------------------------------------------------+
 | bit  0 R/W  PRBS_INS_DEFECT                               |
 +----------------------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG_UNUSED_MASK         0xfffffffe
#define OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG_BIT_PRBS_INS_DEFECT_MSK 0x00000001
#define OTN_PRBS_REG_PRBS_DEFECT_CONFIG_REG_BIT_PRBS_INS_DEFECT_OFF 0

/* index definitions for PMC_OTN_PRBS_REG_PRBS_TSE_STAT_REG */
#define PMC_OTN_PRBS_REG_PRBS_TSE_STAT_REG_INDEX_N_MIN           0
#define PMC_OTN_PRBS_REG_PRBS_TSE_STAT_REG_INDEX_N_MAX           11
#define PMC_OTN_PRBS_REG_PRBS_TSE_STAT_REG_INDEX_N_SIZE          12
#define PMC_OTN_PRBS_REG_PRBS_TSE_STAT_REG_INDEX_N_OFFSET        0x10

/*------------------------------------------------------.
 | Register (0x00000008 + (N) * 0x10) PRBS_TSE_STAT_REG |
 +------------------------------------------------------+
 | bit  31:0 R  PRBS_TSE_CHAN_REG                       |
 +-----------------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_TSE_STAT_REG_UNUSED_MASK           0x00000000
#define OTN_PRBS_REG_PRBS_TSE_STAT_REG_BIT_PRBS_TSE_CHAN_REG_MSK 0xffffffff
#define OTN_PRBS_REG_PRBS_TSE_STAT_REG_BIT_PRBS_TSE_CHAN_REG_OFF 0

/*-------------------------------------------.
 | Register 0x000000c0 PRBS_BER_TH_LOWER_REG |
 +-------------------------------------------+
 | bit  31:0 R/W  PRBS_BER_THRES             |
 +------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_BER_TH_LOWER_REG_UNUSED_MASK        0x00000000
#define OTN_PRBS_REG_PRBS_BER_TH_LOWER_REG_BIT_PRBS_BER_THRES_MSK 0xffffffff
#define OTN_PRBS_REG_PRBS_BER_TH_LOWER_REG_BIT_PRBS_BER_THRES_OFF 0

/*-------------------------------------------.
 | Register 0x000000c4 PRBS_BER_TH_UPPER_REG |
 +-------------------------------------------+
 | bit  2:0 R/W  PRBS_BER_THRES              |
 +------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_BER_TH_UPPER_REG_UNUSED_MASK        0xfffffff8
#define OTN_PRBS_REG_PRBS_BER_TH_UPPER_REG_BIT_PRBS_BER_THRES_MSK 0x00000007
#define OTN_PRBS_REG_PRBS_BER_TH_UPPER_REG_BIT_PRBS_BER_THRES_OFF 0

/*--------------------------------------.
 | Register 0x000000c8 PRBS_RESEED_REG  |
 +--------------------------------------+
 | bit  31:16 R/W  PRBS_RESEED_THR      |
 | bit  15:0  R/W  PRBS_RESEED_INTERVAL |
 +-------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_RESEED_REG_UNUSED_MASK              0x00000000
#define OTN_PRBS_REG_PRBS_RESEED_REG_BIT_PRBS_RESEED_THR_MSK      0xffff0000
#define OTN_PRBS_REG_PRBS_RESEED_REG_BIT_PRBS_RESEED_THR_OFF      16
#define OTN_PRBS_REG_PRBS_RESEED_REG_BIT_PRBS_RESEED_INTERVAL_MSK 0x0000ffff
#define OTN_PRBS_REG_PRBS_RESEED_REG_BIT_PRBS_RESEED_INTERVAL_OFF 0

/*------------------------------------------------.
 | Register 0x000000d4 PRBS_TSE_ROLLOVER_STAT_REG |
 +------------------------------------------------+
 | bit  11:0 R  PRBS_TSE_ROVER                    |
 +-----------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_TSE_ROLLOVER_STAT_REG_UNUSED_MASK        0xfffff000
#define OTN_PRBS_REG_PRBS_TSE_ROLLOVER_STAT_REG_BIT_PRBS_TSE_ROVER_MSK 0x00000fff
#define OTN_PRBS_REG_PRBS_TSE_ROLLOVER_STAT_REG_BIT_PRBS_TSE_ROVER_OFF 0

/*------------------------------------------.
 | Register 0x000000d8 PRBS_DLSS_INT_EN_REG |
 +------------------------------------------+
 | bit  11:0 R/W  PRBS_DLSS_E               |
 +-----------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_DLSS_INT_EN_REG_UNUSED_MASK     0xfffff000
#define OTN_PRBS_REG_PRBS_DLSS_INT_EN_REG_BIT_PRBS_DLSS_E_MSK 0x00000fff
#define OTN_PRBS_REG_PRBS_DLSS_INT_EN_REG_BIT_PRBS_DLSS_E_OFF 0

/*--------------------------------------------.
 | Register 0x000000dc PRBS_DLSS_INT_STAT_REG |
 +--------------------------------------------+
 | bit  11:0 R/W  PRBS_DLSS_I                 |
 +-------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_DLSS_INT_STAT_REG_UNUSED_MASK     0xfffff000
#define OTN_PRBS_REG_PRBS_DLSS_INT_STAT_REG_BIT_PRBS_DLSS_I_MSK 0x00000fff
#define OTN_PRBS_REG_PRBS_DLSS_INT_STAT_REG_BIT_PRBS_DLSS_I_OFF 0

/*-------------------------------------------.
 | Register 0x000000e0 PRBS_DLSS_INT_VAL_REG |
 +-------------------------------------------+
 | bit  11:0 R  PRBS_DLSS_V                  |
 +------------------------------------------*/
#define PMC_OTN_PRBS_REG_PRBS_DLSS_INT_VAL_REG_UNUSED_MASK     0xfffff000
#define OTN_PRBS_REG_PRBS_DLSS_INT_VAL_REG_BIT_PRBS_DLSS_V_MSK 0x00000fff
#define OTN_PRBS_REG_PRBS_DLSS_INT_VAL_REG_BIT_PRBS_DLSS_V_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _OTN_PRBS_REGS_H */
