simSeconds 0.056748144675
simTicks 56748231720.5505
finalTick 21431727117890.547
simFreq 1000001000000.0
hostSeconds 207.33583526
hostTickRate 278933204.969922
hostMemory 52600898.216204
simInsts 110000129.63115
simOps 115822168.22171001
hostInstRate 550258.9574010001
hostOpRate 578637.374654
system.clk_domain.clock 1000.0010000000001
system.cpu_clk_domain.clock 500.00050000000005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandHits::switch_cpus.inst 472743.94709500007
system.l2.demandHits::switch_cpus.data 580181.678554
system.l2.demandHits::total 1052925.6256489998
system.l2.overallHits::switch_cpus.inst 472743.94709500007
system.l2.overallHits::switch_cpus.data 580181.678554
system.l2.overallHits::total 1052925.6256489998
system.l2.demandMisses::cpu.inst 2.866763
system.l2.demandMisses::cpu.data 3.3499320000000004
system.l2.demandMisses::switch_cpus.inst 1530.96663
system.l2.demandMisses::switch_cpus.data 202139.09440800003
system.l2.demandMisses::total 203670.06103799999
system.l2.overallMisses::cpu.inst 2.866763
system.l2.overallMisses::cpu.data 3.3499320000000004
system.l2.overallMisses::switch_cpus.inst 1530.96663
system.l2.overallMisses::switch_cpus.data 202139.09440800003
system.l2.overallMisses::total 203670.06103799999
system.l2.demandMissLatency::switch_cpus.inst 130657496.92900002
system.l2.demandMissLatency::switch_cpus.data 17094450226.741503
system.l2.demandMissLatency::total 17225107723.6705
system.l2.overallMissLatency::switch_cpus.inst 130657496.92900002
system.l2.overallMissLatency::switch_cpus.data 17094450226.741503
system.l2.overallMissLatency::total 17225107723.6705
system.l2.demandAccesses::cpu.inst 2.866763
system.l2.demandAccesses::cpu.data 3.3499320000000004
system.l2.demandAccesses::switch_cpus.inst 474274.913725
system.l2.demandAccesses::switch_cpus.data 782320.7729620001
system.l2.demandAccesses::total 1256595.6866869999
system.l2.overallAccesses::cpu.inst 2.866763
system.l2.overallAccesses::cpu.data 3.3499320000000004
system.l2.overallAccesses::switch_cpus.inst 474274.913725
system.l2.overallAccesses::switch_cpus.data 782320.7729620001
system.l2.overallAccesses::total 1256595.6866869999
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.88289
system.l2.demandMissRate::switch_cpus.inst 0.0030646349619999997
system.l2.demandMissRate::switch_cpus.data 0.26196498273
system.l2.demandMissRate::total 0.171615668964
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.88289
system.l2.overallMissRate::switch_cpus.inst 0.0030646349619999997
system.l2.overallMissRate::switch_cpus.data 0.26196498273
system.l2.overallMissRate::total 0.171615668964
system.l2.demandAvgMissLatency::switch_cpus.inst 84932.8030424607
system.l2.demandAvgMissLatency::switch_cpus.data 83564.54941749
system.l2.demandAvgMissLatency::total 83566.2041118825
system.l2.overallAvgMissLatency::switch_cpus.inst 84932.8030424607
system.l2.overallAvgMissLatency::switch_cpus.data 83564.54941749
system.l2.overallAvgMissLatency::total 83566.2041118825
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 72305.85995900001
system.l2.writebacks::total 72305.85995900001
system.l2.demandMshrMisses::switch_cpus.inst 1530.96663
system.l2.demandMshrMisses::switch_cpus.data 202139.09440800003
system.l2.demandMshrMisses::total 203670.06103799999
system.l2.overallMshrMisses::switch_cpus.inst 1530.96663
system.l2.overallMshrMisses::switch_cpus.data 202139.09440800003
system.l2.overallMshrMisses::total 203670.06103799999
system.l2.demandMshrMissLatency::switch_cpus.inst 115347783.73797002
system.l2.demandMshrMissLatency::switch_cpus.data 15073059514.071497
system.l2.demandMshrMissLatency::total 15188407297.809467
system.l2.overallMshrMissLatency::switch_cpus.inst 115347783.73797002
system.l2.overallMshrMissLatency::switch_cpus.data 15073059514.071497
system.l2.overallMshrMissLatency::total 15188407297.809467
system.l2.demandMshrMissRate::switch_cpus.inst 0.0030646349619999997
system.l2.demandMshrMissRate::switch_cpus.data 0.26196498273
system.l2.demandMshrMissRate::total 0.171615668964
system.l2.overallMshrMissRate::switch_cpus.inst 0.0030646349619999997
system.l2.overallMshrMissRate::switch_cpus.data 0.26196498273
system.l2.overallMshrMissRate::total 0.171615668964
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 74932.64981378925
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73564.54001482109
system.l2.demandAvgMshrMissLatency::total 73566.19436993395
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 74932.64981378925
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73564.54001482109
system.l2.overallAvgMshrMissLatency::total 73566.19436993395
system.l2.replacements 190005.88580600003
system.l2.ReadCleanReq.hits::switch_cpus.inst 472743.94709500007
system.l2.ReadCleanReq.hits::total 472743.94709500007
system.l2.ReadCleanReq.misses::cpu.inst 2.866763
system.l2.ReadCleanReq.misses::switch_cpus.inst 1530.96663
system.l2.ReadCleanReq.misses::total 1530.96663
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 130657496.92900002
system.l2.ReadCleanReq.missLatency::total 130657496.92900002
system.l2.ReadCleanReq.accesses::cpu.inst 2.866763
system.l2.ReadCleanReq.accesses::switch_cpus.inst 474274.913725
system.l2.ReadCleanReq.accesses::total 474274.913725
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0030646349619999997
system.l2.ReadCleanReq.missRate::total 0.0030646349619999997
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 84932.8030424607
system.l2.ReadCleanReq.avgMissLatency::total 84932.8030424607
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1530.96663
system.l2.ReadCleanReq.mshrMisses::total 1530.96663
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 115347783.73797002
system.l2.ReadCleanReq.mshrMissLatency::total 115347783.73797002
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0030646349619999997
system.l2.ReadCleanReq.mshrMissRate::total 0.0030646349619999997
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 74932.64981378925
system.l2.ReadCleanReq.avgMshrMissLatency::total 74932.64981378925
system.l2.ReadExReq.hits::switch_cpus.data 142327.305959
system.l2.ReadExReq.hits::total 142327.305959
system.l2.ReadExReq.misses::cpu.data 0.8730719999999998
system.l2.ReadExReq.misses::switch_cpus.data 73915.58027600001
system.l2.ReadExReq.misses::total 73915.58027600001
system.l2.ReadExReq.missLatency::switch_cpus.data 6318008270.505501
system.l2.ReadExReq.missLatency::total 6318008270.505501
system.l2.ReadExReq.accesses::cpu.data 0.8730719999999998
system.l2.ReadExReq.accesses::switch_cpus.data 216242.886235
system.l2.ReadExReq.accesses::total 216242.886235
system.l2.ReadExReq.missRate::cpu.data 0.32959299999999997
system.l2.ReadExReq.missRate::switch_cpus.data 0.28736863810099994
system.l2.ReadExReq.missRate::total 0.28736863810099994
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86255.85725725676
system.l2.ReadExReq.avgMissLatency::total 86255.85725725676
system.l2.ReadExReq.mshrMisses::switch_cpus.data 73915.58027600001
system.l2.ReadExReq.mshrMisses::total 73915.58027600001
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 5578853161.995501
system.l2.ReadExReq.mshrMissLatency::total 5578853161.995501
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.28736863810099994
system.l2.ReadExReq.mshrMissRate::total 0.28736863810099994
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76255.85190991199
system.l2.ReadExReq.avgMshrMissLatency::total 76255.85190991199
system.l2.ReadSharedReq.hits::switch_cpus.data 437854.37259499996
system.l2.ReadSharedReq.hits::total 437854.37259499996
system.l2.ReadSharedReq.misses::cpu.data 2.47686
system.l2.ReadSharedReq.misses::switch_cpus.data 128223.51413200001
system.l2.ReadSharedReq.misses::total 128223.51413200001
system.l2.ReadSharedReq.missLatency::switch_cpus.data 10776441956.236002
system.l2.ReadSharedReq.missLatency::total 10776441956.236002
system.l2.ReadSharedReq.accesses::cpu.data 2.47686
system.l2.ReadSharedReq.accesses::switch_cpus.data 566077.886727
system.l2.ReadSharedReq.accesses::total 566077.886727
system.l2.ReadSharedReq.missRate::cpu.data 0.8148679999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23759392023299997
system.l2.ReadSharedReq.missRate::total 0.23759392023299997
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83332.0036756835
system.l2.ReadSharedReq.avgMissLatency::total 83332.0036756835
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 128223.51413200001
system.l2.ReadSharedReq.mshrMisses::total 128223.51413200001
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 9494206352.076
system.l2.ReadSharedReq.mshrMissLatency::total 9494206352.076
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23759392023299997
system.l2.ReadSharedReq.mshrMissRate::total 0.23759392023299997
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73331.99125935785
system.l2.ReadSharedReq.avgMshrMissLatency::total 73331.99125935785
system.l2.WritebackClean.hits::writebacks 474212.89560900006
system.l2.WritebackClean.hits::total 474212.89560900006
system.l2.WritebackClean.accesses::writebacks 474212.89560900006
system.l2.WritebackClean.accesses::total 474212.89560900006
system.l2.WritebackDirty.hits::writebacks 323940.18417100003
system.l2.WritebackDirty.hits::total 323940.18417100003
system.l2.WritebackDirty.accesses::writebacks 323940.18417100003
system.l2.WritebackDirty.accesses::total 323940.18417100003
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.l2.tags.tagsInUse 30771.458407101374
system.l2.tags.totalRefs 2757344.185037
system.l2.tags.sampledRefs 222774.64087399998
system.l2.tags.avgRefs 12.66967191044
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.0935527452599998
system.l2.tags.occupancies::cpu.data 1.5579093560500004
system.l2.tags.occupancies::switch_cpus.inst 589.185691726475
system.l2.tags.occupancies::switch_cpus.data 29969.2575549631
system.l2.tags.avgOccs::cpu.inst 3.3386465999999997e-05
system.l2.tags.avgOccs::cpu.data 4.755688499999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.017980533094000002
system.l2.tags.avgOccs::switch_cpus.data 0.9145892464009999
system.l2.tags.avgOccs::total 0.9390703529950002
system.l2.tags.occupanciesTaskId::1024 32767.887605000004
system.l2.tags.ageTaskId_1024::0 43.12423799999999
system.l2.tags.ageTaskId_1024::1 302.149838
system.l2.tags.ageTaskId_1024::2 3141.312966
system.l2.tags.ageTaskId_1024::3 19340.864748
system.l2.tags.ratioOccsTaskId::1024 0.999996529401
system.l2.tags.tagAccesses 20322660.408370003
system.l2.tags.dataAccesses 20322660.408370003
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.mem_ctrls.avgPriority_writebacks::samples 72305.81858400001
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1530.96663
system.mem_ctrls.avgPriority_switch_cpus.data::samples 202110.263423
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.005951878754227
system.mem_ctrls.numReadWriteTurnArounds 4353.275715
system.mem_ctrls.numWriteReadTurnArounds 4353.275715
system.mem_ctrls.numStayReadState 478022.73573
system.mem_ctrls.numStayWriteState 68050.824966
system.mem_ctrls.readReqs 203670.06103799999
system.mem_ctrls.writeReqs 72305.81858400001
system.mem_ctrls.readBursts 203670.06103799999
system.mem_ctrls.writeBursts 72305.81858400001
system.mem_ctrls.servicedByWrQ 28.830985000000002
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.4459340799999998
system.mem_ctrls.avgWrQLen 23.3297217
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 203670.06103799999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 72305.81858400001
system.mem_ctrls.rdQLenPdf::0 126979.58816299998
system.mem_ctrls.rdQLenPdf::1 47987.64146099999
system.mem_ctrls.rdQLenPdf::2 17005.435501999997
system.mem_ctrls.rdQLenPdf::3 11651.432371
system.mem_ctrls.rdQLenPdf::4 15.863269
system.mem_ctrls.rdQLenPdf::5 1.269287
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.583451
system.mem_ctrls.wrQLenPdf::1 0.583451
system.mem_ctrls.wrQLenPdf::2 0.583451
system.mem_ctrls.wrQLenPdf::3 0.583451
system.mem_ctrls.wrQLenPdf::4 0.583451
system.mem_ctrls.wrQLenPdf::5 0.583451
system.mem_ctrls.wrQLenPdf::6 0.583451
system.mem_ctrls.wrQLenPdf::7 0.583451
system.mem_ctrls.wrQLenPdf::8 0.583451
system.mem_ctrls.wrQLenPdf::9 0.583451
system.mem_ctrls.wrQLenPdf::10 0.583451
system.mem_ctrls.wrQLenPdf::11 0.652876
system.mem_ctrls.wrQLenPdf::12 0.652876
system.mem_ctrls.wrQLenPdf::13 0.652876
system.mem_ctrls.wrQLenPdf::14 0.652876
system.mem_ctrls.wrQLenPdf::15 960.295706
system.mem_ctrls.wrQLenPdf::16 998.6891729999999
system.mem_ctrls.wrQLenPdf::17 3237.1826140000003
system.mem_ctrls.wrQLenPdf::18 3970.260999
system.mem_ctrls.wrQLenPdf::19 4277.554
system.mem_ctrls.wrQLenPdf::20 4397.470746
system.mem_ctrls.wrQLenPdf::21 4431.615959
system.mem_ctrls.wrQLenPdf::22 4420.8880420000005
system.mem_ctrls.wrQLenPdf::23 4417.3087940000005
system.mem_ctrls.wrQLenPdf::24 4421.187497999999
system.mem_ctrls.wrQLenPdf::25 4449.728828
system.mem_ctrls.wrQLenPdf::26 4473.130729
system.mem_ctrls.wrQLenPdf::27 4478.978607
system.mem_ctrls.wrQLenPdf::28 4530.953457
system.mem_ctrls.wrQLenPdf::29 4912.70867
system.mem_ctrls.wrQLenPdf::30 4481.782234
system.mem_ctrls.wrQLenPdf::31 4932.298916999999
system.mem_ctrls.wrQLenPdf::32 4488.499554000001
system.mem_ctrls.wrQLenPdf::33 11.093990999999999
system.mem_ctrls.wrQLenPdf::34 4.030865
system.mem_ctrls.wrQLenPdf::35 1.091868
system.mem_ctrls.wrQLenPdf::36 0.037868
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 4353.275715
system.mem_ctrls.rdPerTurnAround::mean 216.969696546098
system.mem_ctrls.rdPerTurnAround::gmean 110.64413340850702
system.mem_ctrls.rdPerTurnAround::stdev 764.173059050431
system.mem_ctrls.rdPerTurnAround::0-1023 2166.346023
system.mem_ctrls.rdPerTurnAround::20480-21503 0.204067
system.mem_ctrls.rdPerTurnAround::total 4353.275715
system.mem_ctrls.wrPerTurnAround::samples 4353.275715
system.mem_ctrls.wrPerTurnAround::mean 16.649839817297998
system.mem_ctrls.wrPerTurnAround::gmean 16.61254472944
system.mem_ctrls.wrPerTurnAround::stdev 1.147121657886
system.mem_ctrls.wrPerTurnAround::16 3340.1447239999998
system.mem_ctrls.wrPerTurnAround::18 582.394855
system.mem_ctrls.wrPerTurnAround::total 4353.275715
system.mem_ctrls.bytesReadWrQ 1845.1830400000001
system.mem_ctrls.bytesReadSys 13034883.906431999
system.mem_ctrls.bytesWrittenSys 4627572.3893760005
system.mem_ctrls.avgRdBWSys 217420943.89462218
system.mem_ctrls.avgWrBWSys 74246261.74390627
system.mem_ctrls.totGap 56747202728.675
system.mem_ctrls.avgGap 322990.63823957
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 97981.86432
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12935056.859072
system.mem_ctrls.requestorWriteBytes::writebacks 4626564.007488
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1587508.0057814545
system.mem_ctrls.requestorReadRate::switch_cpus.data 215800569.10173497
system.mem_ctrls.requestorWriteRate::writebacks 74226835.45761424
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1530.96663
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 202139.09440800003
system.mem_ctrls.requestorWriteAccesses::writebacks 72305.81858400001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 52357682.99499999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 6747633783.058001
system.mem_ctrls.requestorWriteTotalLat::writebacks 1271990908786.79
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 33787.42674912
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32378.320954169998
system.mem_ctrls.requestorWriteAvgLat::writebacks 135849327.01657745
system.mem_ctrls.dram.bytesRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesRead::cpu.data 214.39564800000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 97981.86432
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12936897.598912
system.mem_ctrls.dram.bytesRead::total 13034879.463232
system.mem_ctrls.dram.bytesInstRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 97981.86432
system.mem_ctrls.dram.bytesInstRead::total 97981.86432
system.mem_ctrls.dram.bytesWritten::writebacks 4627572.3893760005
system.mem_ctrls.dram.bytesWritten::total 4627572.3893760005
system.mem_ctrls.dram.numReads::cpu.inst 2.866763
system.mem_ctrls.dram.numReads::cpu.data 3.3499320000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1530.96663
system.mem_ctrls.dram.numReads::switch_cpus.data 202139.024983
system.mem_ctrls.dram.numReads::total 203669.991613
system.mem_ctrls.dram.numWrites::writebacks 72305.81858400001
system.mem_ctrls.dram.numWrites::total 72305.81858400001
system.mem_ctrls.dram.bwRead::cpu.inst 33529.155319
system.mem_ctrls.dram.bwRead::cpu.data 37957.194502000006
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1587508.1615310002
system.mem_ctrls.dram.bwRead::switch_cpus.data 215833365.211156
system.mem_ctrls.dram.bwRead::total 217420873.31588504
system.mem_ctrls.dram.bwInstRead::cpu.inst 33529.155319
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1587508.1615310002
system.mem_ctrls.dram.bwInstRead::total 1587508.1615310002
system.mem_ctrls.dram.bwWrite::writebacks 74246261.699245
system.mem_ctrls.dram.bwWrite::total 74246261.699245
system.mem_ctrls.dram.bwTotal::writebacks 74246261.699245
system.mem_ctrls.dram.bwTotal::cpu.inst 33529.155319
system.mem_ctrls.dram.bwTotal::cpu.data 37957.194502000006
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1587508.1615310002
system.mem_ctrls.dram.bwTotal::switch_cpus.data 215833365.211156
system.mem_ctrls.dram.bwTotal::total 291667134.87347496
system.mem_ctrls.dram.readBursts 203641.23005299998
system.mem_ctrls.dram.writeBursts 72290.062617
system.mem_ctrls.dram.perBankRdBursts::0 12434.166364
system.mem_ctrls.dram.perBankRdBursts::1 12742.844646000001
system.mem_ctrls.dram.perBankRdBursts::2 12404.098141
system.mem_ctrls.dram.perBankRdBursts::3 12945.968539000001
system.mem_ctrls.dram.perBankRdBursts::4 12473.777418999998
system.mem_ctrls.dram.perBankRdBursts::5 12710.654274
system.mem_ctrls.dram.perBankRdBursts::6 12825.855939000001
system.mem_ctrls.dram.perBankRdBursts::7 12900.970087000002
system.mem_ctrls.dram.perBankRdBursts::8 12488.798138000002
system.mem_ctrls.dram.perBankRdBursts::9 13312.771233000001
system.mem_ctrls.dram.perBankRdBursts::10 12708.681271000001
system.mem_ctrls.dram.perBankRdBursts::11 12945.715221999999
system.mem_ctrls.dram.perBankRdBursts::12 12535.140745
system.mem_ctrls.dram.perBankRdBursts::13 12966.326684
system.mem_ctrls.dram.perBankRdBursts::14 12346.344917999999
system.mem_ctrls.dram.perBankRdBursts::15 12899.116433000001
system.mem_ctrls.dram.perBankWrBursts::0 4304.1903950000005
system.mem_ctrls.dram.perBankWrBursts::1 4361.807135000001
system.mem_ctrls.dram.perBankWrBursts::2 4483.824752
system.mem_ctrls.dram.perBankWrBursts::3 4687.630963
system.mem_ctrls.dram.perBankWrBursts::4 4650.423888
system.mem_ctrls.dram.perBankWrBursts::5 4466.272192
system.mem_ctrls.dram.perBankWrBursts::6 4574.544482
system.mem_ctrls.dram.perBankWrBursts::7 4516.576945
system.mem_ctrls.dram.perBankWrBursts::8 4505.812634
system.mem_ctrls.dram.perBankWrBursts::9 4836.494192
system.mem_ctrls.dram.perBankWrBursts::10 4513.520262999999
system.mem_ctrls.dram.perBankWrBursts::11 4516.599258
system.mem_ctrls.dram.perBankWrBursts::12 4476.500694
system.mem_ctrls.dram.perBankWrBursts::13 4590.953115000001
system.mem_ctrls.dram.perBankWrBursts::14 4351.636131
system.mem_ctrls.dram.perBankWrBursts::15 4453.275578
system.mem_ctrls.dram.totQLat 2981718402.55925
system.mem_ctrls.dram.totBusLat 1018206150.2649999
system.mem_ctrls.dram.totMemAccLat 6799991466.0529995
system.mem_ctrls.dram.avgQLat 13636.25700227
system.mem_ctrls.dram.avgBusLat 5000.005000000001
system.mem_ctrls.dram.avgMemAccLat 32386.275752269998
system.mem_ctrls.dram.readRowHits 151727.787748
system.mem_ctrls.dram.writeRowHits 48054.150535
system.mem_ctrls.dram.readRowHitRate 73.86427793
system.mem_ctrls.dram.writeRowHitRate 70.92698759999999
system.mem_ctrls.dram.bytesPerActivate::samples 76149.36770499998
system.mem_ctrls.dram.bytesPerActivate::mean 232.81021033156603
system.mem_ctrls.dram.bytesPerActivate::gmean 161.417020988017
system.mem_ctrls.dram.bytesPerActivate::stdev 222.168892809139
system.mem_ctrls.dram.bytesPerActivate::0-127 26748.260141
system.mem_ctrls.dram.bytesPerActivate::128-255 24302.321844
system.mem_ctrls.dram.bytesPerActivate::256-383 9600.313381
system.mem_ctrls.dram.bytesPerActivate::384-511 7694.890927000001
system.mem_ctrls.dram.bytesPerActivate::512-639 1718.9756539999998
system.mem_ctrls.dram.bytesPerActivate::640-767 1344.189532
system.mem_ctrls.dram.bytesPerActivate::768-895 994.7342800000001
system.mem_ctrls.dram.bytesPerActivate::896-1023 661.068523
system.mem_ctrls.dram.bytesPerActivate::1024-1151 3084.6134230000007
system.mem_ctrls.dram.bytesPerActivate::total 76149.36770499998
system.mem_ctrls.dram.dramBytesRead 13033038.723391999
system.mem_ctrls.dram.dramBytesWritten 4626564.007488
system.mem_ctrls.dram.avgRdBW 217.388077045543
system.mem_ctrls.dram.avgWrBW 74.22683543883102
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 2.27893707
system.mem_ctrls.dram.busUtilRead 1.69895707
system.mem_ctrls.dram.busUtilWrite 0.5801693299999999
system.mem_ctrls.dram.pageHitRate 72.30203048
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.mem_ctrls.dram.rank0.actEnergy 269376480.27612
system.mem_ctrls.dram.rank0.preEnergy 143176502.4129
system.mem_ctrls.dram.rank0.readEnergy 724269714.82026
system.mem_ctrls.dram.rank0.writeEnergy 188156313.32544002
system.mem_ctrls.dram.rank0.refreshEnergy 4479744151.452961
system.mem_ctrls.dram.rank0.actBackEnergy 14279200593.027182
system.mem_ctrls.dram.rank0.preBackEnergy 9766731024.98496
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 29850654780.299816
system.mem_ctrls.dram.rank0.averagePower 523.693262519436
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 25234844786.16975
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1894984835.6399999
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 29618402098.740753
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 274329910.04706
system.mem_ctrls.dram.rank1.preEnergy 145810348.02757502
system.mem_ctrls.dram.rank1.readEnergy 729728667.7581601
system.mem_ctrls.dram.rank1.writeEnergy 189197813.53530002
system.mem_ctrls.dram.rank1.refreshEnergy 4479744151.452961
system.mem_ctrls.dram.rank1.actBackEnergy 14388376699.876947
system.mem_ctrls.dram.rank1.preBackEnergy 9674793250.79568
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 29881980841.493687
system.mem_ctrls.dram.rank1.averagePower 524.191762436696
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 24994091397.184998
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1894984835.6399999
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 29859155487.7255
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.membus.transDist::ReadResp 129754.52704600002
system.membus.transDist::WritebackDirty 72305.81858400001
system.membus.transDist::CleanEvict 116996.01142799998
system.membus.transDist::ReadExReq 73915.58027600001
system.membus.transDist::ReadExResp 73915.51085100001
system.membus.transDist::ReadSharedReq 129754.480762
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 597429.112857
system.membus.pktCount::total 597429.112857
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 17662454.814784
system.membus.pktSize::total 17662454.814784
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 204457.244948
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 204457.244948
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 204457.244948
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.membus.reqLayer0.occupancy 721620077.3184999
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 1077204285.7415001
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 393759.07496
system.membus.snoop_filter.hitSingleRequests 189301.830012
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 113496464.300148
system.switch_cpus.cpi 1.134670223906
system.switch_cpus.ipc 0.899629528775
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 106400257.21034501
system.switch_cpus.instsIssued 106494171.98375902
system.switch_cpus.squashedInstsIssued 1050.942948
system.switch_cpus.squashedInstsExamined 1100358.5736629998
system.switch_cpus.squashedOperandsExamined 747532.0746720001
system.switch_cpus.numIssuedDist::samples 111401036.85873
system.switch_cpus.numIssuedDist::mean 0.971928052408
system.switch_cpus.numIssuedDist::stdev 1.1682901832380002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 53726222.726756
system.switch_cpus.numIssuedDist::1 28139576.567924995
system.switch_cpus.numIssuedDist::2 13796262.181035
system.switch_cpus.numIssuedDist::3 13659075.656853002
system.switch_cpus.numIssuedDist::4 1241232.923332
system.switch_cpus.numIssuedDist::5 411123.023207
system.switch_cpus.numIssuedDist::6 290657.950718
system.switch_cpus.numIssuedDist::7 74737.061698
system.switch_cpus.numIssuedDist::8 62148.767206000004
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000008000000001
system.switch_cpus.numIssuedDist::total 111401036.85873
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 340.925689
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 22181.271455000006
system.switch_cpus.statFuBusy::SimdAddAcc 1572.1517390000001
system.switch_cpus.statFuBusy::SimdAlu 6774.637544
system.switch_cpus.statFuBusy::SimdCmp 6312.749733000001
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 56.58458900000001
system.switch_cpus.statFuBusy::SimdMult 790.217155
system.switch_cpus.statFuBusy::SimdMultAcc 2053.414679
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1684.1754870000002
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 110555.214691
system.switch_cpus.statFuBusy::MemWrite 7242.462626999999
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 78858.706882
system.switch_cpus.statIssuedInstType_0::IntAlu 50285513.497281
system.switch_cpus.statIssuedInstType_0::IntMult 1036470.7998100002
system.switch_cpus.statIssuedInstType_0::IntDiv 33660.288593
system.switch_cpus.statIssuedInstType_0::FloatAdd 15489.086195
system.switch_cpus.statIssuedInstType_0::FloatCmp 17.115715
system.switch_cpus.statIssuedInstType_0::FloatCvt 8373.866328
system.switch_cpus.statIssuedInstType_0::FloatMult 2558.4653960000005
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 4719.553199
system.switch_cpus.statIssuedInstType_0::FloatDiv 34.981794
system.switch_cpus.statIssuedInstType_0::FloatMisc 500222.323837
system.switch_cpus.statIssuedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.statIssuedInstType_0::SimdAdd 9094818.193588998
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 2962925.65231
system.switch_cpus.statIssuedInstType_0::SimdAlu 5642562.55179
system.switch_cpus.statIssuedInstType_0::SimdCmp 1864160.4330329997
system.switch_cpus.statIssuedInstType_0::SimdCvt 2902.791636
system.switch_cpus.statIssuedInstType_0::SimdMisc 1157983.207779
system.switch_cpus.statIssuedInstType_0::SimdMult 981025.8893190001
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 1001611.399282
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 2265236.1662619994
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 2485.388955
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20305000.745255
system.switch_cpus.statIssuedInstType_0::MemWrite 9247534.833236001
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 106494171.98375902
system.switch_cpus.issueRate 0.9560497197529999
system.switch_cpus.fuBusy 159563.805388
system.switch_cpus.fuBusyRate 0.0014988710679999997
system.switch_cpus.intInstQueueReads 253937868.645216
system.switch_cpus.intInstQueueWrites 72508340.107986
system.switch_cpus.intInstQueueWakeupAccesses 70915316.892525
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 70612127.587155
system.switch_cpus.vecInstQueueWrites 34992283.662011
system.switch_cpus.vecInstQueueWakeupAccesses 34928234.51665901
system.switch_cpus.intAluAccesses 71295174.09961098
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 35279702.982654
system.switch_cpus.numSquashedInsts 180908.401173
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 387015.137677
system.switch_cpus.idleCycles 2095427.441418
system.switch_cpus.MemDepUnit__0.insertedLoads 19994934.473395996
system.switch_cpus.MemDepUnit__0.insertedStores 9272982.610077001
system.switch_cpus.MemDepUnit__0.conflictingLoads 6863670.231021999
system.switch_cpus.MemDepUnit__0.conflictingStores 3.7230119999999998
system.switch_cpus.MemDepUnit__0.MDPLookups 19994934.473395996
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 6427909.201850998
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 310862.77023300005
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 573243.4679190001
system.switch_cpus.branchPred.lookups_0::CallDirect 163630.57612
system.switch_cpus.branchPred.lookups_0::CallIndirect 425940.08640300005
system.switch_cpus.branchPred.lookups_0::DirectCond 6141478.957048999
system.switch_cpus.branchPred.lookups_0::DirectUncond 819454.0466049998
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 27405.111522
system.switch_cpus.branchPred.lookups_0::total 8151152.245618
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 15195.769674
system.switch_cpus.branchPred.squashes_0::CallDirect 14592.988345000002
system.switch_cpus.branchPred.squashes_0::CallIndirect 16930.133717000004
system.switch_cpus.branchPred.squashes_0::DirectCond 242096.69852799998
system.switch_cpus.branchPred.squashes_0::DirectUncond 28379.576317000003
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 3405.206413
system.switch_cpus.branchPred.squashes_0::total 320600.372994
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 29.164793
system.switch_cpus.branchPred.corrected_0::CallDirect 4290.289972
system.switch_cpus.branchPred.corrected_0::CallIndirect 14665.76483
system.switch_cpus.branchPred.corrected_0::DirectCond 175012.061218
system.switch_cpus.branchPred.corrected_0::DirectUncond 4178.8115720000005
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 712.0259070000002
system.switch_cpus.branchPred.corrected_0::total 198888.11829200003
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 558047.6933370001
system.switch_cpus.branchPred.committed_0::CallDirect 149037.587775
system.switch_cpus.branchPred.committed_0::CallIndirect 409009.9947620001
system.switch_cpus.branchPred.committed_0::DirectCond 5899381.656835001
system.switch_cpus.branchPred.committed_0::DirectUncond 791074.31601
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 23999.905109
system.switch_cpus.branchPred.committed_0::total 7830551.153828
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 4.149362
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3810.189888
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 14414.500146000002
system.switch_cpus.branchPred.mispredicted_0::DirectCond 171977.696751
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 3978.524302
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 710.671066
system.switch_cpus.branchPred.mispredicted_0::total 194895.731515
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3446306.4689350002
system.switch_cpus.branchPred.targetProvider_0::BTB 3703789.4878950007
system.switch_cpus.branchPred.targetProvider_0::RAS 573242.554174
system.switch_cpus.branchPred.targetProvider_0::Indirect 427813.734614
system.switch_cpus.branchPred.targetProvider_0::total 8151152.245618
system.switch_cpus.branchPred.targetWrong_0::NoBranch 118765.079864
system.switch_cpus.branchPred.targetWrong_0::Return 79091.79026400001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 28.251048
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1002.997116
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 198888.11829200003
system.switch_cpus.branchPred.condPredicted 6141478.957048999
system.switch_cpus.branchPred.condPredictedTaken 2760484.195617
system.switch_cpus.branchPred.condIncorrect 198888.11829200003
system.switch_cpus.branchPred.predTakenBTBMiss 23239.684452
system.switch_cpus.branchPred.NotTakenMispredicted 119796.328028
system.switch_cpus.branchPred.TakenMispredicted 79091.79026400001
system.switch_cpus.branchPred.BTBLookups 8151152.245618
system.switch_cpus.branchPred.BTBUpdates 104389.37249800001
system.switch_cpus.branchPred.BTBHits 5520942.251572001
system.switch_cpus.branchPred.BTBHitRatio 0.674145138763
system.switch_cpus.branchPred.BTBMispredicted 25758.33424
system.switch_cpus.branchPred.indirectLookups 453345.197925
system.switch_cpus.branchPred.indirectHits 427813.734614
system.switch_cpus.branchPred.indirectMisses 25531.463311
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 573243.4679190001
system.switch_cpus.branchPred.btb.lookups::CallDirect 163630.57612
system.switch_cpus.branchPred.btb.lookups::CallIndirect 425940.08640300005
system.switch_cpus.branchPred.btb.lookups::DirectCond 6141478.957048999
system.switch_cpus.branchPred.btb.lookups::DirectUncond 819454.0466049998
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 27405.111522
system.switch_cpus.branchPred.btb.lookups::total 8151152.245618
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 573243.4679190001
system.switch_cpus.branchPred.btb.misses::CallDirect 5019.3263959999995
system.switch_cpus.branchPred.btb.misses::CallIndirect 425940.08640300005
system.switch_cpus.branchPred.btb.misses::DirectCond 1593962.647387
system.switch_cpus.branchPred.btb.misses::DirectUncond 4639.354418999999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 27405.111522
system.switch_cpus.branchPred.btb.misses::total 2630209.994046
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4290.289972
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 95920.27095399999
system.switch_cpus.branchPred.btb.updates::DirectUncond 4178.8115720000005
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 104389.37249800001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4290.289972
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 95920.27095399999
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 4178.8115720000005
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 104389.37249800001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.switch_cpus.branchPred.indirectBranchPred.lookups 453345.197925
system.switch_cpus.branchPred.indirectBranchPred.hits 427813.734614
system.switch_cpus.branchPred.indirectBranchPred.misses 25531.463311
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 15377.790737
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 468722.98866199993
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 604766.4321969999
system.switch_cpus.branchPred.ras.pops 604766.589981
system.switch_cpus.branchPred.ras.squashes 46718.891736000005
system.switch_cpus.branchPred.ras.used 558047.6933370001
system.switch_cpus.branchPred.ras.correct 558043.543975
system.switch_cpus.branchPred.ras.incorrect 4.149362
system.switch_cpus.commit.commitSquashedInsts 1101373.8998900002
system.switch_cpus.commit.branchMispredicts 190428.471895
system.switch_cpus.commit.numCommittedDist::samples 110962744.29150902
system.switch_cpus.commit.numCommittedDist::mean 0.965275534114
system.switch_cpus.commit.numCommittedDist::stdev 1.135431409581
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 54597787.105105996
system.switch_cpus.commit.numCommittedDist::1 27697356.054661
system.switch_cpus.commit.numCommittedDist::2 8376434.984144001
system.switch_cpus.commit.numCommittedDist::3 20291166.147598
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 110962744.29150902
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 558047.5825370001
system.switch_cpus.commit.committedInstType_0::No_OpClass 78845.177409
system.switch_cpus.commit.committedInstType_0::IntAlu 49773653.65416899
system.switch_cpus.commit.committedInstType_0::IntMult 1024690.9916959997
system.switch_cpus.commit.committedInstType_0::IntDiv 33653.508086
system.switch_cpus.commit.committedInstType_0::FloatAdd 15471.673124
system.switch_cpus.commit.committedInstType_0::FloatCmp 15.492995
system.switch_cpus.commit.committedInstType_0::FloatCvt 8352.338957
system.switch_cpus.commit.committedInstType_0::FloatMult 2557.696814
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 4719.036368
system.switch_cpus.commit.committedInstType_0::FloatDiv 18.163399000000002
system.switch_cpus.commit.committedInstType_0::FloatMisc 497572.84431599994
system.switch_cpus.commit.committedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.commit.committedInstType_0::SimdAdd 9094674.764951002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 2962865.563169
system.switch_cpus.commit.committedInstType_0::SimdAlu 5642448.493464
system.switch_cpus.commit.committedInstType_0::SimdCmp 1864010.142497
system.switch_cpus.commit.committedInstType_0::SimdCvt 2902.347035
system.switch_cpus.commit.committedInstType_0::SimdMisc 1156876.3179799998
system.switch_cpus.commit.committedInstType_0::SimdMult 981002.8437130001
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 1001607.686799
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 2264847.670401
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 2485.238183
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19699114.938876
system.switch_cpus.commit.committedInstType_0::MemWrite 9211331.835059
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105323724.46574299
system.switch_cpus.commit.commitEligibleSamples 20291166.147598
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100023915.45877804
system.switch_cpus.commitStats0.numOps 105323724.46574299
system.switch_cpus.commitStats0.numInstsNotNOP 100000099.915848
system.switch_cpus.commitStats0.numOpsNotNOP 105299908.92281298
system.switch_cpus.commitStats0.cpi 1.134670223906
system.switch_cpus.commitStats0.ipc 0.899629528775
system.switch_cpus.commitStats0.numMemRefs 28910446.773935
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75742116.89668599
system.switch_cpus.commitStats0.numLoadInsts 19699114.938876
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 9211331.835059
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 34922343.385901995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 78845.177409
system.switch_cpus.commitStats0.committedInstType::IntAlu 49773653.65416899
system.switch_cpus.commitStats0.committedInstType::IntMult 1024690.9916959997
system.switch_cpus.commitStats0.committedInstType::IntDiv 33653.508086
system.switch_cpus.commitStats0.committedInstType::FloatAdd 15471.673124
system.switch_cpus.commitStats0.committedInstType::FloatCmp 15.492995
system.switch_cpus.commitStats0.committedInstType::FloatCvt 8352.338957
system.switch_cpus.commitStats0.committedInstType::FloatMult 2557.696814
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 4719.036368
system.switch_cpus.commitStats0.committedInstType::FloatDiv 18.163399000000002
system.switch_cpus.commitStats0.committedInstType::FloatMisc 497572.84431599994
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 3.1318339999999996
system.switch_cpus.commitStats0.committedInstType::SimdAdd 9094674.764951002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 2962865.563169
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5642448.493464
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1864010.142497
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2902.347035
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1156876.3179799998
system.switch_cpus.commitStats0.committedInstType::SimdMult 981002.8437130001
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 1001607.686799
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 2264847.670401
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 2485.238183
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 1.1016840000000003
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19699114.938876
system.switch_cpus.commitStats0.committedInstType::MemWrite 9211331.835059
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105323724.46574299
system.switch_cpus.commitStats0.committedControl::IsControl 7830551.323534001
system.switch_cpus.commitStats0.committedControl::IsDirectControl 6839493.730326
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 991057.593208
system.switch_cpus.commitStats0.committedControl::IsCondControl 5899381.740286
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1931169.583248
system.switch_cpus.commitStats0.committedControl::IsCall 558047.5825370001
system.switch_cpus.commitStats0.committedControl::IsReturn 558047.6933370001
system.switch_cpus.decode.idleCycles 34935104.035119005
system.switch_cpus.decode.blockedCycles 26039547.872370996
system.switch_cpus.decode.runCycles 47475680.881202
system.switch_cpus.decode.unblockCycles 2760270.05185
system.switch_cpus.decode.squashCycles 190434.018188
system.switch_cpus.decode.branchResolved 3672446.130423
system.switch_cpus.decode.branchMispred 8593.33533
system.switch_cpus.decode.decodedInsts 107113907.694256
system.switch_cpus.decode.squashedInsts 6624.396789
system.switch_cpus.executeStats0.numInsts 106313264.240373
system.switch_cpus.executeStats0.numNop 23847.178364999996
system.switch_cpus.executeStats0.numBranches 7908574.502264999
system.switch_cpus.executeStats0.numLoadInsts 20253080.380333
system.switch_cpus.executeStats0.numStoreInsts 9240067.071432002
system.switch_cpus.executeStats0.instRate 0.954485948333
system.switch_cpus.executeStats0.numCCRegReads 20535217.422261
system.switch_cpus.executeStats0.numCCRegWrites 20147139.541415002
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107357922.99358399
system.switch_cpus.executeStats0.numIntRegWrites 52370565.497272
system.switch_cpus.executeStats0.numMemRefs 29493147.451765005
system.switch_cpus.executeStats0.numMiscRegReads 74717618.318966
system.switch_cpus.executeStats0.numMiscRegWrites 36525.463730999996
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 119632.47188499999
system.switch_cpus.executeStats0.numVecPredRegWrites 39886.864658
system.switch_cpus.executeStats0.numVecRegReads 51756397.91795299
system.switch_cpus.executeStats0.numVecRegWrites 32467582.002866
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4704845.776683001
system.switch_cpus.fetch.cycles 72868014.414737
system.switch_cpus.fetch.squashCycles 397806.2394640001
system.switch_cpus.fetch.miscStallCycles 11.197789
system.switch_cpus.fetch.pendingTrapStallCycles 93.883719
system.switch_cpus.fetch.cacheLines 29097508.664646
system.switch_cpus.fetch.icacheSquashes 85277.09905399999
system.switch_cpus.fetch.nisnDist::samples 111401036.85873
system.switch_cpus.fetch.nisnDist::mean 0.982739602385
system.switch_cpus.fetch.nisnDist::stdev 1.210597449435
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 58530882.06233001
system.switch_cpus.fetch.nisnDist::1 23323241.899612997
system.switch_cpus.fetch.nisnDist::2 4208092.617850001
system.switch_cpus.fetch.nisnDist::3 25338820.278936997
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 111401036.85873
system.switch_cpus.fetchStats0.numInsts 102327045.457742
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9191399574300002
system.switch_cpus.fetchStats0.numBranches 8151152.245618
system.switch_cpus.fetchStats0.branchRate 0.07368177488500001
system.switch_cpus.fetchStats0.icacheStallCycles 38334013.641778
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 190434.018188
system.switch_cpus.iew.blockCycles 3127384.083402
system.switch_cpus.iew.unblockCycles 2993348.178849
system.switch_cpus.iew.dispatchedInsts 106424112.37469898
system.switch_cpus.iew.dispSquashedInsts 102305.29700600002
system.switch_cpus.iew.dispLoadInsts 19994934.473395996
system.switch_cpus.iew.dispStoreInsts 9272982.610077001
system.switch_cpus.iew.dispNonSpecInsts 7.985989
system.switch_cpus.iew.iqFullEvents 14067.734175000003
system.switch_cpus.iew.lsqFullEvents 2936803.7152100005
system.switch_cpus.iew.predictedTakenIncorrect 82621.566272
system.switch_cpus.iew.predictedNotTakenIncorrect 114692.53215199999
system.switch_cpus.iew.branchMispredicts 197314.098424
system.switch_cpus.iew.instsToCommit 105860695.97673398
system.switch_cpus.iew.writebackCount 105843551.409184
system.switch_cpus.iew.producerInst 39091336.29376499
system.switch_cpus.iew.consumerInst 57099969.493187
system.switch_cpus.iew.wbRate 0.9504753528559999
system.switch_cpus.iew.wbFanout 0.6873228855469999
system.switch_cpus.lsq0.forwLoads 79271.28895999999
system.switch_cpus.lsq0.squashedLoads 295821.962289
system.switch_cpus.lsq0.ignoredResponses 178.823762
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 61650.13125200001
system.switch_cpus.lsq0.rescheduledLoads 18640.906324000003
system.switch_cpus.lsq0.blockedByCache 80365.91495499999
system.switch_cpus.lsq0.loadToUse::samples 19670907.639115993
system.switch_cpus.lsq0.loadToUse::mean 6.114329119415
system.switch_cpus.lsq0.loadToUse::stdev 23.034622198031
system.switch_cpus.lsq0.loadToUse::0-9 18877117.651773002
system.switch_cpus.lsq0.loadToUse::10-19 41922.112992
system.switch_cpus.lsq0.loadToUse::20-29 475629.444951
system.switch_cpus.lsq0.loadToUse::30-39 43041.124888
system.switch_cpus.lsq0.loadToUse::40-49 6517.121762999999
system.switch_cpus.lsq0.loadToUse::50-59 4694.128116
system.switch_cpus.lsq0.loadToUse::60-69 2426.506452
system.switch_cpus.lsq0.loadToUse::70-79 1724.3996199999997
system.switch_cpus.lsq0.loadToUse::80-89 1858.854132
system.switch_cpus.lsq0.loadToUse::90-99 3533.478711
system.switch_cpus.lsq0.loadToUse::100-109 3856.392091
system.switch_cpus.lsq0.loadToUse::110-119 7799.029351000001
system.switch_cpus.lsq0.loadToUse::120-129 17867.770933
system.switch_cpus.lsq0.loadToUse::130-139 7977.989746
system.switch_cpus.lsq0.loadToUse::140-149 73428.34179500001
system.switch_cpus.lsq0.loadToUse::150-159 8827.513541
system.switch_cpus.lsq0.loadToUse::160-169 7254.735205000002
system.switch_cpus.lsq0.loadToUse::170-179 25002.189611
system.switch_cpus.lsq0.loadToUse::180-189 7525.069323000001
system.switch_cpus.lsq0.loadToUse::190-199 4029.709799
system.switch_cpus.lsq0.loadToUse::200-209 10191.188827000002
system.switch_cpus.lsq0.loadToUse::210-219 2522.9106079999992
system.switch_cpus.lsq0.loadToUse::220-229 993.214632
system.switch_cpus.lsq0.loadToUse::230-239 611.891129
system.switch_cpus.lsq0.loadToUse::240-249 609.487198
system.switch_cpus.lsq0.loadToUse::250-259 840.245422
system.switch_cpus.lsq0.loadToUse::260-269 1101.1086139999998
system.switch_cpus.lsq0.loadToUse::270-279 924.9528660000001
system.switch_cpus.lsq0.loadToUse::280-289 1231.360743
system.switch_cpus.lsq0.loadToUse::290-299 2061.15326
system.switch_cpus.lsq0.loadToUse::overflows 27786.561024000002
system.switch_cpus.lsq0.loadToUse::min_value 1.281207
system.switch_cpus.lsq0.loadToUse::max_value 1589.80248
system.switch_cpus.lsq0.loadToUse::total 19670907.639115993
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 56748231720.5505
system.switch_cpus.rename.squashCycles 190434.018188
system.switch_cpus.rename.idleCycles 35671549.74066
system.switch_cpus.rename.blockCycles 14875933.387370002
system.switch_cpus.rename.serializeStallCycles 42190.6194
system.switch_cpus.rename.runCycles 48954764.73105
system.switch_cpus.rename.unblockCycles 11666164.362062002
system.switch_cpus.rename.renamedInsts 106859022.64866799
system.switch_cpus.rename.ROBFullEvents 256375.28671999997
system.switch_cpus.rename.IQFullEvents 2540158.1340369997
system.switch_cpus.rename.LQFullEvents 527325.605612
system.switch_cpus.rename.SQFullEvents 5764603.2844090015
system.switch_cpus.rename.fullRegistersEvents 1888772.1452590001
system.switch_cpus.rename.renamedOperands 111516803.84544
system.switch_cpus.rename.lookups 255990538.94069296
system.switch_cpus.rename.intLookups 108001582.50621502
system.switch_cpus.rename.vecLookups 51789282.534113
system.switch_cpus.rename.vecPredLookups 79848.738562
system.switch_cpus.rename.committedMaps 109807852.800003
system.switch_cpus.rename.undoneMaps 1708951.621888
system.switch_cpus.rename.serializing 167.39510200000004
system.switch_cpus.rename.tempSerializing 4.9488199999999996
system.switch_cpus.rename.skidInsts 5528931.037808
system.switch_cpus.rob.reads 197096604.407735
system.switch_cpus.rob.writes 213288778.49599904
system.switch_cpus.rob.squashedLoads 301713.395655
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 62672.80248
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000099.915848
system.switch_cpus.thread_0.numOps 105299908.92281298
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1040352.8109719998
system.tol2bus.transDist::WritebackDirty 396246.04413
system.tol2bus.transDist::WritebackClean 474213.120714
system.tol2bus.transDist::CleanEvict 576868.6035999999
system.tol2bus.transDist::ReadExReq 216242.886235
system.tol2bus.transDist::ReadExResp 216242.77543500005
system.tol2bus.transDist::ReadCleanReq 474274.913725
system.tol2bus.transDist::ReadSharedReq 566077.886727
system.tol2bus.pktCount::total 3772089.2584779994
system.tol2bus.pktSize::total 131503929.04268801
system.tol2bus.snoops 190005.88580600003
system.tol2bus.snoopTraffic 4627575.037376001
system.tol2bus.snoopFanout::samples 1447389.623866
system.tol2bus.snoopFanout::mean 0.0005585751449999999
system.tol2bus.snoopFanout::stdev 0.023010837752
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1446684.8927570002
system.tol2bus.snoopFanout::1 704.7311090000001
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 1447389.623866
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 56748231720.5505
system.tol2bus.reqLayer0.occupancy 2055506115.2339997
system.tol2bus.reqLayer0.utilization 0.0285414
system.tol2bus.respLayer0.occupancy 712346735.5837481
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1173963098.5716238
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2514705.620698
system.tol2bus.snoop_filter.hitSingleRequests 1257321.8826380002
system.tol2bus.snoop_filter.hitMultiRequests 0.477559
system.tol2bus.snoop_filter.totSnoops 704.25355
system.tol2bus.snoop_filter.hitSingleSnoops 704.25355
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.misses::switch_cpus.data 787.18391
system.l2.InvalidateReq.misses::total 787.18391
system.l2.InvalidateReq.accesses::switch_cpus.data 788.0513730000001
system.l2.InvalidateReq.accesses::total 788.0513730000001
system.l2.InvalidateReq.missRate::switch_cpus.data 0.9801514202930002
system.l2.InvalidateReq.missRate::total 0.9801514202930002
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 787.18391
system.l2.InvalidateReq.mshrMisses::total 787.18391
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 15004690.360000001
system.l2.InvalidateReq.mshrMissLatency::total 15004690.360000001
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.9801514202930002
system.l2.InvalidateReq.mshrMissRate::total 0.9801514202930002
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18800.980183321826
system.l2.InvalidateReq.avgMshrMissLatency::total 18800.980183321826
system.l2.tags.occupancies::writebacks 210.687203031592
system.l2.tags.avgOccs::writebacks 0.0064297529689999995
system.l2.tags.ageTaskId_1024::4 9945.098507999997
system.mem_ctrls.rdPerTurnAround::0-127 720.872014
system.mem_ctrls.rdPerTurnAround::128-255 20.329541
system.mem_ctrls.rdPerTurnAround::256-383 4.5196250000000004
system.mem_ctrls.rdPerTurnAround::384-511 1.710375
system.mem_ctrls.rdPerTurnAround::512-639 0.641655
system.mem_ctrls.rdPerTurnAround::768-895 0.6626920000000001
system.mem_ctrls.rdPerTurnAround::896-1023 0.32889100000000004
system.mem_ctrls.rdPerTurnAround::1152-1279 0.276297
system.mem_ctrls.rdPerTurnAround::1408-1535 0.080645
system.mem_ctrls.rdPerTurnAround::1664-1791 0.080645
system.mem_ctrls.rdPerTurnAround::2176-2303 0.037868
system.mem_ctrls.wrPerTurnAround::17 38.235677
system.mem_ctrls.wrPerTurnAround::19 177.27302400000002
system.mem_ctrls.wrPerTurnAround::20 177.608163
system.mem_ctrls.wrPerTurnAround::21 35.510572999999994
system.mem_ctrls.wrPerTurnAround::22 0.8541399999999999
system.mem_ctrls.wrPerTurnAround::23 0.45161300000000004
system.mem_ctrls.wrPerTurnAround::24 0.76087
system.membus.transDist::InvalidateReq 787.18391
system.switch_cpus.nonSpecInstsAdded 7.985989
system.switch_cpus.squashedNonSpecRemoved 3.184435
system.switch_cpus.commit.commitNonSpecStalls 4.801553999999999
system.tol2bus.transDist::InvalidateReq 788.0513730000001
system.tol2bus.transDist::InvalidateResp 788.0513730000001
system.mem_ctrls.rdPerTurnAround::1024-2047 5.191443
system.mem_ctrls.rdPerTurnAround::22528-23551 0.056803000000000006
system.mem_ctrls.rdPerTurnAround::24576-25599 0.176018
system.mem_ctrls.rdPerTurnAround::3072-3199 0.065919
system.mem_ctrls.wrPerTurnAround::25 0.065218
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044179
system.mem_ctrls.rdPerTurnAround::640-767 0.173912
system.mem_ctrls.rdPerTurnAround::2304-2431 0.044179
system.mem_ctrls.rdPerTurnAround::2048-3071 0.324684
system.l2.InvalidateReq.hits::switch_cpus.data 0.867463
system.l2.InvalidateReq.hits::total 0.867463
system.mem_ctrls.rdPerTurnAround::3072-4095 0.154277
system.mem_ctrls.rdPerTurnAround::30720-31743 0.068022
system.mem_ctrls.rdPerTurnAround::28672-29695 0.07223
system.mem_ctrls.rdPerTurnAround::0-511 2.8752
system.mem_ctrls.rdPerTurnAround::512-1023 0.776304
system.mem_ctrls.rdPerTurnAround::1024-1535 0.230016
system.mem_ctrls.rdPerTurnAround::1536-2047 0.14376
system.mem_ctrls.rdPerTurnAround::2048-2559 0.057504
system.mem_ctrls.rdPerTurnAround::2560-3071 0.086256
system.mem_ctrls.rdPerTurnAround::4096-4607 0.028752
system.mem_ctrls.rdPerTurnAround::6656-7167 0.028752
system.mem_ctrls.rdPerTurnAround::15872-16383 0.028752
system.l2.CleanEvict.mshrMisses::writebacks 0.192146
system.l2.CleanEvict.mshrMisses::total 0.192146
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::5120-6143 0.075035
system.mem_ctrls.rdPerTurnAround::0-63 1370.40614
system.mem_ctrls.rdPerTurnAround::64-127 177.015593
system.mem_ctrls.rdPerTurnAround::128-191 12.230755
system.mem_ctrls.rdPerTurnAround::192-255 4.809965
system.mem_ctrls.rdPerTurnAround::256-319 2.305752
system.mem_ctrls.rdPerTurnAround::320-383 0.67672
system.mem_ctrls.rdPerTurnAround::384-447 0.561713
system.mem_ctrls.rdPerTurnAround::448-511 0.493691
system.mem_ctrls.rdPerTurnAround::512-575 0.697757
system.mem_ctrls.rdPerTurnAround::704-767 0.398316
system.mem_ctrls.rdPerTurnAround::1280-1343 0.042076
system.mem_ctrls.rdPerTurnAround::1600-1663 0.288218
system.mem_ctrls.rdPerTurnAround::21504-22527 0.042076
system.mem_ctrls.rdPerTurnAround::640-703 0.110098
system.mem_ctrls.rdPerTurnAround::768-831 0.089061
system.mem_ctrls.rdPerTurnAround::1088-1151 0.199159
system.mem_ctrls.rdPerTurnAround::1664-1727 0.089061
system.switch_cpus.fetch.icacheWaitRetryStallCycles 4.082059
system.mem_ctrls.rdPerTurnAround::1024-1087 0.046985
system.mem_ctrls.rdPerTurnAround::1344-1407 0.046985
system.mem_ctrls.rdPerTurnAround::25600-26623 0.086255
system.mem_ctrls.rdPerTurnAround::23552-24575 0.17882199999999998
system.mem_ctrls.rdPerTurnAround::1408-1471 0.068022
system.switch_cpus.rename.matLookups 0.47615399999999997
system.mem_ctrls.rdPerTurnAround::16384-17407 0.042777
system.mem_ctrls.rdPerTurnAround::1024-1151 0.042777
system.mem_ctrls.rdPerTurnAround::1280-1407 0.085554
system.mem_ctrls.rdPerTurnAround::1536-1663 0.171108
CPI 1.1349635089930654

Per-Address PND Load Violations:
