Warning: Design 'sync_counter' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
data[3]
data[2]
data[1]
data[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
decode_reg[0]/D
decode_reg[1]/D
decode_reg[2]/D
decode_reg[3]/D
multiply[0]
multiply[1]
multiply[2]
multiply[3]
multiply_reg[0]/D
multiply_reg[1]/D
multiply_reg[2]/D
multiply_reg[3]/D
shift_reg[0]/D
shift_reg[1]/D
shift_reg[2]/D
shift_reg[3]/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
