#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Nov 18 11:35:38 2017
# Process ID: 6912
# Current directory: D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1
# Command line: vivado.exe -log example_ibert_7series_gtx_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_ibert_7series_gtx_0.tcl
# Log file: D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/example_ibert_7series_gtx_0.vds
# Journal file: D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_ibert_7series_gtx_0.tcl -notrace
Command: synth_design -top example_ibert_7series_gtx_0 -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8396 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 341.328 ; gain = 131.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_ibert_7series_gtx_0' [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:21]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14298]
INFO: [Synth 8-638] synthesizing module 'ibert_7series_gtx_0' [d:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/synth/ibert_7series_gtx_0.v:81]
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (27#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:10526]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (30#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (32#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:11199]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (35#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (36#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (37#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-256] done synthesizing module 'BUFR' (39#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-256] done synthesizing module 'ibert_7series_gtx_0' (86#1) [d:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.srcs/sources_1/ip/ibert_7series_gtx_0/synth/ibert_7series_gtx_0.v:81]
WARNING: [Synth 8-350] instance 'u_ibert_core' of module 'ibert_7series_gtx_0' requires 8 connections, but only 6 given [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:81]
INFO: [Synth 8-256] done synthesizing module 'example_ibert_7series_gtx_0' (87#1) [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:21]
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[39]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[38]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[37]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[36]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[35]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[34]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[33]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[32]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[31]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[7]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[6]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[5]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[4]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[3]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_CHARISK_O[0]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[0]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[7]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[6]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[5]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[4]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[3]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[79]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[78]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[77]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[76]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[75]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[74]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[73]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[72]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[71]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[70]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[69]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[68]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[67]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[66]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[65]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[64]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[63]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[62]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[61]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[60]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[59]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[58]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[57]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[56]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[55]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[54]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[53]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[52]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[51]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[50]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[49]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[48]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[47]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[46]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[45]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[44]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[43]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[42]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[41]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[40]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[0]
WARNING: [Synth 8-3331] design gtxe2_reset_controller has unconnected port TX_CLK_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port RST_REG_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[16]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[15]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[14]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[13]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[12]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[11]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[10]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[9]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[8]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[7]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[6]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[5]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[4]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[3]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[2]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[1]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DADDR_I[0]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[15]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[14]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[13]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[12]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[11]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[10]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[9]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[8]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[7]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[6]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[5]
WARNING: [Synth 8-3331] design xsdb_register__parameterized307 has unconnected port S_DI_I[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 491.184 ; gain = 281.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ibert_core:SYSCLK_I to constant 0 [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.v:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 491.184 ; gain = 281.539
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]
INFO: [Timing 38-2] Deriving generated clocks [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc:37]
Finished Parsing XDC File [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/imports/example_ibert_7series_gtx_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_7series_gtx_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_7series_gtx_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 822.125 ; gain = 0.297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 822.125 ; gain = 612.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 822.125 ; gain = 612.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_ibert_core. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 822.125 ; gain = 612.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "iGOT_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_is_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ACK_TIMEOUT_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WDC_EQ_ZERO_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "com_drp_range" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag_startup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rh_state_reg' in module 'gtxe2_reset_controller'
INFO: [Synth 8-5544] ROM "flag_startup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0001
               PLL_RESET |                             0001 |                             0010
         WAIT_QPLLUNLOCK |                             0010 |                             0100
         WAIT_CPLLUNLOCK |                             0011 |                             0011
          ASSERT_GTRESET |                             0100 |                             0101
       DEASSERT_PLLRESET |                             0101 |                             0110
           WAIT_QPLLLOCK |                             0110 |                             1000
           WAIT_CPLLLOCK |                             0111 |                             0111
        DEASSERT_GTRESET |                             1000 |                             1001
           CHK_RESETDONE |                             1001 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rh_state_reg' using encoding 'sequential' in module 'gtxe2_reset_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 822.125 ; gain = 612.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |gtxe2_quad__GB0                  |           1|     27679|
|2     |gtxe2_quad__GB1                  |           1|     26454|
|3     |ibert_7series_gtx__GC0           |           1|      2909|
|4     |example_ibert_7series_gtx_0__GC0 |           1|         2|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 28    
	   2 Input      4 Bit       Adders := 27    
+---XORs : 
	   2 Input     80 Bit         XORs := 8     
	   2 Input     40 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1348  
	   3 Input      1 Bit         XORs := 16    
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 37    
	               40 Bit    Registers := 92    
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 16    
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 8     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 420   
	               15 Bit    Registers := 8     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 91    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 417   
+---Muxes : 
	   2 Input     80 Bit        Muxes := 8     
	   2 Input     40 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 8     
	   8 Input     16 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 14    
	  28 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 20    
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 25    
	   3 Input      4 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 19    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   5 Input      2 Bit        Muxes := 5     
	  20 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 84    
	   4 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module chipscope_xsdb_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_common_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  28 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module gtxe2_common_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module chipscope_xsdb_slave__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module prbs7_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module prbs7_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module ibert_ones_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module prbs7_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module prbs7_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module ibert_ones_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module prbs7_40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module prbs7_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module ibert_ones_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
Module xsdb_register_ctl__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtxe2_channel_regs__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module gtxe2_reset_controller__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module prbs7_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module prbs7_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_40__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
Module ibert_pat_gen__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module ibert_ones_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module ibert_accumulator__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     80 Bit         XORs := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
Module ibert_freq_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_freq_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gtxe2_channel_slave__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module icon_cmd_decode 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module icon_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module icon_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module icon_interface_static_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module icon_ctl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_stat_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_stat_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface_sel_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module icon_ctl_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module synchronizer_ff__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module icon_datawr_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module icon_datard_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icon_stat_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_flag__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller_flag__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller_flag 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 12    
Module xsdb_address_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_burst_wd_len_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xsdb_bus_mstr2sl_port_iface 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ibert_7series_gtx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mgt_drp_range" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_SYNC/iGOT_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_XSDB_BUS_CONTROLLER/U_TIMER/ACK_TIMEOUT_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_XSDB_BURST_WD_LEN_CONTROLLER/WDC_EQ_ZERO_O" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtx_0 has port sfp_tx_disable[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/u_common/U_COMPLEX_REGS/tx_drp_range_dly_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/u_common/U_COMPLEX_REGS/tx_drp_range_den_reg)
WARNING: [Synth 8-3332] Sequential element (s_den_dly_reg[2]) is unused and will be removed from module gtxe2_common_regs.
WARNING: [Synth 8-3332] Sequential element (tx_drp_range_dly_reg) is unused and will be removed from module gtxe2_common_regs.
WARNING: [Synth 8-3332] Sequential element (tx_drp_range_den_reg) is unused and will be removed from module gtxe2_common_regs.
WARNING: [Synth 8-3332] Sequential element (s_den_dly_reg[2]) is unused and will be removed from module gtxe2_channel_regs__parameterized1.
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/ONES_CNT_O_reg[7]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/i_ones_counter/cnt_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[1]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[2]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[3]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[4]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[5]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[6]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[7]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[8]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[9]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[10]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[11]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[12]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[13]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[14]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[15]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[16]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[17]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[18]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[19]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[20]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[21]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[22]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[23]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[24]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[25]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[26]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[27]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[28]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[29]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[30]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[31]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[32]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[33]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[34]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[35]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[36]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[37]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[38]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[39]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[40]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[41]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[42]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[43]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[44]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[45]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[46]' (FDR) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/b_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[39]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[39]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[38]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[38]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[37]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[37]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[35]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[36]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[36]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[34]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[35]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[35]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[34]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[34]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[33]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[33]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[32]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[32]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[31]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[31]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[30]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[30]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[29]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[29]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[28]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[28]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[27]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[27]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[26]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[26]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[25]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[25]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[24]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[24]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[5]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[4]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[3]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[3]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[2]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[2]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[1]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[1]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[0]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk20/div10.data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[0]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[11]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[10]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[9]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[8]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[7]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[6]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[17]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[16]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[15]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[14]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/i_331_0/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patchk40/patgen_rx/pattern_clk2/data_o_reg[22]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_iii_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[39] )
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[39]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[38]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[39]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[38]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[8]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[7]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[6]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[5]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[4]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[3]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[2]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[1]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[0]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (rx_word_counter/b_reg[47]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (bit_err_counter/b_reg[7]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/seed_r1_reg[0]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/seed_r_reg[1]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/i_ones_counter/cnt_iii_reg[3]) is unused and will be removed from module pattern_handler__2.
WARNING: [Synth 8-3332] Sequential element (s_den_dly_reg[2]) is unused and will be removed from module gtxe2_channel_regs__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_iii_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[39] )
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[39]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[38]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[39]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[38]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[8]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[7]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[6]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[5]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[4]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[3]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[2]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[1]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[0]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (rx_word_counter/b_reg[47]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (bit_err_counter/b_reg[7]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/seed_r1_reg[0]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/seed_r_reg[1]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/i_ones_counter/cnt_iii_reg[3]) is unused and will be removed from module pattern_handler__1.
WARNING: [Synth 8-3332] Sequential element (s_den_dly_reg[2]) is unused and will be removed from module gtxe2_channel_regs.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_iii_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[39] )
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[39]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[38]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[39]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[38]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[8]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[7]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[6]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[5]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[4]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[3]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[2]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[1]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[0]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (rx_word_counter/b_reg[47]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (bit_err_counter/b_reg[7]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/seed_r1_reg[0]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/seed_r_reg[1]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/i_ones_counter/cnt_iii_reg[3]) is unused and will be removed from module pattern_handler.
WARNING: [Synth 8-3332] Sequential element (s_den_dly_reg[2]) is unused and will be removed from module gtxe2_channel_regs__parameterized2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\rx_word_counter/b_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\TX_DATA_O_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/cnt_iii_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk20/div10.data_o_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patgen40/pattern_clk2/data_o_reg[39] )
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[39]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk2/data_o_reg[38]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[39]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/div10.data_o_reg[38]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[8]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[7]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[6]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[5]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[4]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[3]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[2]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[1]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/genseed40.seed_r2_reg[0]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (rx_word_counter/b_reg[47]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (bit_err_counter/b_reg[7]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/seed_r1_reg[0]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patgen40/pattern_clk20/seed_r_reg[1]) is unused and will be removed from module pattern_handler__3.
WARNING: [Synth 8-3332] Sequential element (gen40.patchk40/i_ones_counter/cnt_iii_reg[3]) is unused and will be removed from module pattern_handler__3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_331_0/U_ICON/\U_STAT/STAT_INIT_SLV_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/i_331_0/U_ICON/\U_STAT/STAT_INIT_SLV_reg[0] )
WARNING: [Synth 8-3332] Sequential element (U_STAT/STAT_INIT_SLV_reg[1]) is unused and will be removed from module icon_core.
WARNING: [Synth 8-3332] Sequential element (U_STAT/STAT_INIT_SLV_reg[0]) is unused and will be removed from module icon_core.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_331_0/UUT_MASTER/\U_XSDB_BUS_CONTROLLER/U_CLR_ERROR_FLAG/last_flag_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_331_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/i_331_0/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/i_331_0/UUT_MASTER/\U_XSDB_BUS_CONTROLLER/U_CLR_ERROR_FLAG/G_POS_EDGE.flag_reg )
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[1]) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[0]) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
WARNING: [Synth 8-3332] Sequential element (U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb_reg) is unused and will be removed from module chipscope_icon2xsdb_mstrbr.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[2].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_0/\CH[1].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[0].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q /i_331_1/\CH[3].u_ch /U_PATTERN_HANDLER/\gen40.patchk40/i_ones_counter/ONES_CNT_O_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 822.125 ; gain = 612.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+----------------------------------------+---------------+----------------+
|Module Name                | RTL Object                             | Depth x Width | Implemented As | 
+---------------------------+----------------------------------------+---------------+----------------+
|xsdb_bus_controller        | auto_sl_drdy                           | 32x1          | LUT            | 
|xsdb_bus_controller        | auto_sl_drdy                           | 32x1          | LUT            | 
|xsdb_bus_controller        | inc_addr_r                             | 32x1          | LUT            | 
|xsdb_bus_controller        | inc_addr_r                             | 32x1          | LUT            | 
|xsdb_bus_controller        | dec_wdc_r                              | 32x1          | LUT            | 
|xsdb_bus_controller        | dec_wdc_r                              | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_den_r                               | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_dwe_r                               | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_rdmux_sel_r                         | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_berr_r                              | 32x1          | LUT            | 
|xsdb_bus_controller        | ma_err_r                               | 32x2          | LUT            | 
|xsdb_bus_controller        | timer_rst                              | 32x1          | LUT            | 
|ones_counter_lut6          | EXP_O                                  | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c6/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c6/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c6/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c6/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c5/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c4/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c3/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|pattern_handler            | gen40.patchk40/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/ma_err_r         | 32x2          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_berr_r        | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r   | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/auto_sl_drdy     | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/auto_sl_drdy     | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/inc_addr_r       | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/inc_addr_r       | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/dec_wdc_r        | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/dec_wdc_r        | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_den_r         | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_dwe_r         | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/timer_rst        | 32x1          | LUT            | 
+---------------------------+----------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                | RTL Object                                                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|chipscope_icon2xsdb_mstrbr | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
|chipscope_icon2xsdb_mstrbr | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |gtxe2_quad__GB0                  |           1|     17644|
|2     |gtxe2_quad__GB1                  |           1|     16647|
|3     |ibert_7series_gtx__GC0           |           1|      1529|
|4     |example_ibert_7series_gtx_0__GC0 |           1|         2|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 822.125 ; gain = 612.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------+------------+----------+
|      |RTL Partition                    |Replication |Instances |
+------+---------------------------------+------------+----------+
|1     |gtxe2_quad__GB0                  |           1|     17644|
|2     |gtxe2_quad__GB1                  |           1|     16647|
|3     |ibert_7series_gtx__GC0           |           1|      1529|
|4     |example_ibert_7series_gtx_0__GC0 |           1|         2|
+------+---------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_204:DIN_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_303:DIN_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTNORTHREFCLK0_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTNORTHREFCLK1_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTSOUTHREFCLK0_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin u_common:GTSOUTHREFCLK1_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_21E:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_220:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_222:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_223:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_224:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_227:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_302:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_332:DIN_I[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_337:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_338:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_338:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_339:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_339:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_340:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_340:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_341:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin reg_343:DIN_I[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:IDLE_DETECTED_I to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:TXOUTCLK_FREQ_CNT_I[9] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_331_0' in module 'fifo_generator_v13_0_5_synth' to reference 'reset_blk_ramfifo' which has no pins
WARNING: [Synth 8-115] binding instance 'i_331_0' in module 'fifo_generator_v13_0_5_synth__parameterized0' to reference 'reset_blk_ramfifo_3' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pattern_handler | gen40.patchk40/data_r6_reg[39] | 4      | 160   | NO           | NO                 | YES               | 160    | 0       | 
+----------------+--------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BSCANE2       |     1|
|2     |BUFG          |     2|
|3     |BUFH          |     5|
|4     |BUFR          |     1|
|5     |CARRY4        |   326|
|6     |GTXE2_CHANNEL |     4|
|7     |GTXE2_COMMON  |     1|
|8     |IBUFDS_GTE2   |     2|
|9     |LUT1          |  1192|
|10    |LUT2          |  1420|
|11    |LUT3          |   512|
|12    |LUT4          |   520|
|13    |LUT5          |   940|
|14    |LUT6          |  3233|
|15    |MMCME2_ADV    |     1|
|16    |MUXF7         |   449|
|17    |RAM32M        |     6|
|18    |SRL16E        |   160|
|19    |FDCE          |   267|
|20    |FDPE          |    63|
|21    |FDRE          | 13145|
|22    |FDSE          |   288|
|23    |IBUF          |     4|
|24    |OBUF          |     4|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+---------------------------------------------+------+
|      |Instance                                             |Module                                       |Cells |
+------+-----------------------------------------------------+---------------------------------------------+------+
|1     |top                                                  |                                             | 22546|
|2     |  u_ibert_core                                       |ibert_7series_gtx_0                          | 22536|
|3     |    inst                                             |ibert_7series_gtx                            | 22536|
|4     |      \QUAD[0].u_q                                   |gtxe2_quad                                   | 21422|
|5     |        u_common                                     |gtxe2_common_slave                           |   486|
|6     |          U_COMPLEX_REGS                             |gtxe2_common_regs                            |   466|
|7     |            reg_200                                  |xsdb_register__parameterized308              |    19|
|8     |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized120          |    17|
|9     |            reg_201                                  |xsdb_register__parameterized309              |    19|
|10    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized121          |    17|
|11    |            reg_202                                  |xsdb_register__parameterized310              |    19|
|12    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized122          |    17|
|13    |            reg_203                                  |xsdb_register__parameterized311              |    19|
|14    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized123          |    17|
|15    |            reg_204                                  |xsdb_register__parameterized312              |    16|
|16    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__100                      |    16|
|17    |            reg_205                                  |xsdb_register__parameterized313              |    16|
|18    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__99                       |    16|
|19    |            reg_300                                  |xsdb_register__parameterized314              |    16|
|20    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__98                       |    16|
|21    |            reg_301                                  |xsdb_register__parameterized315              |    16|
|22    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__97                       |    16|
|23    |            reg_302                                  |xsdb_register__parameterized316              |    19|
|24    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized124          |    17|
|25    |            reg_303                                  |xsdb_register__parameterized317              |    16|
|26    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__96                       |    16|
|27    |            reg_344                                  |xsdb_register__parameterized318              |    16|
|28    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__95                       |    16|
|29    |            reg_345                                  |xsdb_register__parameterized319              |    16|
|30    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__94                       |    16|
|31    |            reg_346                                  |xsdb_register__parameterized320              |    16|
|32    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__93                       |    16|
|33    |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized1         |   220|
|34    |          u_clocking                                 |gtxe2_quad_clocking                          |     5|
|35    |        \CH[2].u_ch                                  |gtxe2_channel_slave__parameterized1          |  5234|
|36    |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized1           |  2147|
|37    |            reg_20A                                  |xsdb_register__2                             |    21|
|38    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__2                         |    17|
|39    |            reg_20B                                  |xsdb_register__parameterized154              |    21|
|40    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized60           |    17|
|41    |            reg_20C                                  |xsdb_register__parameterized155              |    21|
|42    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized61           |    17|
|43    |            reg_20D                                  |xsdb_register__parameterized156              |    21|
|44    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized62           |    17|
|45    |            reg_20E                                  |xsdb_register__parameterized157              |    21|
|46    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized63           |    17|
|47    |            reg_20F                                  |xsdb_register__parameterized158              |    21|
|48    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized64           |    17|
|49    |            reg_210                                  |xsdb_register__parameterized159              |    21|
|50    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized65           |    17|
|51    |            reg_211                                  |xsdb_register__parameterized160              |    21|
|52    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized66           |    17|
|53    |            reg_212                                  |xsdb_register__parameterized161              |    21|
|54    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized67           |    17|
|55    |            reg_213                                  |xsdb_register__parameterized162              |    21|
|56    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized68           |    17|
|57    |            reg_214                                  |xsdb_register__parameterized163              |    21|
|58    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized69           |    17|
|59    |            reg_215                                  |xsdb_register__parameterized164              |    21|
|60    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized70           |    17|
|61    |            reg_216                                  |xsdb_register__parameterized165              |    21|
|62    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized71           |    17|
|63    |            reg_217                                  |xsdb_register__parameterized166              |    21|
|64    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized72           |    17|
|65    |            reg_218                                  |xsdb_register__parameterized167              |    21|
|66    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__4                         |    17|
|67    |            reg_219                                  |xsdb_register__parameterized168              |    21|
|68    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized73           |    17|
|69    |            reg_21A                                  |xsdb_register__parameterized169              |    21|
|70    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized74           |    17|
|71    |            reg_21B                                  |xsdb_register__parameterized170              |    21|
|72    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized75           |    17|
|73    |            reg_21C                                  |xsdb_register__parameterized171              |    21|
|74    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized76           |    17|
|75    |            reg_21D                                  |xsdb_register__parameterized172              |    21|
|76    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized77           |    17|
|77    |            reg_21E                                  |xsdb_register__parameterized173              |    16|
|78    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__92                       |    16|
|79    |            reg_21F                                  |xsdb_register__parameterized174              |    16|
|80    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__91                       |    16|
|81    |            reg_220                                  |xsdb_register__parameterized175              |    16|
|82    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__90                       |    16|
|83    |            reg_221                                  |xsdb_register__parameterized176              |    16|
|84    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__89                       |    16|
|85    |            reg_222                                  |xsdb_register__parameterized177              |    16|
|86    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__88                       |    16|
|87    |            reg_223                                  |xsdb_register__parameterized178              |    16|
|88    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__87                       |    16|
|89    |            reg_224                                  |xsdb_register__parameterized179              |    16|
|90    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__86                       |    16|
|91    |            reg_225                                  |xsdb_register__parameterized180              |    16|
|92    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__85                       |    16|
|93    |            reg_226                                  |xsdb_register__parameterized181              |    16|
|94    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__84                       |    16|
|95    |            reg_227                                  |xsdb_register__parameterized182              |    16|
|96    |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__83                       |    16|
|97    |            reg_300                                  |xsdb_register__parameterized183              |    21|
|98    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized78           |    17|
|99    |            reg_301                                  |xsdb_register__parameterized184              |    21|
|100   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized79           |    17|
|101   |            reg_302                                  |xsdb_register__parameterized185              |    16|
|102   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__82                       |    16|
|103   |            reg_303                                  |xsdb_register__parameterized186              |    16|
|104   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__81                       |    16|
|105   |            reg_304                                  |xsdb_register__parameterized187              |    16|
|106   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__80                       |    16|
|107   |            reg_305                                  |xsdb_register__parameterized188              |    16|
|108   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__79                       |    16|
|109   |            reg_306                                  |xsdb_register__parameterized189              |    16|
|110   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__78                       |    16|
|111   |            reg_307                                  |xsdb_register__parameterized190              |    16|
|112   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__77                       |    16|
|113   |            reg_308                                  |xsdb_register__parameterized191              |    16|
|114   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__76                       |    16|
|115   |            reg_309                                  |xsdb_register__parameterized192              |    16|
|116   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__75                       |    16|
|117   |            reg_30A                                  |xsdb_register__parameterized193              |    21|
|118   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized80           |    17|
|119   |            reg_30B                                  |xsdb_register__parameterized194              |    16|
|120   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__74                       |    16|
|121   |            reg_30C                                  |xsdb_register__parameterized195              |    21|
|122   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized81           |    17|
|123   |            reg_30E                                  |xsdb_register__parameterized196              |    16|
|124   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__73                       |    16|
|125   |            reg_30F                                  |xsdb_register__parameterized197              |    21|
|126   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized82           |    17|
|127   |            reg_310                                  |xsdb_register__parameterized198              |    16|
|128   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__72                       |    16|
|129   |            reg_311                                  |xsdb_register__parameterized199              |    21|
|130   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized83           |    17|
|131   |            reg_312                                  |xsdb_register__parameterized200              |    16|
|132   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__71                       |    16|
|133   |            reg_313                                  |xsdb_register__parameterized201              |    21|
|134   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized84           |    17|
|135   |            reg_314                                  |xsdb_register__parameterized202              |    16|
|136   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__70                       |    16|
|137   |            reg_315                                  |xsdb_register__parameterized203              |    21|
|138   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized85           |    17|
|139   |            reg_316                                  |xsdb_register__parameterized204              |    16|
|140   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__69                       |    16|
|141   |            reg_317                                  |xsdb_register__parameterized205              |    16|
|142   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__68                       |    16|
|143   |            reg_318                                  |xsdb_register__parameterized206              |    16|
|144   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__67                       |    16|
|145   |            reg_319                                  |xsdb_register__parameterized207              |    16|
|146   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__66                       |    16|
|147   |            reg_31A                                  |xsdb_register__parameterized208              |    16|
|148   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__65                       |    16|
|149   |            reg_31B                                  |xsdb_register__parameterized209              |    16|
|150   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__64                       |    16|
|151   |            reg_31C                                  |xsdb_register__parameterized210              |    16|
|152   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__63                       |    16|
|153   |            reg_31D                                  |xsdb_register__parameterized211              |    16|
|154   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__62                       |    16|
|155   |            reg_31E                                  |xsdb_register__parameterized212              |    16|
|156   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__61                       |    16|
|157   |            reg_31F                                  |xsdb_register__parameterized213              |    16|
|158   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__60                       |    16|
|159   |            reg_320                                  |xsdb_register__parameterized214              |    16|
|160   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__59                       |    16|
|161   |            reg_321                                  |xsdb_register__parameterized215              |    21|
|162   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized86           |    17|
|163   |            reg_332                                  |xsdb_register__parameterized216              |    16|
|164   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__58                       |    16|
|165   |            reg_333                                  |xsdb_register__parameterized217              |    16|
|166   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__57                       |    16|
|167   |            reg_334                                  |xsdb_register__parameterized218              |    21|
|168   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized87           |    17|
|169   |            reg_335                                  |xsdb_register__parameterized219              |    21|
|170   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized88           |    17|
|171   |            reg_336                                  |xsdb_register__parameterized220              |    21|
|172   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized89           |    17|
|173   |            reg_337                                  |xsdb_register__parameterized221              |    16|
|174   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__56                       |    16|
|175   |            reg_338                                  |xsdb_register__parameterized222              |    16|
|176   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__55                       |    16|
|177   |            reg_339                                  |xsdb_register__parameterized223              |    16|
|178   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__54                       |    16|
|179   |            reg_340                                  |xsdb_register__parameterized224              |    16|
|180   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__53                       |    16|
|181   |            reg_341                                  |xsdb_register__parameterized225              |    16|
|182   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__52                       |    16|
|183   |            reg_342                                  |xsdb_register__parameterized226              |    16|
|184   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__51                       |    16|
|185   |            reg_343                                  |xsdb_register__parameterized227              |    16|
|186   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__50                       |    16|
|187   |            reg_344                                  |xsdb_register__parameterized228              |    16|
|188   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__49                       |    16|
|189   |            reg_345                                  |xsdb_register__parameterized229              |    16|
|190   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__48                       |    16|
|191   |            reg_346                                  |xsdb_register__parameterized230              |    16|
|192   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__47                       |    16|
|193   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_119                     |   716|
|194   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__2                    |    85|
|195   |          U_PATTERN_HANDLER                          |pattern_handler__2                           |  2231|
|196   |            bit_err_counter                          |ibert_accumulator_94                         |   260|
|197   |            \gen40.patchk40                          |ibert_pat_chk_95                             |  1121|
|198   |              i_ones_counter                         |ibert_ones_counter_107                       |    89|
|199   |              patgen_rx                              |ibert_pat_gen_108                            |   687|
|200   |                pattern_15bit                        |prbs15_109                                   |   113|
|201   |                  \bit40.p15_40                      |prbs15_40_118                                |   113|
|202   |                pattern_23bit                        |prbs23_110                                   |   128|
|203   |                  \bit40.p23_40                      |prbs23_40_117                                |   128|
|204   |                pattern_31bit                        |prbs31_111                                   |   224|
|205   |                  \bit40.p31_40                      |prbs31_40_116                                |   224|
|206   |                pattern_7bit                         |prbs7_112                                    |    97|
|207   |                  \bit40.p7_40                       |prbs7_40_115                                 |    97|
|208   |                pattern_clk2                         |clk_2bit_113                                 |     9|
|209   |                pattern_clk20                        |clk_20bit_114                                |    39|
|210   |            \gen40.patgen40                          |ibert_pat_gen_96                             |   537|
|211   |              pattern_15bit                          |prbs15_99                                    |   119|
|212   |                \bit40.p15_40                        |prbs15_40_106                                |   119|
|213   |              pattern_23bit                          |prbs23_100                                   |   127|
|214   |                \bit40.p23_40                        |prbs23_40_105                                |   127|
|215   |              pattern_31bit                          |prbs31_101                                   |   155|
|216   |                \bit40.p31_40                        |prbs31_40_104                                |   155|
|217   |              pattern_7bit                           |prbs7_102                                    |    91|
|218   |                \bit40.p7_40                         |prbs7_40_103                                 |    91|
|219   |            rx_word_counter                          |ibert_accumulator_97                         |   255|
|220   |            u_lev                                    |xfer_level_98                                |     4|
|221   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_89                         |    90|
|222   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_90                        |   158|
|223   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_91                        |   158|
|224   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_92                        |   158|
|225   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_93                        |   158|
|226   |        \CH[1].u_ch                                  |gtxe2_channel_slave__parameterized0          |  5234|
|227   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized0           |  2147|
|228   |            reg_20A                                  |xsdb_register__1                             |    21|
|229   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__3                         |    17|
|230   |            reg_20B                                  |xsdb_register__parameterized77               |    21|
|231   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized30           |    17|
|232   |            reg_20C                                  |xsdb_register__parameterized78               |    21|
|233   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized31           |    17|
|234   |            reg_20D                                  |xsdb_register__parameterized79               |    21|
|235   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized32           |    17|
|236   |            reg_20E                                  |xsdb_register__parameterized80               |    21|
|237   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized33           |    17|
|238   |            reg_20F                                  |xsdb_register__parameterized81               |    21|
|239   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized34           |    17|
|240   |            reg_210                                  |xsdb_register__parameterized82               |    21|
|241   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized35           |    17|
|242   |            reg_211                                  |xsdb_register__parameterized83               |    21|
|243   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized36           |    17|
|244   |            reg_212                                  |xsdb_register__parameterized84               |    21|
|245   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized37           |    17|
|246   |            reg_213                                  |xsdb_register__parameterized85               |    21|
|247   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized38           |    17|
|248   |            reg_214                                  |xsdb_register__parameterized86               |    21|
|249   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized39           |    17|
|250   |            reg_215                                  |xsdb_register__parameterized87               |    21|
|251   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized40           |    17|
|252   |            reg_216                                  |xsdb_register__parameterized88               |    21|
|253   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized41           |    17|
|254   |            reg_217                                  |xsdb_register__parameterized89               |    21|
|255   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized42           |    17|
|256   |            reg_218                                  |xsdb_register__parameterized90               |    21|
|257   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__1                         |    17|
|258   |            reg_219                                  |xsdb_register__parameterized91               |    21|
|259   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized43           |    17|
|260   |            reg_21A                                  |xsdb_register__parameterized92               |    21|
|261   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized44           |    17|
|262   |            reg_21B                                  |xsdb_register__parameterized93               |    21|
|263   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized45           |    17|
|264   |            reg_21C                                  |xsdb_register__parameterized94               |    21|
|265   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized46           |    17|
|266   |            reg_21D                                  |xsdb_register__parameterized95               |    21|
|267   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized47           |    17|
|268   |            reg_21E                                  |xsdb_register__parameterized96               |    16|
|269   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__46                       |    16|
|270   |            reg_21F                                  |xsdb_register__parameterized97               |    16|
|271   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__45                       |    16|
|272   |            reg_220                                  |xsdb_register__parameterized98               |    16|
|273   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__44                       |    16|
|274   |            reg_221                                  |xsdb_register__parameterized99               |    16|
|275   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__43                       |    16|
|276   |            reg_222                                  |xsdb_register__parameterized100              |    16|
|277   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__42                       |    16|
|278   |            reg_223                                  |xsdb_register__parameterized101              |    16|
|279   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__41                       |    16|
|280   |            reg_224                                  |xsdb_register__parameterized102              |    16|
|281   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__40                       |    16|
|282   |            reg_225                                  |xsdb_register__parameterized103              |    16|
|283   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__39                       |    16|
|284   |            reg_226                                  |xsdb_register__parameterized104              |    16|
|285   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__38                       |    16|
|286   |            reg_227                                  |xsdb_register__parameterized105              |    16|
|287   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__37                       |    16|
|288   |            reg_300                                  |xsdb_register__parameterized106              |    21|
|289   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized48           |    17|
|290   |            reg_301                                  |xsdb_register__parameterized107              |    21|
|291   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized49           |    17|
|292   |            reg_302                                  |xsdb_register__parameterized108              |    16|
|293   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__36                       |    16|
|294   |            reg_303                                  |xsdb_register__parameterized109              |    16|
|295   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__35                       |    16|
|296   |            reg_304                                  |xsdb_register__parameterized110              |    16|
|297   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__34                       |    16|
|298   |            reg_305                                  |xsdb_register__parameterized111              |    16|
|299   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__33                       |    16|
|300   |            reg_306                                  |xsdb_register__parameterized112              |    16|
|301   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__32                       |    16|
|302   |            reg_307                                  |xsdb_register__parameterized113              |    16|
|303   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__31                       |    16|
|304   |            reg_308                                  |xsdb_register__parameterized114              |    16|
|305   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__30                       |    16|
|306   |            reg_309                                  |xsdb_register__parameterized115              |    16|
|307   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__29                       |    16|
|308   |            reg_30A                                  |xsdb_register__parameterized116              |    21|
|309   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized50           |    17|
|310   |            reg_30B                                  |xsdb_register__parameterized117              |    16|
|311   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__28                       |    16|
|312   |            reg_30C                                  |xsdb_register__parameterized118              |    21|
|313   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized51           |    17|
|314   |            reg_30E                                  |xsdb_register__parameterized119              |    16|
|315   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__27                       |    16|
|316   |            reg_30F                                  |xsdb_register__parameterized120              |    21|
|317   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized52           |    17|
|318   |            reg_310                                  |xsdb_register__parameterized121              |    16|
|319   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__26                       |    16|
|320   |            reg_311                                  |xsdb_register__parameterized122              |    21|
|321   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized53           |    17|
|322   |            reg_312                                  |xsdb_register__parameterized123              |    16|
|323   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__25                       |    16|
|324   |            reg_313                                  |xsdb_register__parameterized124              |    21|
|325   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized54           |    17|
|326   |            reg_314                                  |xsdb_register__parameterized125              |    16|
|327   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__24                       |    16|
|328   |            reg_315                                  |xsdb_register__parameterized126              |    21|
|329   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized55           |    17|
|330   |            reg_316                                  |xsdb_register__parameterized127              |    16|
|331   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__23                       |    16|
|332   |            reg_317                                  |xsdb_register__parameterized128              |    16|
|333   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__22                       |    16|
|334   |            reg_318                                  |xsdb_register__parameterized129              |    16|
|335   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__21                       |    16|
|336   |            reg_319                                  |xsdb_register__parameterized130              |    16|
|337   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__20                       |    16|
|338   |            reg_31A                                  |xsdb_register__parameterized131              |    16|
|339   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__19                       |    16|
|340   |            reg_31B                                  |xsdb_register__parameterized132              |    16|
|341   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__18                       |    16|
|342   |            reg_31C                                  |xsdb_register__parameterized133              |    16|
|343   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__17                       |    16|
|344   |            reg_31D                                  |xsdb_register__parameterized134              |    16|
|345   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__16                       |    16|
|346   |            reg_31E                                  |xsdb_register__parameterized135              |    16|
|347   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__15                       |    16|
|348   |            reg_31F                                  |xsdb_register__parameterized136              |    16|
|349   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__14                       |    16|
|350   |            reg_320                                  |xsdb_register__parameterized137              |    16|
|351   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__13                       |    16|
|352   |            reg_321                                  |xsdb_register__parameterized138              |    21|
|353   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized56           |    17|
|354   |            reg_332                                  |xsdb_register__parameterized139              |    16|
|355   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__12                       |    16|
|356   |            reg_333                                  |xsdb_register__parameterized140              |    16|
|357   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__11                       |    16|
|358   |            reg_334                                  |xsdb_register__parameterized141              |    21|
|359   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized57           |    17|
|360   |            reg_335                                  |xsdb_register__parameterized142              |    21|
|361   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized58           |    17|
|362   |            reg_336                                  |xsdb_register__parameterized143              |    21|
|363   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized59           |    17|
|364   |            reg_337                                  |xsdb_register__parameterized144              |    16|
|365   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__10                       |    16|
|366   |            reg_338                                  |xsdb_register__parameterized145              |    16|
|367   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__9                        |    16|
|368   |            reg_339                                  |xsdb_register__parameterized146              |    16|
|369   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__8                        |    16|
|370   |            reg_340                                  |xsdb_register__parameterized147              |    16|
|371   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__7                        |    16|
|372   |            reg_341                                  |xsdb_register__parameterized148              |    16|
|373   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__6                        |    16|
|374   |            reg_342                                  |xsdb_register__parameterized149              |    16|
|375   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__5                        |    16|
|376   |            reg_343                                  |xsdb_register__parameterized150              |    16|
|377   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__4                        |    16|
|378   |            reg_344                                  |xsdb_register__parameterized151              |    16|
|379   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__3                        |    16|
|380   |            reg_345                                  |xsdb_register__parameterized152              |    16|
|381   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__2                        |    16|
|382   |            reg_346                                  |xsdb_register__parameterized153              |    16|
|383   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__1                        |    16|
|384   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_88                      |   716|
|385   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__1                    |    85|
|386   |          U_PATTERN_HANDLER                          |pattern_handler__1                           |  2231|
|387   |            bit_err_counter                          |ibert_accumulator_63                         |   260|
|388   |            \gen40.patchk40                          |ibert_pat_chk_64                             |  1121|
|389   |              i_ones_counter                         |ibert_ones_counter_76                        |    89|
|390   |              patgen_rx                              |ibert_pat_gen_77                             |   687|
|391   |                pattern_15bit                        |prbs15_78                                    |   113|
|392   |                  \bit40.p15_40                      |prbs15_40_87                                 |   113|
|393   |                pattern_23bit                        |prbs23_79                                    |   128|
|394   |                  \bit40.p23_40                      |prbs23_40_86                                 |   128|
|395   |                pattern_31bit                        |prbs31_80                                    |   224|
|396   |                  \bit40.p31_40                      |prbs31_40_85                                 |   224|
|397   |                pattern_7bit                         |prbs7_81                                     |    97|
|398   |                  \bit40.p7_40                       |prbs7_40_84                                  |    97|
|399   |                pattern_clk2                         |clk_2bit_82                                  |     9|
|400   |                pattern_clk20                        |clk_20bit_83                                 |    39|
|401   |            \gen40.patgen40                          |ibert_pat_gen_65                             |   537|
|402   |              pattern_15bit                          |prbs15_68                                    |   119|
|403   |                \bit40.p15_40                        |prbs15_40_75                                 |   119|
|404   |              pattern_23bit                          |prbs23_69                                    |   127|
|405   |                \bit40.p23_40                        |prbs23_40_74                                 |   127|
|406   |              pattern_31bit                          |prbs31_70                                    |   155|
|407   |                \bit40.p31_40                        |prbs31_40_73                                 |   155|
|408   |              pattern_7bit                           |prbs7_71                                     |    91|
|409   |                \bit40.p7_40                         |prbs7_40_72                                  |    91|
|410   |            rx_word_counter                          |ibert_accumulator_66                         |   255|
|411   |            u_lev                                    |xfer_level_67                                |     4|
|412   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_58                         |    90|
|413   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_59                        |   158|
|414   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_60                        |   158|
|415   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_61                        |   158|
|416   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_62                        |   158|
|417   |        \CH[0].u_ch                                  |gtxe2_channel_slave                          |  5234|
|418   |          U_CHANNEL_REGS                             |gtxe2_channel_regs                           |  2147|
|419   |            reg_20A                                  |xsdb_register                                |    21|
|420   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__6                         |    17|
|421   |            reg_20B                                  |xsdb_register__parameterized0                |    21|
|422   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0            |    17|
|423   |            reg_20C                                  |xsdb_register__parameterized1                |    21|
|424   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1            |    17|
|425   |            reg_20D                                  |xsdb_register__parameterized2                |    21|
|426   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2            |    17|
|427   |            reg_20E                                  |xsdb_register__parameterized3                |    21|
|428   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3            |    17|
|429   |            reg_20F                                  |xsdb_register__parameterized4                |    21|
|430   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4            |    17|
|431   |            reg_210                                  |xsdb_register__parameterized5                |    21|
|432   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5            |    17|
|433   |            reg_211                                  |xsdb_register__parameterized6                |    21|
|434   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6            |    17|
|435   |            reg_212                                  |xsdb_register__parameterized7                |    21|
|436   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7            |    17|
|437   |            reg_213                                  |xsdb_register__parameterized8                |    21|
|438   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized8            |    17|
|439   |            reg_214                                  |xsdb_register__parameterized9                |    21|
|440   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9            |    17|
|441   |            reg_215                                  |xsdb_register__parameterized10               |    21|
|442   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10           |    17|
|443   |            reg_216                                  |xsdb_register__parameterized11               |    21|
|444   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11           |    17|
|445   |            reg_217                                  |xsdb_register__parameterized12               |    21|
|446   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12           |    17|
|447   |            reg_218                                  |xsdb_register__parameterized13               |    21|
|448   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl                            |    17|
|449   |            reg_219                                  |xsdb_register__parameterized14               |    21|
|450   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized13           |    17|
|451   |            reg_21A                                  |xsdb_register__parameterized15               |    21|
|452   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized14           |    17|
|453   |            reg_21B                                  |xsdb_register__parameterized16               |    21|
|454   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized15           |    17|
|455   |            reg_21C                                  |xsdb_register__parameterized17               |    21|
|456   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized16           |    17|
|457   |            reg_21D                                  |xsdb_register__parameterized18               |    21|
|458   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized17           |    17|
|459   |            reg_21E                                  |xsdb_register__parameterized19               |    16|
|460   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat                           |    16|
|461   |            reg_21F                                  |xsdb_register__parameterized20               |    16|
|462   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__191                      |    16|
|463   |            reg_220                                  |xsdb_register__parameterized21               |    16|
|464   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__190                      |    16|
|465   |            reg_221                                  |xsdb_register__parameterized22               |    16|
|466   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__189                      |    16|
|467   |            reg_222                                  |xsdb_register__parameterized23               |    16|
|468   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__188                      |    16|
|469   |            reg_223                                  |xsdb_register__parameterized24               |    16|
|470   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__187                      |    16|
|471   |            reg_224                                  |xsdb_register__parameterized25               |    16|
|472   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__186                      |    16|
|473   |            reg_225                                  |xsdb_register__parameterized26               |    16|
|474   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__185                      |    16|
|475   |            reg_226                                  |xsdb_register__parameterized27               |    16|
|476   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__184                      |    16|
|477   |            reg_227                                  |xsdb_register__parameterized28               |    16|
|478   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__183                      |    16|
|479   |            reg_300                                  |xsdb_register__parameterized29               |    21|
|480   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized18           |    17|
|481   |            reg_301                                  |xsdb_register__parameterized30               |    21|
|482   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized19           |    17|
|483   |            reg_302                                  |xsdb_register__parameterized31               |    16|
|484   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__182                      |    16|
|485   |            reg_303                                  |xsdb_register__parameterized32               |    16|
|486   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__181                      |    16|
|487   |            reg_304                                  |xsdb_register__parameterized33               |    16|
|488   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__180                      |    16|
|489   |            reg_305                                  |xsdb_register__parameterized34               |    16|
|490   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__179                      |    16|
|491   |            reg_306                                  |xsdb_register__parameterized35               |    16|
|492   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__178                      |    16|
|493   |            reg_307                                  |xsdb_register__parameterized36               |    16|
|494   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__177                      |    16|
|495   |            reg_308                                  |xsdb_register__parameterized37               |    16|
|496   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__176                      |    16|
|497   |            reg_309                                  |xsdb_register__parameterized38               |    16|
|498   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__175                      |    16|
|499   |            reg_30A                                  |xsdb_register__parameterized39               |    21|
|500   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized20           |    17|
|501   |            reg_30B                                  |xsdb_register__parameterized40               |    16|
|502   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__174                      |    16|
|503   |            reg_30C                                  |xsdb_register__parameterized41               |    21|
|504   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized21           |    17|
|505   |            reg_30E                                  |xsdb_register__parameterized42               |    16|
|506   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__173                      |    16|
|507   |            reg_30F                                  |xsdb_register__parameterized43               |    21|
|508   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized22           |    17|
|509   |            reg_310                                  |xsdb_register__parameterized44               |    16|
|510   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__172                      |    16|
|511   |            reg_311                                  |xsdb_register__parameterized45               |    21|
|512   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized23           |    17|
|513   |            reg_312                                  |xsdb_register__parameterized46               |    16|
|514   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__171                      |    16|
|515   |            reg_313                                  |xsdb_register__parameterized47               |    21|
|516   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized24           |    17|
|517   |            reg_314                                  |xsdb_register__parameterized48               |    16|
|518   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__170                      |    16|
|519   |            reg_315                                  |xsdb_register__parameterized49               |    21|
|520   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized25           |    17|
|521   |            reg_316                                  |xsdb_register__parameterized50               |    16|
|522   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__169                      |    16|
|523   |            reg_317                                  |xsdb_register__parameterized51               |    16|
|524   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__168                      |    16|
|525   |            reg_318                                  |xsdb_register__parameterized52               |    16|
|526   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__167                      |    16|
|527   |            reg_319                                  |xsdb_register__parameterized53               |    16|
|528   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__166                      |    16|
|529   |            reg_31A                                  |xsdb_register__parameterized54               |    16|
|530   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__165                      |    16|
|531   |            reg_31B                                  |xsdb_register__parameterized55               |    16|
|532   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__164                      |    16|
|533   |            reg_31C                                  |xsdb_register__parameterized56               |    16|
|534   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__163                      |    16|
|535   |            reg_31D                                  |xsdb_register__parameterized57               |    16|
|536   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__162                      |    16|
|537   |            reg_31E                                  |xsdb_register__parameterized58               |    16|
|538   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__161                      |    16|
|539   |            reg_31F                                  |xsdb_register__parameterized59               |    16|
|540   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__160                      |    16|
|541   |            reg_320                                  |xsdb_register__parameterized60               |    16|
|542   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__159                      |    16|
|543   |            reg_321                                  |xsdb_register__parameterized61               |    21|
|544   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized26           |    17|
|545   |            reg_332                                  |xsdb_register__parameterized62               |    16|
|546   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__158                      |    16|
|547   |            reg_333                                  |xsdb_register__parameterized63               |    16|
|548   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__157                      |    16|
|549   |            reg_334                                  |xsdb_register__parameterized64               |    21|
|550   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized27           |    17|
|551   |            reg_335                                  |xsdb_register__parameterized65               |    21|
|552   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized28           |    17|
|553   |            reg_336                                  |xsdb_register__parameterized66               |    21|
|554   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized29           |    17|
|555   |            reg_337                                  |xsdb_register__parameterized67               |    16|
|556   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__156                      |    16|
|557   |            reg_338                                  |xsdb_register__parameterized68               |    16|
|558   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__155                      |    16|
|559   |            reg_339                                  |xsdb_register__parameterized69               |    16|
|560   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__154                      |    16|
|561   |            reg_340                                  |xsdb_register__parameterized70               |    16|
|562   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__153                      |    16|
|563   |            reg_341                                  |xsdb_register__parameterized71               |    16|
|564   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__152                      |    16|
|565   |            reg_342                                  |xsdb_register__parameterized72               |    16|
|566   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__151                      |    16|
|567   |            reg_343                                  |xsdb_register__parameterized73               |    16|
|568   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__150                      |    16|
|569   |            reg_344                                  |xsdb_register__parameterized74               |    16|
|570   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__149                      |    16|
|571   |            reg_345                                  |xsdb_register__parameterized75               |    16|
|572   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__148                      |    16|
|573   |            reg_346                                  |xsdb_register__parameterized76               |    16|
|574   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__147                      |    16|
|575   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave                         |   716|
|576   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller                       |    85|
|577   |          U_PATTERN_HANDLER                          |pattern_handler                              |  2231|
|578   |            bit_err_counter                          |ibert_accumulator_32                         |   260|
|579   |            \gen40.patchk40                          |ibert_pat_chk_33                             |  1121|
|580   |              i_ones_counter                         |ibert_ones_counter_46                        |    89|
|581   |              patgen_rx                              |ibert_pat_gen_47                             |   687|
|582   |                pattern_15bit                        |prbs15_48                                    |   113|
|583   |                  \bit40.p15_40                      |prbs15_40_57                                 |   113|
|584   |                pattern_23bit                        |prbs23_49                                    |   128|
|585   |                  \bit40.p23_40                      |prbs23_40_56                                 |   128|
|586   |                pattern_31bit                        |prbs31_50                                    |   224|
|587   |                  \bit40.p31_40                      |prbs31_40_55                                 |   224|
|588   |                pattern_7bit                         |prbs7_51                                     |    97|
|589   |                  \bit40.p7_40                       |prbs7_40_54                                  |    97|
|590   |                pattern_clk2                         |clk_2bit_52                                  |     9|
|591   |                pattern_clk20                        |clk_20bit_53                                 |    39|
|592   |            \gen40.patgen40                          |ibert_pat_gen_34                             |   537|
|593   |              pattern_15bit                          |prbs15_37                                    |   119|
|594   |                \bit40.p15_40                        |prbs15_40_45                                 |   119|
|595   |              pattern_23bit                          |prbs23_38                                    |   127|
|596   |                \bit40.p23_40                        |prbs23_40_44                                 |   127|
|597   |              pattern_31bit                          |prbs31_39                                    |   155|
|598   |                \bit40.p31_40                        |prbs31_40_43                                 |   155|
|599   |              pattern_7bit                           |prbs7_41                                     |    91|
|600   |                \bit40.p7_40                         |prbs7_40_42                                  |    91|
|601   |            rx_word_counter                          |ibert_accumulator_35                         |   255|
|602   |            u_lev                                    |xfer_level_36                                |     4|
|603   |          U_RXCDR_RESET                              |ibert_rxcdr_reset_27                         |    90|
|604   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_28                        |   158|
|605   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_29                        |   158|
|606   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_30                        |   158|
|607   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_31                        |   158|
|608   |        \CH[3].u_ch                                  |gtxe2_channel_slave__parameterized2          |  5234|
|609   |          U_CHANNEL_REGS                             |gtxe2_channel_regs__parameterized2           |  2147|
|610   |            reg_20A                                  |xsdb_register__3                             |    21|
|611   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__7                         |    17|
|612   |            reg_20B                                  |xsdb_register__parameterized231              |    21|
|613   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized90           |    17|
|614   |            reg_20C                                  |xsdb_register__parameterized232              |    21|
|615   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized91           |    17|
|616   |            reg_20D                                  |xsdb_register__parameterized233              |    21|
|617   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized92           |    17|
|618   |            reg_20E                                  |xsdb_register__parameterized234              |    21|
|619   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized93           |    17|
|620   |            reg_20F                                  |xsdb_register__parameterized235              |    21|
|621   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized94           |    17|
|622   |            reg_210                                  |xsdb_register__parameterized236              |    21|
|623   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized95           |    17|
|624   |            reg_211                                  |xsdb_register__parameterized237              |    21|
|625   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized96           |    17|
|626   |            reg_212                                  |xsdb_register__parameterized238              |    21|
|627   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized97           |    17|
|628   |            reg_213                                  |xsdb_register__parameterized239              |    21|
|629   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized98           |    17|
|630   |            reg_214                                  |xsdb_register__parameterized240              |    21|
|631   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized99           |    17|
|632   |            reg_215                                  |xsdb_register__parameterized241              |    21|
|633   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized100          |    17|
|634   |            reg_216                                  |xsdb_register__parameterized242              |    21|
|635   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized101          |    17|
|636   |            reg_217                                  |xsdb_register__parameterized243              |    21|
|637   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized102          |    17|
|638   |            reg_218                                  |xsdb_register__parameterized244              |    21|
|639   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__5                         |    17|
|640   |            reg_219                                  |xsdb_register__parameterized245              |    21|
|641   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized103          |    17|
|642   |            reg_21A                                  |xsdb_register__parameterized246              |    21|
|643   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized104          |    17|
|644   |            reg_21B                                  |xsdb_register__parameterized247              |    21|
|645   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized105          |    17|
|646   |            reg_21C                                  |xsdb_register__parameterized248              |    21|
|647   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized106          |    17|
|648   |            reg_21D                                  |xsdb_register__parameterized249              |    21|
|649   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized107          |    17|
|650   |            reg_21E                                  |xsdb_register__parameterized250              |    16|
|651   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__146                      |    16|
|652   |            reg_21F                                  |xsdb_register__parameterized251              |    16|
|653   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__145                      |    16|
|654   |            reg_220                                  |xsdb_register__parameterized252              |    16|
|655   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__144                      |    16|
|656   |            reg_221                                  |xsdb_register__parameterized253              |    16|
|657   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__143                      |    16|
|658   |            reg_222                                  |xsdb_register__parameterized254              |    16|
|659   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__142                      |    16|
|660   |            reg_223                                  |xsdb_register__parameterized255              |    16|
|661   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__141                      |    16|
|662   |            reg_224                                  |xsdb_register__parameterized256              |    16|
|663   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__140                      |    16|
|664   |            reg_225                                  |xsdb_register__parameterized257              |    16|
|665   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__139                      |    16|
|666   |            reg_226                                  |xsdb_register__parameterized258              |    16|
|667   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__138                      |    16|
|668   |            reg_227                                  |xsdb_register__parameterized259              |    16|
|669   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__137                      |    16|
|670   |            reg_300                                  |xsdb_register__parameterized260              |    21|
|671   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized108          |    17|
|672   |            reg_301                                  |xsdb_register__parameterized261              |    21|
|673   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized109          |    17|
|674   |            reg_302                                  |xsdb_register__parameterized262              |    16|
|675   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__136                      |    16|
|676   |            reg_303                                  |xsdb_register__parameterized263              |    16|
|677   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__135                      |    16|
|678   |            reg_304                                  |xsdb_register__parameterized264              |    16|
|679   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__134                      |    16|
|680   |            reg_305                                  |xsdb_register__parameterized265              |    16|
|681   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__133                      |    16|
|682   |            reg_306                                  |xsdb_register__parameterized266              |    16|
|683   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__132                      |    16|
|684   |            reg_307                                  |xsdb_register__parameterized267              |    16|
|685   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__131                      |    16|
|686   |            reg_308                                  |xsdb_register__parameterized268              |    16|
|687   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__130                      |    16|
|688   |            reg_309                                  |xsdb_register__parameterized269              |    16|
|689   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__129                      |    16|
|690   |            reg_30A                                  |xsdb_register__parameterized270              |    21|
|691   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized110          |    17|
|692   |            reg_30B                                  |xsdb_register__parameterized271              |    16|
|693   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__128                      |    16|
|694   |            reg_30C                                  |xsdb_register__parameterized272              |    21|
|695   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized111          |    17|
|696   |            reg_30E                                  |xsdb_register__parameterized273              |    16|
|697   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__127                      |    16|
|698   |            reg_30F                                  |xsdb_register__parameterized274              |    21|
|699   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized112          |    17|
|700   |            reg_310                                  |xsdb_register__parameterized275              |    16|
|701   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__126                      |    16|
|702   |            reg_311                                  |xsdb_register__parameterized276              |    21|
|703   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized113          |    17|
|704   |            reg_312                                  |xsdb_register__parameterized277              |    16|
|705   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__125                      |    16|
|706   |            reg_313                                  |xsdb_register__parameterized278              |    21|
|707   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized114          |    17|
|708   |            reg_314                                  |xsdb_register__parameterized279              |    16|
|709   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__124                      |    16|
|710   |            reg_315                                  |xsdb_register__parameterized280              |    21|
|711   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized115          |    17|
|712   |            reg_316                                  |xsdb_register__parameterized281              |    16|
|713   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__123                      |    16|
|714   |            reg_317                                  |xsdb_register__parameterized282              |    16|
|715   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__122                      |    16|
|716   |            reg_318                                  |xsdb_register__parameterized283              |    16|
|717   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__121                      |    16|
|718   |            reg_319                                  |xsdb_register__parameterized284              |    16|
|719   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__120                      |    16|
|720   |            reg_31A                                  |xsdb_register__parameterized285              |    16|
|721   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__119                      |    16|
|722   |            reg_31B                                  |xsdb_register__parameterized286              |    16|
|723   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__118                      |    16|
|724   |            reg_31C                                  |xsdb_register__parameterized287              |    16|
|725   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__117                      |    16|
|726   |            reg_31D                                  |xsdb_register__parameterized288              |    16|
|727   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__116                      |    16|
|728   |            reg_31E                                  |xsdb_register__parameterized289              |    16|
|729   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__115                      |    16|
|730   |            reg_31F                                  |xsdb_register__parameterized290              |    16|
|731   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__114                      |    16|
|732   |            reg_320                                  |xsdb_register__parameterized291              |    16|
|733   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__113                      |    16|
|734   |            reg_321                                  |xsdb_register__parameterized292              |    21|
|735   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized116          |    17|
|736   |            reg_332                                  |xsdb_register__parameterized293              |    16|
|737   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__112                      |    16|
|738   |            reg_333                                  |xsdb_register__parameterized294              |    16|
|739   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__111                      |    16|
|740   |            reg_334                                  |xsdb_register__parameterized295              |    21|
|741   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized117          |    17|
|742   |            reg_335                                  |xsdb_register__parameterized296              |    21|
|743   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized118          |    17|
|744   |            reg_336                                  |xsdb_register__parameterized297              |    21|
|745   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized119          |    17|
|746   |            reg_337                                  |xsdb_register__parameterized298              |    16|
|747   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__110                      |    16|
|748   |            reg_338                                  |xsdb_register__parameterized299              |    16|
|749   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__109                      |    16|
|750   |            reg_339                                  |xsdb_register__parameterized300              |    16|
|751   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__108                      |    16|
|752   |            reg_340                                  |xsdb_register__parameterized301              |    16|
|753   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__107                      |    16|
|754   |            reg_341                                  |xsdb_register__parameterized302              |    16|
|755   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__106                      |    16|
|756   |            reg_342                                  |xsdb_register__parameterized303              |    16|
|757   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__105                      |    16|
|758   |            reg_343                                  |xsdb_register__parameterized304              |    16|
|759   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__104                      |    16|
|760   |            reg_344                                  |xsdb_register__parameterized305              |    16|
|761   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__103                      |    16|
|762   |            reg_345                                  |xsdb_register__parameterized306              |    16|
|763   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__102                      |    16|
|764   |            reg_346                                  |xsdb_register__parameterized307              |    16|
|765   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__101                      |    16|
|766   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0         |   716|
|767   |          U_RESET_CONTROLLER                         |gtxe2_reset_controller__3                    |    85|
|768   |          U_PATTERN_HANDLER                          |pattern_handler__3                           |  2231|
|769   |            bit_err_counter                          |ibert_accumulator                            |   260|
|770   |            \gen40.patchk40                          |ibert_pat_chk                                |  1121|
|771   |              i_ones_counter                         |ibert_ones_counter                           |    89|
|772   |              patgen_rx                              |ibert_pat_gen_18                             |   687|
|773   |                pattern_15bit                        |prbs15_19                                    |   113|
|774   |                  \bit40.p15_40                      |prbs15_40_26                                 |   113|
|775   |                pattern_23bit                        |prbs23_20                                    |   128|
|776   |                  \bit40.p23_40                      |prbs23_40_25                                 |   128|
|777   |                pattern_31bit                        |prbs31_21                                    |   224|
|778   |                  \bit40.p31_40                      |prbs31_40_24                                 |   224|
|779   |                pattern_7bit                         |prbs7_22                                     |    97|
|780   |                  \bit40.p7_40                       |prbs7_40_23                                  |    97|
|781   |                pattern_clk2                         |clk_2bit                                     |     9|
|782   |                pattern_clk20                        |clk_20bit                                    |    39|
|783   |            \gen40.patgen40                          |ibert_pat_gen                                |   537|
|784   |              pattern_15bit                          |prbs15                                       |   119|
|785   |                \bit40.p15_40                        |prbs15_40                                    |   119|
|786   |              pattern_23bit                          |prbs23                                       |   127|
|787   |                \bit40.p23_40                        |prbs23_40                                    |   127|
|788   |              pattern_31bit                          |prbs31                                       |   155|
|789   |                \bit40.p31_40                        |prbs31_40                                    |   155|
|790   |              pattern_7bit                           |prbs7                                        |    91|
|791   |                \bit40.p7_40                         |prbs7_40                                     |    91|
|792   |            rx_word_counter                          |ibert_accumulator_17                         |   255|
|793   |            u_lev                                    |xfer_level                                   |     4|
|794   |          U_RXCDR_RESET                              |ibert_rxcdr_reset                            |    90|
|795   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter                           |   158|
|796   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_14                        |   158|
|797   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_15                        |   158|
|798   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_16                        |   158|
|799   |      U_ICON                                         |icon_core                                    |    79|
|800   |        U_CMD                                        |icon_cmd_decode                              |    50|
|801   |        U_STAT                                       |icon_status                                  |    14|
|802   |        U_SYNC                                       |icon_sync                                    |    12|
|803   |      UUT_MASTER                                     |chipscope_icon2xsdb_mstrbr                   |   886|
|804   |        U_ICON_INTERFACE                             |icon_interface                               |   574|
|805   |          U_CMD1                                     |icon_ctl_reg                                 |    22|
|806   |          U_CMD2                                     |icon_stat_reg                                |    16|
|807   |          U_CMD3                                     |icon_stat_reg__parameterized0                |    26|
|808   |          U_CMD4                                     |icon_ctl_reg__parameterized0                 |    73|
|809   |          U_CMD5                                     |icon_ctl_reg__parameterized1                 |    48|
|810   |          U_CMD6_RD                                  |icon_datard_reg                              |   196|
|811   |            U_RD_FIFO                                |xsdb_rdfifo                                  |   172|
|812   |              \SUBCORE_FIFO.xsdb_rdfifo_inst         |fifo_generator_v13_0_5__parameterized0       |   172|
|813   |                inst_fifo_gen                        |fifo_generator_v13_0_5_synth__parameterized0 |   172|
|814   |                  \gconvfifo.rf                      |fifo_generator_top__parameterized0           |   165|
|815   |                    \grf.rf                          |fifo_generator_ramfifo__parameterized0       |   165|
|816   |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs_4                                |    45|
|817   |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff_10                           |     4|
|818   |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_11                           |     4|
|819   |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_12                           |     5|
|820   |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_13                           |     5|
|821   |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic__parameterized0                     |    44|
|822   |                        \gr1.rfwft                   |rd_fwft                                      |    26|
|823   |                        \gras.rsts                   |rd_status_flags_as_8                         |     1|
|824   |                        rpntr                        |rd_bin_cntr_9                                |    17|
|825   |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic__parameterized0                     |    21|
|826   |                        \gwas.wsts                   |wr_status_flags_as_6                         |     3|
|827   |                        wpntr                        |wr_bin_cntr_7                                |    18|
|828   |                      \gntv_or_sync_fifo.mem         |memory__parameterized0                       |    36|
|829   |                        \gdm.dm                      |dmem_5                                       |    19|
|830   |                      rstblk                         |reset_blk_ramfifo__parameterized1            |    19|
|831   |                  \reset_gen_ic.rstblk_cc            |reset_blk_ramfifo_3                          |     7|
|832   |          U_CMD6_WR                                  |icon_datawr_reg                              |   152|
|833   |            U_WR_FIFO                                |xsdb_wrfifo                                  |   128|
|834   |              \SUBCORE_FIFO.xsdb_wrfifo_inst         |fifo_generator_v13_0_5                       |   128|
|835   |                inst_fifo_gen                        |fifo_generator_v13_0_5_synth                 |   128|
|836   |                  \gconvfifo.rf                      |fifo_generator_top                           |   121|
|837   |                    \grf.rf                          |fifo_generator_ramfifo                       |   121|
|838   |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs                                  |    48|
|839   |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff                              |     4|
|840   |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_0                            |     4|
|841   |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_1                            |     5|
|842   |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_2                            |     5|
|843   |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic                                     |    17|
|844   |                        \gras.rsts                   |rd_status_flags_as                           |     2|
|845   |                        rpntr                        |rd_bin_cntr                                  |    15|
|846   |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic                                     |    19|
|847   |                        \gwas.wsts                   |wr_status_flags_as                           |     2|
|848   |                        wpntr                        |wr_bin_cntr                                  |    17|
|849   |                      \gntv_or_sync_fifo.mem         |memory                                       |    19|
|850   |                        \gdm.dm                      |dmem                                         |    19|
|851   |                      rstblk                         |reset_blk_ramfifo__parameterized0            |    18|
|852   |                  \reset_gen_ic.rstblk_cc            |reset_blk_ramfifo                            |     7|
|853   |          U_CMD7_CTL                                 |icon_ctl_reg__parameterized2                 |     3|
|854   |          U_CMD7_STAT                                |icon_stat_reg__parameterized1                |    13|
|855   |          U_STATIC_STATUS                            |icon_interface_static_status                 |    19|
|856   |        U_XSDB_ADDRESS_CONTROLLER                    |xsdb_address_controller                      |    43|
|857   |        U_XSDB_BURST_WD_LEN_CONTROLLER               |xsdb_burst_wd_len_controller                 |    64|
|858   |        U_XSDB_BUS_CONTROLLER                        |xsdb_bus_controller                          |   155|
|859   |          U_RD_ABORT_FLAG                            |xsdb_bus_controller_flag__parameterized0     |     5|
|860   |          U_RD_REQ_FLAG                              |xsdb_bus_controller_flag                     |     7|
|861   |          U_TIMER                                    |xsdb_bus_controller_counter                  |    83|
|862   |        U_XSDB_BUS_MSTR2SL_PORT_IFACE                |xsdb_bus_mstr2sl_port_iface                  |    50|
|863   |          U_RD_DIN_BUS_MUX                           |cs_generic_mux                               |    32|
|864   |      bscan_inst                                     |cs_bscan                                     |     1|
|865   |      u_bufr                                         |cs_bufr                                      |     1|
+------+-----------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 840.531 ; gain = 630.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 568 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 840.531 ; gain = 188.070
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 840.531 ; gain = 630.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
246 Infos, 311 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 846.598 ; gain = 608.898
INFO: [Common 17-1381] The checkpoint 'D:/vivado_project/miz7035/ibert_1_25g/ibert_7series_gtx_0_ex/ibert_7series_gtx_0_ex.runs/synth_1/example_ibert_7series_gtx_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 846.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 11:37:14 2017...
