# doms_cpu
This is a personal project where I follow the tutorial listed @ http://labs.domipheus.com/blog/tpu-series-quick-links/

The goal is to follow this tutorial and learn VHDL in the process. Hopefully I will be able to create a verilog version (for simulation & practice purposes) as well :)
