<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='236' type='386'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='232'>/// Extract a subvector from signed integer vector and convert to FP.
    /// It is primarily used to convert a (widened) illegal integer vector
    /// type to a legal floating point vector type.
    /// For example v2i32 -&gt; widened to v4i32 -&gt; v2f64</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65488' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='65488' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1530' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='13550' u='r' c='_ZNK4llvm17PPCTargetLowering21DAGCombineBuildVectorEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
