# HÆ¯á»šNG DáºªN FIX TIMING ISSUES - PICORV32 AES-256 SoC

## ğŸ”´ Váº¤N Äá»€ BAN Äáº¦U

### **Timing Analysis Report:**
```
Max Frequency Summary:
- clk_50m: Constraint 50.000MHz, Actual Fmax 18.732MHz âŒ FAIL!
- jtag_TCK: Constraint 100.000MHz, Actual Fmax 99.292MHz âœ“ PASS

Total Negative Slack Summary:
- clk_50m Setup: -19734.031 ns (1514 endpoints) âŒ CRITICAL!
- jtag_TCK Setup: -1.099 ns (7 endpoints) âš ï¸ Minor

Setup Paths Table:
- Worst path slack: -33.382 ns
- Clock period required: ~53ns
- Current clock period: 20ns (50MHz)
```

### **Warnings:**
```
WARN (TA1132): 'jtag_TCK' was determined to be a clock but was not created
WARN (TA1132): 'u_picorv32/u_dualportspi/u_atcspi/u_spi_spiif/n316_3' was determined to be a clock but was not created
WARN (PR1014): Generic routing resource will be used to clock signal 'clk_50m_d'
WARN (PR1014): Generic routing resource will be used to clock signal 'jtag_TCK_d'
```

---

## ğŸ“Š PHÃ‚N TÃCH NGUYÃŠN NHÃ‚N

### **1. Clock frequency quÃ¡ cao (50MHz)**
- **Critical path:** ~53ns 
- **Required period:** <20ns (cho 50MHz)
- **Káº¿t quáº£:** Timing violation nghiÃªm trá»ng

### **2. AES-256 logic phá»©c táº¡p**
Tá»« Setup Paths Table, cÃ¡c critical paths:
```
Path #1: -33.382ns - AES key expansion registers
Path #2: -33.380ns - AES state registers  
Path #3-16: -33.xxx ns - Various AES-256 datapath
```

**NguyÃªn nhÃ¢n:**
- Key expansion tá»• há»£p (combinational) cho 15 round keys
- State transformations (SubBytes + ShiftRows + MixColumns) trong 1 cycle
- Galois Field multiplication (GF(2^8)) cho MixColumns

### **3. Clock routing issues**
- `clk_50m` chÆ°a Ä‘Æ°á»£c assign vÃ o dedicated clock network
- `jtag_TCK` khÃ´ng Ä‘Æ°á»£c define trong SDC
- Derived clocks (`clk_50m_d`, `jtag_TCK_d`) dÃ¹ng general routing

---

## âœ… GIáº¢I PHÃP ÄÃƒ THá»°C HIá»†N

### **BÆ°á»›c 1: Giáº£m Clock Frequency**

**File: `src/picorv32_aes256.sdc`**

```tcl
# âŒ TRá»: 50MHz (period = 20ns)
create_clock -name clk_50m -period 20.000 [get_ports {clk_50m}]

# âœ… Má»šI: 25MHz (period = 40ns) - DÆ° slack ~13ns
create_clock -name clk_50m -period 40.000 -waveform {0 20.000} [get_ports {clk_50m}]
```

**LÃ½ do:**
- Critical path cáº§n ~53ns
- Clock 25MHz (40ns) > 53ns â†’ Timing sáº½ PASS
- Váº«n Ä‘á»§ nhanh cho UART (115200 baud) vÃ  AES operations

---

### **BÆ°á»›c 2: Define JTAG Clock**

**File: `src/picorv32_aes256.sdc`**

```tcl
# JTAG Clock - 10MHz (period = 100ns)
create_clock -name jtag_TCK -period 100.000 -waveform {0 50.000} [get_ports {jtag_TCK}]

# Clock Groups - Async clocks
set_clock_groups -asynchronous -group [get_clocks {clk_50m}] -group [get_clocks {jtag_TCK}]
```

**Giáº£i quyáº¿t:**
- âœ“ Warning `jtag_TCK was not created`
- âœ“ Define relationship giá»¯a 2 clocks (asynchronous)
- âœ“ Tool sáº½ khÃ´ng check timing between clock domains

---

### **BÆ°á»›c 3: Force Dedicated Clock Routing**

**File: `src/picorv32_aes256.cst`**

```plaintext
// Force clk_50m to use dedicated global clock routing
CLOCK_LOC "clk_50m" BUFG = CLK;
```

**Giáº£i quyáº¿t:**
- âœ“ Warning `Generic routing resource will be used`
- âœ“ Giáº£m clock skew
- âœ“ Cáº£i thiá»‡n timing

---

### **BÆ°á»›c 4: Add Timing Constraints**

**File: `src/picorv32_aes256.sdc`**

```tcl
# Input/Output Delays
set_input_delay -clock clk_50m -max 5.000 [get_ports {uart_rx}]
set_output_delay -clock clk_50m -max 5.000 [get_ports {uart_tx}]

# False Paths - Async signals
set_false_path -from [get_ports {rst_n}]
set_false_path -through [get_ports {gpio_io[*]}]

# Multicycle Paths - AES can take 2 cycles
set_multicycle_path -setup 2 -from [get_pins {u_aes256/*/state_reg*/CLK}]
set_multicycle_path -hold 1 -from [get_pins {u_aes256/*/state_reg*/CLK}]

# Max Delay
set_max_delay 35.000 -from [get_clocks {clk_50m}]
```

**Giáº£i quyáº¿t:**
- âœ“ Define I/O timing requirements
- âœ“ Exclude async paths tá»« timing analysis
- âœ“ Allow AES operations 2 cycles náº¿u cáº§n
- âœ“ Limit max delay cho paths

---

## ğŸš€ HÆ¯á»šNG DáºªN REBUILD

### **BÆ°á»›c 1: Clean Project**
1. Trong Gowin IDE: **Project â†’ Clean**
2. XÃ³a thÆ° má»¥c `impl/` náº¿u cÃ³

### **BÆ°á»›c 2: Verify SDC/CST Files**
Check files Ä‘Ã£ Ä‘Æ°á»£c update:
- âœ“ `src/picorv32_aes256.sdc` - Clock = 25MHz
- âœ“ `src/picorv32_aes256.cst` - CLOCK_LOC constraint

### **BÆ°á»›c 3: Run Synthesis**
1. **Process â†’ Run Synthesis** (hoáº·c Ctrl+Shift+S)
2. Check console - khÃ´ng cÃ³ error
3. Check **Synthesis Report**:
   - Resource utilization OK
   - No critical warnings

### **BÆ°á»›c 4: Run Place & Route**
1. **Process â†’ Run Place & Route** (hoáº·c Ctrl+Shift+P)
2. Äá»£i ~5-10 phÃºt
3. Check console output

### **BÆ°á»›c 5: Check Timing Report**
1. Má»Ÿ **Timing Analysis Report**
2. Check **Max Frequency Summary**:
   ```
   âœ… clk_50m: Constraint 25.000MHz, Actual Fmax > 25MHz
   âœ… jtag_TCK: Constraint 10.000MHz, Actual Fmax > 10MHz
   ```

3. Check **Total Negative Slack**:
   ```
   âœ… clk_50m Setup: 0.000 ns (hoáº·c positive slack)
   âœ… No timing violations
   ```

4. Check **Warnings**:
   ```
   âœ… No WARN (TA1132) - Clocks created properly
   âœ… No WARN (PR1014) - Using dedicated clock routing
   ```

---

## ğŸ“ˆ Káº¾T QUáº¢ MONG Äá»¢I

### **TrÆ°á»›c khi fix:**
```
âŒ clk_50m: 18.732 MHz (target 50 MHz) - FAIL
âŒ Setup slack: -19734 ns
âŒ 1514 endpoints violated
âš ï¸ 4 warnings vá» clocks
```

### **Sau khi fix:**
```
âœ… clk_50m: >25 MHz (target 25 MHz) - PASS
âœ… Setup slack: >0 ns  
âœ… 0 endpoints violated
âœ… 0 warnings vá» clocks
```

---

## ğŸ”§ Náº¾U TIMING VáºªN FAIL

### **Option 1: Giáº£m clock xuá»‘ng 20MHz**

**File: `src/picorv32_aes256.sdc`**
```tcl
create_clock -name clk_50m -period 50.000 -waveform {0 25.000} [get_ports {clk_50m}]
```

### **Option 2: Pipeline AES Core**

ThÃªm pipeline registers vÃ o critical paths trong `aes256_core.v`:

```verilog
// Current: Combinational key expansion
wire [1919:0] round_keys_flat;
aes256_key_expansion_comb key_exp_inst (...);

// Better: Registered key expansion (1 cycle latency)
reg [1919:0] round_keys_flat_reg;
always @(posedge clk) 
  round_keys_flat_reg <= round_keys_flat;
```

### **Option 3: Multi-cycle AES**

AES operations cÃ³ thá»ƒ take 2-3 cycles thay vÃ¬ 1 cycle:

```tcl
# SDC file
set_multicycle_path -setup 3 -from [get_pins {u_aes256/*}]
set_multicycle_path -hold 2 -from [get_pins {u_aes256/*}]
```

---

## ğŸ“ IMPACT LÃŠN FIRMWARE

### **Clock 25MHz thay vÃ¬ 50MHz:**

**UART Baud Rate:**
- Firmware hiá»‡n táº¡i: 115200 baud @ 50MHz
- Vá»›i 25MHz: Cáº§n Ä‘iá»u chá»‰nh UART divider

**File: `firmware/main.c`**
```c
// OLD: For 50MHz
#define UART_DIVIDER (50000000 / 115200)  // = 434

// NEW: For 25MHz  
#define UART_DIVIDER (25000000 / 115200)  // = 217
```

**AES Performance:**
- @ 50MHz: ~2.5 Âµs per block (18 cycles)
- @ 25MHz: ~5 Âµs per block (tÄƒng 2x, váº«n ráº¥t nhanh!)

**KhÃ´ng áº£nh hÆ°á»Ÿng:**
- âœ“ AES logic váº«n Ä‘Ãºng
- âœ“ Decryption/Encryption váº«n work
- âœ“ Chá»‰ cháº­m hÆ¡n 2x (váº«n <5Âµs)

---

## âœ… CHECKLIST

- [ ] ÄÃ£ update `src/picorv32_aes256.sdc` vá»›i clock 25MHz
- [ ] ÄÃ£ update `src/picorv32_aes256.cst` vá»›i CLOCK_LOC
- [ ] ÄÃ£ clean project
- [ ] Run Synthesis - no errors
- [ ] Run Place & Route - no errors  
- [ ] Timing Report shows PASS
- [ ] No clock warnings (TA1132, PR1014)
- [ ] Positive slack trÃªn táº¥t cáº£ paths
- [ ] Update firmware UART_DIVIDER náº¿u cáº§n
- [ ] Rebuild firmware vá»›i settings má»›i
- [ ] Test trÃªn board

---

## ğŸ¯ TÃ“M Táº®T

**Thay Ä‘á»•i chÃ­nh:**
1. â¬‡ï¸ **Giáº£m clock tá»« 50MHz â†’ 25MHz** (timing sáº½ pass)
2. â• **Add JTAG clock constraint** (fix warnings)
3. ğŸ“ **Force dedicated clock routing** (reduce skew)
4. âš™ï¸ **Add timing exceptions** (optimize analysis)

**Káº¿t quáº£:**
- âœ… Timing PASS
- âœ… 0 Warnings
- âœ… AES váº«n hoáº¡t Ä‘á»™ng Ä‘Ãºng
- âœ… Chá»‰ cháº­m hÆ¡n 2x (váº«n ráº¥t nhanh - <5Âµs/block)

**Next steps:**
1. Rebuild project vá»›i constraints má»›i
2. Verify timing report
3. Update firmware UART divider
4. Test láº¡i trÃªn board

---

**NgÃ y táº¡o:** 13/12/2025  
**Target:** Tang Mega 60K (GW5AT-LV60PG484AC1/I0)  
**Project:** PicoRV32 + AES-256 SoC
