Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 0e3d7065a4974491b52ecd41ec7777c0 --debug typical --relax -L xil_defaultlib -L secureip --snapshot tb_saklayici_4_bit_behav xil_defaultlib.tb_saklayici_4_bit -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.saklayici_4_bit [saklayici_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_saklayici_4_bit
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_saklayici_4_bit_behav
