TRACE::2021-05-06.19:53:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:53:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:53:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-06.19:54:03::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:03::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-05-06.19:54:03::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top"
		}]
}
TRACE::2021-05-06.19:54:03::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-05-06.19:54:03::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-06.19:54:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-06.19:54:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-06.19:54:03::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:03::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:03::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:03::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:03::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:03::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:03::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:03::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:03::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-05-06.19:54:03::SCWPlatform::Generating the sources  .
TRACE::2021-05-06.19:54:03::SCWBDomain::Generating boot domain sources.
TRACE::2021-05-06.19:54:03::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-05-06.19:54:03::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:03::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:03::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:03::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:03::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-06.19:54:03::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:03::SCWMssOS::mss does not exists at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:03::SCWMssOS::Creating sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:03::SCWMssOS::Adding the swdes entry, created swdb E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:03::SCWMssOS::updating the scw layer changes to swdes at   E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:03::SCWMssOS::Writing mss at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:03::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-06.19:54:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-06.19:54:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-06.19:54:03::SCWBDomain::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-06.19:54:13::SCWPlatform::Generating sources Done.
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-05-06.19:54:13::SCWMssOS::Could not open the swdb for E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-05-06.19:54:13::SCWMssOS::Could not open the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-05-06.19:54:13::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-06.19:54:13::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-06.19:54:13::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-06.19:54:13::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-06.19:54:13::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-06.19:54:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-06.19:54:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::mss does not exists at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::Creating sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::Adding the swdes entry, created swdb E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::updating the scw layer changes to swdes at   E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::Writing mss at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-06.19:54:13::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-05-06.19:54:13::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:13::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:13::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:13::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:13::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-06.19:54:13::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-05-06.19:54:14::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-06.19:54:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-06.19:54:14::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-06.19:54:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-06.19:54:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-06.19:54:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-06.19:54:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-06.19:54:14::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-06.19:54:14::SCWSystem::Not a boot domain 
LOG::2021-05-06.19:54:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-06.19:54:14::SCWDomain::Generating domain artifcats
TRACE::2021-05-06.19:54:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-06.19:54:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-06.19:54:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-06.19:54:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-05-06.19:54:14::SCWMssOS::Could not open the swdb for E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-05-06.19:54:14::SCWMssOS::Could not open the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-05-06.19:54:14::SCWMssOS::Cleared the swdb table entry
TRACE::2021-05-06.19:54:14::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-06.19:54:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-06.19:54:14::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-06.19:54:14::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-06.19:54:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-06.19:54:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-06.19:54:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-06.19:54:14::SCWMssOS::Copying to export directory.
TRACE::2021-05-06.19:54:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-06.19:54:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-05-06.19:54:14::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-05-06.19:54:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-06.19:54:14::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-06.19:54:14::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-06.19:54:14::SCWPlatform::Started preparing the platform 
TRACE::2021-05-06.19:54:14::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-06.19:54:14::SCWSystem::dir created 
TRACE::2021-05-06.19:54:14::SCWSystem::Writing the bif 
TRACE::2021-05-06.19:54:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-06.19:54:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-06.19:54:14::SCWPlatform::Completed generating the platform
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-06.19:54:14::SCWPlatform::updated the xpfm file.
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-06.19:54:14::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-06.19:54:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-06.19:54:14::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-06.19:54:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-06.19:54:14::SCWDomain::Generating domain artifcats
TRACE::2021-05-06.19:54:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-06.19:54:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-06.19:54:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-06.19:54:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-06.19:54:14::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-06.19:54:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-06.19:54:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-06.19:54:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-06.19:54:14::SCWMssOS::Copying to export directory.
TRACE::2021-05-06.19:54:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-06.19:54:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-05-06.19:54:14::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-05-06.19:54:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-06.19:54:14::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-06.19:54:14::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-06.19:54:14::SCWPlatform::Started preparing the platform 
TRACE::2021-05-06.19:54:14::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-06.19:54:14::SCWSystem::dir created 
TRACE::2021-05-06.19:54:14::SCWSystem::Writing the bif 
TRACE::2021-05-06.19:54:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-06.19:54:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-06.19:54:14::SCWPlatform::Completed generating the platform
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:14::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-06.19:54:14::SCWPlatform::updated the xpfm file.
LOG::2021-05-06.19:54:36::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-06.19:54:36::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-06.19:54:36::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-06.19:54:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-06.19:54:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-06.19:54:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-06.19:54:36::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-06.19:54:36::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:36::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:36::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:36::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:36::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:36::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:36::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:36::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:36::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:36::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:54:36::SCWBDomain::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-06.19:54:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-06.19:54:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-06.19:54:36::SCWBDomain::System Command Ran  E:&  cd  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl & make 
TRACE::2021-05-06.19:54:36::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-05-06.19:54:36::SCWBDomain::make[1]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-05-06.19:54:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src"

TRACE::2021-05-06.19:54:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-05-06.19:54:36::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-06.19:54:36::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-06.19:54:37::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-06.19:54:37::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-06.19:54:37::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-06.19:54:37::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:54:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:54:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:54:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:54:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-06.19:54:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-06.19:54:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-06.19:54:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-06.19:54:37::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-06.19:54:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-06.19:54:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:54:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:54:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/spips_v3_3/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/spips_v3_3/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-06.19:54:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-06.19:54:37::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[3]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[3]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-05-06.19:54:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:37::SCWBDomain::7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-05-06.19:54:37::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:37::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:54:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:54:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-05-06.19:54:38::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-05-06.19:54:38::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Compiling axi_lite_to_user..."

TRACE::2021-05-06.19:54:38::SCWBDomain::make[3]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::make[3]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-06.19:54:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-06.19:54:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-06.19:54:38::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-06.19:54:38::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:54:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:54:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:38::SCWBDomain::7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Compiling ddrps"

TRACE::2021-05-06.19:54:38::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:38::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-05-06.19:54:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-05-06.19:54:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:39::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:39::SCWBDomain::7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-05-06.19:54:39::SCWBDomain::"Compiling devcfg"

TRACE::2021-05-06.19:54:39::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:39::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-05-06.19:54:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-05-06.19:54:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:54:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:54:39::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:39::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:39::SCWBDomain::7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-05-06.19:54:39::SCWBDomain::"Compiling dmaps"

TRACE::2021-05-06.19:54:40::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:40::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-05-06.19:54:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-05-06.19:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-06.19:54:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-06.19:54:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:40::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:40::SCWBDomain::7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-05-06.19:54:40::SCWBDomain::"Compiling emacps"

TRACE::2021-05-06.19:54:42::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:42::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-05-06.19:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-05-06.19:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:42::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:42::SCWBDomain::7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-05-06.19:54:42::SCWBDomain::"Compiling gpiops"

TRACE::2021-05-06.19:54:43::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:43::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-05-06.19:54:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-05-06.19:54:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:43::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:43::SCWBDomain::7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-05-06.19:54:43::SCWBDomain::"Compiling scugic"

TRACE::2021-05-06.19:54:44::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:44::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-05-06.19:54:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-05-06.19:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:54:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:54:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:44::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:44::SCWBDomain::7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-05-06.19:54:44::SCWBDomain::"Compiling scutimer"

TRACE::2021-05-06.19:54:44::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:44::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-05-06.19:54:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-05-06.19:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:44::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:44::SCWBDomain::7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-05-06.19:54:44::SCWBDomain::"Compiling scuwdt"

TRACE::2021-05-06.19:54:45::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:45::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-05-06.19:54:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-05-06.19:54:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-06.19:54:45::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-06.19:54:45::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-05-06.19:54:45::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:45::SCWBDomain::7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-05-06.19:54:45::SCWBDomain::"Compiling sdps"

TRACE::2021-05-06.19:54:46::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:46::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-05-06.19:54:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2021-05-06.19:54:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:54:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:54:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:46::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:46::SCWBDomain::7_cortexa9_0/libsrc/spips_v3_3/src'

TRACE::2021-05-06.19:54:46::SCWBDomain::"Compiling spips"

TRACE::2021-05-06.19:54:47::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:47::SCWBDomain::_cortexa9_0/libsrc/spips_v3_3/src'

TRACE::2021-05-06.19:54:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-05-06.19:54:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-06.19:54:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-06.19:54:47::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:47::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:47::SCWBDomain::7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-05-06.19:54:47::SCWBDomain::"Compiling standalone"

TRACE::2021-05-06.19:54:52::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:52::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-05-06.19:54:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-05-06.19:54:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:52::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:52::SCWBDomain::7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-05-06.19:54:52::SCWBDomain::"Compiling uartps"

TRACE::2021-05-06.19:54:53::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:53::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-05-06.19:54:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-05-06.19:54:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:54:53::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:54:53::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:53::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:53::SCWBDomain::7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-05-06.19:54:53::SCWBDomain::"Compiling usbps"

TRACE::2021-05-06.19:54:54::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:54::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-05-06.19:54:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-05-06.19:54:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:54::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:54::SCWBDomain::7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-05-06.19:54:54::SCWBDomain::"Compiling xadcps"

TRACE::2021-05-06.19:54:55::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:55::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-05-06.19:54:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-05-06.19:54:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:55::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:55::SCWBDomain::7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-05-06.19:54:55::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-05-06.19:54:57::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:57::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-05-06.19:54:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-05-06.19:54:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:54:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:54:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-05-06.19:54:57::SCWBDomain::make[2]: Entering directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps
TRACE::2021-05-06.19:54:57::SCWBDomain::7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-05-06.19:54:57::SCWBDomain::make[2]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:57::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-05-06.19:54:57::SCWBDomain::'Finished building libraries'

TRACE::2021-05-06.19:54:57::SCWBDomain::make[1]: Leaving directory 'E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-05-06.19:54:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-05-06.19:54:57::SCWBDomain::include -I.

TRACE::2021-05-06.19:54:57::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-05-06.19:54:57::SCWBDomain::9_0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-05-06.19:54:58::SCWBDomain::0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2021-05-06.19:54:58::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-05-06.19:54:58::SCWBDomain::0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2021-05-06.19:54:58::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-05-06.19:54:58::SCWBDomain::9_0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-05-06.19:54:58::SCWBDomain::0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-05-06.19:54:58::SCWBDomain::9_0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2021-05-06.19:54:58::SCWBDomain::_cortexa9_0/include -I.

TRACE::2021-05-06.19:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-05-06.19:54:58::SCWBDomain::9_0/include -I.

TRACE::2021-05-06.19:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2021-05-06.19:54:59::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-05-06.19:54:59::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-05-06.19:54:59::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-06.19:54:59::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-05-06.19:54:59::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections
TRACE::2021-05-06.19:54:59::SCWBDomain:: -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-05-06.19:54:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-06.19:54:59::SCWSystem::Not a boot domain 
LOG::2021-05-06.19:54:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-06.19:54:59::SCWDomain::Generating domain artifcats
TRACE::2021-05-06.19:54:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-06.19:54:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-06.19:54:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-06.19:54:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-06.19:54:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:54:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:54:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:54:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:54:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:54:59::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:59::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:54:59::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:59::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-06.19:54:59::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:54:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-06.19:54:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-06.19:54:59::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-06.19:54:59::SCWMssOS::doing bsp build ... 
TRACE::2021-05-06.19:54:59::SCWMssOS::System Command Ran  E: & cd  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-05-06.19:54:59::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-06.19:54:59::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-06.19:54:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-06.19:54:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-06.19:54:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-06.19:54:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:54:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:54:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:54:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:54:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-06.19:54:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-06.19:54:59::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-06.19:54:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-06.19:54:59::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:54:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:54:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:54:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-05-06.19:54:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-06.19:54:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-06.19:54:59::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:55:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:55:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-06.19:55:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-06.19:55:00::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:55:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:55:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:55:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:55:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-06.19:55:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-06.19:55:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-05-06.19:55:00::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-05-06.19:55:00::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Compiling axi_lite_to_user..."

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-06.19:55:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-06.19:55:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-06.19:55:00::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-06.19:55:00::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-05-06.19:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:55:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:55:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:00::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-06.19:55:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-05-06.19:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:55:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:55:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-06.19:55:01::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-06.19:55:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-05-06.19:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:55:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:55:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:01::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-06.19:55:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-05-06.19:55:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-06.19:55:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-06.19:55:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:03::SCWMssOS::"Compiling emacps"

TRACE::2021-05-06.19:55:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-05-06.19:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:55:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:55:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-06.19:55:04::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-06.19:55:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-05-06.19:55:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:55:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:55:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-06.19:55:05::SCWMssOS::"Compiling scugic"

TRACE::2021-05-06.19:55:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-05-06.19:55:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-06.19:55:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-06.19:55:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:06::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-06.19:55:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-05-06.19:55:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:55:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:55:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-06.19:55:07::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-06.19:55:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-05-06.19:55:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-06.19:55:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-06.19:55:07::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-06.19:55:07::SCWMssOS::"Compiling sdps"

TRACE::2021-05-06.19:55:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2021-05-06.19:55:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:55:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:55:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:08::SCWMssOS::"Compiling spips"

TRACE::2021-05-06.19:55:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-05-06.19:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-06.19:55:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-06.19:55:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:09::SCWMssOS::"Compiling standalone"

TRACE::2021-05-06.19:55:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-05-06.19:55:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:55:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:55:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-06.19:55:14::SCWMssOS::"Compiling uartps"

TRACE::2021-05-06.19:55:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-05-06.19:55:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-06.19:55:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-06.19:55:15::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-06.19:55:15::SCWMssOS::"Compiling usbps"

TRACE::2021-05-06.19:55:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-05-06.19:55:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-06.19:55:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-06.19:55:16::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-06.19:55:16::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-06.19:55:18::SCWMssOS::'Finished building libraries'

TRACE::2021-05-06.19:55:18::SCWMssOS::Copying to export directory.
TRACE::2021-05-06.19:55:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-06.19:55:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-06.19:55:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-06.19:55:18::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-06.19:55:18::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-06.19:55:18::SCWPlatform::Started preparing the platform 
TRACE::2021-05-06.19:55:18::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-06.19:55:18::SCWSystem::dir created 
TRACE::2021-05-06.19:55:18::SCWSystem::Writing the bif 
TRACE::2021-05-06.19:55:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-06.19:55:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-06.19:55:18::SCWPlatform::Completed generating the platform
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:55:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:55:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:55:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:55:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:55:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:55:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:55:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:55:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:55:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:55:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:55:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:55:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:55:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:55:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:55:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:55:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:55:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:55:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-06.19:55:18::SCWPlatform::updated the xpfm file.
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-06.19:55:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-06.19:55:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-06.19:55:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-06.19:55:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-06.19:55:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-06.19:55:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-06.19:55:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:55:58::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:55:58::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:55:58::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:00::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:00::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.09:56:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.09:56:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-07.09:56:02::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-07.09:56:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.09:56:02::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:02::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:02::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-07.09:56:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.09:56:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:02::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWReader::No isolation master present  
TRACE::2021-05-07.09:56:02::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.09:56:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.09:56:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:02::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-07.09:56:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.09:56:02::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.09:56:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:02::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:02::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:02::SCWReader::No isolation master present  
TRACE::2021-05-07.09:56:09::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:09::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:09::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.09:56:09::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:11::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:11::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:11::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:11::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:11::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:11::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-07.09:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:11::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:11::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-07.09:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:11::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:11::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:11::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_0
TRACE::2021-05-07.09:56:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:11::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.09:56:11::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.09:56:11::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:11::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.09:56:14::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:14::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-07.09:56:31::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-07.09:56:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-07.09:56:31::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-07.09:56:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-07.09:56:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-07.09:56:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-07.09:56:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-07.09:56:31::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-07.09:56:31::SCWSystem::Not a boot domain 
LOG::2021-05-07.09:56:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-07.09:56:31::SCWDomain::Generating domain artifcats
TRACE::2021-05-07.09:56:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-07.09:56:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-07.09:56:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-07.09:56:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-07.09:56:31::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-07.09:56:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-07.09:56:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-07.09:56:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-07.09:56:31::SCWMssOS::Copying to export directory.
TRACE::2021-05-07.09:56:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-07.09:56:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-07.09:56:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-07.09:56:31::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-07.09:56:31::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-07.09:56:31::SCWPlatform::Started preparing the platform 
TRACE::2021-05-07.09:56:31::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-07.09:56:31::SCWSystem::dir created 
TRACE::2021-05-07.09:56:31::SCWSystem::Writing the bif 
TRACE::2021-05-07.09:56:31::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-07.09:56:31::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-07.09:56:31::SCWPlatform::Completed generating the platform
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-07.09:56:31::SCWPlatform::updated the xpfm file.
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.09:56:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.09:56:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.09:56:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.09:56:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.09:56:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.09:56:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.09:56:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:13::SCWPlatform::Clearing the existing platform
TRACE::2021-05-07.11:01:13::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-07.11:01:13::SCWBDomain::clearing the fsbl build
TRACE::2021-05-07.11:01:13::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:13::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:13::SCWSystem::Clearing the domains completed.
TRACE::2021-05-07.11:01:13::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-07.11:01:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:13::SCWPlatform::Removing the HwDB with name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-07.11:01:15::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-07.11:01:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.11:01:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.11:01:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-07.11:01:15::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-07.11:01:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.11:01:15::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:15::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:15::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-07.11:01:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.11:01:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:15::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWReader::No isolation master present  
TRACE::2021-05-07.11:01:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.11:01:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.11:01:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:15::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-07.11:01:15::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.11:01:15::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.11:01:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:15::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:15::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:15::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:15::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:15::SCWReader::No isolation master present  
TRACE::2021-05-07.11:01:21::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:21::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:21::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.11:01:21::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:23::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:23::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:23::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:23::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_4
TRACE::2021-05-07.11:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.11:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:23::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:23::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:23::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_4
TRACE::2021-05-07.11:01:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.11:01:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.11:01:23::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.11:01:25::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:25::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:25::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:25::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:25::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:25::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:25::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:25::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:25::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:25::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:25::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:25::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:25::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:25::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:25::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:25::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:25::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-07.11:01:32::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-07.11:01:32::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-07.11:01:32::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-07.11:01:32::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-07.11:01:32::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-07.11:01:32::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-07.11:01:32::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-07.11:01:32::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-07.11:01:32::SCWSystem::Not a boot domain 
LOG::2021-05-07.11:01:32::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-07.11:01:32::SCWDomain::Generating domain artifcats
TRACE::2021-05-07.11:01:32::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-07.11:01:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-07.11:01:32::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-07.11:01:32::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:32::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:32::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:32::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-07.11:01:32::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-07.11:01:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-07.11:01:32::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-07.11:01:32::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-07.11:01:32::SCWMssOS::Copying to export directory.
TRACE::2021-05-07.11:01:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-07.11:01:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-07.11:01:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-07.11:01:32::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-07.11:01:32::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-07.11:01:32::SCWPlatform::Started preparing the platform 
TRACE::2021-05-07.11:01:32::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-07.11:01:32::SCWSystem::dir created 
TRACE::2021-05-07.11:01:32::SCWSystem::Writing the bif 
TRACE::2021-05-07.11:01:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-07.11:01:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-07.11:01:32::SCWPlatform::Completed generating the platform
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:32::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:32::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:32::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:32::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:32::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:32::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-07.11:01:32::SCWPlatform::updated the xpfm file.
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:01:32::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:01:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:01:32::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.11:01:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:01:32::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:01:32::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:01:32::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:17::SCWPlatform::Clearing the existing platform
TRACE::2021-05-07.11:14:17::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-07.11:14:17::SCWBDomain::clearing the fsbl build
TRACE::2021-05-07.11:14:17::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:17::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:17::SCWSystem::Clearing the domains completed.
TRACE::2021-05-07.11:14:17::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-07.11:14:17::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:17::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:17::SCWPlatform::Removing the HwDB with name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:17::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-07.11:14:20::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-07.11:14:20::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.11:14:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.11:14:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-07.11:14:20::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-07.11:14:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.11:14:20::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-07.11:14:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.11:14:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWReader::No isolation master present  
TRACE::2021-05-07.11:14:20::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.11:14:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.11:14:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:20::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-07.11:14:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.11:14:20::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.11:14:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:20::SCWReader::No isolation master present  
TRACE::2021-05-07.11:14:23::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:23::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:23::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.11:14:23::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:25::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:25::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:25::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:25::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-07.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_8
TRACE::2021-05-07.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:25::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:25::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:25::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-07.11:14:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.11:14:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.11:14:25::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:25::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.11:14:27::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:27::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:27::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:27::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:27::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:27::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:27::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:27::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:27::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:27::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:27::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:27::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:27::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:27::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:27::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:27::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:27::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:27::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:27::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:27::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:27::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:27::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:27::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-07.11:14:33::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-07.11:14:33::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-07.11:14:33::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-07.11:14:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-07.11:14:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-07.11:14:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-07.11:14:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-07.11:14:33::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-07.11:14:33::SCWSystem::Not a boot domain 
LOG::2021-05-07.11:14:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-07.11:14:33::SCWDomain::Generating domain artifcats
TRACE::2021-05-07.11:14:33::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-07.11:14:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-07.11:14:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-07.11:14:33::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-07.11:14:33::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:33::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:33::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:33::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:33::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:33::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:33::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:33::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:33::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:33::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:33::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-07.11:14:33::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-07.11:14:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-07.11:14:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-07.11:14:33::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-07.11:14:33::SCWMssOS::Copying to export directory.
TRACE::2021-05-07.11:14:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-07.11:14:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-07.11:14:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-07.11:14:34::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-07.11:14:34::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-07.11:14:34::SCWPlatform::Started preparing the platform 
TRACE::2021-05-07.11:14:34::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-07.11:14:34::SCWSystem::dir created 
TRACE::2021-05-07.11:14:34::SCWSystem::Writing the bif 
TRACE::2021-05-07.11:14:34::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-07.11:14:34::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-07.11:14:34::SCWPlatform::Completed generating the platform
TRACE::2021-05-07.11:14:34::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:34::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:34::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:34::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:34::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:34::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:34::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.11:14:34::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:34::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:34::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:34::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:34::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:34::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:34::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:34::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-07.11:14:34::SCWPlatform::updated the xpfm file.
TRACE::2021-05-07.11:14:34::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.11:14:34::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.11:14:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.11:14:34::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:34::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-07.11:14:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.11:14:34::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.11:14:34::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.11:14:34::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-07.15:27:59::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-07.15:27:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.15:27:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.15:27:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-07.15:27:59::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-07.15:27:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.15:27:59::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:27:59::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:27:59::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-07.15:27:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.15:27:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:27:59::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWReader::No isolation master present  
TRACE::2021-05-07.15:27:59::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.15:27:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.15:27:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:27:59::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-07.15:27:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.15:27:59::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.15:27:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-07.15:27:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:27:59::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:27:59::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWReader::No isolation master present  
TRACE::2021-05-07.15:27:59::SCWPlatform::Clearing the existing platform
TRACE::2021-05-07.15:27:59::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-07.15:27:59::SCWBDomain::clearing the fsbl build
TRACE::2021-05-07.15:27:59::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:27:59::SCWSystem::Clearing the domains completed.
TRACE::2021-05-07.15:27:59::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:27:59::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:27:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:27:59::SCWPlatform::Removing the HwDB with name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:00::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:00::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:00::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:00::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:00::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-07.15:28:01::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-07.15:28:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.15:28:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.15:28:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-07.15:28:01::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-07.15:28:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.15:28:01::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:01::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:01::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-07.15:28:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.15:28:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:01::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWReader::No isolation master present  
TRACE::2021-05-07.15:28:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.15:28:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.15:28:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:01::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:01::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-07.15:28:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.15:28:02::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.15:28:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.15:28:02::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:02::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:02::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:02::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:02::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:02::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:02::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-07.15:28:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:02::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:02::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:02::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:02::SCWReader::No isolation master present  
TRACE::2021-05-07.15:28:12::SCWPlatform::Clearing the existing platform
TRACE::2021-05-07.15:28:12::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-07.15:28:12::SCWBDomain::clearing the fsbl build
TRACE::2021-05-07.15:28:12::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:12::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:12::SCWSystem::Clearing the domains completed.
TRACE::2021-05-07.15:28:12::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-07.15:28:12::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:12::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:12::SCWPlatform::Removing the HwDB with name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:12::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-07.15:28:14::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-07.15:28:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.15:28:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.15:28:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-07.15:28:14::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-07.15:28:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.15:28:14::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-07.15:28:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.15:28:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWReader::No isolation master present  
TRACE::2021-05-07.15:28:14::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-07.15:28:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-07.15:28:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:14::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-07.15:28:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-07.15:28:14::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-07.15:28:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:14::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:14::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:14::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:14::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:14::SCWReader::No isolation master present  
TRACE::2021-05-07.15:28:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:20::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.15:28:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:22::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:22::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:22::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:22::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:22::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_4
TRACE::2021-05-07.15:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:22::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:22::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-07.15:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:22::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:22::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:22::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_4
TRACE::2021-05-07.15:28:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-07.15:28:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-07.15:28:22::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:22::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-07.15:28:24::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:24::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:24::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:24::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:24::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:24::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:24::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:24::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:24::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:24::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:24::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:24::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:24::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:24::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:24::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:24::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:24::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:24::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:24::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:24::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:24::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:24::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:24::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-07.15:28:31::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-07.15:28:31::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-07.15:28:31::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-07.15:28:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-07.15:28:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-07.15:28:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-07.15:28:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-07.15:28:31::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-07.15:28:31::SCWSystem::Not a boot domain 
LOG::2021-05-07.15:28:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-07.15:28:31::SCWDomain::Generating domain artifcats
TRACE::2021-05-07.15:28:31::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-07.15:28:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-07.15:28:31::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-07.15:28:31::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-07.15:28:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:31::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-07.15:28:31::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-07.15:28:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-07.15:28:31::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-07.15:28:31::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-07.15:28:31::SCWMssOS::Copying to export directory.
TRACE::2021-05-07.15:28:32::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-07.15:28:32::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-07.15:28:32::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-07.15:28:32::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-07.15:28:32::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-07.15:28:32::SCWPlatform::Started preparing the platform 
TRACE::2021-05-07.15:28:32::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-07.15:28:32::SCWSystem::dir created 
TRACE::2021-05-07.15:28:32::SCWSystem::Writing the bif 
TRACE::2021-05-07.15:28:32::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-07.15:28:32::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-07.15:28:32::SCWPlatform::Completed generating the platform
TRACE::2021-05-07.15:28:32::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:32::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:32::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:32::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:32::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:32::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:32::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-07.15:28:32::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:32::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:32::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:32::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:32::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:32::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:32::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:32::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-07.15:28:32::SCWPlatform::updated the xpfm file.
TRACE::2021-05-07.15:28:32::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-07.15:28:32::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-07.15:28:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-07.15:28:32::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:32::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-07.15:28:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-07.15:28:32::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-07.15:28:32::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-07.15:28:32::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:52::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:52::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:52::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:55::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:55::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.15:17:56::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:17:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:17:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:17:56::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:56::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:56::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:56::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:56::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:56::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-08.15:17:56::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:56::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:56::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:56::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-08.15:17:56::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:56::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.15:17:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:17:57::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:17:57::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:17:57::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-08.15:17:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:17:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:17:57::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWReader::No isolation master present  
TRACE::2021-05-08.15:17:57::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:17:57::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:17:57::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:17:57::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-08.15:17:57::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:17:57::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:17:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:17:57::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWReader::No isolation master present  
LOG::2021-05-08.15:17:57::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-08.15:17:57::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-08.15:17:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-08.15:17:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-08.15:17:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.15:17:57::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:17:57::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWBDomain::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-05-08.15:17:57::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.15:17:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.15:17:57::SCWBDomain::System Command Ran  E:&  cd  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl & make 
TRACE::2021-05-08.15:17:57::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-05-08.15:17:57::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-08.15:17:57::SCWSystem::Not a boot domain 
LOG::2021-05-08.15:17:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-08.15:17:57::SCWDomain::Generating domain artifcats
TRACE::2021-05-08.15:17:57::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-08.15:17:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-08.15:17:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-08.15:17:57::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:17:57::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:17:57::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:17:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:17:57::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:17:57::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-08.15:17:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:17:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.15:17:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-08.15:17:57::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-05-08.15:17:57::SCWMssOS::doing bsp build ... 
TRACE::2021-05-08.15:17:57::SCWMssOS::System Command Ran  E: & cd  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-05-08.15:17:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src"

TRACE::2021-05-08.15:17:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2021-05-08.15:17:57::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-05-08.15:17:57::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-05-08.15:17:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-05-08.15:17:57::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-05-08.15:17:57::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-05-08.15:17:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-08.15:17:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-08.15:17:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-05-08.15:17:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-08.15:17:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-08.15:17:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-05-08.15:17:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-08.15:17:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-08.15:17:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-05-08.15:17:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-08.15:17:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-08.15:17:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-08.15:17:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-08.15:17:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-08.15:17:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-08.15:17:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-08.15:17:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-08.15:17:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-05-08.15:17:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-05-08.15:17:58::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-08.15:17:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-08.15:17:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-08.15:17:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-08.15:17:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-08.15:17:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-08.15:17:58::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-05-08.15:17:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-05-08.15:17:58::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-05-08.15:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-08.15:17:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-08.15:17:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-05-08.15:17:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-08.15:17:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-08.15:17:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-05-08.15:17:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-05-08.15:17:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-05-08.15:17:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src"

TRACE::2021-05-08.15:17:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_lite_to_user_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2021-05-08.15:17:59::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2021-05-08.15:17:59::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:17:59::SCWMssOS::"Compiling axi_lite_to_user..."

TRACE::2021-05-08.15:18:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-05-08.15:18:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-05-08.15:18:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-05-08.15:18:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:00::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-05-08.15:18:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-05-08.15:18:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-05-08.15:18:00::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-05-08.15:18:00::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:00::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-05-08.15:18:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-05-08.15:18:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-08.15:18:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-08.15:18:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:01::SCWMssOS::"Compiling ddrps"

TRACE::2021-05-08.15:18:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-05-08.15:18:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-08.15:18:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-08.15:18:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-08.15:18:01::SCWMssOS::"Compiling devcfg"

TRACE::2021-05-08.15:18:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-05-08.15:18:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-08.15:18:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-08.15:18:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:02::SCWMssOS::"Compiling dmaps"

TRACE::2021-05-08.15:18:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-05-08.15:18:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-05-08.15:18:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-05-08.15:18:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:03::SCWMssOS::"Compiling emacps"

TRACE::2021-05-08.15:18:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-05-08.15:18:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-08.15:18:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-08.15:18:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-08.15:18:04::SCWMssOS::"Compiling gpiops"

TRACE::2021-05-08.15:18:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-05-08.15:18:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-08.15:18:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-08.15:18:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-08.15:18:05::SCWMssOS::"Compiling scugic"

TRACE::2021-05-08.15:18:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-05-08.15:18:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-05-08.15:18:06::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-05-08.15:18:06::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:06::SCWMssOS::"Compiling scutimer"

TRACE::2021-05-08.15:18:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-05-08.15:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-08.15:18:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-08.15:18:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-08.15:18:07::SCWMssOS::"Compiling scuwdt"

TRACE::2021-05-08.15:18:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-05-08.15:18:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-05-08.15:18:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-05-08.15:18:07::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-05-08.15:18:07::SCWMssOS::"Compiling sdps"

TRACE::2021-05-08.15:18:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_3/src"

TRACE::2021-05-08.15:18:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-08.15:18:09::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-08.15:18:09::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:09::SCWMssOS::"Compiling spips"

TRACE::2021-05-08.15:18:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-05-08.15:18:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-05-08.15:18:10::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-05-08.15:18:10::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:10::SCWMssOS::"Compiling standalone"

TRACE::2021-05-08.15:18:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-05-08.15:18:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-08.15:18:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-08.15:18:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-08.15:18:14::SCWMssOS::"Compiling uartps"

TRACE::2021-05-08.15:18:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-05-08.15:18:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-05-08.15:18:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-05-08.15:18:15::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-05-08.15:18:15::SCWMssOS::"Compiling usbps"

TRACE::2021-05-08.15:18:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-05-08.15:18:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-05-08.15:18:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-05-08.15:18:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-05-08.15:18:17::SCWMssOS::"Compiling xadcps"

TRACE::2021-05-08.15:18:18::SCWMssOS::'Finished building libraries'

TRACE::2021-05-08.15:18:18::SCWMssOS::Copying to export directory.
TRACE::2021-05-08.15:18:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-08.15:18:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-08.15:18:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-08.15:18:18::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-08.15:18:18::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWPlatform::Started preparing the platform 
TRACE::2021-05-08.15:18:18::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWSystem::dir created 
TRACE::2021-05-08.15:18:18::SCWSystem::Writing the bif 
TRACE::2021-05-08.15:18:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-08.15:18:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-08.15:18:18::SCWPlatform::Completed generating the platform
TRACE::2021-05-08.15:18:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:18::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-08.15:18:18::SCWPlatform::updated the xpfm file.
TRACE::2021-05-08.15:18:18::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:18::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:18::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top
TRACE::2021-05-08.15:18:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:18::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:18::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:18::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:33::SCWPlatform::Clearing the existing platform
TRACE::2021-05-08.15:18:33::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-08.15:18:33::SCWBDomain::clearing the fsbl build
TRACE::2021-05-08.15:18:33::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:33::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:33::SCWSystem::Clearing the domains completed.
TRACE::2021-05-08.15:18:33::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-08.15:18:33::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:33::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:33::SCWPlatform::Removing the HwDB with name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:33::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-08.15:18:35::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-08.15:18:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:18:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:18:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-08.15:18:35::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.15:18:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:18:35::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:35::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:35::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-08.15:18:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:18:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:35::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWReader::No isolation master present  
TRACE::2021-05-08.15:18:35::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:18:35::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:18:35::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:35::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-08.15:18:35::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:18:35::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:18:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:18:35::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:18:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:18:35::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:18:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:18:35::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:18:35::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:18:35::SCWReader::No isolation master present  
TRACE::2021-05-08.15:19:13::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:13::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:13::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:19:13::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:16::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:16::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:16::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:16::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:16::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-08.15:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:16::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:16::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_1
TRACE::2021-05-08.15:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:16::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:16::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:16::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_2
TRACE::2021-05-08.15:19:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-08.15:19:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-08.15:19:16::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:16::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.15:19:17::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:17::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:17::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:17::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:17::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:17::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:17::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:17::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:17::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:17::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:17::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:17::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:17::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:17::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:17::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:17::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:17::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:17::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:17::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:17::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:17::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:17::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:17::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-08.15:19:28::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-08.15:19:28::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-08.15:19:28::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-08.15:19:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-08.15:19:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-08.15:19:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.15:19:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-08.15:19:28::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-08.15:19:28::SCWSystem::Not a boot domain 
LOG::2021-05-08.15:19:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-08.15:19:28::SCWDomain::Generating domain artifcats
TRACE::2021-05-08.15:19:28::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-08.15:19:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-08.15:19:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-08.15:19:28::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:28::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:28::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:28::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-08.15:19:28::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.15:19:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-08.15:19:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-08.15:19:28::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-08.15:19:28::SCWMssOS::Copying to export directory.
TRACE::2021-05-08.15:19:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-08.15:19:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-08.15:19:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-08.15:19:28::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-08.15:19:28::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-08.15:19:28::SCWPlatform::Started preparing the platform 
TRACE::2021-05-08.15:19:28::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-08.15:19:28::SCWSystem::dir created 
TRACE::2021-05-08.15:19:28::SCWSystem::Writing the bif 
TRACE::2021-05-08.15:19:28::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-08.15:19:28::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-08.15:19:28::SCWPlatform::Completed generating the platform
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:28::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:28::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:28::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:28::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:28::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:28::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-08.15:19:28::SCWPlatform::updated the xpfm file.
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:19:28::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:19:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:19:28::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_3
TRACE::2021-05-08.15:19:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:19:28::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:19:28::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:19:28::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:47::SCWPlatform::Clearing the existing platform
TRACE::2021-05-08.15:35:47::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-08.15:35:47::SCWBDomain::clearing the fsbl build
TRACE::2021-05-08.15:35:47::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:47::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:47::SCWSystem::Clearing the domains completed.
TRACE::2021-05-08.15:35:47::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-08.15:35:47::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:47::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:47::SCWPlatform::Removing the HwDB with name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:47::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-08.15:35:49::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-08.15:35:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:35:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:35:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-08.15:35:49::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.15:35:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:35:49::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:49::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:49::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-08.15:35:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:35:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:49::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWReader::No isolation master present  
TRACE::2021-05-08.15:35:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:35:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:35:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:49::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-08.15:35:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:35:49::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:35:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:49::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:49::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:49::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:49::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:49::SCWReader::No isolation master present  
TRACE::2021-05-08.15:35:52::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:52::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:52::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:35:52::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:54::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:54::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:54::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:54::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:54::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:54::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_6
TRACE::2021-05-08.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:54::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:54::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_5
TRACE::2021-05-08.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:54::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:54::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:54::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_6
TRACE::2021-05-08.15:35:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:54::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-08.15:35:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-08.15:35:54::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:54::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.15:35:55::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:35:55::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:55::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:55::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:35:55::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_7
TRACE::2021-05-08.15:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:55::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:55::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:55::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:55::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:55::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:55::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:35:55::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_7
TRACE::2021-05-08.15:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:55::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:55::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:55::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:35:55::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:35:55::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:35:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:35:55::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:35:55::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_7
TRACE::2021-05-08.15:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:35:55::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:55::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:35:55::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:35:55::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-08.15:36:01::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-08.15:36:01::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-08.15:36:01::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-08.15:36:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-08.15:36:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-08.15:36:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.15:36:01::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-08.15:36:01::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-08.15:36:01::SCWSystem::Not a boot domain 
LOG::2021-05-08.15:36:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-08.15:36:01::SCWDomain::Generating domain artifcats
TRACE::2021-05-08.15:36:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-08.15:36:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-08.15:36:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-08.15:36:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:36:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:36:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:36:01::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-08.15:36:01::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.15:36:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-08.15:36:01::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-08.15:36:01::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-08.15:36:01::SCWMssOS::Copying to export directory.
TRACE::2021-05-08.15:36:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-08.15:36:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-08.15:36:01::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-08.15:36:01::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-08.15:36:01::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-08.15:36:01::SCWPlatform::Started preparing the platform 
TRACE::2021-05-08.15:36:01::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-08.15:36:01::SCWSystem::dir created 
TRACE::2021-05-08.15:36:01::SCWSystem::Writing the bif 
TRACE::2021-05-08.15:36:01::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-08.15:36:01::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-08.15:36:01::SCWPlatform::Completed generating the platform
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:36:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:36:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:36:01::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:36:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:36:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:36:01::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-08.15:36:01::SCWPlatform::updated the xpfm file.
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:36:01::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:36:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:36:01::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_7
TRACE::2021-05-08.15:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:36:01::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:36:01::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:36:01::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:19::SCWPlatform::Clearing the existing platform
TRACE::2021-05-08.15:48:19::SCWSystem::Clearing the existing sysconfig
TRACE::2021-05-08.15:48:19::SCWBDomain::clearing the fsbl build
TRACE::2021-05-08.15:48:19::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:19::SCWMssOS::Removing the swdes entry for  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:19::SCWSystem::Clearing the domains completed.
TRACE::2021-05-08.15:48:19::SCWPlatform::Clearing the opened hw db.
TRACE::2021-05-08.15:48:19::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:19::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:19::SCWPlatform::Removing the HwDB with name E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:19::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWReader::Active system found as  ad936x_lvds_if_top
TRACE::2021-05-08.15:48:20::SCWReader::Handling sysconfig ad936x_lvds_if_top
TRACE::2021-05-08.15:48:20::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:48:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:48:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-05-08.15:48:20::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-05-08.15:48:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:48:20::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-05-08.15:48:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:48:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWReader::No isolation master present  
TRACE::2021-05-08.15:48:20::SCWDomain::checking for install qemu data   : 
TRACE::2021-05-08.15:48:20::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-05-08.15:48:20::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:20::SCWMssOS::No sw design opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::mss exists loading the mss file  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::Opened the sw design from mss  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::Adding the swdes entry E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-05-08.15:48:20::SCWMssOS::updating the scw layer about changes
TRACE::2021-05-08.15:48:20::SCWMssOS::Opened the sw design.  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-05-08.15:48:20::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:20::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:20::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:20::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:20::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:20::SCWReader::No isolation master present  
TRACE::2021-05-08.15:48:27::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:27::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:27::SCWPlatform:: Platform location is E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:48:27::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:29::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:29::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:29::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:29::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:29::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:29::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-08.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:29::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:29::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_9
TRACE::2021-05-08.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:29::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:29::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:29::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/tempdsa/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::update - Opened existing hwdb ad936x_lvds_if_top_10
TRACE::2021-05-08.15:48:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:29::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-05-08.15:48:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-05-08.15:48:29::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:29::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-05-08.15:48:31::SCWPlatform::Opened new HwDB with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:31::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:31::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:31::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:31::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:31::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:31::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:31::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:31::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-05-08.15:48:40::SCWPlatform::Started generating the artifacts platform ad936x_lvds_if_top
TRACE::2021-05-08.15:48:40::SCWPlatform::Sanity checking of platform is completed
LOG::2021-05-08.15:48:40::SCWPlatform::Started generating the artifacts for system configuration ad936x_lvds_if_top
LOG::2021-05-08.15:48:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-05-08.15:48:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-05-08.15:48:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-05-08.15:48:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-05-08.15:48:40::SCWSystem::Checking the domain standalone_domain
LOG::2021-05-08.15:48:40::SCWSystem::Not a boot domain 
LOG::2021-05-08.15:48:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-05-08.15:48:40::SCWDomain::Generating domain artifcats
TRACE::2021-05-08.15:48:40::SCWMssOS::Generating standalone artifcats
TRACE::2021-05-08.15:48:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/qemu/
TRACE::2021-05-08.15:48:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/export/ad936x_lvds_if_top/sw/ad936x_lvds_if_top/standalone_domain/qemu/
TRACE::2021-05-08.15:48:40::SCWMssOS:: Copying the user libraries. 
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:40::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:40::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:40::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWMssOS::Completed writing the mss file at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-05-08.15:48:40::SCWMssOS::Mss edits present, copying mssfile into export location E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-05-08.15:48:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-05-08.15:48:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-05-08.15:48:40::SCWMssOS::skipping the bsp build ... 
TRACE::2021-05-08.15:48:40::SCWMssOS::Copying to export directory.
TRACE::2021-05-08.15:48:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-05-08.15:48:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-05-08.15:48:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-05-08.15:48:40::SCWSystem::Completed Processing the sysconfig ad936x_lvds_if_top
LOG::2021-05-08.15:48:40::SCWPlatform::Completed generating the artifacts for system configuration ad936x_lvds_if_top
TRACE::2021-05-08.15:48:40::SCWPlatform::Started preparing the platform 
TRACE::2021-05-08.15:48:40::SCWSystem::Writing the bif file for system config ad936x_lvds_if_top
TRACE::2021-05-08.15:48:40::SCWSystem::dir created 
TRACE::2021-05-08.15:48:40::SCWSystem::Writing the bif 
TRACE::2021-05-08.15:48:40::SCWPlatform::Started writing the spfm file 
TRACE::2021-05-08.15:48:40::SCWPlatform::Started writing the xpfm file 
TRACE::2021-05-08.15:48:40::SCWPlatform::Completed generating the platform
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:40::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:40::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:40::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:40::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:40::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:40::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWWriter::formatted JSON is {
	"platformName":	"ad936x_lvds_if_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"ad936x_lvds_if_top",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/ad936x_lvds_if_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"ad936x_lvds_if_top",
	"systems":	[{
			"systemName":	"ad936x_lvds_if_top",
			"systemDesc":	"ad936x_lvds_if_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"ad936x_lvds_if_top",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"cc1b2bb5330f8b29953c47877c8b72d4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7716d57defefae561f0b077d297c0de9",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-05-08.15:48:40::SCWPlatform::updated the xpfm file.
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to open the hw design at E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA given E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA absoulate path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform::DSA directory E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw
TRACE::2021-05-08.15:48:40::SCWPlatform:: Platform Path E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/hw/ad936x_lvds_if_top.xsa
TRACE::2021-05-08.15:48:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-05-08.15:48:40::SCWPlatform::Trying to set the existing hwdb with name ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Opened existing hwdb ad936x_lvds_if_top_11
TRACE::2021-05-08.15:48:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-05-08.15:48:40::SCWMssOS::Checking the sw design at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-05-08.15:48:40::SCWMssOS::DEBUG:  swdes dump  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-05-08.15:48:40::SCWMssOS::Sw design exists and opened at  E:/Wcc/DSP/FPGA_SDR/AntSDR_B220/ad936x_lvds_if/vitis/ad936x_lvds_if_top/ps7_cortexa9_0/standalone_domain/bsp/system.mss
