# ZYNQ-HDMI-IP-with-Audio

This is an open-source HDMI IP via TMDS standard.

This IP does not require any additional IC and purely used the FPGA IO only.

The audio sampling is fixed to 48k, if user would like other settings. Please modify the SV.

This IP is greated under 2020.2 Vivado.

![image](https://user-images.githubusercontent.com/29487339/194732643-1b485f9a-31bc-45f9-87b2-4922fde414e5.png)

