# Ignore compiled Icarus Verilog simulations and traces
*.vvp
*.o
*.vcd
