# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {E:/Documents/CSC 342_343 Computer Organization/CSC342-343_Computer_Organization_Lab/Lab_1_Comparators/vhdl_files/test_eight_bit_equal_port_map.vhd} 
