============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Aug 01 2020  10:55:15 pm
  Module:                 Bound_Flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin LED_reg[15]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) LED_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     137                  
     Required Time:=     963                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     412                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_8 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  reset             (a)     -     F     (arrival)      5 13.7     0     0     550    (-,-) 
  g5649/Y           -       A->Y  R     INVX3          3 14.6    81    42     592    (-,-) 
  g5436__4733_dup/Y -       B0->Y F     OAI22X4        1  4.8   100    90     682    (-,-) 
  g5607__5627/Y     -       B->Y  F     OR2X4          6 19.8   115   183     864    (-,-) 
  g5373__6260/Y     -       A1->Y R     OAI21X2        1  4.6   113    98     962    (-,-) 
  LED_reg[15]/D     -       -     R     DFFRHQX4       1    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (1 ps) Setup Check with Pin LED_reg[5]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) LED_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     137                  
     Required Time:=     963                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     412                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_8 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  reset             (a)     -     F     (arrival)      5 13.7     0     0     550    (-,-) 
  g5649/Y           -       A->Y  R     INVX3          3 14.6    81    42     592    (-,-) 
  g5436__4733_dup/Y -       B0->Y F     OAI22X4        1  4.8   100    90     682    (-,-) 
  g5607__5627/Y     -       B->Y  F     OR2X4          6 19.8   115   183     864    (-,-) 
  g5359__5107/Y     -       A1->Y R     OAI21X2        1  4.6   113    98     962    (-,-) 
  LED_reg[5]/D      -       -     R     DFFRHQX4       1    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (1 ps) Setup Check with Pin LED_reg[4]/CK->D
          Group: clk
     Startpoint: (F) reset
          Clock: (R) clk
       Endpoint: (R) LED_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     137                  
     Required Time:=     963                  
      Launch Clock:-       0                  
       Input Delay:-     550                  
         Data Path:-     412                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             550             BoundFlasher.sdc_line_8 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  reset             (a)     -     F     (arrival)      5 13.7     0     0     550    (-,-) 
  g5649/Y           -       A->Y  R     INVX3          3 14.6    81    42     592    (-,-) 
  g5436__4733_dup/Y -       B0->Y F     OAI22X4        1  4.8   100    90     682    (-,-) 
  g5607__5627/Y     -       B->Y  F     OR2X4          6 19.8   115   183     864    (-,-) 
  g5358__2398/Y     -       A1->Y R     OAI21X2        1  4.6   113    98     962    (-,-) 
  LED_reg[4]/D      -       -     R     DFFRHQX4       1    -     -     0     962    (-,-) 
#------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (1 ps) Setup Check with Pin LED_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[0]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin LED_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[7]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin LED_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[11]/SE    -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin LED_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[10]/SE    -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin LED_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[9]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin LED_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[6]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 10: MET (1 ps) Setup Check with Pin LED_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[8]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 11: MET (1 ps) Setup Check with Pin LED_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[2]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 12: MET (1 ps) Setup Check with Pin LED_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[3]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 13: MET (1 ps) Setup Check with Pin LED_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[12]/SE    -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 14: MET (1 ps) Setup Check with Pin LED_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[1]/SE     -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 15: MET (1 ps) Setup Check with Pin LED_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[14]/SE    -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 16: MET (1 ps) Setup Check with Pin LED_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     219                  
     Required Time:=     881                  
      Launch Clock:-       0                  
         Data Path:-     880                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  LED_reg[8]/CK     -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q      -       CK->Q F     SDFFRHQX8      6 21.0    65   300     300    (-,-) 
  g5490__1881/Y     -       A->Y  R     NOR2X6         2  9.6    76    68     367    (-,-) 
  g5467__7482/Y     -       A->Y  F     NAND2X4        1  9.8   110    92     459    (-,-) 
  g5459__2398/Y     -       A->Y  R     NOR2X8         1  9.9    67    77     536    (-,-) 
  g5564__5625/Y     -       A->Y  F     NAND2X8        2 11.7    83    74     610    (-,-) 
  g5436__5623/Y     -       A1->Y R     OAI22X4        2  8.8   136    94     704    (-,-) 
  g5434_0_0__5667/Y -       B->Y  R     OR2X6          1 18.1    62   123     827    (-,-) 
  fopt5617/Y        -       A->Y  F     CLKINVX20     15 50.8    57    52     880    (-,-) 
  LED_reg[13]/SE    -       -     F     SDFFRHQX8     15    -     -     0     880    (-,-) 
#------------------------------------------------------------------------------------------



Path 17: MET (111 ps) Late External Delay Assertion at pin LED[4]
          Group: clk
     Startpoint: (R) LED_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LED[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     439                  
             Slack:=     111                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[4]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[4]/Q   -       CK->Q R     DFFRHQX4       3 12.3    76   282     282    (-,-) 
  fopt5647/Y     -       A->Y  R     BUFX2          6 19.1   156   157     439    (-,-) 
  LED[4]         -       -     R     (port)         -    -     -     0     439    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (111 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) LED_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     439                  
             Slack:=     111                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[5]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[5]/Q   -       CK->Q R     DFFRHQX4       3 12.0    74   282     282    (-,-) 
  fopt5645/Y     -       A->Y  R     BUFX2          6 19.3   157   157     439    (-,-) 
  LED[5]         -       -     R     (port)         -    -     -     0     439    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (230 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     230                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     SDFFRHQX8      9 28.3    82   320     320    (-,-) 
  LED[2]         -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (232 ps) Late External Delay Assertion at pin LED[0]
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     232                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     SDFFRHQX8      8 26.4    79   318     318    (-,-) 
  LED[0]         -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (234 ps) Late External Delay Assertion at pin LED[7]
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     234                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     SDFFRHQX8      7 24.7    76   316     316    (-,-) 
  LED[7]         -       -     R     (port)         -    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (235 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=     235                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     SDFFRHQX8      8 24.1    75   315     315    (-,-) 
  LED[3]         -       -     R     (port)         -    -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (236 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     SDFFRHQX8      7 23.1    73   314     314    (-,-) 
  LED[9]         -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (236 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     SDFFRHQX8      7 22.9    73   314     314    (-,-) 
  LED[10]        -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (236 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX8      7 22.9    73   314     314    (-,-) 
  LED[11]        -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (236 ps) Late External Delay Assertion at pin LED[12]
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     236                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     SDFFRHQX8      7 22.8    73   314     314    (-,-) 
  LED[12]        -       -     R     (port)         -    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 27: MET (237 ps) Late External Delay Assertion at pin LED[6]
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     237                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     SDFFRHQX8      6 22.2    72   313     313    (-,-) 
  LED[6]         -       -     R     (port)         -    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 28: MET (237 ps) Late External Delay Assertion at pin LED[13]
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     237                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     SDFFRHQX8      6 21.6    70   313     313    (-,-) 
  LED[13]        -       -     R     (port)         -    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (238 ps) Late External Delay Assertion at pin LED[8]
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     238                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     SDFFRHQX8      6 21.0    70   312     312    (-,-) 
  LED[8]         -       -     R     (port)         -    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------



Path 30: MET (244 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     244                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     SDFFRHQX8      4 15.5    60   306     306    (-,-) 
  LED[1]         -       -     R     (port)         -    -     -     0     306    (-,-) 
#---------------------------------------------------------------------------------------



Path 31: MET (246 ps) Late External Delay Assertion at pin LED[14]
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=     246                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     SDFFRHQX8      3 12.8    56   304     304    (-,-) 
  LED[14]        -       -     R     (port)         -    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------



Path 32: MET (248 ps) Late External Delay Assertion at pin LED[15]
          Group: clk
     Startpoint: (R) LED_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LED[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
      Output Delay:-     550                  
     Required Time:=     550                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     248                  

Exceptions/Constraints:
  output_delay             550             BoundFlasher.sdc_line_9 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[15]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[15]/Q  -       CK->Q R     DFFRHQX4       5 22.5   112   302     302    (-,-) 
  LED[15]        -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 33: MET (447 ps) Setup Check with Pin LED_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     218                  
     Required Time:=     882                  
      Launch Clock:-       0                  
         Data Path:-     435                  
             Slack:=     447                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[1]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[1]/Q   -       CK->Q R     SDFFRHQX8      4 15.5    60   306     306    (-,-) 
  fopt5653/Y     -       A->Y  R     BUFX2          4 13.0   112   129     435    (-,-) 
  LED_reg[1]/D   -       -     R     SDFFRHQX8      4    -     -     0     435    (-,-) 
#---------------------------------------------------------------------------------------



Path 34: MET (452 ps) Setup Check with Pin LED_reg[14]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     218                  
     Required Time:=     882                  
      Launch Clock:-       0                  
         Data Path:-     431                  
             Slack:=     452                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[14]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[14]/Q  -       CK->Q R     SDFFRHQX8      3 12.8    56   304     304    (-,-) 
  fopt5651/Y     -       A->Y  R     BUFX2          4 13.0   112   127     431    (-,-) 
  LED_reg[14]/D  -       -     R     SDFFRHQX8      4    -     -     0     431    (-,-) 
#---------------------------------------------------------------------------------------



Path 35: MET (572 ps) Setup Check with Pin LED_reg[2]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     208                  
     Required Time:=     892                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=     572                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[2]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[2]/Q   -       CK->Q R     SDFFRHQX8      9 28.3    82   320     320    (-,-) 
  LED_reg[2]/D   -       -     R     SDFFRHQX8      9    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 36: MET (575 ps) Setup Check with Pin LED_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     208                  
     Required Time:=     892                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=     575                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[0]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[0]/Q   -       CK->Q R     SDFFRHQX8      8 26.4    79   318     318    (-,-) 
  LED_reg[0]/D   -       -     R     SDFFRHQX8      8    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 37: MET (577 ps) Setup Check with Pin LED_reg[7]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     207                  
     Required Time:=     893                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=     577                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[7]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[7]/Q   -       CK->Q R     SDFFRHQX8      7 24.7    76   316     316    (-,-) 
  LED_reg[7]/D   -       -     R     SDFFRHQX8      7    -     -     0     316    (-,-) 
#---------------------------------------------------------------------------------------



Path 38: MET (578 ps) Setup Check with Pin LED_reg[3]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     206                  
     Required Time:=     894                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=     578                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[3]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[3]/Q   -       CK->Q R     SDFFRHQX8      8 24.1    75   315     315    (-,-) 
  LED_reg[3]/D   -       -     R     SDFFRHQX8      8    -     -     0     315    (-,-) 
#---------------------------------------------------------------------------------------



Path 39: MET (580 ps) Setup Check with Pin LED_reg[9]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     206                  
     Required Time:=     894                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     580                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[9]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[9]/Q   -       CK->Q R     SDFFRHQX8      7 23.1    73   314     314    (-,-) 
  LED_reg[9]/D   -       -     R     SDFFRHQX8      7    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 40: MET (580 ps) Setup Check with Pin LED_reg[11]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     206                  
     Required Time:=     894                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     580                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[11]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[11]/Q  -       CK->Q R     SDFFRHQX8      7 22.9    73   314     314    (-,-) 
  LED_reg[11]/D  -       -     R     SDFFRHQX8      7    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 41: MET (580 ps) Setup Check with Pin LED_reg[10]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     206                  
     Required Time:=     894                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     580                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[10]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[10]/Q  -       CK->Q R     SDFFRHQX8      7 22.9    73   314     314    (-,-) 
  LED_reg[10]/D  -       -     R     SDFFRHQX8      7    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 42: MET (580 ps) Setup Check with Pin LED_reg[12]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     206                  
     Required Time:=     894                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     580                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[12]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[12]/Q  -       CK->Q R     SDFFRHQX8      7 22.8    73   314     314    (-,-) 
  LED_reg[12]/D  -       -     R     SDFFRHQX8      7    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------



Path 43: MET (581 ps) Setup Check with Pin LED_reg[6]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     206                  
     Required Time:=     894                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     581                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[6]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[6]/Q   -       CK->Q R     SDFFRHQX8      6 22.2    72   313     313    (-,-) 
  LED_reg[6]/D   -       -     R     SDFFRHQX8      6    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 44: MET (582 ps) Setup Check with Pin LED_reg[13]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     205                  
     Required Time:=     895                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     582                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[13]/CK -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[13]/Q  -       CK->Q R     SDFFRHQX8      6 21.6    70   313     313    (-,-) 
  LED_reg[13]/D  -       -     R     SDFFRHQX8      6    -     -     0     313    (-,-) 
#---------------------------------------------------------------------------------------



Path 45: MET (583 ps) Setup Check with Pin LED_reg[8]/CK->D
          Group: clk
     Startpoint: (R) LED_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LED_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1100            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1100            0     
                                              
             Setup:-     205                  
     Required Time:=     895                  
      Launch Clock:-       0                  
         Data Path:-     312                  
             Slack:=     583                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LED_reg[8]/CK  -       -     R     (arrival)     21    -     0     -       0    (-,-) 
  LED_reg[8]/Q   -       CK->Q R     SDFFRHQX8      6 21.0    70   312     312    (-,-) 
  LED_reg[8]/D   -       -     R     SDFFRHQX8      6    -     -     0     312    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

