
CubeIDE_Multimetr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de38  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001584  0800df48  0800df48  0001df48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f4cc  0800f4cc  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  0800f4cc  0800f4cc  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f4cc  0800f4cc  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f4cc  0800f4cc  0001f4cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f4d0  0800f4d0  0001f4d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800f4d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003a20  200001fc  0800f6d0  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003c1c  0800f6d0  00023c1c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ede8  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f43  00000000  00000000  0003f00d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b68  00000000  00000000  00042f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019e0  00000000  00000000  00044ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bd8a  00000000  00000000  00046498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f6da  00000000  00000000  00062222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0114  00000000  00000000  000818fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121a10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008af0  00000000  00000000  00121a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800df30 	.word	0x0800df30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	0800df30 	.word	0x0800df30

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_d2lz>:
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	4605      	mov	r5, r0
 8001128:	460c      	mov	r4, r1
 800112a:	2200      	movs	r2, #0
 800112c:	2300      	movs	r3, #0
 800112e:	4628      	mov	r0, r5
 8001130:	4621      	mov	r1, r4
 8001132:	f7ff fc4d 	bl	80009d0 <__aeabi_dcmplt>
 8001136:	b928      	cbnz	r0, 8001144 <__aeabi_d2lz+0x20>
 8001138:	4628      	mov	r0, r5
 800113a:	4621      	mov	r1, r4
 800113c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001140:	f000 b80a 	b.w	8001158 <__aeabi_d2ulz>
 8001144:	4628      	mov	r0, r5
 8001146:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800114a:	f000 f805 	bl	8001158 <__aeabi_d2ulz>
 800114e:	4240      	negs	r0, r0
 8001150:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001154:	bd38      	pop	{r3, r4, r5, pc}
 8001156:	bf00      	nop

08001158 <__aeabi_d2ulz>:
 8001158:	b5d0      	push	{r4, r6, r7, lr}
 800115a:	2200      	movs	r2, #0
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <__aeabi_d2ulz+0x34>)
 800115e:	4606      	mov	r6, r0
 8001160:	460f      	mov	r7, r1
 8001162:	f7ff f9c3 	bl	80004ec <__aeabi_dmul>
 8001166:	f7ff fc99 	bl	8000a9c <__aeabi_d2uiz>
 800116a:	4604      	mov	r4, r0
 800116c:	f7ff f944 	bl	80003f8 <__aeabi_ui2d>
 8001170:	2200      	movs	r2, #0
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <__aeabi_d2ulz+0x38>)
 8001174:	f7ff f9ba 	bl	80004ec <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	4630      	mov	r0, r6
 800117e:	4639      	mov	r1, r7
 8001180:	f7fe fffc 	bl	800017c <__aeabi_dsub>
 8001184:	f7ff fc8a 	bl	8000a9c <__aeabi_d2uiz>
 8001188:	4621      	mov	r1, r4
 800118a:	bdd0      	pop	{r4, r6, r7, pc}
 800118c:	3df00000 	.word	0x3df00000
 8001190:	41f00000 	.word	0x41f00000

08001194 <ILI9341_Write_Command>:



/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	71fb      	strb	r3, [r7, #7]
	DISP_DC_CMD;
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011a4:	4810      	ldr	r0, [pc, #64]	; (80011e8 <ILI9341_Write_Command+0x54>)
 80011a6:	f002 fdc7 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_CS_SELECT;
 80011aa:	2200      	movs	r2, #0
 80011ac:	2102      	movs	r1, #2
 80011ae:	480e      	ldr	r0, [pc, #56]	; (80011e8 <ILI9341_Write_Command+0x54>)
 80011b0:	f002 fdc2 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_SPI->DR = Command;
 80011b4:	4a0d      	ldr	r2, [pc, #52]	; (80011ec <ILI9341_Write_Command+0x58>)
 80011b6:	79fb      	ldrb	r3, [r7, #7]
 80011b8:	60d3      	str	r3, [r2, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 80011ba:	bf00      	nop
 80011bc:	4b0b      	ldr	r3, [pc, #44]	; (80011ec <ILI9341_Write_Command+0x58>)
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d0f9      	beq.n	80011bc <ILI9341_Write_Command+0x28>
	while(DISP_SPI->SR & SPI_SR_BSY);
 80011c8:	bf00      	nop
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <ILI9341_Write_Command+0x58>)
 80011cc:	689b      	ldr	r3, [r3, #8]
 80011ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f9      	bne.n	80011ca <ILI9341_Write_Command+0x36>
	DISP_CS_UNSELECT;
 80011d6:	2201      	movs	r2, #1
 80011d8:	2102      	movs	r1, #2
 80011da:	4803      	ldr	r0, [pc, #12]	; (80011e8 <ILI9341_Write_Command+0x54>)
 80011dc:	f002 fdac 	bl	8003d38 <HAL_GPIO_WritePin>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40010c00 	.word	0x40010c00
 80011ec:	40013000 	.word	0x40013000

080011f0 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
	DISP_DC_DATA;
 80011fa:	2201      	movs	r2, #1
 80011fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001200:	4810      	ldr	r0, [pc, #64]	; (8001244 <ILI9341_Write_Data+0x54>)
 8001202:	f002 fd99 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_CS_SELECT;
 8001206:	2200      	movs	r2, #0
 8001208:	2102      	movs	r1, #2
 800120a:	480e      	ldr	r0, [pc, #56]	; (8001244 <ILI9341_Write_Data+0x54>)
 800120c:	f002 fd94 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_SPI->DR = Data;
 8001210:	4a0d      	ldr	r2, [pc, #52]	; (8001248 <ILI9341_Write_Data+0x58>)
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	60d3      	str	r3, [r2, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 8001216:	bf00      	nop
 8001218:	4b0b      	ldr	r3, [pc, #44]	; (8001248 <ILI9341_Write_Data+0x58>)
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	f003 0302 	and.w	r3, r3, #2
 8001220:	2b00      	cmp	r3, #0
 8001222:	d0f9      	beq.n	8001218 <ILI9341_Write_Data+0x28>
	while(DISP_SPI->SR & SPI_SR_BSY);
 8001224:	bf00      	nop
 8001226:	4b08      	ldr	r3, [pc, #32]	; (8001248 <ILI9341_Write_Data+0x58>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1f9      	bne.n	8001226 <ILI9341_Write_Data+0x36>
	DISP_CS_UNSELECT;
 8001232:	2201      	movs	r2, #1
 8001234:	2102      	movs	r1, #2
 8001236:	4803      	ldr	r0, [pc, #12]	; (8001244 <ILI9341_Write_Data+0x54>)
 8001238:	f002 fd7e 	bl	8003d38 <HAL_GPIO_WritePin>
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40010c00 	.word	0x40010c00
 8001248:	40013000 	.word	0x40013000

0800124c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	4604      	mov	r4, r0
 8001254:	4608      	mov	r0, r1
 8001256:	4611      	mov	r1, r2
 8001258:	461a      	mov	r2, r3
 800125a:	4623      	mov	r3, r4
 800125c:	80fb      	strh	r3, [r7, #6]
 800125e:	4603      	mov	r3, r0
 8001260:	80bb      	strh	r3, [r7, #4]
 8001262:	460b      	mov	r3, r1
 8001264:	807b      	strh	r3, [r7, #2]
 8001266:	4613      	mov	r3, r2
 8001268:	803b      	strh	r3, [r7, #0]
	DISP_DC_CMD;
 800126a:	2200      	movs	r2, #0
 800126c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001270:	4864      	ldr	r0, [pc, #400]	; (8001404 <ILI9341_Set_Address+0x1b8>)
 8001272:	f002 fd61 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_CS_SELECT;
 8001276:	2200      	movs	r2, #0
 8001278:	2102      	movs	r1, #2
 800127a:	4862      	ldr	r0, [pc, #392]	; (8001404 <ILI9341_Set_Address+0x1b8>)
 800127c:	f002 fd5c 	bl	8003d38 <HAL_GPIO_WritePin>

	DISP_SPI->DR = 0x2A;
 8001280:	4b61      	ldr	r3, [pc, #388]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001282:	222a      	movs	r2, #42	; 0x2a
 8001284:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 8001286:	bf00      	nop
 8001288:	4b5f      	ldr	r3, [pc, #380]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	f003 0302 	and.w	r3, r3, #2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d0f9      	beq.n	8001288 <ILI9341_Set_Address+0x3c>
	while(DISP_SPI->SR & SPI_SR_BSY);
 8001294:	bf00      	nop
 8001296:	4b5c      	ldr	r3, [pc, #368]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f9      	bne.n	8001296 <ILI9341_Set_Address+0x4a>

	DISP_DC_DATA;
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012a8:	4856      	ldr	r0, [pc, #344]	; (8001404 <ILI9341_Set_Address+0x1b8>)
 80012aa:	f002 fd45 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_SPI->DR = (uint8_t)(X1 >> 8);
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	0a1b      	lsrs	r3, r3, #8
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4b54      	ldr	r3, [pc, #336]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80012b8:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 80012ba:	bf00      	nop
 80012bc:	4b52      	ldr	r3, [pc, #328]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d0f9      	beq.n	80012bc <ILI9341_Set_Address+0x70>
	DISP_SPI->DR = (uint8_t)X1;
 80012c8:	88fb      	ldrh	r3, [r7, #6]
 80012ca:	b2da      	uxtb	r2, r3
 80012cc:	4b4e      	ldr	r3, [pc, #312]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80012ce:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 80012d0:	bf00      	nop
 80012d2:	4b4d      	ldr	r3, [pc, #308]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 0302 	and.w	r3, r3, #2
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d0f9      	beq.n	80012d2 <ILI9341_Set_Address+0x86>
	DISP_SPI->DR = (uint8_t)(X2 >> 8);
 80012de:	887b      	ldrh	r3, [r7, #2]
 80012e0:	0a1b      	lsrs	r3, r3, #8
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4b48      	ldr	r3, [pc, #288]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80012e8:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 80012ea:	bf00      	nop
 80012ec:	4b46      	ldr	r3, [pc, #280]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d0f9      	beq.n	80012ec <ILI9341_Set_Address+0xa0>
	DISP_SPI->DR = (uint8_t)X2;
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	b2da      	uxtb	r2, r3
 80012fc:	4b42      	ldr	r3, [pc, #264]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80012fe:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 8001300:	bf00      	nop
 8001302:	4b41      	ldr	r3, [pc, #260]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d0f9      	beq.n	8001302 <ILI9341_Set_Address+0xb6>
	while(DISP_SPI->SR & SPI_SR_BSY);
 800130e:	bf00      	nop
 8001310:	4b3d      	ldr	r3, [pc, #244]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001318:	2b00      	cmp	r3, #0
 800131a:	d1f9      	bne.n	8001310 <ILI9341_Set_Address+0xc4>

	DISP_DC_CMD;
 800131c:	2200      	movs	r2, #0
 800131e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001322:	4838      	ldr	r0, [pc, #224]	; (8001404 <ILI9341_Set_Address+0x1b8>)
 8001324:	f002 fd08 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_SPI->DR = 0x2B;
 8001328:	4b37      	ldr	r3, [pc, #220]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 800132a:	222b      	movs	r2, #43	; 0x2b
 800132c:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 800132e:	bf00      	nop
 8001330:	4b35      	ldr	r3, [pc, #212]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d0f9      	beq.n	8001330 <ILI9341_Set_Address+0xe4>
	while(DISP_SPI->SR & SPI_SR_BSY);
 800133c:	bf00      	nop
 800133e:	4b32      	ldr	r3, [pc, #200]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f9      	bne.n	800133e <ILI9341_Set_Address+0xf2>

	DISP_DC_DATA;
 800134a:	2201      	movs	r2, #1
 800134c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001350:	482c      	ldr	r0, [pc, #176]	; (8001404 <ILI9341_Set_Address+0x1b8>)
 8001352:	f002 fcf1 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_SPI->DR = (uint8_t)(Y1 >> 8);
 8001356:	88bb      	ldrh	r3, [r7, #4]
 8001358:	0a1b      	lsrs	r3, r3, #8
 800135a:	b29b      	uxth	r3, r3
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4b2a      	ldr	r3, [pc, #168]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001360:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 8001362:	bf00      	nop
 8001364:	4b28      	ldr	r3, [pc, #160]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d0f9      	beq.n	8001364 <ILI9341_Set_Address+0x118>
	DISP_SPI->DR = (uint8_t)Y1;
 8001370:	88bb      	ldrh	r3, [r7, #4]
 8001372:	b2da      	uxtb	r2, r3
 8001374:	4b24      	ldr	r3, [pc, #144]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001376:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 8001378:	bf00      	nop
 800137a:	4b23      	ldr	r3, [pc, #140]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f9      	beq.n	800137a <ILI9341_Set_Address+0x12e>
	DISP_SPI->DR = (uint8_t)(Y2 >> 8);
 8001386:	883b      	ldrh	r3, [r7, #0]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	b29b      	uxth	r3, r3
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001390:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 8001392:	bf00      	nop
 8001394:	4b1c      	ldr	r3, [pc, #112]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d0f9      	beq.n	8001394 <ILI9341_Set_Address+0x148>
	DISP_SPI->DR = (uint8_t)Y2;
 80013a0:	883b      	ldrh	r3, [r7, #0]
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	4b18      	ldr	r3, [pc, #96]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80013a6:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 80013a8:	bf00      	nop
 80013aa:	4b17      	ldr	r3, [pc, #92]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f003 0302 	and.w	r3, r3, #2
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0f9      	beq.n	80013aa <ILI9341_Set_Address+0x15e>
	while(DISP_SPI->SR & SPI_SR_BSY);
 80013b6:	bf00      	nop
 80013b8:	4b13      	ldr	r3, [pc, #76]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1f9      	bne.n	80013b8 <ILI9341_Set_Address+0x16c>

	DISP_DC_CMD;
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013ca:	480e      	ldr	r0, [pc, #56]	; (8001404 <ILI9341_Set_Address+0x1b8>)
 80013cc:	f002 fcb4 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_SPI->DR = 0x2C;
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80013d2:	222c      	movs	r2, #44	; 0x2c
 80013d4:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 80013d6:	bf00      	nop
 80013d8:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f003 0302 	and.w	r3, r3, #2
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d0f9      	beq.n	80013d8 <ILI9341_Set_Address+0x18c>
	while(DISP_SPI->SR & SPI_SR_BSY);
 80013e4:	bf00      	nop
 80013e6:	4b08      	ldr	r3, [pc, #32]	; (8001408 <ILI9341_Set_Address+0x1bc>)
 80013e8:	689b      	ldr	r3, [r3, #8]
 80013ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d1f9      	bne.n	80013e6 <ILI9341_Set_Address+0x19a>
	DISP_CS_UNSELECT;
 80013f2:	2201      	movs	r2, #1
 80013f4:	2102      	movs	r1, #2
 80013f6:	4803      	ldr	r0, [pc, #12]	; (8001404 <ILI9341_Set_Address+0x1b8>)
 80013f8:	f002 fc9e 	bl	8003d38 <HAL_GPIO_WritePin>
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	bd90      	pop	{r4, r7, pc}
 8001404:	40010c00 	.word	0x40010c00
 8001408:	40013000 	.word	0x40013000

0800140c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
	DISP_RST_RESET;
 8001410:	2200      	movs	r2, #0
 8001412:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001416:	480b      	ldr	r0, [pc, #44]	; (8001444 <ILI9341_Reset+0x38>)
 8001418:	f002 fc8e 	bl	8003d38 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800141c:	20c8      	movs	r0, #200	; 0xc8
 800141e:	f001 fedd 	bl	80031dc <HAL_Delay>
	DISP_CS_SELECT;
 8001422:	2200      	movs	r2, #0
 8001424:	2102      	movs	r1, #2
 8001426:	4807      	ldr	r0, [pc, #28]	; (8001444 <ILI9341_Reset+0x38>)
 8001428:	f002 fc86 	bl	8003d38 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800142c:	20c8      	movs	r0, #200	; 0xc8
 800142e:	f001 fed5 	bl	80031dc <HAL_Delay>
	DISP_RST_WORK;
 8001432:	2201      	movs	r2, #1
 8001434:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001438:	4802      	ldr	r0, [pc, #8]	; (8001444 <ILI9341_Reset+0x38>)
 800143a:	f002 fc7d 	bl	8003d38 <HAL_GPIO_WritePin>
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40010c00 	.word	0x40010c00

08001448 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
	DISP_DC_CMD;
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001458:	482e      	ldr	r0, [pc, #184]	; (8001514 <ILI9341_Set_Rotation+0xcc>)
 800145a:	f002 fc6d 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_CS_SELECT;
 800145e:	2200      	movs	r2, #0
 8001460:	2102      	movs	r1, #2
 8001462:	482c      	ldr	r0, [pc, #176]	; (8001514 <ILI9341_Set_Rotation+0xcc>)
 8001464:	f002 fc68 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_SPI->DR = 0x36;
 8001468:	4b2b      	ldr	r3, [pc, #172]	; (8001518 <ILI9341_Set_Rotation+0xd0>)
 800146a:	2236      	movs	r2, #54	; 0x36
 800146c:	60da      	str	r2, [r3, #12]
	while(!(DISP_SPI->SR & SPI_SR_TXE));
 800146e:	bf00      	nop
 8001470:	4b29      	ldr	r3, [pc, #164]	; (8001518 <ILI9341_Set_Rotation+0xd0>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f003 0302 	and.w	r3, r3, #2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0f9      	beq.n	8001470 <ILI9341_Set_Rotation+0x28>
	while(DISP_SPI->SR & SPI_SR_BSY);
 800147c:	bf00      	nop
 800147e:	4b26      	ldr	r3, [pc, #152]	; (8001518 <ILI9341_Set_Rotation+0xd0>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001486:	2b00      	cmp	r3, #0
 8001488:	d1f9      	bne.n	800147e <ILI9341_Set_Rotation+0x36>
	DISP_CS_UNSELECT;
 800148a:	2201      	movs	r2, #1
 800148c:	2102      	movs	r1, #2
 800148e:	4821      	ldr	r0, [pc, #132]	; (8001514 <ILI9341_Set_Rotation+0xcc>)
 8001490:	f002 fc52 	bl	8003d38 <HAL_GPIO_WritePin>

	switch(Rotation)
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	2b03      	cmp	r3, #3
 8001498:	d836      	bhi.n	8001508 <ILI9341_Set_Rotation+0xc0>
 800149a:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <ILI9341_Set_Rotation+0x58>)
 800149c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a0:	080014b1 	.word	0x080014b1
 80014a4:	080014c7 	.word	0x080014c7
 80014a8:	080014dd 	.word	0x080014dd
 80014ac:	080014f3 	.word	0x080014f3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 80014b0:	2048      	movs	r0, #72	; 0x48
 80014b2:	f7ff fe9d 	bl	80011f0 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 80014b6:	4b19      	ldr	r3, [pc, #100]	; (800151c <ILI9341_Set_Rotation+0xd4>)
 80014b8:	22f0      	movs	r2, #240	; 0xf0
 80014ba:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80014bc:	4b18      	ldr	r3, [pc, #96]	; (8001520 <ILI9341_Set_Rotation+0xd8>)
 80014be:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014c2:	801a      	strh	r2, [r3, #0]
			break;
 80014c4:	e021      	b.n	800150a <ILI9341_Set_Rotation+0xc2>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 80014c6:	2028      	movs	r0, #40	; 0x28
 80014c8:	f7ff fe92 	bl	80011f0 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80014cc:	4b13      	ldr	r3, [pc, #76]	; (800151c <ILI9341_Set_Rotation+0xd4>)
 80014ce:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014d2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 80014d4:	4b12      	ldr	r3, [pc, #72]	; (8001520 <ILI9341_Set_Rotation+0xd8>)
 80014d6:	22f0      	movs	r2, #240	; 0xf0
 80014d8:	801a      	strh	r2, [r3, #0]
			break;
 80014da:	e016      	b.n	800150a <ILI9341_Set_Rotation+0xc2>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 80014dc:	2088      	movs	r0, #136	; 0x88
 80014de:	f7ff fe87 	bl	80011f0 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	; (800151c <ILI9341_Set_Rotation+0xd4>)
 80014e4:	22f0      	movs	r2, #240	; 0xf0
 80014e6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 80014e8:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <ILI9341_Set_Rotation+0xd8>)
 80014ea:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014ee:	801a      	strh	r2, [r3, #0]
			break;
 80014f0:	e00b      	b.n	800150a <ILI9341_Set_Rotation+0xc2>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 80014f2:	20e8      	movs	r0, #232	; 0xe8
 80014f4:	f7ff fe7c 	bl	80011f0 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 80014f8:	4b08      	ldr	r3, [pc, #32]	; (800151c <ILI9341_Set_Rotation+0xd4>)
 80014fa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014fe:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001500:	4b07      	ldr	r3, [pc, #28]	; (8001520 <ILI9341_Set_Rotation+0xd8>)
 8001502:	22f0      	movs	r2, #240	; 0xf0
 8001504:	801a      	strh	r2, [r3, #0]
			break;
 8001506:	e000      	b.n	800150a <ILI9341_Set_Rotation+0xc2>
		default:
			break;
 8001508:	bf00      	nop
	}
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	40010c00 	.word	0x40010c00
 8001518:	40013000 	.word	0x40013000
 800151c:	20000002 	.word	0x20000002
 8001520:	20000000 	.word	0x20000000

08001524 <ILI9341_Init>:


/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
	DISP_RST_WORK; /*Enable LCD display*/
 8001528:	2201      	movs	r2, #1
 800152a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800152e:	4885      	ldr	r0, [pc, #532]	; (8001744 <ILI9341_Init+0x220>)
 8001530:	f002 fc02 	bl	8003d38 <HAL_GPIO_WritePin>
	//DISP_CS_SELECT; /* Initialize SPI */
	ILI9341_Reset();
 8001534:	f7ff ff6a 	bl	800140c <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 8001538:	2001      	movs	r0, #1
 800153a:	f7ff fe2b 	bl	8001194 <ILI9341_Write_Command>
	HAL_Delay(1000);
 800153e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001542:	f001 fe4b 	bl	80031dc <HAL_Delay>

	//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 8001546:	20cb      	movs	r0, #203	; 0xcb
 8001548:	f7ff fe24 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 800154c:	2039      	movs	r0, #57	; 0x39
 800154e:	f7ff fe4f 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 8001552:	202c      	movs	r0, #44	; 0x2c
 8001554:	f7ff fe4c 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8001558:	2000      	movs	r0, #0
 800155a:	f7ff fe49 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 800155e:	2034      	movs	r0, #52	; 0x34
 8001560:	f7ff fe46 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 8001564:	2002      	movs	r0, #2
 8001566:	f7ff fe43 	bl	80011f0 <ILI9341_Write_Data>

	//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 800156a:	20cf      	movs	r0, #207	; 0xcf
 800156c:	f7ff fe12 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001570:	2000      	movs	r0, #0
 8001572:	f7ff fe3d 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 8001576:	20c1      	movs	r0, #193	; 0xc1
 8001578:	f7ff fe3a 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 800157c:	2030      	movs	r0, #48	; 0x30
 800157e:	f7ff fe37 	bl	80011f0 <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 8001582:	20e8      	movs	r0, #232	; 0xe8
 8001584:	f7ff fe06 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 8001588:	2085      	movs	r0, #133	; 0x85
 800158a:	f7ff fe31 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 800158e:	2000      	movs	r0, #0
 8001590:	f7ff fe2e 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 8001594:	2078      	movs	r0, #120	; 0x78
 8001596:	f7ff fe2b 	bl	80011f0 <ILI9341_Write_Data>

	//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 800159a:	20ea      	movs	r0, #234	; 0xea
 800159c:	f7ff fdfa 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80015a0:	2000      	movs	r0, #0
 80015a2:	f7ff fe25 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80015a6:	2000      	movs	r0, #0
 80015a8:	f7ff fe22 	bl	80011f0 <ILI9341_Write_Data>

	//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 80015ac:	20ed      	movs	r0, #237	; 0xed
 80015ae:	f7ff fdf1 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 80015b2:	2064      	movs	r0, #100	; 0x64
 80015b4:	f7ff fe1c 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80015b8:	2003      	movs	r0, #3
 80015ba:	f7ff fe19 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 80015be:	2012      	movs	r0, #18
 80015c0:	f7ff fe16 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 80015c4:	2081      	movs	r0, #129	; 0x81
 80015c6:	f7ff fe13 	bl	80011f0 <ILI9341_Write_Data>

	//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 80015ca:	20f7      	movs	r0, #247	; 0xf7
 80015cc:	f7ff fde2 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 80015d0:	2020      	movs	r0, #32
 80015d2:	f7ff fe0d 	bl	80011f0 <ILI9341_Write_Data>

	//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 80015d6:	20c0      	movs	r0, #192	; 0xc0
 80015d8:	f7ff fddc 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 80015dc:	2023      	movs	r0, #35	; 0x23
 80015de:	f7ff fe07 	bl	80011f0 <ILI9341_Write_Data>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 80015e2:	20c1      	movs	r0, #193	; 0xc1
 80015e4:	f7ff fdd6 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 80015e8:	2010      	movs	r0, #16
 80015ea:	f7ff fe01 	bl	80011f0 <ILI9341_Write_Data>

	//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 80015ee:	20c5      	movs	r0, #197	; 0xc5
 80015f0:	f7ff fdd0 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 80015f4:	203e      	movs	r0, #62	; 0x3e
 80015f6:	f7ff fdfb 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 80015fa:	2028      	movs	r0, #40	; 0x28
 80015fc:	f7ff fdf8 	bl	80011f0 <ILI9341_Write_Data>

	//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8001600:	20c7      	movs	r0, #199	; 0xc7
 8001602:	f7ff fdc7 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 8001606:	2086      	movs	r0, #134	; 0x86
 8001608:	f7ff fdf2 	bl	80011f0 <ILI9341_Write_Data>

	//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 800160c:	2036      	movs	r0, #54	; 0x36
 800160e:	f7ff fdc1 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 8001612:	2048      	movs	r0, #72	; 0x48
 8001614:	f7ff fdec 	bl	80011f0 <ILI9341_Write_Data>

	//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8001618:	203a      	movs	r0, #58	; 0x3a
 800161a:	f7ff fdbb 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 800161e:	2055      	movs	r0, #85	; 0x55
 8001620:	f7ff fde6 	bl	80011f0 <ILI9341_Write_Data>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 8001624:	20b1      	movs	r0, #177	; 0xb1
 8001626:	f7ff fdb5 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff fde0 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8001630:	2018      	movs	r0, #24
 8001632:	f7ff fddd 	bl	80011f0 <ILI9341_Write_Data>

	//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 8001636:	20b6      	movs	r0, #182	; 0xb6
 8001638:	f7ff fdac 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 800163c:	2008      	movs	r0, #8
 800163e:	f7ff fdd7 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 8001642:	2082      	movs	r0, #130	; 0x82
 8001644:	f7ff fdd4 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 8001648:	2027      	movs	r0, #39	; 0x27
 800164a:	f7ff fdd1 	bl	80011f0 <ILI9341_Write_Data>

	//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 800164e:	20f2      	movs	r0, #242	; 0xf2
 8001650:	f7ff fda0 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001654:	2000      	movs	r0, #0
 8001656:	f7ff fdcb 	bl	80011f0 <ILI9341_Write_Data>

	//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 800165a:	2026      	movs	r0, #38	; 0x26
 800165c:	f7ff fd9a 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 8001660:	2001      	movs	r0, #1
 8001662:	f7ff fdc5 	bl	80011f0 <ILI9341_Write_Data>

	//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 8001666:	20e0      	movs	r0, #224	; 0xe0
 8001668:	f7ff fd94 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 800166c:	200f      	movs	r0, #15
 800166e:	f7ff fdbf 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8001672:	2031      	movs	r0, #49	; 0x31
 8001674:	f7ff fdbc 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 8001678:	202b      	movs	r0, #43	; 0x2b
 800167a:	f7ff fdb9 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 800167e:	200c      	movs	r0, #12
 8001680:	f7ff fdb6 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 8001684:	200e      	movs	r0, #14
 8001686:	f7ff fdb3 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 800168a:	2008      	movs	r0, #8
 800168c:	f7ff fdb0 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 8001690:	204e      	movs	r0, #78	; 0x4e
 8001692:	f7ff fdad 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 8001696:	20f1      	movs	r0, #241	; 0xf1
 8001698:	f7ff fdaa 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 800169c:	2037      	movs	r0, #55	; 0x37
 800169e:	f7ff fda7 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 80016a2:	2007      	movs	r0, #7
 80016a4:	f7ff fda4 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 80016a8:	2010      	movs	r0, #16
 80016aa:	f7ff fda1 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80016ae:	2003      	movs	r0, #3
 80016b0:	f7ff fd9e 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80016b4:	200e      	movs	r0, #14
 80016b6:	f7ff fd9b 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 80016ba:	2009      	movs	r0, #9
 80016bc:	f7ff fd98 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80016c0:	2000      	movs	r0, #0
 80016c2:	f7ff fd95 	bl	80011f0 <ILI9341_Write_Data>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 80016c6:	20e1      	movs	r0, #225	; 0xe1
 80016c8:	f7ff fd64 	bl	8001194 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80016cc:	2000      	movs	r0, #0
 80016ce:	f7ff fd8f 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80016d2:	200e      	movs	r0, #14
 80016d4:	f7ff fd8c 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 80016d8:	2014      	movs	r0, #20
 80016da:	f7ff fd89 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 80016de:	2003      	movs	r0, #3
 80016e0:	f7ff fd86 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 80016e4:	2011      	movs	r0, #17
 80016e6:	f7ff fd83 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 80016ea:	2007      	movs	r0, #7
 80016ec:	f7ff fd80 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80016f0:	2031      	movs	r0, #49	; 0x31
 80016f2:	f7ff fd7d 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 80016f6:	20c1      	movs	r0, #193	; 0xc1
 80016f8:	f7ff fd7a 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 80016fc:	2048      	movs	r0, #72	; 0x48
 80016fe:	f7ff fd77 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 8001702:	2008      	movs	r0, #8
 8001704:	f7ff fd74 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8001708:	200f      	movs	r0, #15
 800170a:	f7ff fd71 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 800170e:	200c      	movs	r0, #12
 8001710:	f7ff fd6e 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8001714:	2031      	movs	r0, #49	; 0x31
 8001716:	f7ff fd6b 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 800171a:	2036      	movs	r0, #54	; 0x36
 800171c:	f7ff fd68 	bl	80011f0 <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8001720:	200f      	movs	r0, #15
 8001722:	f7ff fd65 	bl	80011f0 <ILI9341_Write_Data>

	//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 8001726:	2011      	movs	r0, #17
 8001728:	f7ff fd34 	bl	8001194 <ILI9341_Write_Command>
	HAL_Delay(120);
 800172c:	2078      	movs	r0, #120	; 0x78
 800172e:	f001 fd55 	bl	80031dc <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 8001732:	2029      	movs	r0, #41	; 0x29
 8001734:	f7ff fd2e 	bl	8001194 <ILI9341_Write_Command>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8001738:	2003      	movs	r0, #3
 800173a:	f7ff fe85 	bl	8001448 <ILI9341_Set_Rotation>
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40010c00 	.word	0x40010c00

08001748 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	6039      	str	r1, [r7, #0]
 8001752:	80fb      	strh	r3, [r7, #6]
	DISP_DC_DATA;
 8001754:	2201      	movs	r2, #1
 8001756:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800175a:	481e      	ldr	r0, [pc, #120]	; (80017d4 <ILI9341_Draw_Colour_Burst+0x8c>)
 800175c:	f002 faec 	bl	8003d38 <HAL_GPIO_WritePin>
	DISP_CS_SELECT;
 8001760:	2200      	movs	r2, #0
 8001762:	2102      	movs	r1, #2
 8001764:	481b      	ldr	r0, [pc, #108]	; (80017d4 <ILI9341_Draw_Colour_Burst+0x8c>)
 8001766:	f002 fae7 	bl	8003d38 <HAL_GPIO_WritePin>

	while(Size > 0)
 800176a:	e018      	b.n	800179e <ILI9341_Draw_Colour_Burst+0x56>
	{
		DISP_SPI->DR = (Colour >> 8);
 800176c:	88fb      	ldrh	r3, [r7, #6]
 800176e:	0a1b      	lsrs	r3, r3, #8
 8001770:	b29a      	uxth	r2, r3
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <ILI9341_Draw_Colour_Burst+0x90>)
 8001774:	60da      	str	r2, [r3, #12]
		while(!(DISP_SPI->SR & SPI_SR_TXE));
 8001776:	bf00      	nop
 8001778:	4b17      	ldr	r3, [pc, #92]	; (80017d8 <ILI9341_Draw_Colour_Burst+0x90>)
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d0f9      	beq.n	8001778 <ILI9341_Draw_Colour_Burst+0x30>
		DISP_SPI->DR = Colour;
 8001784:	4a14      	ldr	r2, [pc, #80]	; (80017d8 <ILI9341_Draw_Colour_Burst+0x90>)
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	60d3      	str	r3, [r2, #12]
		while(!(DISP_SPI->SR & SPI_SR_TXE));
 800178a:	bf00      	nop
 800178c:	4b12      	ldr	r3, [pc, #72]	; (80017d8 <ILI9341_Draw_Colour_Burst+0x90>)
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0f9      	beq.n	800178c <ILI9341_Draw_Colour_Burst+0x44>
		Size--;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	3b01      	subs	r3, #1
 800179c:	603b      	str	r3, [r7, #0]
	while(Size > 0)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1e3      	bne.n	800176c <ILI9341_Draw_Colour_Burst+0x24>
	}

	while(!(DISP_SPI->SR & SPI_SR_TXE));
 80017a4:	bf00      	nop
 80017a6:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <ILI9341_Draw_Colour_Burst+0x90>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0f9      	beq.n	80017a6 <ILI9341_Draw_Colour_Burst+0x5e>
	while(DISP_SPI->SR & SPI_SR_BSY);
 80017b2:	bf00      	nop
 80017b4:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <ILI9341_Draw_Colour_Burst+0x90>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1f9      	bne.n	80017b4 <ILI9341_Draw_Colour_Burst+0x6c>
	DISP_CS_UNSELECT;
 80017c0:	2201      	movs	r2, #1
 80017c2:	2102      	movs	r1, #2
 80017c4:	4803      	ldr	r0, [pc, #12]	; (80017d4 <ILI9341_Draw_Colour_Burst+0x8c>)
 80017c6:	f002 fab7 	bl	8003d38 <HAL_GPIO_WritePin>
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40010c00 	.word	0x40010c00
 80017d8:	40013000 	.word	0x40013000

080017dc <ILI9341_Fill_Screen>:
/////////////////////////////////////////////////////////////////////////////////////////////////////////
//////////////////////////////////////// USER FUNCTION //////////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////////////////
//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
void ILI9341_Fill_Screen(uint16_t Colour)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <ILI9341_Fill_Screen+0x44>)
 80017e8:	881b      	ldrh	r3, [r3, #0]
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <ILI9341_Fill_Screen+0x48>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	2100      	movs	r1, #0
 80017f4:	2000      	movs	r0, #0
 80017f6:	f7ff fd29 	bl	800124c <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <ILI9341_Fill_Screen+0x44>)
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	b29b      	uxth	r3, r3
 8001800:	461a      	mov	r2, r3
 8001802:	4b08      	ldr	r3, [pc, #32]	; (8001824 <ILI9341_Fill_Screen+0x48>)
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	b29b      	uxth	r3, r3
 8001808:	fb02 f303 	mul.w	r3, r2, r3
 800180c:	461a      	mov	r2, r3
 800180e:	88fb      	ldrh	r3, [r7, #6]
 8001810:	4611      	mov	r1, r2
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff ff98 	bl	8001748 <ILI9341_Draw_Colour_Burst>
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000002 	.word	0x20000002
 8001824:	20000000 	.word	0x20000000

08001828 <ILI9341_WriteChar>:
}


//  
static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001828:	b082      	sub	sp, #8
 800182a:	b590      	push	{r4, r7, lr}
 800182c:	b087      	sub	sp, #28
 800182e:	af00      	add	r7, sp, #0
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001832:	4603      	mov	r3, r0
 8001834:	80fb      	strh	r3, [r7, #6]
 8001836:	460b      	mov	r3, r1
 8001838:	80bb      	strh	r3, [r7, #4]
 800183a:	4613      	mov	r3, r2
 800183c:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_Set_Address(x, y, x + font.width - 1, y + font.height - 1);
 800183e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001842:	b29a      	uxth	r2, r3
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	4413      	add	r3, r2
 8001848:	b29b      	uxth	r3, r3
 800184a:	3b01      	subs	r3, #1
 800184c:	b29c      	uxth	r4, r3
 800184e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001852:	b29a      	uxth	r2, r3
 8001854:	88bb      	ldrh	r3, [r7, #4]
 8001856:	4413      	add	r3, r2
 8001858:	b29b      	uxth	r3, r3
 800185a:	3b01      	subs	r3, #1
 800185c:	b29b      	uxth	r3, r3
 800185e:	88b9      	ldrh	r1, [r7, #4]
 8001860:	88f8      	ldrh	r0, [r7, #6]
 8001862:	4622      	mov	r2, r4
 8001864:	f7ff fcf2 	bl	800124c <ILI9341_Set_Address>

    for(i = 0; i < font.height; i++)
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	e03d      	b.n	80018ea <ILI9341_WriteChar+0xc2>
    {
        b = font.data[(ch - 32) * font.height + i];
 800186e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	3b20      	subs	r3, #32
 8001874:	f897 102d 	ldrb.w	r1, [r7, #45]	; 0x2d
 8001878:	fb01 f303 	mul.w	r3, r1, r3
 800187c:	4619      	mov	r1, r3
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	440b      	add	r3, r1
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	60fb      	str	r3, [r7, #12]

        for(j = 0; j < font.width; j++)
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	e023      	b.n	80018d8 <ILI9341_WriteChar+0xb0>
        {
            if((b << j) & 0x8000)
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00c      	beq.n	80018ba <ILI9341_WriteChar+0x92>
            {
                ILI9341_Write_Data(color >> 8);
 80018a0:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80018a2:	0a1b      	lsrs	r3, r3, #8
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fca1 	bl	80011f0 <ILI9341_Write_Data>
                ILI9341_Write_Data(color & 0xFF);
 80018ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff fc9c 	bl	80011f0 <ILI9341_Write_Data>
 80018b8:	e00b      	b.n	80018d2 <ILI9341_WriteChar+0xaa>
            }
            else
            {
                ILI9341_Write_Data(bgcolor >> 8);
 80018ba:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80018bc:	0a1b      	lsrs	r3, r3, #8
 80018be:	b29b      	uxth	r3, r3
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fc94 	bl	80011f0 <ILI9341_Write_Data>
                ILI9341_Write_Data(bgcolor & 0xFF);
 80018c8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff fc8f 	bl	80011f0 <ILI9341_Write_Data>
        for(j = 0; j < font.width; j++)
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	3301      	adds	r3, #1
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018dc:	461a      	mov	r2, r3
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d3d5      	bcc.n	8001890 <ILI9341_WriteChar+0x68>
    for(i = 0; i < font.height; i++)
 80018e4:	697b      	ldr	r3, [r7, #20]
 80018e6:	3301      	adds	r3, #1
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80018ee:	461a      	mov	r2, r3
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d3bb      	bcc.n	800186e <ILI9341_WriteChar+0x46>
            }
        }
    }
}
 80018f6:	bf00      	nop
 80018f8:	bf00      	nop
 80018fa:	371c      	adds	r7, #28
 80018fc:	46bd      	mov	sp, r7
 80018fe:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001902:	b002      	add	sp, #8
 8001904:	4770      	bx	lr

08001906 <ILI9341_WriteString>:

//  
void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001906:	b082      	sub	sp, #8
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af04      	add	r7, sp, #16
 800190e:	603a      	str	r2, [r7, #0]
 8001910:	617b      	str	r3, [r7, #20]
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
 8001916:	460b      	mov	r3, r1
 8001918:	80bb      	strh	r3, [r7, #4]
    while(*str)
 800191a:	e02e      	b.n	800197a <ILI9341_WriteString+0x74>
    {
        if(x + font.width >= ILI9341_SCREEN_WIDTH)
 800191c:	88fb      	ldrh	r3, [r7, #6]
 800191e:	7d3a      	ldrb	r2, [r7, #20]
 8001920:	4413      	add	r3, r2
 8001922:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001926:	db13      	blt.n	8001950 <ILI9341_WriteString+0x4a>
        {
            x = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 800192c:	7d7b      	ldrb	r3, [r7, #21]
 800192e:	b29a      	uxth	r2, r3
 8001930:	88bb      	ldrh	r3, [r7, #4]
 8001932:	4413      	add	r3, r2
 8001934:	80bb      	strh	r3, [r7, #4]

            if(y + font.height >= ILI9341_SCREEN_HEIGHT)
 8001936:	88bb      	ldrh	r3, [r7, #4]
 8001938:	7d7a      	ldrb	r2, [r7, #21]
 800193a:	4413      	add	r3, r2
 800193c:	2bef      	cmp	r3, #239	; 0xef
 800193e:	dc21      	bgt.n	8001984 <ILI9341_WriteString+0x7e>
            {
                break;
            }

            if(*str == ' ')
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	2b20      	cmp	r3, #32
 8001946:	d103      	bne.n	8001950 <ILI9341_WriteString+0x4a>
            {
                str++;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	3301      	adds	r3, #1
 800194c:	603b      	str	r3, [r7, #0]
                continue;
 800194e:	e014      	b.n	800197a <ILI9341_WriteString+0x74>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	781a      	ldrb	r2, [r3, #0]
 8001954:	88b9      	ldrh	r1, [r7, #4]
 8001956:	88f8      	ldrh	r0, [r7, #6]
 8001958:	8c3b      	ldrh	r3, [r7, #32]
 800195a:	9302      	str	r3, [sp, #8]
 800195c:	8bbb      	ldrh	r3, [r7, #28]
 800195e:	9301      	str	r3, [sp, #4]
 8001960:	69bb      	ldr	r3, [r7, #24]
 8001962:	9300      	str	r3, [sp, #0]
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f7ff ff5f 	bl	8001828 <ILI9341_WriteChar>
        x += font.width;
 800196a:	7d3b      	ldrb	r3, [r7, #20]
 800196c:	b29a      	uxth	r2, r3
 800196e:	88fb      	ldrh	r3, [r7, #6]
 8001970:	4413      	add	r3, r2
 8001972:	80fb      	strh	r3, [r7, #6]
        str++;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	3301      	adds	r3, #1
 8001978:	603b      	str	r3, [r7, #0]
    while(*str)
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1cc      	bne.n	800191c <ILI9341_WriteString+0x16>
    }
}
 8001982:	e000      	b.n	8001986 <ILI9341_WriteString+0x80>
                break;
 8001984:	bf00      	nop
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001990:	b002      	add	sp, #8
 8001992:	4770      	bx	lr

08001994 <Read16>:
 * @param:		Pointer to the device object that was made from the struct. EX:  (&ina219)
 * @param:		register address in hexadecimal
 * @retval:		16 bit unsigned integer that represents the register's contents.
 */
uint16_t Read16(INA219_t *ina219, uint8_t Register)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af04      	add	r7, sp, #16
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	460b      	mov	r3, r1
 800199e:	70fb      	strb	r3, [r7, #3]
	uint8_t Value[2];

	HAL_I2C_Mem_Read(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, Value, 2, 1000);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	78fb      	ldrb	r3, [r7, #3]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ac:	9302      	str	r3, [sp, #8]
 80019ae:	2302      	movs	r3, #2
 80019b0:	9301      	str	r3, [sp, #4]
 80019b2:	f107 030c 	add.w	r3, r7, #12
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	2301      	movs	r3, #1
 80019ba:	2180      	movs	r1, #128	; 0x80
 80019bc:	f002 fc12 	bl	80041e4 <HAL_I2C_Mem_Read>

	return ((Value[0] << 8) | Value[1]);
 80019c0:	7b3b      	ldrb	r3, [r7, #12]
 80019c2:	021b      	lsls	r3, r3, #8
 80019c4:	b21a      	sxth	r2, r3
 80019c6:	7b7b      	ldrb	r3, [r7, #13]
 80019c8:	b21b      	sxth	r3, r3
 80019ca:	4313      	orrs	r3, r2
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	b29b      	uxth	r3, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <Write16>:
				  HAL_BUSY     = 0x02U,
				  HAL_TIMEOUT  = 0x03U
				} HAL_StatusTypeDef;
 */
HAL_StatusTypeDef Write16(INA219_t *ina219, uint8_t Register, uint16_t Value)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af04      	add	r7, sp, #16
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	460b      	mov	r3, r1
 80019e2:	70fb      	strb	r3, [r7, #3]
 80019e4:	4613      	mov	r3, r2
 80019e6:	803b      	strh	r3, [r7, #0]
	uint8_t addr[2];
	addr[0] = (Value >> 8) & 0xff;  // upper byte
 80019e8:	883b      	ldrh	r3, [r7, #0]
 80019ea:	0a1b      	lsrs	r3, r3, #8
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	733b      	strb	r3, [r7, #12]
	addr[1] = (Value >> 0) & 0xff; // lower byte
 80019f2:	883b      	ldrh	r3, [r7, #0]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Mem_Write(ina219->ina219_i2c, (INA219_ADDRESS<<1), Register, 1, (uint8_t*)addr, 2, 1000);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6818      	ldr	r0, [r3, #0]
 80019fc:	78fb      	ldrb	r3, [r7, #3]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a04:	9302      	str	r3, [sp, #8]
 8001a06:	2302      	movs	r3, #2
 8001a08:	9301      	str	r3, [sp, #4]
 8001a0a:	f107 030c 	add.w	r3, r7, #12
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	2301      	movs	r3, #1
 8001a12:	2180      	movs	r1, #128	; 0x80
 8001a14:	f002 faec 	bl	8003ff0 <HAL_I2C_Mem_Write>
 8001a18:	4603      	mov	r3, r0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <INA219_ReadBusVoltage>:
 * @brief: 		This function will read the battery voltage level being read.
 * @param:		Pointer to the device object that was made from the struct. EX:  (&ina219)
 * @retval:		Returns voltage level in mili-volts
 */
uint16_t INA219_ReadBusVoltage(INA219_t *ina219)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b084      	sub	sp, #16
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_BUSVOLTAGE);
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f7ff ffb1 	bl	8001994 <Read16>
 8001a32:	4603      	mov	r3, r0
 8001a34:	81fb      	strh	r3, [r7, #14]

	return ((result >> 3  ) * 4);
 8001a36:	89fb      	ldrh	r3, [r7, #14]
 8001a38:	08db      	lsrs	r3, r3, #3
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	b29b      	uxth	r3, r3

}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <INA219_ReadCurrent_raw>:
 *  @brief:	  	Gets the raw current value (16-bit signed integer, so +-32767)
 *  @param:		Pointer to the device object that was made from the struct. EX:  (&ina219)
 *  @retval:	The raw current reading
 */
int16_t INA219_ReadCurrent_raw(INA219_t *ina219)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
	int16_t result = Read16(ina219, INA219_REG_CURRENT);
 8001a50:	2104      	movs	r1, #4
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ff9e 	bl	8001994 <Read16>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	81fb      	strh	r3, [r7, #14]

	return (result );
 8001a5c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3710      	adds	r7, #16
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <INA219_ReadCurrent>:
 *          	config settings and current LSB
 * @param:		Pointer to the device object that was made from the struct. EX:  (&ina219)
 * @return: 	The current reading convereted to milliamps
 */
float INA219_ReadCurrent(INA219_t *ina219)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	float result = INA219_ReadCurrent_raw(ina219);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7ff ffe9 	bl	8001a48 <INA219_ReadCurrent_raw>
 8001a76:	4603      	mov	r3, r0
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff f939 	bl	8000cf0 <__aeabi_i2f>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	60fb      	str	r3, [r7, #12]

	return (result / ina219_currentDivider_mA );
 8001a82:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <INA219_ReadCurrent+0x30>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4619      	mov	r1, r3
 8001a88:	68f8      	ldr	r0, [r7, #12]
 8001a8a:	f7ff fa39 	bl	8000f00 <__aeabi_fdiv>
 8001a8e:	4603      	mov	r3, r0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	2000021c 	.word	0x2000021c
 8001a9c:	00000000 	.word	0x00000000

08001aa0 <INA219_ReadShuntVolage>:
 * @retval:		Returns voltage level in mili-volts. This value represents the difference
 * 				between the voltage of the power supply and the bus voltage after the shunt
 * 				resistor.
 */
uint16_t INA219_ReadShuntVolage(INA219_t *ina219)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	uint16_t result = Read16(ina219, INA219_REG_SHUNTVOLTAGE);
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ff72 	bl	8001994 <Read16>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	81fb      	strh	r3, [r7, #14]

	return (result * 0.01 );
 8001ab4:	89fb      	ldrh	r3, [r7, #14]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7fe fcae 	bl	8000418 <__aeabi_i2d>
 8001abc:	a308      	add	r3, pc, #32	; (adr r3, 8001ae0 <INA219_ReadShuntVolage+0x40>)
 8001abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac2:	f7fe fd13 	bl	80004ec <__aeabi_dmul>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f7fe ffe5 	bl	8000a9c <__aeabi_d2uiz>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	b29b      	uxth	r3, r3
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	47ae147b 	.word	0x47ae147b
 8001ae4:	3f847ae1 	.word	0x3f847ae1

08001ae8 <INA219_HealthCheck>:
 * 				the program that called the health check function what state our battery is
 * 				at and whether we have entered a "LOW" state. This way the program can take
 * 				appropriate action.
 */
enum BatteryState INA219_HealthCheck(INA219_t *ina219,float batteryPercentageThreshold,float batteryPercentage)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
	switch(batteryState)
 8001af4:	4b1b      	ldr	r3, [pc, #108]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d019      	beq.n	8001b30 <INA219_HealthCheck+0x48>
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	dc26      	bgt.n	8001b4e <INA219_HealthCheck+0x66>
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d002      	beq.n	8001b0a <INA219_HealthCheck+0x22>
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d004      	beq.n	8001b12 <INA219_HealthCheck+0x2a>
 8001b08:	e021      	b.n	8001b4e <INA219_HealthCheck+0x66>
	{
		case (Battery_START):
			/* Enter your start up functionality here */
			batteryState = Battery_OK;
 8001b0a:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	701a      	strb	r2, [r3, #0]
			break;
 8001b10:	e021      	b.n	8001b56 <INA219_HealthCheck+0x6e>
		case (Battery_OK):
			/* Enter your battery OK state functionality here */
			if(batteryPercentage > batteryPercentageThreshold) // is battery life below given threshold?
 8001b12:	68b9      	ldr	r1, [r7, #8]
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff fafb 	bl	8001110 <__aeabi_fcmpgt>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d003      	beq.n	8001b28 <INA219_HealthCheck+0x40>
			{
				batteryState = Battery_OK;
 8001b20:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				 batteryState = Battery_LOW;
			}
			break;
 8001b26:	e016      	b.n	8001b56 <INA219_HealthCheck+0x6e>
				 batteryState = Battery_LOW;
 8001b28:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001b2a:	2202      	movs	r2, #2
 8001b2c:	701a      	strb	r2, [r3, #0]
			break;
 8001b2e:	e012      	b.n	8001b56 <INA219_HealthCheck+0x6e>
		case (Battery_LOW):
			/* Enter your battery LOW state functionality here */
			if(batteryPercentage > batteryPercentageThreshold) // is battery life below given threshold?
 8001b30:	68b9      	ldr	r1, [r7, #8]
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff faec 	bl	8001110 <__aeabi_fcmpgt>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d003      	beq.n	8001b46 <INA219_HealthCheck+0x5e>
			{
				batteryState = Battery_OK;
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001b40:	2201      	movs	r2, #1
 8001b42:	701a      	strb	r2, [r3, #0]
			}
			else
			{
				 batteryState = Battery_LOW;
			}
			break;
 8001b44:	e007      	b.n	8001b56 <INA219_HealthCheck+0x6e>
				 batteryState = Battery_LOW;
 8001b46:	4b07      	ldr	r3, [pc, #28]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001b48:	2202      	movs	r2, #2
 8001b4a:	701a      	strb	r2, [r3, #0]
			break;
 8001b4c:	e003      	b.n	8001b56 <INA219_HealthCheck+0x6e>
		default:
			/*
			 * If program encounters a bug or a value outside what is expected we go here.
			 * Feel free to add functionality if needed.
			*/
			batteryState = Battery_START;
 8001b4e:	4b05      	ldr	r3, [pc, #20]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	701a      	strb	r2, [r3, #0]
			break;
 8001b54:	bf00      	nop
	}
	return batteryState;
 8001b56:	4b03      	ldr	r3, [pc, #12]	; (8001b64 <INA219_HealthCheck+0x7c>)
 8001b58:	781b      	ldrb	r3, [r3, #0]

}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3710      	adds	r7, #16
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000218 	.word	0x20000218

08001b68 <INA219_Reset>:

void INA219_Reset(INA219_t *ina219)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	Write16(ina219, INA219_REG_CONFIG, INA219_CONFIG_RESET);
 8001b70:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b74:	2100      	movs	r1, #0
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ff2e 	bl	80019d8 <Write16>
	HAL_Delay(1);
 8001b7c:	2001      	movs	r0, #1
 8001b7e:	f001 fb2d 	bl	80031dc <HAL_Delay>
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <INA219_setCalibration>:

void INA219_setCalibration(INA219_t *ina219, uint16_t CalibrationData)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	460b      	mov	r3, r1
 8001b94:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CALIBRATION, CalibrationData);
 8001b96:	887b      	ldrh	r3, [r7, #2]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	2105      	movs	r1, #5
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f7ff ff1b 	bl	80019d8 <Write16>
}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <INA219_setConfig>:
	uint16_t result = Read16(ina219, INA219_REG_CONFIG);
	return result;
}

void INA219_setConfig(INA219_t *ina219, uint16_t Config)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	807b      	strh	r3, [r7, #2]
	Write16(ina219, INA219_REG_CONFIG, Config);
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	2100      	movs	r1, #0
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f7ff ff0b 	bl	80019d8 <Write16>
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <INA219_setCalibration_32V_2A>:

void INA219_setCalibration_32V_2A(INA219_t *ina219)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
 8001bd4:	f643 139f 	movw	r3, #14751	; 0x399f
 8001bd8:	81fb      	strh	r3, [r7, #14]
	             INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
	             INA219_CONFIG_SADCRES_12BIT_1S_532US |
	             INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 4096;
 8001bda:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <INA219_setCalibration_32V_2A+0x40>)
 8001bdc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001be0:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 10; // Current LSB = 100uA per bit (1000/100 = 10)
 8001be2:	4b0b      	ldr	r3, [pc, #44]	; (8001c10 <INA219_setCalibration_32V_2A+0x44>)
 8001be4:	4a0b      	ldr	r2, [pc, #44]	; (8001c14 <INA219_setCalibration_32V_2A+0x48>)
 8001be6:	601a      	str	r2, [r3, #0]
	ina219_powerMultiplier_mW = 2; // Power LSB = 1mW per bit (2/1)
 8001be8:	4b0b      	ldr	r3, [pc, #44]	; (8001c18 <INA219_setCalibration_32V_2A+0x4c>)
 8001bea:	2202      	movs	r2, #2
 8001bec:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 8001bee:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <INA219_setCalibration_32V_2A+0x40>)
 8001bf0:	881b      	ldrh	r3, [r3, #0]
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f7ff ffc8 	bl	8001b8a <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 8001bfa:	89fb      	ldrh	r3, [r7, #14]
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f7ff ffd3 	bl	8001baa <INA219_setConfig>
}
 8001c04:	bf00      	nop
 8001c06:	3710      	adds	r7, #16
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	2000021a 	.word	0x2000021a
 8001c10:	2000021c 	.word	0x2000021c
 8001c14:	41200000 	.word	0x41200000
 8001c18:	20000220 	.word	0x20000220

08001c1c <INA219_setCalibration_16V_400mA>:
	INA219_setCalibration(ina219, ina219_calibrationValue);
	INA219_setConfig(ina219, config);
}

void INA219_setCalibration_16V_400mA(INA219_t *ina219)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b084      	sub	sp, #16
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
	uint16_t config = INA219_CONFIG_BVOLTAGERANGE_16V |
 8001c24:	f240 139f 	movw	r3, #415	; 0x19f
 8001c28:	81fb      	strh	r3, [r7, #14]
	                    INA219_CONFIG_GAIN_1_40MV | INA219_CONFIG_BADCRES_12BIT |
	                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
	                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;

	ina219_calibrationValue = 6505; 	// 8192   
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	; (8001c5c <INA219_setCalibration_16V_400mA+0x40>)
 8001c2c:	f641 1269 	movw	r2, #6505	; 0x1969
 8001c30:	801a      	strh	r2, [r3, #0]
	ina219_currentDivider_mA = 20;    // Current LSB = 50uA per bit (1000/50 = 20)
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <INA219_setCalibration_16V_400mA+0x44>)
 8001c34:	4a0b      	ldr	r2, [pc, #44]	; (8001c64 <INA219_setCalibration_16V_400mA+0x48>)
 8001c36:	601a      	str	r2, [r3, #0]
	ina219_powerMultiplier_mW = 1.0f; // Power LSB = 1mW per bit
 8001c38:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <INA219_setCalibration_16V_400mA+0x4c>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	801a      	strh	r2, [r3, #0]

	INA219_setCalibration(ina219, ina219_calibrationValue);
 8001c3e:	4b07      	ldr	r3, [pc, #28]	; (8001c5c <INA219_setCalibration_16V_400mA+0x40>)
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	4619      	mov	r1, r3
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f7ff ffa0 	bl	8001b8a <INA219_setCalibration>
	INA219_setConfig(ina219, config);
 8001c4a:	89fb      	ldrh	r3, [r7, #14]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	6878      	ldr	r0, [r7, #4]
 8001c50:	f7ff ffab 	bl	8001baa <INA219_setConfig>
}
 8001c54:	bf00      	nop
 8001c56:	3710      	adds	r7, #16
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	2000021a 	.word	0x2000021a
 8001c60:	2000021c 	.word	0x2000021c
 8001c64:	41a00000 	.word	0x41a00000
 8001c68:	20000220 	.word	0x20000220

08001c6c <INA219_Init>:
			break;
	}
}

uint8_t INA219_Init(INA219_t *ina219, I2C_HandleTypeDef *i2c, uint8_t Address)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	4613      	mov	r3, r2
 8001c78:	71fb      	strb	r3, [r7, #7]
	isFirst = false; // set global var used by INA219_GetMiliWattMinutes
 8001c7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ce4 <INA219_Init+0x78>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
	ina219->ina219_i2c = i2c;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	68ba      	ldr	r2, [r7, #8]
 8001c84:	601a      	str	r2, [r3, #0]
	ina219->Address = Address;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	79fa      	ldrb	r2, [r7, #7]
 8001c8a:	711a      	strb	r2, [r3, #4]

	ina219_currentDivider_mA = 0;
 8001c8c:	4b16      	ldr	r3, [pc, #88]	; (8001ce8 <INA219_Init+0x7c>)
 8001c8e:	f04f 0200 	mov.w	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
	ina219_powerMultiplier_mW = 0;
 8001c94:	4b15      	ldr	r3, [pc, #84]	; (8001cec <INA219_Init+0x80>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	801a      	strh	r2, [r3, #0]

	uint8_t ina219_isReady = HAL_I2C_IsDeviceReady(i2c, (Address << 1), 3, 2);
 8001c9a:	79fb      	ldrb	r3, [r7, #7]
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	b299      	uxth	r1, r3
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	2203      	movs	r2, #3
 8001ca6:	68b8      	ldr	r0, [r7, #8]
 8001ca8:	f002 fd04 	bl	80046b4 <HAL_I2C_IsDeviceReady>
 8001cac:	4603      	mov	r3, r0
 8001cae:	75fb      	strb	r3, [r7, #23]

	if(ina219_isReady == HAL_OK)
 8001cb0:	7dfb      	ldrb	r3, [r7, #23]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d111      	bne.n	8001cda <INA219_Init+0x6e>
	{
		// just to initialize our state machine.
		//The numbers 0.0f and 1.0f is just to call the healthcheck function.
		//Feel free to change this if you want. This function should be called in your main function to be polled.
		batteryState = Battery_START; // go to starting position.
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	; (8001cf0 <INA219_Init+0x84>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	701a      	strb	r2, [r3, #0]
		INA219_HealthCheck(ina219,0.0f,1.0f );
 8001cbc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001cc0:	f04f 0100 	mov.w	r1, #0
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f7ff ff0f 	bl	8001ae8 <INA219_HealthCheck>
		INA219_Reset(ina219);
 8001cca:	68f8      	ldr	r0, [r7, #12]
 8001ccc:	f7ff ff4c 	bl	8001b68 <INA219_Reset>
		INA219_setCalibration_32V_2A(ina219);
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	f7ff ff7b 	bl	8001bcc <INA219_setCalibration_32V_2A>

		return 1;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e000      	b.n	8001cdc <INA219_Init+0x70>
	}

	else
	{
		return 0;
 8001cda:	2300      	movs	r3, #0
	}
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000219 	.word	0x20000219
 8001ce8:	2000021c 	.word	0x2000021c
 8001cec:	20000220 	.word	0x20000220
 8001cf0:	20000218 	.word	0x20000218

08001cf4 <Clear_74HC595>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*   0 ()   74HC595*/
void Clear_74HC595(){
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0

	GPIOA-> BSRR|= GPIO_BSRR_BR8; //  MR 74HC595  "0"()		(     74HC595)
 8001cf8:	4b2b      	ldr	r3, [pc, #172]	; (8001da8 <Clear_74HC595+0xb4>)
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	4a2a      	ldr	r2, [pc, #168]	; (8001da8 <Clear_74HC595+0xb4>)
 8001cfe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d02:	6113      	str	r3, [r2, #16]
	GPIOA-> BSRR|= GPIO_BSRR_BS8; //  MR 74HC595  "1"( )
 8001d04:	4b28      	ldr	r3, [pc, #160]	; (8001da8 <Clear_74HC595+0xb4>)
 8001d06:	691b      	ldr	r3, [r3, #16]
 8001d08:	4a27      	ldr	r2, [pc, #156]	; (8001da8 <Clear_74HC595+0xb4>)
 8001d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d0e:	6113      	str	r3, [r2, #16]

	/*    ,    0*/
	GPIOB-> BSRR|= GPIO_BSRR_BS12;	// ""       1-  74HC595
 8001d10:	4b26      	ldr	r3, [pc, #152]	; (8001dac <Clear_74HC595+0xb8>)
 8001d12:	691b      	ldr	r3, [r3, #16]
 8001d14:	4a25      	ldr	r2, [pc, #148]	; (8001dac <Clear_74HC595+0xb8>)
 8001d16:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d1a:	6113      	str	r3, [r2, #16]
    GPIOB-> BSRR|= GPIO_BSRR_BR12;
 8001d1c:	4b23      	ldr	r3, [pc, #140]	; (8001dac <Clear_74HC595+0xb8>)
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	4a22      	ldr	r2, [pc, #136]	; (8001dac <Clear_74HC595+0xb8>)
 8001d22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d26:	6113      	str	r3, [r2, #16]

    GPIOB-> BSRR|= GPIO_BSRR_BS8;		// ""       2-  74HC595
 8001d28:	4b20      	ldr	r3, [pc, #128]	; (8001dac <Clear_74HC595+0xb8>)
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	4a1f      	ldr	r2, [pc, #124]	; (8001dac <Clear_74HC595+0xb8>)
 8001d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d32:	6113      	str	r3, [r2, #16]
    GPIOB-> BSRR|= GPIO_BSRR_BR8;
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <Clear_74HC595+0xb8>)
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	4a1c      	ldr	r2, [pc, #112]	; (8001dac <Clear_74HC595+0xb8>)
 8001d3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d3e:	6113      	str	r3, [r2, #16]

    GPIOB-> BSRR|= GPIO_BSRR_BS4;		// ""       3-  74HC595
 8001d40:	4b1a      	ldr	r3, [pc, #104]	; (8001dac <Clear_74HC595+0xb8>)
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	4a19      	ldr	r2, [pc, #100]	; (8001dac <Clear_74HC595+0xb8>)
 8001d46:	f043 0310 	orr.w	r3, r3, #16
 8001d4a:	6113      	str	r3, [r2, #16]
    GPIOB-> BSRR|= GPIO_BSRR_BR4;
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <Clear_74HC595+0xb8>)
 8001d4e:	691b      	ldr	r3, [r3, #16]
 8001d50:	4a16      	ldr	r2, [pc, #88]	; (8001dac <Clear_74HC595+0xb8>)
 8001d52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d56:	6113      	str	r3, [r2, #16]

    GPIOB-> BSRR|= GPIO_BSRR_BS3;		// ""       4-  74HC595
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <Clear_74HC595+0xb8>)
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	4a13      	ldr	r2, [pc, #76]	; (8001dac <Clear_74HC595+0xb8>)
 8001d5e:	f043 0308 	orr.w	r3, r3, #8
 8001d62:	6113      	str	r3, [r2, #16]
    GPIOB-> BSRR|= GPIO_BSRR_BR3;
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <Clear_74HC595+0xb8>)
 8001d66:	691b      	ldr	r3, [r3, #16]
 8001d68:	4a10      	ldr	r2, [pc, #64]	; (8001dac <Clear_74HC595+0xb8>)
 8001d6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001d6e:	6113      	str	r3, [r2, #16]

    GPIOB-> BSRR|= GPIO_BSRR_BS14;		// ""       5-  74HC595
 8001d70:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <Clear_74HC595+0xb8>)
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	4a0d      	ldr	r2, [pc, #52]	; (8001dac <Clear_74HC595+0xb8>)
 8001d76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d7a:	6113      	str	r3, [r2, #16]
    GPIOB-> BSRR|= GPIO_BSRR_BR14;
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <Clear_74HC595+0xb8>)
 8001d7e:	691b      	ldr	r3, [r3, #16]
 8001d80:	4a0a      	ldr	r2, [pc, #40]	; (8001dac <Clear_74HC595+0xb8>)
 8001d82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001d86:	6113      	str	r3, [r2, #16]

    GPIOB-> BSRR|= GPIO_BSRR_BS9;		// ""       6-  74HC595
 8001d88:	4b08      	ldr	r3, [pc, #32]	; (8001dac <Clear_74HC595+0xb8>)
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	4a07      	ldr	r2, [pc, #28]	; (8001dac <Clear_74HC595+0xb8>)
 8001d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d92:	6113      	str	r3, [r2, #16]
    GPIOB-> BSRR|= GPIO_BSRR_BR9;
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <Clear_74HC595+0xb8>)
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	4a04      	ldr	r2, [pc, #16]	; (8001dac <Clear_74HC595+0xb8>)
 8001d9a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d9e:	6113      	str	r3, [r2, #16]
};
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr
 8001da8:	40010800 	.word	0x40010800
 8001dac:	40010c00 	.word	0x40010c00

08001db0 <EnableOut_74HC595>:


/*  ()   74HC595*/
void EnableOut_74HC595(){
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
	GPIOA-> BSRR|= GPIO_BSRR_BS8; //  MR 74HC595  "1"( )
 8001db4:	4b04      	ldr	r3, [pc, #16]	; (8001dc8 <EnableOut_74HC595+0x18>)
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	4a03      	ldr	r2, [pc, #12]	; (8001dc8 <EnableOut_74HC595+0x18>)
 8001dba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dbe:	6113      	str	r3, [r2, #16]
};
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	40010800 	.word	0x40010800

08001dcc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dd2:	f001 f9d1 	bl	8003178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dd6:	f000 f8f1 	bl	8001fbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dda:	f000 fa77 	bl	80022cc <MX_GPIO_Init>
  MX_ADC1_Init();
 8001dde:	f000 f947 	bl	8002070 <MX_ADC1_Init>
  MX_SPI1_Init();
 8001de2:	f000 f9b1 	bl	8002148 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001de6:	f000 fa1d 	bl	8002224 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001dea:	f000 f97f 	bl	80020ec <MX_I2C1_Init>
  MX_SPI2_Init();
 8001dee:	f000 f9e1 	bl	80021b4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001df2:	f000 fa41 	bl	8002278 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t SPI2_Data[] = {1,2,4,8,16,32,64,128};
 8001df6:	4a4e      	ldr	r2, [pc, #312]	; (8001f30 <main+0x164>)
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001dfe:	e883 0003 	stmia.w	r3, {r0, r1}
  EnableOut_74HC595();
 8001e02:	f7ff ffd5 	bl	8001db0 <EnableOut_74HC595>
  for (uint8_t i = 0; i <= 15; i++) {
 8001e06:	2300      	movs	r3, #0
 8001e08:	73fb      	strb	r3, [r7, #15]
 8001e0a:	e038      	b.n	8001e7e <main+0xb2>
	  number74HC595 = i / 8;
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
 8001e0e:	08db      	lsrs	r3, r3, #3
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	4b48      	ldr	r3, [pc, #288]	; (8001f34 <main+0x168>)
 8001e14:	701a      	strb	r2, [r3, #0]
	  numberMass = i - (i / 8) * 8;
 8001e16:	7bfb      	ldrb	r3, [r7, #15]
 8001e18:	08db      	lsrs	r3, r3, #3
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	7bfa      	ldrb	r2, [r7, #15]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4b44      	ldr	r3, [pc, #272]	; (8001f38 <main+0x16c>)
 8001e28:	701a      	strb	r2, [r3, #0]
	  HAL_SPI_Transmit(&hspi2, &SPI2_Data[numberMass], 1, osWaitForever); // &SPI2_Data[i] ->   
 8001e2a:	4b43      	ldr	r3, [pc, #268]	; (8001f38 <main+0x16c>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	1d3b      	adds	r3, r7, #4
 8001e32:	1899      	adds	r1, r3, r2
 8001e34:	f04f 33ff 	mov.w	r3, #4294967295
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4840      	ldr	r0, [pc, #256]	; (8001f3c <main+0x170>)
 8001e3c:	f003 fe96 	bl	8005b6c <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(GPIOB, mass74HC595[number74HC595],GPIO_PIN_SET );
 8001e40:	4b3c      	ldr	r3, [pc, #240]	; (8001f34 <main+0x168>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b3e      	ldr	r3, [pc, #248]	; (8001f40 <main+0x174>)
 8001e48:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	4619      	mov	r1, r3
 8001e50:	483c      	ldr	r0, [pc, #240]	; (8001f44 <main+0x178>)
 8001e52:	f001 ff71 	bl	8003d38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, mass74HC595[number74HC595],GPIO_PIN_RESET );
 8001e56:	4b37      	ldr	r3, [pc, #220]	; (8001f34 <main+0x168>)
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	4b38      	ldr	r3, [pc, #224]	; (8001f40 <main+0x174>)
 8001e5e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001e62:	2200      	movs	r2, #0
 8001e64:	4619      	mov	r1, r3
 8001e66:	4837      	ldr	r0, [pc, #220]	; (8001f44 <main+0x178>)
 8001e68:	f001 ff66 	bl	8003d38 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8001e6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e70:	f001 f9b4 	bl	80031dc <HAL_Delay>
	  Clear_74HC595();
 8001e74:	f7ff ff3e 	bl	8001cf4 <Clear_74HC595>
  for (uint8_t i = 0; i <= 15; i++) {
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	73fb      	strb	r3, [r7, #15]
 8001e7e:	7bfb      	ldrb	r3, [r7, #15]
 8001e80:	2b0f      	cmp	r3, #15
 8001e82:	d9c3      	bls.n	8001e0c <main+0x40>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001e84:	f004 fc76 	bl	8006774 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (10, sizeof(QUEUE_t), &myQueue01_attributes);
 8001e88:	4a2f      	ldr	r2, [pc, #188]	; (8001f48 <main+0x17c>)
 8001e8a:	2128      	movs	r1, #40	; 0x28
 8001e8c:	200a      	movs	r0, #10
 8001e8e:	f004 fdaf 	bl	80069f0 <osMessageQueueNew>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a2d      	ldr	r2, [pc, #180]	; (8001f4c <main+0x180>)
 8001e96:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001e98:	4a2d      	ldr	r2, [pc, #180]	; (8001f50 <main+0x184>)
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	482d      	ldr	r0, [pc, #180]	; (8001f54 <main+0x188>)
 8001e9e:	f004 fccf 	bl	8006840 <osThreadNew>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	4a2c      	ldr	r2, [pc, #176]	; (8001f58 <main+0x18c>)
 8001ea6:	6013      	str	r3, [r2, #0]

  /* creation of ADC_Task */
  ADC_TaskHandle = osThreadNew(StartADC_Task, NULL, &ADC_Task_attributes);
 8001ea8:	4a2c      	ldr	r2, [pc, #176]	; (8001f5c <main+0x190>)
 8001eaa:	2100      	movs	r1, #0
 8001eac:	482c      	ldr	r0, [pc, #176]	; (8001f60 <main+0x194>)
 8001eae:	f004 fcc7 	bl	8006840 <osThreadNew>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	4a2b      	ldr	r2, [pc, #172]	; (8001f64 <main+0x198>)
 8001eb6:	6013      	str	r3, [r2, #0]

  /* creation of UART_Task */
  UART_TaskHandle = osThreadNew(StartUART_Task, NULL, &UART_Task_attributes);
 8001eb8:	4a2b      	ldr	r2, [pc, #172]	; (8001f68 <main+0x19c>)
 8001eba:	2100      	movs	r1, #0
 8001ebc:	482b      	ldr	r0, [pc, #172]	; (8001f6c <main+0x1a0>)
 8001ebe:	f004 fcbf 	bl	8006840 <osThreadNew>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	4a2a      	ldr	r2, [pc, #168]	; (8001f70 <main+0x1a4>)
 8001ec6:	6013      	str	r3, [r2, #0]

  /* creation of TFT_Task */
  TFT_TaskHandle = osThreadNew(StartTFT_Task, NULL, &TFT_Task_attributes);
 8001ec8:	4a2a      	ldr	r2, [pc, #168]	; (8001f74 <main+0x1a8>)
 8001eca:	2100      	movs	r1, #0
 8001ecc:	482a      	ldr	r0, [pc, #168]	; (8001f78 <main+0x1ac>)
 8001ece:	f004 fcb7 	bl	8006840 <osThreadNew>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	4a29      	ldr	r2, [pc, #164]	; (8001f7c <main+0x1b0>)
 8001ed6:	6013      	str	r3, [r2, #0]

  /* creation of INA219_Current */
  INA219_CurrentHandle = osThreadNew(StartINA219_Current_Task, NULL, &INA219_Current_attributes);
 8001ed8:	4a29      	ldr	r2, [pc, #164]	; (8001f80 <main+0x1b4>)
 8001eda:	2100      	movs	r1, #0
 8001edc:	4829      	ldr	r0, [pc, #164]	; (8001f84 <main+0x1b8>)
 8001ede:	f004 fcaf 	bl	8006840 <osThreadNew>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	4a28      	ldr	r2, [pc, #160]	; (8001f88 <main+0x1bc>)
 8001ee6:	6013      	str	r3, [r2, #0]

  /* creation of InitMyDevice */
  InitMyDeviceHandle = osThreadNew(StartInitMyDevice, NULL, &InitMyDevice_attributes);
 8001ee8:	4a28      	ldr	r2, [pc, #160]	; (8001f8c <main+0x1c0>)
 8001eea:	2100      	movs	r1, #0
 8001eec:	4828      	ldr	r0, [pc, #160]	; (8001f90 <main+0x1c4>)
 8001eee:	f004 fca7 	bl	8006840 <osThreadNew>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4a27      	ldr	r2, [pc, #156]	; (8001f94 <main+0x1c8>)
 8001ef6:	6013      	str	r3, [r2, #0]

  /* creation of INA219_vBus */
  INA219_vBusHandle = osThreadNew(INA219_vBus_Task, NULL, &INA219_vBus_attributes);
 8001ef8:	4a27      	ldr	r2, [pc, #156]	; (8001f98 <main+0x1cc>)
 8001efa:	2100      	movs	r1, #0
 8001efc:	4827      	ldr	r0, [pc, #156]	; (8001f9c <main+0x1d0>)
 8001efe:	f004 fc9f 	bl	8006840 <osThreadNew>
 8001f02:	4603      	mov	r3, r0
 8001f04:	4a26      	ldr	r2, [pc, #152]	; (8001fa0 <main+0x1d4>)
 8001f06:	6013      	str	r3, [r2, #0]

  /* creation of INA219_vShunt */
  INA219_vShuntHandle = osThreadNew(INA219_vShunt_Task, NULL, &INA219_vShunt_attributes);
 8001f08:	4a26      	ldr	r2, [pc, #152]	; (8001fa4 <main+0x1d8>)
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	4826      	ldr	r0, [pc, #152]	; (8001fa8 <main+0x1dc>)
 8001f0e:	f004 fc97 	bl	8006840 <osThreadNew>
 8001f12:	4603      	mov	r3, r0
 8001f14:	4a25      	ldr	r2, [pc, #148]	; (8001fac <main+0x1e0>)
 8001f16:	6013      	str	r3, [r2, #0]

  /* creation of ManagementMatri */
  ManagementMatriHandle = osThreadNew(StartManagementMatrix, NULL, &ManagementMatri_attributes);
 8001f18:	4a25      	ldr	r2, [pc, #148]	; (8001fb0 <main+0x1e4>)
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	4825      	ldr	r0, [pc, #148]	; (8001fb4 <main+0x1e8>)
 8001f1e:	f004 fc8f 	bl	8006840 <osThreadNew>
 8001f22:	4603      	mov	r3, r0
 8001f24:	4a24      	ldr	r2, [pc, #144]	; (8001fb8 <main+0x1ec>)
 8001f26:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001f28:	f004 fc56 	bl	80067d8 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f2c:	e7fe      	b.n	8001f2c <main+0x160>
 8001f2e:	bf00      	nop
 8001f30:	0800dfd0 	.word	0x0800dfd0
 8001f34:	20000222 	.word	0x20000222
 8001f38:	20000223 	.word	0x20000223
 8001f3c:	20000300 	.word	0x20000300
 8001f40:	2000000c 	.word	0x2000000c
 8001f44:	40010c00 	.word	0x40010c00
 8001f48:	0800efe4 	.word	0x0800efe4
 8001f4c:	20002088 	.word	0x20002088
 8001f50:	0800eea0 	.word	0x0800eea0
 8001f54:	08002391 	.word	0x08002391
 8001f58:	200003e8 	.word	0x200003e8
 8001f5c:	0800eec4 	.word	0x0800eec4
 8001f60:	080023a1 	.word	0x080023a1
 8001f64:	20000648 	.word	0x20000648
 8001f68:	0800eee8 	.word	0x0800eee8
 8001f6c:	08002441 	.word	0x08002441
 8001f70:	20000e78 	.word	0x20000e78
 8001f74:	0800ef0c 	.word	0x0800ef0c
 8001f78:	08002641 	.word	0x08002641
 8001f7c:	200010d8 	.word	0x200010d8
 8001f80:	0800ef30 	.word	0x0800ef30
 8001f84:	08002759 	.word	0x08002759
 8001f88:	20001338 	.word	0x20001338
 8001f8c:	0800ef54 	.word	0x0800ef54
 8001f90:	080027d1 	.word	0x080027d1
 8001f94:	200019d8 	.word	0x200019d8
 8001f98:	0800ef78 	.word	0x0800ef78
 8001f9c:	08002939 	.word	0x08002939
 8001fa0:	20001c38 	.word	0x20001c38
 8001fa4:	0800ef9c 	.word	0x0800ef9c
 8001fa8:	080029d1 	.word	0x080029d1
 8001fac:	20001c3c 	.word	0x20001c3c
 8001fb0:	0800efc0 	.word	0x0800efc0
 8001fb4:	08002a45 	.word	0x08002a45
 8001fb8:	20001c40 	.word	0x20001c40

08001fbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b094      	sub	sp, #80	; 0x50
 8001fc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fc2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fc6:	2228      	movs	r2, #40	; 0x28
 8001fc8:	2100      	movs	r1, #0
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f007 fb7e 	bl	80096cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
 8001fda:	609a      	str	r2, [r3, #8]
 8001fdc:	60da      	str	r2, [r3, #12]
 8001fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fe0:	1d3b      	adds	r3, r7, #4
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	605a      	str	r2, [r3, #4]
 8001fe8:	609a      	str	r2, [r3, #8]
 8001fea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fec:	2301      	movs	r3, #1
 8001fee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ff0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ffe:	2302      	movs	r3, #2
 8002000:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002002:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002006:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8002008:	2300      	movs	r3, #0
 800200a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800200c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002010:	4618      	mov	r0, r3
 8002012:	f003 f831 	bl	8005078 <HAL_RCC_OscConfig>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800201c:	f000 fd2e 	bl	8002a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002020:	230f      	movs	r3, #15
 8002022:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002024:	2302      	movs	r3, #2
 8002026:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002028:	2300      	movs	r3, #0
 800202a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800202c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002030:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002032:	2300      	movs	r3, #0
 8002034:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	2100      	movs	r1, #0
 800203c:	4618      	mov	r0, r3
 800203e:	f003 fa9d 	bl	800557c <HAL_RCC_ClockConfig>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002048:	f000 fd18 	bl	8002a7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800204c:	2302      	movs	r3, #2
 800204e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	4618      	mov	r0, r3
 8002058:	f003 fc4e 	bl	80058f8 <HAL_RCCEx_PeriphCLKConfig>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002062:	f000 fd0b 	bl	8002a7c <Error_Handler>
  }
}
 8002066:	bf00      	nop
 8002068:	3750      	adds	r7, #80	; 0x50
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002076:	1d3b      	adds	r3, r7, #4
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002080:	4b18      	ldr	r3, [pc, #96]	; (80020e4 <MX_ADC1_Init+0x74>)
 8002082:	4a19      	ldr	r2, [pc, #100]	; (80020e8 <MX_ADC1_Init+0x78>)
 8002084:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002086:	4b17      	ldr	r3, [pc, #92]	; (80020e4 <MX_ADC1_Init+0x74>)
 8002088:	2200      	movs	r2, #0
 800208a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800208c:	4b15      	ldr	r3, [pc, #84]	; (80020e4 <MX_ADC1_Init+0x74>)
 800208e:	2201      	movs	r2, #1
 8002090:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <MX_ADC1_Init+0x74>)
 8002094:	2200      	movs	r2, #0
 8002096:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <MX_ADC1_Init+0x74>)
 800209a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800209e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020a0:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <MX_ADC1_Init+0x74>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80020a6:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <MX_ADC1_Init+0x74>)
 80020a8:	2201      	movs	r2, #1
 80020aa:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020ac:	480d      	ldr	r0, [pc, #52]	; (80020e4 <MX_ADC1_Init+0x74>)
 80020ae:	f001 f8b9 	bl	8003224 <HAL_ADC_Init>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80020b8:	f000 fce0 	bl	8002a7c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80020bc:	2301      	movs	r3, #1
 80020be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020c0:	2301      	movs	r3, #1
 80020c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020c8:	1d3b      	adds	r3, r7, #4
 80020ca:	4619      	mov	r1, r3
 80020cc:	4805      	ldr	r0, [pc, #20]	; (80020e4 <MX_ADC1_Init+0x74>)
 80020ce:	f001 fa3b 	bl	8003548 <HAL_ADC_ConfigChannel>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80020d8:	f000 fcd0 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80020dc:	bf00      	nop
 80020de:	3710      	adds	r7, #16
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	20000224 	.word	0x20000224
 80020e8:	40012400 	.word	0x40012400

080020ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020f0:	4b12      	ldr	r3, [pc, #72]	; (800213c <MX_I2C1_Init+0x50>)
 80020f2:	4a13      	ldr	r2, [pc, #76]	; (8002140 <MX_I2C1_Init+0x54>)
 80020f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020f6:	4b11      	ldr	r3, [pc, #68]	; (800213c <MX_I2C1_Init+0x50>)
 80020f8:	4a12      	ldr	r2, [pc, #72]	; (8002144 <MX_I2C1_Init+0x58>)
 80020fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020fc:	4b0f      	ldr	r3, [pc, #60]	; (800213c <MX_I2C1_Init+0x50>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002102:	4b0e      	ldr	r3, [pc, #56]	; (800213c <MX_I2C1_Init+0x50>)
 8002104:	2200      	movs	r2, #0
 8002106:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002108:	4b0c      	ldr	r3, [pc, #48]	; (800213c <MX_I2C1_Init+0x50>)
 800210a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800210e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002110:	4b0a      	ldr	r3, [pc, #40]	; (800213c <MX_I2C1_Init+0x50>)
 8002112:	2200      	movs	r2, #0
 8002114:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002116:	4b09      	ldr	r3, [pc, #36]	; (800213c <MX_I2C1_Init+0x50>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800211c:	4b07      	ldr	r3, [pc, #28]	; (800213c <MX_I2C1_Init+0x50>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002122:	4b06      	ldr	r3, [pc, #24]	; (800213c <MX_I2C1_Init+0x50>)
 8002124:	2200      	movs	r2, #0
 8002126:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002128:	4804      	ldr	r0, [pc, #16]	; (800213c <MX_I2C1_Init+0x50>)
 800212a:	f001 fe1d 	bl	8003d68 <HAL_I2C_Init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002134:	f000 fca2 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	20000254 	.word	0x20000254
 8002140:	40005400 	.word	0x40005400
 8002144:	000186a0 	.word	0x000186a0

08002148 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800214c:	4b17      	ldr	r3, [pc, #92]	; (80021ac <MX_SPI1_Init+0x64>)
 800214e:	4a18      	ldr	r2, [pc, #96]	; (80021b0 <MX_SPI1_Init+0x68>)
 8002150:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002152:	4b16      	ldr	r3, [pc, #88]	; (80021ac <MX_SPI1_Init+0x64>)
 8002154:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002158:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800215a:	4b14      	ldr	r3, [pc, #80]	; (80021ac <MX_SPI1_Init+0x64>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002160:	4b12      	ldr	r3, [pc, #72]	; (80021ac <MX_SPI1_Init+0x64>)
 8002162:	2200      	movs	r2, #0
 8002164:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002166:	4b11      	ldr	r3, [pc, #68]	; (80021ac <MX_SPI1_Init+0x64>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800216c:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <MX_SPI1_Init+0x64>)
 800216e:	2200      	movs	r2, #0
 8002170:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002172:	4b0e      	ldr	r3, [pc, #56]	; (80021ac <MX_SPI1_Init+0x64>)
 8002174:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002178:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800217a:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <MX_SPI1_Init+0x64>)
 800217c:	2208      	movs	r2, #8
 800217e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002180:	4b0a      	ldr	r3, [pc, #40]	; (80021ac <MX_SPI1_Init+0x64>)
 8002182:	2200      	movs	r2, #0
 8002184:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002186:	4b09      	ldr	r3, [pc, #36]	; (80021ac <MX_SPI1_Init+0x64>)
 8002188:	2200      	movs	r2, #0
 800218a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800218c:	4b07      	ldr	r3, [pc, #28]	; (80021ac <MX_SPI1_Init+0x64>)
 800218e:	2200      	movs	r2, #0
 8002190:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <MX_SPI1_Init+0x64>)
 8002194:	220a      	movs	r2, #10
 8002196:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002198:	4804      	ldr	r0, [pc, #16]	; (80021ac <MX_SPI1_Init+0x64>)
 800219a:	f003 fc63 	bl	8005a64 <HAL_SPI_Init>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80021a4:	f000 fc6a 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021a8:	bf00      	nop
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	200002a8 	.word	0x200002a8
 80021b0:	40013000 	.word	0x40013000

080021b4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80021b8:	4b18      	ldr	r3, [pc, #96]	; (800221c <MX_SPI2_Init+0x68>)
 80021ba:	4a19      	ldr	r2, [pc, #100]	; (8002220 <MX_SPI2_Init+0x6c>)
 80021bc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80021be:	4b17      	ldr	r3, [pc, #92]	; (800221c <MX_SPI2_Init+0x68>)
 80021c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021c4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80021c6:	4b15      	ldr	r3, [pc, #84]	; (800221c <MX_SPI2_Init+0x68>)
 80021c8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80021cc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80021ce:	4b13      	ldr	r3, [pc, #76]	; (800221c <MX_SPI2_Init+0x68>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021d4:	4b11      	ldr	r3, [pc, #68]	; (800221c <MX_SPI2_Init+0x68>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021da:	4b10      	ldr	r3, [pc, #64]	; (800221c <MX_SPI2_Init+0x68>)
 80021dc:	2200      	movs	r2, #0
 80021de:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80021e0:	4b0e      	ldr	r3, [pc, #56]	; (800221c <MX_SPI2_Init+0x68>)
 80021e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021e6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021e8:	4b0c      	ldr	r3, [pc, #48]	; (800221c <MX_SPI2_Init+0x68>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021ee:	4b0b      	ldr	r3, [pc, #44]	; (800221c <MX_SPI2_Init+0x68>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80021f4:	4b09      	ldr	r3, [pc, #36]	; (800221c <MX_SPI2_Init+0x68>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021fa:	4b08      	ldr	r3, [pc, #32]	; (800221c <MX_SPI2_Init+0x68>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002200:	4b06      	ldr	r3, [pc, #24]	; (800221c <MX_SPI2_Init+0x68>)
 8002202:	220a      	movs	r2, #10
 8002204:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002206:	4805      	ldr	r0, [pc, #20]	; (800221c <MX_SPI2_Init+0x68>)
 8002208:	f003 fc2c 	bl	8005a64 <HAL_SPI_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8002212:	f000 fc33 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000300 	.word	0x20000300
 8002220:	40003800 	.word	0x40003800

08002224 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002228:	4b11      	ldr	r3, [pc, #68]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800222a:	4a12      	ldr	r2, [pc, #72]	; (8002274 <MX_USART1_UART_Init+0x50>)
 800222c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800222e:	4b10      	ldr	r3, [pc, #64]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002230:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002234:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002238:	2200      	movs	r2, #0
 800223a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800223c:	4b0c      	ldr	r3, [pc, #48]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800223e:	2200      	movs	r2, #0
 8002240:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002242:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002244:	2200      	movs	r2, #0
 8002246:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002248:	4b09      	ldr	r3, [pc, #36]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800224a:	220c      	movs	r2, #12
 800224c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800224e:	4b08      	ldr	r3, [pc, #32]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002250:	2200      	movs	r2, #0
 8002252:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002254:	4b06      	ldr	r3, [pc, #24]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 8002256:	2200      	movs	r2, #0
 8002258:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800225a:	4805      	ldr	r0, [pc, #20]	; (8002270 <MX_USART1_UART_Init+0x4c>)
 800225c:	f004 f8ba 	bl	80063d4 <HAL_UART_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002266:	f000 fc09 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	20000358 	.word	0x20000358
 8002274:	40013800 	.word	0x40013800

08002278 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800227c:	4b11      	ldr	r3, [pc, #68]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 800227e:	4a12      	ldr	r2, [pc, #72]	; (80022c8 <MX_USART2_UART_Init+0x50>)
 8002280:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002282:	4b10      	ldr	r3, [pc, #64]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 8002284:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002288:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800228a:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 800228c:	2200      	movs	r2, #0
 800228e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002290:	4b0c      	ldr	r3, [pc, #48]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 8002292:	2200      	movs	r2, #0
 8002294:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002296:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 8002298:	2200      	movs	r2, #0
 800229a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800229c:	4b09      	ldr	r3, [pc, #36]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 800229e:	220c      	movs	r2, #12
 80022a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022a2:	4b08      	ldr	r3, [pc, #32]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a8:	4b06      	ldr	r3, [pc, #24]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ae:	4805      	ldr	r0, [pc, #20]	; (80022c4 <MX_USART2_UART_Init+0x4c>)
 80022b0:	f004 f890 	bl	80063d4 <HAL_UART_Init>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80022ba:	f000 fbdf 	bl	8002a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	200003a0 	.word	0x200003a0
 80022c8:	40004400 	.word	0x40004400

080022cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d2:	f107 0310 	add.w	r3, r7, #16
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
 80022da:	605a      	str	r2, [r3, #4]
 80022dc:	609a      	str	r2, [r3, #8]
 80022de:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022e0:	4b28      	ldr	r3, [pc, #160]	; (8002384 <MX_GPIO_Init+0xb8>)
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	4a27      	ldr	r2, [pc, #156]	; (8002384 <MX_GPIO_Init+0xb8>)
 80022e6:	f043 0320 	orr.w	r3, r3, #32
 80022ea:	6193      	str	r3, [r2, #24]
 80022ec:	4b25      	ldr	r3, [pc, #148]	; (8002384 <MX_GPIO_Init+0xb8>)
 80022ee:	699b      	ldr	r3, [r3, #24]
 80022f0:	f003 0320 	and.w	r3, r3, #32
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f8:	4b22      	ldr	r3, [pc, #136]	; (8002384 <MX_GPIO_Init+0xb8>)
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	4a21      	ldr	r2, [pc, #132]	; (8002384 <MX_GPIO_Init+0xb8>)
 80022fe:	f043 0304 	orr.w	r3, r3, #4
 8002302:	6193      	str	r3, [r2, #24]
 8002304:	4b1f      	ldr	r3, [pc, #124]	; (8002384 <MX_GPIO_Init+0xb8>)
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	f003 0304 	and.w	r3, r3, #4
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002310:	4b1c      	ldr	r3, [pc, #112]	; (8002384 <MX_GPIO_Init+0xb8>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	4a1b      	ldr	r2, [pc, #108]	; (8002384 <MX_GPIO_Init+0xb8>)
 8002316:	f043 0308 	orr.w	r3, r3, #8
 800231a:	6193      	str	r3, [r2, #24]
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <MX_GPIO_Init+0xb8>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	607b      	str	r3, [r7, #4]
 8002326:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOUCH_CS_Pin|TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin
 8002328:	2200      	movs	r2, #0
 800232a:	f645 711b 	movw	r1, #24347	; 0x5f1b
 800232e:	4816      	ldr	r0, [pc, #88]	; (8002388 <MX_GPIO_Init+0xbc>)
 8002330:	f001 fd02 	bl	8003d38 <HAL_GPIO_WritePin>
                          |HC595_ST_CP1_Pin|HC595_ST_CP5_Pin|HC595_ST_CP4_Pin|HC595_ST_CP3_Pin
                          |HC595_ST_CP2_Pin|HC595_ST_CP6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HC595_MR_GPIO_Port, HC595_MR_Pin, GPIO_PIN_RESET);
 8002334:	2200      	movs	r2, #0
 8002336:	f44f 7180 	mov.w	r1, #256	; 0x100
 800233a:	4814      	ldr	r0, [pc, #80]	; (800238c <MX_GPIO_Init+0xc0>)
 800233c:	f001 fcfc 	bl	8003d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TOUCH_CS_Pin TFT_CS_Pin TFT_RST_Pin TFT_DC_Pin
                           HC595_ST_CP1_Pin HC595_ST_CP5_Pin HC595_ST_CP4_Pin HC595_ST_CP3_Pin
                           HC595_ST_CP2_Pin HC595_ST_CP6_Pin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin|TFT_CS_Pin|TFT_RST_Pin|TFT_DC_Pin
 8002340:	f645 731b 	movw	r3, #24347	; 0x5f1b
 8002344:	613b      	str	r3, [r7, #16]
                          |HC595_ST_CP1_Pin|HC595_ST_CP5_Pin|HC595_ST_CP4_Pin|HC595_ST_CP3_Pin
                          |HC595_ST_CP2_Pin|HC595_ST_CP6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002346:	2301      	movs	r3, #1
 8002348:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234e:	2302      	movs	r3, #2
 8002350:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	4619      	mov	r1, r3
 8002358:	480b      	ldr	r0, [pc, #44]	; (8002388 <MX_GPIO_Init+0xbc>)
 800235a:	f001 fb69 	bl	8003a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : HC595_MR_Pin */
  GPIO_InitStruct.Pin = HC595_MR_Pin;
 800235e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002362:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002364:	2301      	movs	r3, #1
 8002366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2302      	movs	r3, #2
 800236e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HC595_MR_GPIO_Port, &GPIO_InitStruct);
 8002370:	f107 0310 	add.w	r3, r7, #16
 8002374:	4619      	mov	r1, r3
 8002376:	4805      	ldr	r0, [pc, #20]	; (800238c <MX_GPIO_Init+0xc0>)
 8002378:	f001 fb5a 	bl	8003a30 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800237c:	bf00      	nop
 800237e:	3720      	adds	r7, #32
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40021000 	.word	0x40021000
 8002388:	40010c00 	.word	0x40010c00
 800238c:	40010800 	.word	0x40010800

08002390 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002398:	2001      	movs	r0, #1
 800239a:	f004 fafb 	bl	8006994 <osDelay>
 800239e:	e7fb      	b.n	8002398 <StartDefaultTask+0x8>

080023a0 <StartADC_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADC_Task */
void StartADC_Task(void *argument)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b090      	sub	sp, #64	; 0x40
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartADC_Task */
   QUEUE_t msg;
   float u_res =0;
 80023a8:	f04f 0300 	mov.w	r3, #0
 80023ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   char ADC_char_res[6];
  /* Infinite loop */
  for(;;)
  {

	HAL_ADC_Start(&hadc1);
 80023ae:	481e      	ldr	r0, [pc, #120]	; (8002428 <StartADC_Task+0x88>)
 80023b0:	f001 f810 	bl	80033d4 <HAL_ADC_Start>
	u_res = HAL_ADC_GetValue(&hadc1)* 3.3f / 4095.0f;
 80023b4:	481c      	ldr	r0, [pc, #112]	; (8002428 <StartADC_Task+0x88>)
 80023b6:	f001 f8bb 	bl	8003530 <HAL_ADC_GetValue>
 80023ba:	4603      	mov	r3, r0
 80023bc:	4618      	mov	r0, r3
 80023be:	f7fe fc93 	bl	8000ce8 <__aeabi_ui2f>
 80023c2:	4603      	mov	r3, r0
 80023c4:	4919      	ldr	r1, [pc, #100]	; (800242c <StartADC_Task+0x8c>)
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7fe fce6 	bl	8000d98 <__aeabi_fmul>
 80023cc:	4603      	mov	r3, r0
 80023ce:	4918      	ldr	r1, [pc, #96]	; (8002430 <StartADC_Task+0x90>)
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7fe fd95 	bl	8000f00 <__aeabi_fdiv>
 80023d6:	4603      	mov	r3, r0
 80023d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    sprintf(ADC_char_res, "%1.3f", u_res);
 80023da:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80023dc:	f7fe f82e 	bl	800043c <__aeabi_f2d>
 80023e0:	4602      	mov	r2, r0
 80023e2:	460b      	mov	r3, r1
 80023e4:	f107 000c 	add.w	r0, r7, #12
 80023e8:	4912      	ldr	r1, [pc, #72]	; (8002434 <StartADC_Task+0x94>)
 80023ea:	f007 ffe9 	bl	800a3c0 <siprintf>
	strcpy(msg.Buf,ADC_char_res);
 80023ee:	f107 020c 	add.w	r2, r7, #12
 80023f2:	f107 0314 	add.w	r3, r7, #20
 80023f6:	4611      	mov	r1, r2
 80023f8:	4618      	mov	r0, r3
 80023fa:	f008 f801 	bl	800a400 <strcpy>
	strcpy(msg.mess,"ADC");
 80023fe:	f107 0314 	add.w	r3, r7, #20
 8002402:	331e      	adds	r3, #30
 8002404:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <StartADC_Task+0x98>)
 8002406:	6810      	ldr	r0, [r2, #0]
 8002408:	6018      	str	r0, [r3, #0]
	osMessageQueuePut(myQueue01Handle, &msg, 0, osWaitForever); //   
 800240a:	4b0c      	ldr	r3, [pc, #48]	; (800243c <StartADC_Task+0x9c>)
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	f107 0114 	add.w	r1, r7, #20
 8002412:	f04f 33ff 	mov.w	r3, #4294967295
 8002416:	2200      	movs	r2, #0
 8002418:	f004 fb70 	bl	8006afc <osMessageQueuePut>
	osDelay(300);
 800241c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002420:	f004 fab8 	bl	8006994 <osDelay>
	HAL_ADC_Start(&hadc1);
 8002424:	e7c3      	b.n	80023ae <StartADC_Task+0xe>
 8002426:	bf00      	nop
 8002428:	20000224 	.word	0x20000224
 800242c:	40533333 	.word	0x40533333
 8002430:	457ff000 	.word	0x457ff000
 8002434:	0800dfd8 	.word	0x0800dfd8
 8002438:	0800dfe0 	.word	0x0800dfe0
 800243c:	20002088 	.word	0x20002088

08002440 <StartUART_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUART_Task */
void StartUART_Task(void *argument)
{
 8002440:	b5b0      	push	{r4, r5, r7, lr}
 8002442:	b0a0      	sub	sp, #128	; 0x80
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUART_Task */
   QUEUE_t msg;
   char message_ADC[] = "Value ADC = ";
 8002448:	4b72      	ldr	r3, [pc, #456]	; (8002614 <StartUART_Task+0x1d4>)
 800244a:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800244e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002450:	c407      	stmia	r4!, {r0, r1, r2}
 8002452:	7023      	strb	r3, [r4, #0]
   char message_vBus[] = "Value vBus[V] = ";
 8002454:	4b70      	ldr	r3, [pc, #448]	; (8002618 <StartUART_Task+0x1d8>)
 8002456:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800245a:	461d      	mov	r5, r3
 800245c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800245e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002460:	682b      	ldr	r3, [r5, #0]
 8002462:	7023      	strb	r3, [r4, #0]
   char message_vShunt[] = "Value vShunt[mV] = ";
 8002464:	4b6d      	ldr	r3, [pc, #436]	; (800261c <StartUART_Task+0x1dc>)
 8002466:	f107 0420 	add.w	r4, r7, #32
 800246a:	461d      	mov	r5, r3
 800246c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800246e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002470:	682b      	ldr	r3, [r5, #0]
 8002472:	6023      	str	r3, [r4, #0]
   char message_Current[] = "Value Current[mA] = ";
 8002474:	4b6a      	ldr	r3, [pc, #424]	; (8002620 <StartUART_Task+0x1e0>)
 8002476:	f107 0408 	add.w	r4, r7, #8
 800247a:	461d      	mov	r5, r3
 800247c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800247e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002480:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002484:	6020      	str	r0, [r4, #0]
 8002486:	3404      	adds	r4, #4
 8002488:	7021      	strb	r1, [r4, #0]
  /* Infinite loop */
  for(;;)
  {
	  osMessageQueueGet(myQueue01Handle, &msg,0 ,osWaitForever);
 800248a:	4b66      	ldr	r3, [pc, #408]	; (8002624 <StartUART_Task+0x1e4>)
 800248c:	6818      	ldr	r0, [r3, #0]
 800248e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002492:	f04f 33ff 	mov.w	r3, #4294967295
 8002496:	2200      	movs	r2, #0
 8002498:	f004 fba4 	bl	8006be4 <osMessageQueueGet>
	  if(!strcmp(msg.mess, "ADC")) {
 800249c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80024a0:	331e      	adds	r3, #30
 80024a2:	4961      	ldr	r1, [pc, #388]	; (8002628 <StartUART_Task+0x1e8>)
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7fd fe53 	bl	8000150 <strcmp>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d123      	bne.n	80024f8 <StartUART_Task+0xb8>
		    HAL_UART_Transmit(&huart1, (uint8_t*)message_ADC, strlen(message_ADC), osWaitForever);
 80024b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80024b4:	4618      	mov	r0, r3
 80024b6:	f7fd fe55 	bl	8000164 <strlen>
 80024ba:	4603      	mov	r3, r0
 80024bc:	b29a      	uxth	r2, r3
 80024be:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80024c2:	f04f 33ff 	mov.w	r3, #4294967295
 80024c6:	4859      	ldr	r0, [pc, #356]	; (800262c <StartUART_Task+0x1ec>)
 80024c8:	f003 ffd4 	bl	8006474 <HAL_UART_Transmit>
		  	HAL_UART_Transmit(&huart1, (uint8_t*)msg.Buf, strlen(msg.Buf), osWaitForever);
 80024cc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fd fe47 	bl	8000164 <strlen>
 80024d6:	4603      	mov	r3, r0
 80024d8:	b29a      	uxth	r2, r3
 80024da:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80024de:	f04f 33ff 	mov.w	r3, #4294967295
 80024e2:	4852      	ldr	r0, [pc, #328]	; (800262c <StartUART_Task+0x1ec>)
 80024e4:	f003 ffc6 	bl	8006474 <HAL_UART_Transmit>
		  	HAL_UART_Transmit(&huart1, (uint8_t*)" \n", 2, osWaitForever);
 80024e8:	f04f 33ff 	mov.w	r3, #4294967295
 80024ec:	2202      	movs	r2, #2
 80024ee:	4950      	ldr	r1, [pc, #320]	; (8002630 <StartUART_Task+0x1f0>)
 80024f0:	484e      	ldr	r0, [pc, #312]	; (800262c <StartUART_Task+0x1ec>)
 80024f2:	f003 ffbf 	bl	8006474 <HAL_UART_Transmit>
 80024f6:	e088      	b.n	800260a <StartUART_Task+0x1ca>
	  		 }
	  else if(!strcmp(msg.mess, "vBus")){
 80024f8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80024fc:	331e      	adds	r3, #30
 80024fe:	494d      	ldr	r1, [pc, #308]	; (8002634 <StartUART_Task+0x1f4>)
 8002500:	4618      	mov	r0, r3
 8002502:	f7fd fe25 	bl	8000150 <strcmp>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d123      	bne.n	8002554 <StartUART_Task+0x114>
		    HAL_UART_Transmit(&huart1, (uint8_t*)message_vBus, strlen(message_vBus), osWaitForever);
 800250c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002510:	4618      	mov	r0, r3
 8002512:	f7fd fe27 	bl	8000164 <strlen>
 8002516:	4603      	mov	r3, r0
 8002518:	b29a      	uxth	r2, r3
 800251a:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800251e:	f04f 33ff 	mov.w	r3, #4294967295
 8002522:	4842      	ldr	r0, [pc, #264]	; (800262c <StartUART_Task+0x1ec>)
 8002524:	f003 ffa6 	bl	8006474 <HAL_UART_Transmit>
		  	HAL_UART_Transmit(&huart1, (uint8_t*)msg.Buf, strlen(msg.Buf), osWaitForever);
 8002528:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800252c:	4618      	mov	r0, r3
 800252e:	f7fd fe19 	bl	8000164 <strlen>
 8002532:	4603      	mov	r3, r0
 8002534:	b29a      	uxth	r2, r3
 8002536:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800253a:	f04f 33ff 	mov.w	r3, #4294967295
 800253e:	483b      	ldr	r0, [pc, #236]	; (800262c <StartUART_Task+0x1ec>)
 8002540:	f003 ff98 	bl	8006474 <HAL_UART_Transmit>
		  	HAL_UART_Transmit(&huart1, (uint8_t*)" \n", 2, osWaitForever);
 8002544:	f04f 33ff 	mov.w	r3, #4294967295
 8002548:	2202      	movs	r2, #2
 800254a:	4939      	ldr	r1, [pc, #228]	; (8002630 <StartUART_Task+0x1f0>)
 800254c:	4837      	ldr	r0, [pc, #220]	; (800262c <StartUART_Task+0x1ec>)
 800254e:	f003 ff91 	bl	8006474 <HAL_UART_Transmit>
 8002552:	e05a      	b.n	800260a <StartUART_Task+0x1ca>
	  	  	  }
	  else if(!strcmp(msg.mess, "vShunt")){
 8002554:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002558:	331e      	adds	r3, #30
 800255a:	4937      	ldr	r1, [pc, #220]	; (8002638 <StartUART_Task+0x1f8>)
 800255c:	4618      	mov	r0, r3
 800255e:	f7fd fdf7 	bl	8000150 <strcmp>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d123      	bne.n	80025b0 <StartUART_Task+0x170>
		    HAL_UART_Transmit(&huart1, (uint8_t*)message_vShunt, strlen(message_vShunt), osWaitForever);
 8002568:	f107 0320 	add.w	r3, r7, #32
 800256c:	4618      	mov	r0, r3
 800256e:	f7fd fdf9 	bl	8000164 <strlen>
 8002572:	4603      	mov	r3, r0
 8002574:	b29a      	uxth	r2, r3
 8002576:	f107 0120 	add.w	r1, r7, #32
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
 800257e:	482b      	ldr	r0, [pc, #172]	; (800262c <StartUART_Task+0x1ec>)
 8002580:	f003 ff78 	bl	8006474 <HAL_UART_Transmit>
		 	HAL_UART_Transmit(&huart1, (uint8_t*)msg.Buf, strlen(msg.Buf), osWaitForever);
 8002584:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002588:	4618      	mov	r0, r3
 800258a:	f7fd fdeb 	bl	8000164 <strlen>
 800258e:	4603      	mov	r3, r0
 8002590:	b29a      	uxth	r2, r3
 8002592:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002596:	f04f 33ff 	mov.w	r3, #4294967295
 800259a:	4824      	ldr	r0, [pc, #144]	; (800262c <StartUART_Task+0x1ec>)
 800259c:	f003 ff6a 	bl	8006474 <HAL_UART_Transmit>
		 	HAL_UART_Transmit(&huart1, (uint8_t*)" \n", 2, osWaitForever);
 80025a0:	f04f 33ff 	mov.w	r3, #4294967295
 80025a4:	2202      	movs	r2, #2
 80025a6:	4922      	ldr	r1, [pc, #136]	; (8002630 <StartUART_Task+0x1f0>)
 80025a8:	4820      	ldr	r0, [pc, #128]	; (800262c <StartUART_Task+0x1ec>)
 80025aa:	f003 ff63 	bl	8006474 <HAL_UART_Transmit>
 80025ae:	e02c      	b.n	800260a <StartUART_Task+0x1ca>
	  	  	  }
	  else if(!strcmp(msg.mess, "Current")){
 80025b0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025b4:	331e      	adds	r3, #30
 80025b6:	4921      	ldr	r1, [pc, #132]	; (800263c <StartUART_Task+0x1fc>)
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fd fdc9 	bl	8000150 <strcmp>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d122      	bne.n	800260a <StartUART_Task+0x1ca>
		    HAL_UART_Transmit(&huart1, (uint8_t*)message_Current, strlen(message_Current), osWaitForever);
 80025c4:	f107 0308 	add.w	r3, r7, #8
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7fd fdcb 	bl	8000164 <strlen>
 80025ce:	4603      	mov	r3, r0
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	f107 0108 	add.w	r1, r7, #8
 80025d6:	f04f 33ff 	mov.w	r3, #4294967295
 80025da:	4814      	ldr	r0, [pc, #80]	; (800262c <StartUART_Task+0x1ec>)
 80025dc:	f003 ff4a 	bl	8006474 <HAL_UART_Transmit>
		 	HAL_UART_Transmit(&huart1, (uint8_t*)msg.Buf, strlen(msg.Buf), osWaitForever);
 80025e0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fd fdbd 	bl	8000164 <strlen>
 80025ea:	4603      	mov	r3, r0
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80025f2:	f04f 33ff 	mov.w	r3, #4294967295
 80025f6:	480d      	ldr	r0, [pc, #52]	; (800262c <StartUART_Task+0x1ec>)
 80025f8:	f003 ff3c 	bl	8006474 <HAL_UART_Transmit>
		 	HAL_UART_Transmit(&huart1, (uint8_t*)" \n", 2, osWaitForever);
 80025fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002600:	2202      	movs	r2, #2
 8002602:	490b      	ldr	r1, [pc, #44]	; (8002630 <StartUART_Task+0x1f0>)
 8002604:	4809      	ldr	r0, [pc, #36]	; (800262c <StartUART_Task+0x1ec>)
 8002606:	f003 ff35 	bl	8006474 <HAL_UART_Transmit>
	  	  	  }
	osDelay(500);
 800260a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800260e:	f004 f9c1 	bl	8006994 <osDelay>
	  osMessageQueueGet(myQueue01Handle, &msg,0 ,osWaitForever);
 8002612:	e73a      	b.n	800248a <StartUART_Task+0x4a>
 8002614:	0800e000 	.word	0x0800e000
 8002618:	0800e010 	.word	0x0800e010
 800261c:	0800e024 	.word	0x0800e024
 8002620:	0800e038 	.word	0x0800e038
 8002624:	20002088 	.word	0x20002088
 8002628:	0800dfe0 	.word	0x0800dfe0
 800262c:	20000358 	.word	0x20000358
 8002630:	0800dfe4 	.word	0x0800dfe4
 8002634:	0800dfe8 	.word	0x0800dfe8
 8002638:	0800dff0 	.word	0x0800dff0
 800263c:	0800dff8 	.word	0x0800dff8

08002640 <StartTFT_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTFT_Task */
void StartTFT_Task(void *argument)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b090      	sub	sp, #64	; 0x40
 8002644:	af04      	add	r7, sp, #16
 8002646:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTFT_Task */
  QUEUE_t msg;
  /* Infinite loop */
  for(;;)
  {
	osMessageQueueGet(myQueue01Handle, &msg,0 ,10);
 8002648:	4b3d      	ldr	r3, [pc, #244]	; (8002740 <StartTFT_Task+0x100>)
 800264a:	6818      	ldr	r0, [r3, #0]
 800264c:	f107 0108 	add.w	r1, r7, #8
 8002650:	230a      	movs	r3, #10
 8002652:	2200      	movs	r2, #0
 8002654:	f004 fac6 	bl	8006be4 <osMessageQueueGet>
	if(!strcmp(msg.mess, "ADC")) {
 8002658:	f107 0308 	add.w	r3, r7, #8
 800265c:	331e      	adds	r3, #30
 800265e:	4939      	ldr	r1, [pc, #228]	; (8002744 <StartTFT_Task+0x104>)
 8002660:	4618      	mov	r0, r3
 8002662:	f7fd fd75 	bl	8000150 <strcmp>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d111      	bne.n	8002690 <StartTFT_Task+0x50>
			ILI9341_WriteString(0, 36, msg.Buf, Font_11x18, WHITE, MYFON);
 800266c:	4b36      	ldr	r3, [pc, #216]	; (8002748 <StartTFT_Task+0x108>)
 800266e:	f107 0108 	add.w	r1, r7, #8
 8002672:	f642 1265 	movw	r2, #10597	; 0x2965
 8002676:	9202      	str	r2, [sp, #8]
 8002678:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800267c:	9201      	str	r2, [sp, #4]
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	9200      	str	r2, [sp, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	460a      	mov	r2, r1
 8002686:	2124      	movs	r1, #36	; 0x24
 8002688:	2000      	movs	r0, #0
 800268a:	f7ff f93c 	bl	8001906 <ILI9341_WriteString>
 800268e:	e052      	b.n	8002736 <StartTFT_Task+0xf6>
		 }
	else if(!strcmp(msg.mess, "vBus")){
 8002690:	f107 0308 	add.w	r3, r7, #8
 8002694:	331e      	adds	r3, #30
 8002696:	492d      	ldr	r1, [pc, #180]	; (800274c <StartTFT_Task+0x10c>)
 8002698:	4618      	mov	r0, r3
 800269a:	f7fd fd59 	bl	8000150 <strcmp>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d111      	bne.n	80026c8 <StartTFT_Task+0x88>
			ILI9341_WriteString(150, 54, msg.Buf, Font_11x18, WHITE, MYFON);
 80026a4:	4b28      	ldr	r3, [pc, #160]	; (8002748 <StartTFT_Task+0x108>)
 80026a6:	f107 0108 	add.w	r1, r7, #8
 80026aa:	f642 1265 	movw	r2, #10597	; 0x2965
 80026ae:	9202      	str	r2, [sp, #8]
 80026b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026b4:	9201      	str	r2, [sp, #4]
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	9200      	str	r2, [sp, #0]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	460a      	mov	r2, r1
 80026be:	2136      	movs	r1, #54	; 0x36
 80026c0:	2096      	movs	r0, #150	; 0x96
 80026c2:	f7ff f920 	bl	8001906 <ILI9341_WriteString>
 80026c6:	e036      	b.n	8002736 <StartTFT_Task+0xf6>
		}
	else if(!strcmp(msg.mess, "vShunt")){
 80026c8:	f107 0308 	add.w	r3, r7, #8
 80026cc:	331e      	adds	r3, #30
 80026ce:	4920      	ldr	r1, [pc, #128]	; (8002750 <StartTFT_Task+0x110>)
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7fd fd3d 	bl	8000150 <strcmp>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d111      	bne.n	8002700 <StartTFT_Task+0xc0>
			ILI9341_WriteString(150, 72, msg.Buf, Font_11x18, WHITE, MYFON);
 80026dc:	4b1a      	ldr	r3, [pc, #104]	; (8002748 <StartTFT_Task+0x108>)
 80026de:	f107 0108 	add.w	r1, r7, #8
 80026e2:	f642 1265 	movw	r2, #10597	; 0x2965
 80026e6:	9202      	str	r2, [sp, #8]
 80026e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026ec:	9201      	str	r2, [sp, #4]
 80026ee:	685a      	ldr	r2, [r3, #4]
 80026f0:	9200      	str	r2, [sp, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	460a      	mov	r2, r1
 80026f6:	2148      	movs	r1, #72	; 0x48
 80026f8:	2096      	movs	r0, #150	; 0x96
 80026fa:	f7ff f904 	bl	8001906 <ILI9341_WriteString>
 80026fe:	e01a      	b.n	8002736 <StartTFT_Task+0xf6>
			}
	else if(!strcmp(msg.mess, "Current")){
 8002700:	f107 0308 	add.w	r3, r7, #8
 8002704:	331e      	adds	r3, #30
 8002706:	4913      	ldr	r1, [pc, #76]	; (8002754 <StartTFT_Task+0x114>)
 8002708:	4618      	mov	r0, r3
 800270a:	f7fd fd21 	bl	8000150 <strcmp>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d110      	bne.n	8002736 <StartTFT_Task+0xf6>
			ILI9341_WriteString(150, 90, msg.Buf, Font_11x18, WHITE, MYFON);
 8002714:	4b0c      	ldr	r3, [pc, #48]	; (8002748 <StartTFT_Task+0x108>)
 8002716:	f107 0108 	add.w	r1, r7, #8
 800271a:	f642 1265 	movw	r2, #10597	; 0x2965
 800271e:	9202      	str	r2, [sp, #8]
 8002720:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002724:	9201      	str	r2, [sp, #4]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	9200      	str	r2, [sp, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	460a      	mov	r2, r1
 800272e:	215a      	movs	r1, #90	; 0x5a
 8002730:	2096      	movs	r0, #150	; 0x96
 8002732:	f7ff f8e8 	bl	8001906 <ILI9341_WriteString>
			}
    osDelay(100);
 8002736:	2064      	movs	r0, #100	; 0x64
 8002738:	f004 f92c 	bl	8006994 <osDelay>
	osMessageQueueGet(myQueue01Handle, &msg,0 ,10);
 800273c:	e784      	b.n	8002648 <StartTFT_Task+0x8>
 800273e:	bf00      	nop
 8002740:	20002088 	.word	0x20002088
 8002744:	0800dfe0 	.word	0x0800dfe0
 8002748:	20000004 	.word	0x20000004
 800274c:	0800dfe8 	.word	0x0800dfe8
 8002750:	0800dff0 	.word	0x0800dff0
 8002754:	0800dff8 	.word	0x0800dff8

08002758 <StartINA219_Current_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartINA219_Current_Task */
void StartINA219_Current_Task(void *argument)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b0a6      	sub	sp, #152	; 0x98
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  char uart_tx_buff[100];
  float current;
  /* Infinite loop */
  for(;;)
  {
	current = INA219_ReadCurrent(&ina219);
 8002760:	4817      	ldr	r0, [pc, #92]	; (80027c0 <StartINA219_Current_Task+0x68>)
 8002762:	f7ff f981 	bl	8001a68 <INA219_ReadCurrent>
 8002766:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
	sprintf(uart_tx_buff,"%4.2f",current);
 800276a:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800276e:	f7fd fe65 	bl	800043c <__aeabi_f2d>
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	f107 0008 	add.w	r0, r7, #8
 800277a:	4912      	ldr	r1, [pc, #72]	; (80027c4 <StartINA219_Current_Task+0x6c>)
 800277c:	f007 fe20 	bl	800a3c0 <siprintf>
	strcpy(msg.mess,"Current");
 8002780:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002784:	331e      	adds	r3, #30
 8002786:	4910      	ldr	r1, [pc, #64]	; (80027c8 <StartINA219_Current_Task+0x70>)
 8002788:	461a      	mov	r2, r3
 800278a:	460b      	mov	r3, r1
 800278c:	cb03      	ldmia	r3!, {r0, r1}
 800278e:	6010      	str	r0, [r2, #0]
 8002790:	6051      	str	r1, [r2, #4]
	strcpy(msg.Buf,uart_tx_buff);
 8002792:	f107 0208 	add.w	r2, r7, #8
 8002796:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800279a:	4611      	mov	r1, r2
 800279c:	4618      	mov	r0, r3
 800279e:	f007 fe2f 	bl	800a400 <strcpy>
	osMessageQueuePut(myQueue01Handle, &msg, 0, osWaitForever); //   
 80027a2:	4b0a      	ldr	r3, [pc, #40]	; (80027cc <StartINA219_Current_Task+0x74>)
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 80027aa:	f04f 33ff 	mov.w	r3, #4294967295
 80027ae:	2200      	movs	r2, #0
 80027b0:	f004 f9a4 	bl	8006afc <osMessageQueuePut>
    osDelay(300);
 80027b4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80027b8:	f004 f8ec 	bl	8006994 <osDelay>
	current = INA219_ReadCurrent(&ina219);
 80027bc:	e7d0      	b.n	8002760 <StartINA219_Current_Task+0x8>
 80027be:	bf00      	nop
 80027c0:	2000226c 	.word	0x2000226c
 80027c4:	0800e050 	.word	0x0800e050
 80027c8:	0800dff8 	.word	0x0800dff8
 80027cc:	20002088 	.word	0x20002088

080027d0 <StartInitMyDevice>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInitMyDevice */
void StartInitMyDevice(void *argument)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b0a0      	sub	sp, #128	; 0x80
 80027d4:	af04      	add	r7, sp, #16
 80027d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInitMyDevice */
	 char uart_tx_buff[100];
  /* Infinite loop */
  for(;;)
  {
	  __HAL_SPI_ENABLE(DISP_SPI_PTR);
 80027d8:	4b4a      	ldr	r3, [pc, #296]	; (8002904 <StartInitMyDevice+0x134>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	4b49      	ldr	r3, [pc, #292]	; (8002904 <StartInitMyDevice+0x134>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027e6:	601a      	str	r2, [r3, #0]
	   ILI9341_Init();
 80027e8:	f7fe fe9c 	bl	8001524 <ILI9341_Init>
	   ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 80027ec:	2003      	movs	r0, #3
 80027ee:	f7fe fe2b 	bl	8001448 <ILI9341_Set_Rotation>

	   ILI9341_Fill_Screen(MYFON);
 80027f2:	f642 1065 	movw	r0, #10597	; 0x2965
 80027f6:	f7fe fff1 	bl	80017dc <ILI9341_Fill_Screen>
	   ILI9341_WriteString(0, 0, "<---Pulsar--->", Font_11x18, WHITE, MYFON);
 80027fa:	4b43      	ldr	r3, [pc, #268]	; (8002908 <StartInitMyDevice+0x138>)
 80027fc:	f642 1265 	movw	r2, #10597	; 0x2965
 8002800:	9202      	str	r2, [sp, #8]
 8002802:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002806:	9201      	str	r2, [sp, #4]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	9200      	str	r2, [sp, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a3f      	ldr	r2, [pc, #252]	; (800290c <StartInitMyDevice+0x13c>)
 8002810:	2100      	movs	r1, #0
 8002812:	2000      	movs	r0, #0
 8002814:	f7ff f877 	bl	8001906 <ILI9341_WriteString>
	   ILI9341_WriteString(0, 18, "The value of the ADC", Font_11x18, WHITE, MYFON);
 8002818:	4b3b      	ldr	r3, [pc, #236]	; (8002908 <StartInitMyDevice+0x138>)
 800281a:	f642 1265 	movw	r2, #10597	; 0x2965
 800281e:	9202      	str	r2, [sp, #8]
 8002820:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002824:	9201      	str	r2, [sp, #4]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	9200      	str	r2, [sp, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a38      	ldr	r2, [pc, #224]	; (8002910 <StartInitMyDevice+0x140>)
 800282e:	2112      	movs	r1, #18
 8002830:	2000      	movs	r0, #0
 8002832:	f7ff f868 	bl	8001906 <ILI9341_WriteString>
	   ILI9341_WriteString(60, 36, "V", Font_11x18, WHITE, MYFON);
 8002836:	4b34      	ldr	r3, [pc, #208]	; (8002908 <StartInitMyDevice+0x138>)
 8002838:	f642 1265 	movw	r2, #10597	; 0x2965
 800283c:	9202      	str	r2, [sp, #8]
 800283e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002842:	9201      	str	r2, [sp, #4]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	9200      	str	r2, [sp, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a32      	ldr	r2, [pc, #200]	; (8002914 <StartInitMyDevice+0x144>)
 800284c:	2124      	movs	r1, #36	; 0x24
 800284e:	203c      	movs	r0, #60	; 0x3c
 8002850:	f7ff f859 	bl	8001906 <ILI9341_WriteString>
	   ILI9341_WriteString(0, 54, "vBus[V] ", Font_11x18, WHITE, MYFON);
 8002854:	4b2c      	ldr	r3, [pc, #176]	; (8002908 <StartInitMyDevice+0x138>)
 8002856:	f642 1265 	movw	r2, #10597	; 0x2965
 800285a:	9202      	str	r2, [sp, #8]
 800285c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002860:	9201      	str	r2, [sp, #4]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	9200      	str	r2, [sp, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a2b      	ldr	r2, [pc, #172]	; (8002918 <StartInitMyDevice+0x148>)
 800286a:	2136      	movs	r1, #54	; 0x36
 800286c:	2000      	movs	r0, #0
 800286e:	f7ff f84a 	bl	8001906 <ILI9341_WriteString>
	   ILI9341_WriteString(0, 72, "vShunt[mV]", Font_11x18, WHITE, MYFON);
 8002872:	4b25      	ldr	r3, [pc, #148]	; (8002908 <StartInitMyDevice+0x138>)
 8002874:	f642 1265 	movw	r2, #10597	; 0x2965
 8002878:	9202      	str	r2, [sp, #8]
 800287a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800287e:	9201      	str	r2, [sp, #4]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	9200      	str	r2, [sp, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a25      	ldr	r2, [pc, #148]	; (800291c <StartInitMyDevice+0x14c>)
 8002888:	2148      	movs	r1, #72	; 0x48
 800288a:	2000      	movs	r0, #0
 800288c:	f7ff f83b 	bl	8001906 <ILI9341_WriteString>
	   ILI9341_WriteString(0, 90, "Current[mA] ", Font_11x18, WHITE, MYFON);
 8002890:	4b1d      	ldr	r3, [pc, #116]	; (8002908 <StartInitMyDevice+0x138>)
 8002892:	f642 1265 	movw	r2, #10597	; 0x2965
 8002896:	9202      	str	r2, [sp, #8]
 8002898:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800289c:	9201      	str	r2, [sp, #4]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	9200      	str	r2, [sp, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a1e      	ldr	r2, [pc, #120]	; (8002920 <StartInitMyDevice+0x150>)
 80028a6:	215a      	movs	r1, #90	; 0x5a
 80028a8:	2000      	movs	r0, #0
 80028aa:	f7ff f82c 	bl	8001906 <ILI9341_WriteString>
	   HAL_Delay(100);
 80028ae:	2064      	movs	r0, #100	; 0x64
 80028b0:	f000 fc94 	bl	80031dc <HAL_Delay>
	   /*   ina219   */
	   while(!INA219_Init(&ina219, &hi2c1, INA219_ADDRESS))
 80028b4:	bf00      	nop
 80028b6:	2240      	movs	r2, #64	; 0x40
 80028b8:	491a      	ldr	r1, [pc, #104]	; (8002924 <StartInitMyDevice+0x154>)
 80028ba:	481b      	ldr	r0, [pc, #108]	; (8002928 <StartInitMyDevice+0x158>)
 80028bc:	f7ff f9d6 	bl	8001c6c <INA219_Init>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0f7      	beq.n	80028b6 <StartInitMyDevice+0xe6>
	        {

	         }
	    sprintf(uart_tx_buff, "**********		Hello INA219 app	 **********\r\n");
 80028c6:	f107 030c 	add.w	r3, r7, #12
 80028ca:	4918      	ldr	r1, [pc, #96]	; (800292c <StartInitMyDevice+0x15c>)
 80028cc:	4618      	mov	r0, r3
 80028ce:	f007 fd77 	bl	800a3c0 <siprintf>
	    HAL_UART_Transmit(&huart1, uart_tx_buff, strlen(uart_tx_buff), 100);
 80028d2:	f107 030c 	add.w	r3, r7, #12
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd fc44 	bl	8000164 <strlen>
 80028dc:	4603      	mov	r3, r0
 80028de:	b29a      	uxth	r2, r3
 80028e0:	f107 010c 	add.w	r1, r7, #12
 80028e4:	2364      	movs	r3, #100	; 0x64
 80028e6:	4812      	ldr	r0, [pc, #72]	; (8002930 <StartInitMyDevice+0x160>)
 80028e8:	f003 fdc4 	bl	8006474 <HAL_UART_Transmit>
	    INA219_setCalibration_16V_400mA(&ina219);
 80028ec:	480e      	ldr	r0, [pc, #56]	; (8002928 <StartInitMyDevice+0x158>)
 80028ee:	f7ff f995 	bl	8001c1c <INA219_setCalibration_16V_400mA>

    osDelay(1);
 80028f2:	2001      	movs	r0, #1
 80028f4:	f004 f84e 	bl	8006994 <osDelay>
    vTaskSuspend(InitMyDeviceHandle); // 
 80028f8:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <StartInitMyDevice+0x164>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f005 fa33 	bl	8007d68 <vTaskSuspend>
  {
 8002902:	e769      	b.n	80027d8 <StartInitMyDevice+0x8>
 8002904:	200002a8 	.word	0x200002a8
 8002908:	20000004 	.word	0x20000004
 800290c:	0800e058 	.word	0x0800e058
 8002910:	0800e068 	.word	0x0800e068
 8002914:	0800e080 	.word	0x0800e080
 8002918:	0800e084 	.word	0x0800e084
 800291c:	0800e090 	.word	0x0800e090
 8002920:	0800e09c 	.word	0x0800e09c
 8002924:	20000254 	.word	0x20000254
 8002928:	2000226c 	.word	0x2000226c
 800292c:	0800e0ac 	.word	0x0800e0ac
 8002930:	20000358 	.word	0x20000358
 8002934:	200019d8 	.word	0x200019d8

08002938 <INA219_vBus_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_INA219_vBus_Task */
void INA219_vBus_Task(void *argument)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b0a6      	sub	sp, #152	; 0x98
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  char uart_tx_buff[100];
  float vbus;
  /* Infinite loop */
  for(;;)
  {
	vbus = INA219_ReadBusVoltage(&ina219)/ 1000.0; //     
 8002940:	481e      	ldr	r0, [pc, #120]	; (80029bc <INA219_vBus_Task+0x84>)
 8002942:	f7ff f86e 	bl	8001a22 <INA219_ReadBusVoltage>
 8002946:	4603      	mov	r3, r0
 8002948:	4618      	mov	r0, r3
 800294a:	f7fd fd65 	bl	8000418 <__aeabi_i2d>
 800294e:	f04f 0200 	mov.w	r2, #0
 8002952:	4b1b      	ldr	r3, [pc, #108]	; (80029c0 <INA219_vBus_Task+0x88>)
 8002954:	f7fd fef4 	bl	8000740 <__aeabi_ddiv>
 8002958:	4602      	mov	r2, r0
 800295a:	460b      	mov	r3, r1
 800295c:	4610      	mov	r0, r2
 800295e:	4619      	mov	r1, r3
 8002960:	f7fe f8bc 	bl	8000adc <__aeabi_d2f>
 8002964:	4603      	mov	r3, r0
 8002966:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sprintf(uart_tx_buff, "%4.2f",vbus);
 800296a:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800296e:	f7fd fd65 	bl	800043c <__aeabi_f2d>
 8002972:	4602      	mov	r2, r0
 8002974:	460b      	mov	r3, r1
 8002976:	f107 0008 	add.w	r0, r7, #8
 800297a:	4912      	ldr	r1, [pc, #72]	; (80029c4 <INA219_vBus_Task+0x8c>)
 800297c:	f007 fd20 	bl	800a3c0 <siprintf>
	strcpy(msg.mess,"vBus");
 8002980:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002984:	331e      	adds	r3, #30
 8002986:	4a10      	ldr	r2, [pc, #64]	; (80029c8 <INA219_vBus_Task+0x90>)
 8002988:	6810      	ldr	r0, [r2, #0]
 800298a:	6018      	str	r0, [r3, #0]
 800298c:	7912      	ldrb	r2, [r2, #4]
 800298e:	711a      	strb	r2, [r3, #4]
	strcpy(msg.Buf,uart_tx_buff);
 8002990:	f107 0208 	add.w	r2, r7, #8
 8002994:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002998:	4611      	mov	r1, r2
 800299a:	4618      	mov	r0, r3
 800299c:	f007 fd30 	bl	800a400 <strcpy>
	osMessageQueuePut(myQueue01Handle, &msg, 0, osWaitForever); //   
 80029a0:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <INA219_vBus_Task+0x94>)
 80029a2:	6818      	ldr	r0, [r3, #0]
 80029a4:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 80029a8:	f04f 33ff 	mov.w	r3, #4294967295
 80029ac:	2200      	movs	r2, #0
 80029ae:	f004 f8a5 	bl	8006afc <osMessageQueuePut>
    osDelay(70);
 80029b2:	2046      	movs	r0, #70	; 0x46
 80029b4:	f003 ffee 	bl	8006994 <osDelay>
	vbus = INA219_ReadBusVoltage(&ina219)/ 1000.0; //     
 80029b8:	e7c2      	b.n	8002940 <INA219_vBus_Task+0x8>
 80029ba:	bf00      	nop
 80029bc:	2000226c 	.word	0x2000226c
 80029c0:	408f4000 	.word	0x408f4000
 80029c4:	0800e050 	.word	0x0800e050
 80029c8:	0800dfe8 	.word	0x0800dfe8
 80029cc:	20002088 	.word	0x20002088

080029d0 <INA219_vShunt_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_INA219_vShunt_Task */
void INA219_vShunt_Task(void *argument)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b0a6      	sub	sp, #152	; 0x98
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
	 char uart_tx_buff[100];
	 uint16_t vShunt;
  /* Infinite loop */
  for(;;)
  {
	vShunt = INA219_ReadShuntVolage(&ina219);
 80029d8:	4816      	ldr	r0, [pc, #88]	; (8002a34 <INA219_vShunt_Task+0x64>)
 80029da:	f7ff f861 	bl	8001aa0 <INA219_ReadShuntVolage>
 80029de:	4603      	mov	r3, r0
 80029e0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
//	sprintf(uart_tx_buff, "vShunt: %hu mV\r\n",vShunt);
	sprintf(uart_tx_buff, "%hu",vShunt);
 80029e4:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80029e8:	f107 0308 	add.w	r3, r7, #8
 80029ec:	4912      	ldr	r1, [pc, #72]	; (8002a38 <INA219_vShunt_Task+0x68>)
 80029ee:	4618      	mov	r0, r3
 80029f0:	f007 fce6 	bl	800a3c0 <siprintf>
	strcpy(msg.mess,"vShunt");
 80029f4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80029f8:	331e      	adds	r3, #30
 80029fa:	4a10      	ldr	r2, [pc, #64]	; (8002a3c <INA219_vShunt_Task+0x6c>)
 80029fc:	6810      	ldr	r0, [r2, #0]
 80029fe:	6018      	str	r0, [r3, #0]
 8002a00:	8891      	ldrh	r1, [r2, #4]
 8002a02:	7992      	ldrb	r2, [r2, #6]
 8002a04:	8099      	strh	r1, [r3, #4]
 8002a06:	719a      	strb	r2, [r3, #6]
	strcpy(msg.Buf,uart_tx_buff);
 8002a08:	f107 0208 	add.w	r2, r7, #8
 8002a0c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a10:	4611      	mov	r1, r2
 8002a12:	4618      	mov	r0, r3
 8002a14:	f007 fcf4 	bl	800a400 <strcpy>
	osMessageQueuePut(myQueue01Handle, &msg, 0, osWaitForever); //   
 8002a18:	4b09      	ldr	r3, [pc, #36]	; (8002a40 <INA219_vShunt_Task+0x70>)
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8002a20:	f04f 33ff 	mov.w	r3, #4294967295
 8002a24:	2200      	movs	r2, #0
 8002a26:	f004 f869 	bl	8006afc <osMessageQueuePut>
//	HAL_UART_Transmit(&huart1, uart_tx_buff, strlen(uart_tx_buff), 100);
	osDelay(300);
 8002a2a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002a2e:	f003 ffb1 	bl	8006994 <osDelay>
	vShunt = INA219_ReadShuntVolage(&ina219);
 8002a32:	e7d1      	b.n	80029d8 <INA219_vShunt_Task+0x8>
 8002a34:	2000226c 	.word	0x2000226c
 8002a38:	0800e0d8 	.word	0x0800e0d8
 8002a3c:	0800dff0 	.word	0x0800dff0
 8002a40:	20002088 	.word	0x20002088

08002a44 <StartManagementMatrix>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartManagementMatrix */
void StartManagementMatrix(void *argument)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
//	  	  HAL_Delay(400);
//	  	  	  }
//    osDelay(1000);
//  }
  /* USER CODE END StartManagementMatrix */
}
 8002a4c:	bf00      	nop
 8002a4e:	370c      	adds	r7, #12
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
	...

08002a58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a04      	ldr	r2, [pc, #16]	; (8002a78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d101      	bne.n	8002a6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002a6a:	f000 fb9b 	bl	80031a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	40000800 	.word	0x40000800

08002a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a80:	b672      	cpsid	i
}
 8002a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a84:	e7fe      	b.n	8002a84 <Error_Handler+0x8>
	...

08002a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b084      	sub	sp, #16
 8002a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002a8e:	4b18      	ldr	r3, [pc, #96]	; (8002af0 <HAL_MspInit+0x68>)
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	4a17      	ldr	r2, [pc, #92]	; (8002af0 <HAL_MspInit+0x68>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	6193      	str	r3, [r2, #24]
 8002a9a:	4b15      	ldr	r3, [pc, #84]	; (8002af0 <HAL_MspInit+0x68>)
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	60bb      	str	r3, [r7, #8]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aa6:	4b12      	ldr	r3, [pc, #72]	; (8002af0 <HAL_MspInit+0x68>)
 8002aa8:	69db      	ldr	r3, [r3, #28]
 8002aaa:	4a11      	ldr	r2, [pc, #68]	; (8002af0 <HAL_MspInit+0x68>)
 8002aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ab0:	61d3      	str	r3, [r2, #28]
 8002ab2:	4b0f      	ldr	r3, [pc, #60]	; (8002af0 <HAL_MspInit+0x68>)
 8002ab4:	69db      	ldr	r3, [r3, #28]
 8002ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aba:	607b      	str	r3, [r7, #4]
 8002abc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	210f      	movs	r1, #15
 8002ac2:	f06f 0001 	mvn.w	r0, #1
 8002ac6:	f000 ff88 	bl	80039da <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002aca:	4b0a      	ldr	r3, [pc, #40]	; (8002af4 <HAL_MspInit+0x6c>)
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	4a04      	ldr	r2, [pc, #16]	; (8002af4 <HAL_MspInit+0x6c>)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40021000 	.word	0x40021000
 8002af4:	40010000 	.word	0x40010000

08002af8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b088      	sub	sp, #32
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b00:	f107 0310 	add.w	r3, r7, #16
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a14      	ldr	r2, [pc, #80]	; (8002b64 <HAL_ADC_MspInit+0x6c>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d121      	bne.n	8002b5c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b18:	4b13      	ldr	r3, [pc, #76]	; (8002b68 <HAL_ADC_MspInit+0x70>)
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	4a12      	ldr	r2, [pc, #72]	; (8002b68 <HAL_ADC_MspInit+0x70>)
 8002b1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b22:	6193      	str	r3, [r2, #24]
 8002b24:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <HAL_ADC_MspInit+0x70>)
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b2c:	60fb      	str	r3, [r7, #12]
 8002b2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b30:	4b0d      	ldr	r3, [pc, #52]	; (8002b68 <HAL_ADC_MspInit+0x70>)
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	4a0c      	ldr	r2, [pc, #48]	; (8002b68 <HAL_ADC_MspInit+0x70>)
 8002b36:	f043 0304 	orr.w	r3, r3, #4
 8002b3a:	6193      	str	r3, [r2, #24]
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_ADC_MspInit+0x70>)
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	60bb      	str	r3, [r7, #8]
 8002b46:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b50:	f107 0310 	add.w	r3, r7, #16
 8002b54:	4619      	mov	r1, r3
 8002b56:	4805      	ldr	r0, [pc, #20]	; (8002b6c <HAL_ADC_MspInit+0x74>)
 8002b58:	f000 ff6a 	bl	8003a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002b5c:	bf00      	nop
 8002b5e:	3720      	adds	r7, #32
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40012400 	.word	0x40012400
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	40010800 	.word	0x40010800

08002b70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b78:	f107 0310 	add.w	r3, r7, #16
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a15      	ldr	r2, [pc, #84]	; (8002be0 <HAL_I2C_MspInit+0x70>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d123      	bne.n	8002bd8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b90:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <HAL_I2C_MspInit+0x74>)
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	4a13      	ldr	r2, [pc, #76]	; (8002be4 <HAL_I2C_MspInit+0x74>)
 8002b96:	f043 0308 	orr.w	r3, r3, #8
 8002b9a:	6193      	str	r3, [r2, #24]
 8002b9c:	4b11      	ldr	r3, [pc, #68]	; (8002be4 <HAL_I2C_MspInit+0x74>)
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	f003 0308 	and.w	r3, r3, #8
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ba8:	23c0      	movs	r3, #192	; 0xc0
 8002baa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bac:	2312      	movs	r3, #18
 8002bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb4:	f107 0310 	add.w	r3, r7, #16
 8002bb8:	4619      	mov	r1, r3
 8002bba:	480b      	ldr	r0, [pc, #44]	; (8002be8 <HAL_I2C_MspInit+0x78>)
 8002bbc:	f000 ff38 	bl	8003a30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bc0:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <HAL_I2C_MspInit+0x74>)
 8002bc2:	69db      	ldr	r3, [r3, #28]
 8002bc4:	4a07      	ldr	r2, [pc, #28]	; (8002be4 <HAL_I2C_MspInit+0x74>)
 8002bc6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bca:	61d3      	str	r3, [r2, #28]
 8002bcc:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <HAL_I2C_MspInit+0x74>)
 8002bce:	69db      	ldr	r3, [r3, #28]
 8002bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002bd8:	bf00      	nop
 8002bda:	3720      	adds	r7, #32
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40005400 	.word	0x40005400
 8002be4:	40021000 	.word	0x40021000
 8002be8:	40010c00 	.word	0x40010c00

08002bec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b08a      	sub	sp, #40	; 0x28
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf4:	f107 0318 	add.w	r3, r7, #24
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	605a      	str	r2, [r3, #4]
 8002bfe:	609a      	str	r2, [r3, #8]
 8002c00:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a31      	ldr	r2, [pc, #196]	; (8002ccc <HAL_SPI_MspInit+0xe0>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d130      	bne.n	8002c6e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002c0c:	4b30      	ldr	r3, [pc, #192]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	4a2f      	ldr	r2, [pc, #188]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c16:	6193      	str	r3, [r2, #24]
 8002c18:	4b2d      	ldr	r3, [pc, #180]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c24:	4b2a      	ldr	r3, [pc, #168]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	4a29      	ldr	r2, [pc, #164]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c2a:	f043 0304 	orr.w	r3, r3, #4
 8002c2e:	6193      	str	r3, [r2, #24]
 8002c30:	4b27      	ldr	r3, [pc, #156]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	f003 0304 	and.w	r3, r3, #4
 8002c38:	613b      	str	r3, [r7, #16]
 8002c3a:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002c3c:	23a0      	movs	r3, #160	; 0xa0
 8002c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c40:	2302      	movs	r3, #2
 8002c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c44:	2303      	movs	r3, #3
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c48:	f107 0318 	add.w	r3, r7, #24
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4821      	ldr	r0, [pc, #132]	; (8002cd4 <HAL_SPI_MspInit+0xe8>)
 8002c50:	f000 feee 	bl	8003a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c54:	2340      	movs	r3, #64	; 0x40
 8002c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c60:	f107 0318 	add.w	r3, r7, #24
 8002c64:	4619      	mov	r1, r3
 8002c66:	481b      	ldr	r0, [pc, #108]	; (8002cd4 <HAL_SPI_MspInit+0xe8>)
 8002c68:	f000 fee2 	bl	8003a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002c6c:	e029      	b.n	8002cc2 <HAL_SPI_MspInit+0xd6>
  else if(hspi->Instance==SPI2)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a19      	ldr	r2, [pc, #100]	; (8002cd8 <HAL_SPI_MspInit+0xec>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d124      	bne.n	8002cc2 <HAL_SPI_MspInit+0xd6>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002c78:	4b15      	ldr	r3, [pc, #84]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	4a14      	ldr	r2, [pc, #80]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c82:	61d3      	str	r3, [r2, #28]
 8002c84:	4b12      	ldr	r3, [pc, #72]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c86:	69db      	ldr	r3, [r3, #28]
 8002c88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c90:	4b0f      	ldr	r3, [pc, #60]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	4a0e      	ldr	r2, [pc, #56]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c96:	f043 0308 	orr.w	r3, r3, #8
 8002c9a:	6193      	str	r3, [r2, #24]
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	; (8002cd0 <HAL_SPI_MspInit+0xe4>)
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	f003 0308 	and.w	r3, r3, #8
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002ca8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb6:	f107 0318 	add.w	r3, r7, #24
 8002cba:	4619      	mov	r1, r3
 8002cbc:	4807      	ldr	r0, [pc, #28]	; (8002cdc <HAL_SPI_MspInit+0xf0>)
 8002cbe:	f000 feb7 	bl	8003a30 <HAL_GPIO_Init>
}
 8002cc2:	bf00      	nop
 8002cc4:	3728      	adds	r7, #40	; 0x28
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40013000 	.word	0x40013000
 8002cd0:	40021000 	.word	0x40021000
 8002cd4:	40010800 	.word	0x40010800
 8002cd8:	40003800 	.word	0x40003800
 8002cdc:	40010c00 	.word	0x40010c00

08002ce0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08a      	sub	sp, #40	; 0x28
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce8:	f107 0318 	add.w	r3, r7, #24
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a37      	ldr	r2, [pc, #220]	; (8002dd8 <HAL_UART_MspInit+0xf8>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d132      	bne.n	8002d66 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d00:	4b36      	ldr	r3, [pc, #216]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	4a35      	ldr	r2, [pc, #212]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d0a:	6193      	str	r3, [r2, #24]
 8002d0c:	4b33      	ldr	r3, [pc, #204]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d14:	617b      	str	r3, [r7, #20]
 8002d16:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d18:	4b30      	ldr	r3, [pc, #192]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	4a2f      	ldr	r2, [pc, #188]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d1e:	f043 0304 	orr.w	r3, r3, #4
 8002d22:	6193      	str	r3, [r2, #24]
 8002d24:	4b2d      	ldr	r3, [pc, #180]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	f003 0304 	and.w	r3, r3, #4
 8002d2c:	613b      	str	r3, [r7, #16]
 8002d2e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d36:	2302      	movs	r3, #2
 8002d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d3e:	f107 0318 	add.w	r3, r7, #24
 8002d42:	4619      	mov	r1, r3
 8002d44:	4826      	ldr	r0, [pc, #152]	; (8002de0 <HAL_UART_MspInit+0x100>)
 8002d46:	f000 fe73 	bl	8003a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d50:	2300      	movs	r3, #0
 8002d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d58:	f107 0318 	add.w	r3, r7, #24
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4820      	ldr	r0, [pc, #128]	; (8002de0 <HAL_UART_MspInit+0x100>)
 8002d60:	f000 fe66 	bl	8003a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d64:	e034      	b.n	8002dd0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1e      	ldr	r2, [pc, #120]	; (8002de4 <HAL_UART_MspInit+0x104>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d12f      	bne.n	8002dd0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d70:	4b1a      	ldr	r3, [pc, #104]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d72:	69db      	ldr	r3, [r3, #28]
 8002d74:	4a19      	ldr	r2, [pc, #100]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d7a:	61d3      	str	r3, [r2, #28]
 8002d7c:	4b17      	ldr	r3, [pc, #92]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d88:	4b14      	ldr	r3, [pc, #80]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	4a13      	ldr	r2, [pc, #76]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d8e:	f043 0304 	orr.w	r3, r3, #4
 8002d92:	6193      	str	r3, [r2, #24]
 8002d94:	4b11      	ldr	r3, [pc, #68]	; (8002ddc <HAL_UART_MspInit+0xfc>)
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	60bb      	str	r3, [r7, #8]
 8002d9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002da0:	2304      	movs	r3, #4
 8002da2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da4:	2302      	movs	r3, #2
 8002da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002da8:	2303      	movs	r3, #3
 8002daa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dac:	f107 0318 	add.w	r3, r7, #24
 8002db0:	4619      	mov	r1, r3
 8002db2:	480b      	ldr	r0, [pc, #44]	; (8002de0 <HAL_UART_MspInit+0x100>)
 8002db4:	f000 fe3c 	bl	8003a30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002db8:	2308      	movs	r3, #8
 8002dba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc4:	f107 0318 	add.w	r3, r7, #24
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4805      	ldr	r0, [pc, #20]	; (8002de0 <HAL_UART_MspInit+0x100>)
 8002dcc:	f000 fe30 	bl	8003a30 <HAL_GPIO_Init>
}
 8002dd0:	bf00      	nop
 8002dd2:	3728      	adds	r7, #40	; 0x28
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40013800 	.word	0x40013800
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	40010800 	.word	0x40010800
 8002de4:	40004400 	.word	0x40004400

08002de8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08e      	sub	sp, #56	; 0x38
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002df0:	2300      	movs	r3, #0
 8002df2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002df4:	2300      	movs	r3, #0
 8002df6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002dfe:	4b34      	ldr	r3, [pc, #208]	; (8002ed0 <HAL_InitTick+0xe8>)
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	4a33      	ldr	r2, [pc, #204]	; (8002ed0 <HAL_InitTick+0xe8>)
 8002e04:	f043 0304 	orr.w	r3, r3, #4
 8002e08:	61d3      	str	r3, [r2, #28]
 8002e0a:	4b31      	ldr	r3, [pc, #196]	; (8002ed0 <HAL_InitTick+0xe8>)
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f003 0304 	and.w	r3, r3, #4
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e16:	f107 0210 	add.w	r2, r7, #16
 8002e1a:	f107 0314 	add.w	r3, r7, #20
 8002e1e:	4611      	mov	r1, r2
 8002e20:	4618      	mov	r0, r3
 8002e22:	f002 fd1b 	bl	800585c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d103      	bne.n	8002e38 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002e30:	f002 fcec 	bl	800580c <HAL_RCC_GetPCLK1Freq>
 8002e34:	6378      	str	r0, [r7, #52]	; 0x34
 8002e36:	e004      	b.n	8002e42 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002e38:	f002 fce8 	bl	800580c <HAL_RCC_GetPCLK1Freq>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e44:	4a23      	ldr	r2, [pc, #140]	; (8002ed4 <HAL_InitTick+0xec>)
 8002e46:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4a:	0c9b      	lsrs	r3, r3, #18
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002e50:	4b21      	ldr	r3, [pc, #132]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e52:	4a22      	ldr	r2, [pc, #136]	; (8002edc <HAL_InitTick+0xf4>)
 8002e54:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002e56:	4b20      	ldr	r3, [pc, #128]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e58:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e5c:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002e5e:	4a1e      	ldr	r2, [pc, #120]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e62:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8002e64:	4b1c      	ldr	r3, [pc, #112]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e6a:	4b1b      	ldr	r3, [pc, #108]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e70:	4b19      	ldr	r3, [pc, #100]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002e76:	4818      	ldr	r0, [pc, #96]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e78:	f003 f862 	bl	8005f40 <HAL_TIM_Base_Init>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002e82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d11b      	bne.n	8002ec2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002e8a:	4813      	ldr	r0, [pc, #76]	; (8002ed8 <HAL_InitTick+0xf0>)
 8002e8c:	f003 f8b0 	bl	8005ff0 <HAL_TIM_Base_Start_IT>
 8002e90:	4603      	mov	r3, r0
 8002e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002e96:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d111      	bne.n	8002ec2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e9e:	201e      	movs	r0, #30
 8002ea0:	f000 fdb7 	bl	8003a12 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2b0f      	cmp	r3, #15
 8002ea8:	d808      	bhi.n	8002ebc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	201e      	movs	r0, #30
 8002eb0:	f000 fd93 	bl	80039da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002eb4:	4a0a      	ldr	r2, [pc, #40]	; (8002ee0 <HAL_InitTick+0xf8>)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6013      	str	r3, [r2, #0]
 8002eba:	e002      	b.n	8002ec2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002ec2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3738      	adds	r7, #56	; 0x38
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	431bde83 	.word	0x431bde83
 8002ed8:	20002274 	.word	0x20002274
 8002edc:	40000800 	.word	0x40000800
 8002ee0:	2000001c 	.word	0x2000001c

08002ee4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
	 ILI9341_WriteString(0, 54, " NMI_Handler Exception", Font_11x18, WHITE, MYFON);
 8002eea:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <NMI_Handler+0x28>)
 8002eec:	f642 1265 	movw	r2, #10597	; 0x2965
 8002ef0:	9202      	str	r2, [sp, #8]
 8002ef2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ef6:	9201      	str	r2, [sp, #4]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	9200      	str	r2, [sp, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a04      	ldr	r2, [pc, #16]	; (8002f10 <NMI_Handler+0x2c>)
 8002f00:	2136      	movs	r1, #54	; 0x36
 8002f02:	2000      	movs	r0, #0
 8002f04:	f7fe fcff 	bl	8001906 <ILI9341_WriteString>
  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f08:	e7fe      	b.n	8002f08 <NMI_Handler+0x24>
 8002f0a:	bf00      	nop
 8002f0c:	20000004 	.word	0x20000004
 8002f10:	0800e0dc 	.word	0x0800e0dc

08002f14 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af04      	add	r7, sp, #16

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  ILI9341_WriteString(0, 54, "HardFault_Handler Exception", Font_11x18, WHITE, MYFON);
 8002f1a:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <HardFault_Handler+0x28>)
 8002f1c:	f642 1265 	movw	r2, #10597	; 0x2965
 8002f20:	9202      	str	r2, [sp, #8]
 8002f22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f26:	9201      	str	r2, [sp, #4]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	9200      	str	r2, [sp, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a04      	ldr	r2, [pc, #16]	; (8002f40 <HardFault_Handler+0x2c>)
 8002f30:	2136      	movs	r1, #54	; 0x36
 8002f32:	2000      	movs	r0, #0
 8002f34:	f7fe fce7 	bl	8001906 <ILI9341_WriteString>
 8002f38:	e7ef      	b.n	8002f1a <HardFault_Handler+0x6>
 8002f3a:	bf00      	nop
 8002f3c:	20000004 	.word	0x20000004
 8002f40:	0800e0f4 	.word	0x0800e0f4

08002f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	ILI9341_WriteString(0, 54, "MemManage_Handler Exception", Font_11x18, WHITE, MYFON);
 8002f4a:	4b08      	ldr	r3, [pc, #32]	; (8002f6c <MemManage_Handler+0x28>)
 8002f4c:	f642 1265 	movw	r2, #10597	; 0x2965
 8002f50:	9202      	str	r2, [sp, #8]
 8002f52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f56:	9201      	str	r2, [sp, #4]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	9200      	str	r2, [sp, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a04      	ldr	r2, [pc, #16]	; (8002f70 <MemManage_Handler+0x2c>)
 8002f60:	2136      	movs	r1, #54	; 0x36
 8002f62:	2000      	movs	r0, #0
 8002f64:	f7fe fccf 	bl	8001906 <ILI9341_WriteString>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f68:	e7fe      	b.n	8002f68 <MemManage_Handler+0x24>
 8002f6a:	bf00      	nop
 8002f6c:	20000004 	.word	0x20000004
 8002f70:	0800e110 	.word	0x0800e110

08002f74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f78:	e7fe      	b.n	8002f78 <BusFault_Handler+0x4>

08002f7a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f7a:	b480      	push	{r7}
 8002f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f7e:	e7fe      	b.n	8002f7e <UsageFault_Handler+0x4>

08002f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f84:	bf00      	nop
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr

08002f8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002f90:	4802      	ldr	r0, [pc, #8]	; (8002f9c <TIM4_IRQHandler+0x10>)
 8002f92:	f003 f87f 	bl	8006094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002f96:	bf00      	nop
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20002274 	.word	0x20002274

08002fa0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	af00      	add	r7, sp, #0
  return 1;
 8002fa4:	2301      	movs	r3, #1
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr

08002fae <_kill>:

int _kill(int pid, int sig)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002fb8:	f006 fb50 	bl	800965c <__errno>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2216      	movs	r2, #22
 8002fc0:	601a      	str	r2, [r3, #0]
  return -1;
 8002fc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3708      	adds	r7, #8
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <_exit>:

void _exit (int status)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b082      	sub	sp, #8
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002fd6:	f04f 31ff 	mov.w	r1, #4294967295
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff ffe7 	bl	8002fae <_kill>
  while (1) {}    /* Make sure we hang here */
 8002fe0:	e7fe      	b.n	8002fe0 <_exit+0x12>

08002fe2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b086      	sub	sp, #24
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fee:	2300      	movs	r3, #0
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	e00a      	b.n	800300a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ff4:	f3af 8000 	nop.w
 8002ff8:	4601      	mov	r1, r0
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	60ba      	str	r2, [r7, #8]
 8003000:	b2ca      	uxtb	r2, r1
 8003002:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	3301      	adds	r3, #1
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	429a      	cmp	r2, r3
 8003010:	dbf0      	blt.n	8002ff4 <_read+0x12>
  }

  return len;
 8003012:	687b      	ldr	r3, [r7, #4]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}

0800301c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	60f8      	str	r0, [r7, #12]
 8003024:	60b9      	str	r1, [r7, #8]
 8003026:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]
 800302c:	e009      	b.n	8003042 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	1c5a      	adds	r2, r3, #1
 8003032:	60ba      	str	r2, [r7, #8]
 8003034:	781b      	ldrb	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	3301      	adds	r3, #1
 8003040:	617b      	str	r3, [r7, #20]
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	429a      	cmp	r2, r3
 8003048:	dbf1      	blt.n	800302e <_write+0x12>
  }
  return len;
 800304a:	687b      	ldr	r3, [r7, #4]
}
 800304c:	4618      	mov	r0, r3
 800304e:	3718      	adds	r7, #24
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <_close>:

int _close(int file)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800305c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003060:	4618      	mov	r0, r3
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr

0800306a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800307a:	605a      	str	r2, [r3, #4]
  return 0;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	bc80      	pop	{r7}
 8003086:	4770      	bx	lr

08003088 <_isatty>:

int _isatty(int file)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003090:	2301      	movs	r3, #1
}
 8003092:	4618      	mov	r0, r3
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	bc80      	pop	{r7}
 800309a:	4770      	bx	lr

0800309c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b086      	sub	sp, #24
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030bc:	4a14      	ldr	r2, [pc, #80]	; (8003110 <_sbrk+0x5c>)
 80030be:	4b15      	ldr	r3, [pc, #84]	; (8003114 <_sbrk+0x60>)
 80030c0:	1ad3      	subs	r3, r2, r3
 80030c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030c8:	4b13      	ldr	r3, [pc, #76]	; (8003118 <_sbrk+0x64>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d102      	bne.n	80030d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030d0:	4b11      	ldr	r3, [pc, #68]	; (8003118 <_sbrk+0x64>)
 80030d2:	4a12      	ldr	r2, [pc, #72]	; (800311c <_sbrk+0x68>)
 80030d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030d6:	4b10      	ldr	r3, [pc, #64]	; (8003118 <_sbrk+0x64>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4413      	add	r3, r2
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d207      	bcs.n	80030f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030e4:	f006 faba 	bl	800965c <__errno>
 80030e8:	4603      	mov	r3, r0
 80030ea:	220c      	movs	r2, #12
 80030ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030ee:	f04f 33ff 	mov.w	r3, #4294967295
 80030f2:	e009      	b.n	8003108 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030f4:	4b08      	ldr	r3, [pc, #32]	; (8003118 <_sbrk+0x64>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <_sbrk+0x64>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4413      	add	r3, r2
 8003102:	4a05      	ldr	r2, [pc, #20]	; (8003118 <_sbrk+0x64>)
 8003104:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003106:	68fb      	ldr	r3, [r7, #12]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	20005000 	.word	0x20005000
 8003114:	00000400 	.word	0x00000400
 8003118:	200022bc 	.word	0x200022bc
 800311c:	20003c20 	.word	0x20003c20

08003120 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
;    bl  SystemInit
 800312c:	f7ff fff8 	bl	8003120 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003130:	480b      	ldr	r0, [pc, #44]	; (8003160 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003132:	490c      	ldr	r1, [pc, #48]	; (8003164 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003134:	4a0c      	ldr	r2, [pc, #48]	; (8003168 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003138:	e002      	b.n	8003140 <LoopCopyDataInit>

0800313a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800313a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800313c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800313e:	3304      	adds	r3, #4

08003140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003144:	d3f9      	bcc.n	800313a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003146:	4a09      	ldr	r2, [pc, #36]	; (800316c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003148:	4c09      	ldr	r4, [pc, #36]	; (8003170 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800314a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800314c:	e001      	b.n	8003152 <LoopFillZerobss>

0800314e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800314e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003150:	3204      	adds	r2, #4

08003152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003154:	d3fb      	bcc.n	800314e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003156:	f006 fa87 	bl	8009668 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800315a:	f7fe fe37 	bl	8001dcc <main>
  bx lr
 800315e:	4770      	bx	lr
  ldr r0, =_sdata
 8003160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003164:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 8003168:	0800f4d4 	.word	0x0800f4d4
  ldr r2, =_sbss
 800316c:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8003170:	20003c1c 	.word	0x20003c1c

08003174 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003174:	e7fe      	b.n	8003174 <ADC1_2_IRQHandler>
	...

08003178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800317c:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <HAL_Init+0x28>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a07      	ldr	r2, [pc, #28]	; (80031a0 <HAL_Init+0x28>)
 8003182:	f043 0310 	orr.w	r3, r3, #16
 8003186:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003188:	2003      	movs	r0, #3
 800318a:	f000 fc1b 	bl	80039c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800318e:	200f      	movs	r0, #15
 8003190:	f7ff fe2a 	bl	8002de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003194:	f7ff fc78 	bl	8002a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40022000 	.word	0x40022000

080031a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031a8:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <HAL_IncTick+0x1c>)
 80031aa:	781b      	ldrb	r3, [r3, #0]
 80031ac:	461a      	mov	r2, r3
 80031ae:	4b05      	ldr	r3, [pc, #20]	; (80031c4 <HAL_IncTick+0x20>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4413      	add	r3, r2
 80031b4:	4a03      	ldr	r2, [pc, #12]	; (80031c4 <HAL_IncTick+0x20>)
 80031b6:	6013      	str	r3, [r2, #0]
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	20000020 	.word	0x20000020
 80031c4:	200022c0 	.word	0x200022c0

080031c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  return uwTick;
 80031cc:	4b02      	ldr	r3, [pc, #8]	; (80031d8 <HAL_GetTick+0x10>)
 80031ce:	681b      	ldr	r3, [r3, #0]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr
 80031d8:	200022c0 	.word	0x200022c0

080031dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031e4:	f7ff fff0 	bl	80031c8 <HAL_GetTick>
 80031e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f4:	d005      	beq.n	8003202 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031f6:	4b0a      	ldr	r3, [pc, #40]	; (8003220 <HAL_Delay+0x44>)
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	461a      	mov	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4413      	add	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003202:	bf00      	nop
 8003204:	f7ff ffe0 	bl	80031c8 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	429a      	cmp	r2, r3
 8003212:	d8f7      	bhi.n	8003204 <HAL_Delay+0x28>
  {
  }
}
 8003214:	bf00      	nop
 8003216:	bf00      	nop
 8003218:	3710      	adds	r7, #16
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	20000020 	.word	0x20000020

08003224 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b086      	sub	sp, #24
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800322c:	2300      	movs	r3, #0
 800322e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003230:	2300      	movs	r3, #0
 8003232:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d101      	bne.n	8003246 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e0be      	b.n	80033c4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003250:	2b00      	cmp	r3, #0
 8003252:	d109      	bne.n	8003268 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7ff fc48 	bl	8002af8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 fabf 	bl	80037ec <ADC_ConversionStop_Disable>
 800326e:	4603      	mov	r3, r0
 8003270:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003276:	f003 0310 	and.w	r3, r3, #16
 800327a:	2b00      	cmp	r3, #0
 800327c:	f040 8099 	bne.w	80033b2 <HAL_ADC_Init+0x18e>
 8003280:	7dfb      	ldrb	r3, [r7, #23]
 8003282:	2b00      	cmp	r3, #0
 8003284:	f040 8095 	bne.w	80033b2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003290:	f023 0302 	bic.w	r3, r3, #2
 8003294:	f043 0202 	orr.w	r2, r3, #2
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032a4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	7b1b      	ldrb	r3, [r3, #12]
 80032aa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032ac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032bc:	d003      	beq.n	80032c6 <HAL_ADC_Init+0xa2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d102      	bne.n	80032cc <HAL_ADC_Init+0xa8>
 80032c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032ca:	e000      	b.n	80032ce <HAL_ADC_Init+0xaa>
 80032cc:	2300      	movs	r3, #0
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	7d1b      	ldrb	r3, [r3, #20]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d119      	bne.n	8003310 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	7b1b      	ldrb	r3, [r3, #12]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d109      	bne.n	80032f8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	3b01      	subs	r3, #1
 80032ea:	035a      	lsls	r2, r3, #13
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032f4:	613b      	str	r3, [r7, #16]
 80032f6:	e00b      	b.n	8003310 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032fc:	f043 0220 	orr.w	r2, r3, #32
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003308:	f043 0201 	orr.w	r2, r3, #1
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	430a      	orrs	r2, r1
 8003322:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	689a      	ldr	r2, [r3, #8]
 800332a:	4b28      	ldr	r3, [pc, #160]	; (80033cc <HAL_ADC_Init+0x1a8>)
 800332c:	4013      	ands	r3, r2
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	6812      	ldr	r2, [r2, #0]
 8003332:	68b9      	ldr	r1, [r7, #8]
 8003334:	430b      	orrs	r3, r1
 8003336:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003340:	d003      	beq.n	800334a <HAL_ADC_Init+0x126>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d104      	bne.n	8003354 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	3b01      	subs	r3, #1
 8003350:	051b      	lsls	r3, r3, #20
 8003352:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800335a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68fa      	ldr	r2, [r7, #12]
 8003364:	430a      	orrs	r2, r1
 8003366:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	4b18      	ldr	r3, [pc, #96]	; (80033d0 <HAL_ADC_Init+0x1ac>)
 8003370:	4013      	ands	r3, r2
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	429a      	cmp	r2, r3
 8003376:	d10b      	bne.n	8003390 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003382:	f023 0303 	bic.w	r3, r3, #3
 8003386:	f043 0201 	orr.w	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800338e:	e018      	b.n	80033c2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003394:	f023 0312 	bic.w	r3, r3, #18
 8003398:	f043 0210 	orr.w	r2, r3, #16
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a4:	f043 0201 	orr.w	r2, r3, #1
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033b0:	e007      	b.n	80033c2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b6:	f043 0210 	orr.w	r2, r3, #16
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80033c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3718      	adds	r7, #24
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	ffe1f7fd 	.word	0xffe1f7fd
 80033d0:	ff1f0efe 	.word	0xff1f0efe

080033d4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d101      	bne.n	80033ee <HAL_ADC_Start+0x1a>
 80033ea:	2302      	movs	r3, #2
 80033ec:	e098      	b.n	8003520 <HAL_ADC_Start+0x14c>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f000 f99e 	bl	8003738 <ADC_Enable>
 80033fc:	4603      	mov	r3, r0
 80033fe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003400:	7bfb      	ldrb	r3, [r7, #15]
 8003402:	2b00      	cmp	r3, #0
 8003404:	f040 8087 	bne.w	8003516 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003410:	f023 0301 	bic.w	r3, r3, #1
 8003414:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a41      	ldr	r2, [pc, #260]	; (8003528 <HAL_ADC_Start+0x154>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d105      	bne.n	8003432 <HAL_ADC_Start+0x5e>
 8003426:	4b41      	ldr	r3, [pc, #260]	; (800352c <HAL_ADC_Start+0x158>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d115      	bne.n	800345e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003436:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003448:	2b00      	cmp	r3, #0
 800344a:	d026      	beq.n	800349a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003450:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003454:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800345c:	e01d      	b.n	800349a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003462:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a2f      	ldr	r2, [pc, #188]	; (800352c <HAL_ADC_Start+0x158>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d004      	beq.n	800347e <HAL_ADC_Start+0xaa>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a2b      	ldr	r2, [pc, #172]	; (8003528 <HAL_ADC_Start+0x154>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d10d      	bne.n	800349a <HAL_ADC_Start+0xc6>
 800347e:	4b2b      	ldr	r3, [pc, #172]	; (800352c <HAL_ADC_Start+0x158>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003486:	2b00      	cmp	r3, #0
 8003488:	d007      	beq.n	800349a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800348e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003492:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d006      	beq.n	80034b4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034aa:	f023 0206 	bic.w	r2, r3, #6
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80034b2:	e002      	b.n	80034ba <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f06f 0202 	mvn.w	r2, #2
 80034ca:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80034d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80034da:	d113      	bne.n	8003504 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034e0:	4a11      	ldr	r2, [pc, #68]	; (8003528 <HAL_ADC_Start+0x154>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d105      	bne.n	80034f2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80034e6:	4b11      	ldr	r3, [pc, #68]	; (800352c <HAL_ADC_Start+0x158>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d108      	bne.n	8003504 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689a      	ldr	r2, [r3, #8]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003500:	609a      	str	r2, [r3, #8]
 8003502:	e00c      	b.n	800351e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689a      	ldr	r2, [r3, #8]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003512:	609a      	str	r2, [r3, #8]
 8003514:	e003      	b.n	800351e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800351e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	40012800 	.word	0x40012800
 800352c:	40012400 	.word	0x40012400

08003530 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800353e:	4618      	mov	r0, r3
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	bc80      	pop	{r7}
 8003546:	4770      	bx	lr

08003548 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003552:	2300      	movs	r3, #0
 8003554:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003556:	2300      	movs	r3, #0
 8003558:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003560:	2b01      	cmp	r3, #1
 8003562:	d101      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x20>
 8003564:	2302      	movs	r3, #2
 8003566:	e0dc      	b.n	8003722 <HAL_ADC_ConfigChannel+0x1da>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b06      	cmp	r3, #6
 8003576:	d81c      	bhi.n	80035b2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	3b05      	subs	r3, #5
 800358a:	221f      	movs	r2, #31
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	4019      	ands	r1, r3
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	6818      	ldr	r0, [r3, #0]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685a      	ldr	r2, [r3, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	3b05      	subs	r3, #5
 80035a4:	fa00 f203 	lsl.w	r2, r0, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	430a      	orrs	r2, r1
 80035ae:	635a      	str	r2, [r3, #52]	; 0x34
 80035b0:	e03c      	b.n	800362c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b0c      	cmp	r3, #12
 80035b8:	d81c      	bhi.n	80035f4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4413      	add	r3, r2
 80035ca:	3b23      	subs	r3, #35	; 0x23
 80035cc:	221f      	movs	r2, #31
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	4019      	ands	r1, r3
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6818      	ldr	r0, [r3, #0]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	4613      	mov	r3, r2
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	4413      	add	r3, r2
 80035e4:	3b23      	subs	r3, #35	; 0x23
 80035e6:	fa00 f203 	lsl.w	r2, r0, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	430a      	orrs	r2, r1
 80035f0:	631a      	str	r2, [r3, #48]	; 0x30
 80035f2:	e01b      	b.n	800362c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	4613      	mov	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4413      	add	r3, r2
 8003604:	3b41      	subs	r3, #65	; 0x41
 8003606:	221f      	movs	r2, #31
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	4019      	ands	r1, r3
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	6818      	ldr	r0, [r3, #0]
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	3b41      	subs	r3, #65	; 0x41
 8003620:	fa00 f203 	lsl.w	r2, r0, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	430a      	orrs	r2, r1
 800362a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2b09      	cmp	r3, #9
 8003632:	d91c      	bls.n	800366e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68d9      	ldr	r1, [r3, #12]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	4613      	mov	r3, r2
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	4413      	add	r3, r2
 8003644:	3b1e      	subs	r3, #30
 8003646:	2207      	movs	r2, #7
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	43db      	mvns	r3, r3
 800364e:	4019      	ands	r1, r3
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	6898      	ldr	r0, [r3, #8]
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	4613      	mov	r3, r2
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	4413      	add	r3, r2
 800365e:	3b1e      	subs	r3, #30
 8003660:	fa00 f203 	lsl.w	r2, r0, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	430a      	orrs	r2, r1
 800366a:	60da      	str	r2, [r3, #12]
 800366c:	e019      	b.n	80036a2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6919      	ldr	r1, [r3, #16]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	4613      	mov	r3, r2
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	4413      	add	r3, r2
 800367e:	2207      	movs	r2, #7
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	43db      	mvns	r3, r3
 8003686:	4019      	ands	r1, r3
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	6898      	ldr	r0, [r3, #8]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4613      	mov	r3, r2
 8003692:	005b      	lsls	r3, r3, #1
 8003694:	4413      	add	r3, r2
 8003696:	fa00 f203 	lsl.w	r2, r0, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	430a      	orrs	r2, r1
 80036a0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2b10      	cmp	r3, #16
 80036a8:	d003      	beq.n	80036b2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036ae:	2b11      	cmp	r3, #17
 80036b0:	d132      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a1d      	ldr	r2, [pc, #116]	; (800372c <HAL_ADC_ConfigChannel+0x1e4>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d125      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d126      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80036d8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2b10      	cmp	r3, #16
 80036e0:	d11a      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036e2:	4b13      	ldr	r3, [pc, #76]	; (8003730 <HAL_ADC_ConfigChannel+0x1e8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a13      	ldr	r2, [pc, #76]	; (8003734 <HAL_ADC_ConfigChannel+0x1ec>)
 80036e8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ec:	0c9a      	lsrs	r2, r3, #18
 80036ee:	4613      	mov	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036f8:	e002      	b.n	8003700 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	3b01      	subs	r3, #1
 80036fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d1f9      	bne.n	80036fa <HAL_ADC_ConfigChannel+0x1b2>
 8003706:	e007      	b.n	8003718 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370c:	f043 0220 	orr.w	r2, r3, #32
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003720:	7bfb      	ldrb	r3, [r7, #15]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr
 800372c:	40012400 	.word	0x40012400
 8003730:	20000018 	.word	0x20000018
 8003734:	431bde83 	.word	0x431bde83

08003738 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003744:	2300      	movs	r3, #0
 8003746:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b01      	cmp	r3, #1
 8003754:	d040      	beq.n	80037d8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f042 0201 	orr.w	r2, r2, #1
 8003764:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003766:	4b1f      	ldr	r3, [pc, #124]	; (80037e4 <ADC_Enable+0xac>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1f      	ldr	r2, [pc, #124]	; (80037e8 <ADC_Enable+0xb0>)
 800376c:	fba2 2303 	umull	r2, r3, r2, r3
 8003770:	0c9b      	lsrs	r3, r3, #18
 8003772:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003774:	e002      	b.n	800377c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	3b01      	subs	r3, #1
 800377a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1f9      	bne.n	8003776 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003782:	f7ff fd21 	bl	80031c8 <HAL_GetTick>
 8003786:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003788:	e01f      	b.n	80037ca <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800378a:	f7ff fd1d 	bl	80031c8 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d918      	bls.n	80037ca <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d011      	beq.n	80037ca <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037aa:	f043 0210 	orr.w	r2, r3, #16
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b6:	f043 0201 	orr.w	r2, r3, #1
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e007      	b.n	80037da <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d1d8      	bne.n	800378a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	20000018 	.word	0x20000018
 80037e8:	431bde83 	.word	0x431bde83

080037ec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037f4:	2300      	movs	r3, #0
 80037f6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b01      	cmp	r3, #1
 8003804:	d12e      	bne.n	8003864 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 0201 	bic.w	r2, r2, #1
 8003814:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003816:	f7ff fcd7 	bl	80031c8 <HAL_GetTick>
 800381a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800381c:	e01b      	b.n	8003856 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800381e:	f7ff fcd3 	bl	80031c8 <HAL_GetTick>
 8003822:	4602      	mov	r2, r0
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	1ad3      	subs	r3, r2, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d914      	bls.n	8003856 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	2b01      	cmp	r3, #1
 8003838:	d10d      	bne.n	8003856 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383e:	f043 0210 	orr.w	r2, r3, #16
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384a:	f043 0201 	orr.w	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e007      	b.n	8003866 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b01      	cmp	r3, #1
 8003862:	d0dc      	beq.n	800381e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
	...

08003870 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003880:	4b0c      	ldr	r3, [pc, #48]	; (80038b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800388c:	4013      	ands	r3, r2
 800388e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003898:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800389c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038a2:	4a04      	ldr	r2, [pc, #16]	; (80038b4 <__NVIC_SetPriorityGrouping+0x44>)
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	60d3      	str	r3, [r2, #12]
}
 80038a8:	bf00      	nop
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr
 80038b2:	bf00      	nop
 80038b4:	e000ed00 	.word	0xe000ed00

080038b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038bc:	4b04      	ldr	r3, [pc, #16]	; (80038d0 <__NVIC_GetPriorityGrouping+0x18>)
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	0a1b      	lsrs	r3, r3, #8
 80038c2:	f003 0307 	and.w	r3, r3, #7
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bc80      	pop	{r7}
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	e000ed00 	.word	0xe000ed00

080038d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b083      	sub	sp, #12
 80038d8:	af00      	add	r7, sp, #0
 80038da:	4603      	mov	r3, r0
 80038dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	db0b      	blt.n	80038fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	f003 021f 	and.w	r2, r3, #31
 80038ec:	4906      	ldr	r1, [pc, #24]	; (8003908 <__NVIC_EnableIRQ+0x34>)
 80038ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038f2:	095b      	lsrs	r3, r3, #5
 80038f4:	2001      	movs	r0, #1
 80038f6:	fa00 f202 	lsl.w	r2, r0, r2
 80038fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr
 8003908:	e000e100 	.word	0xe000e100

0800390c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	4603      	mov	r3, r0
 8003914:	6039      	str	r1, [r7, #0]
 8003916:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391c:	2b00      	cmp	r3, #0
 800391e:	db0a      	blt.n	8003936 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	b2da      	uxtb	r2, r3
 8003924:	490c      	ldr	r1, [pc, #48]	; (8003958 <__NVIC_SetPriority+0x4c>)
 8003926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800392a:	0112      	lsls	r2, r2, #4
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	440b      	add	r3, r1
 8003930:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003934:	e00a      	b.n	800394c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	b2da      	uxtb	r2, r3
 800393a:	4908      	ldr	r1, [pc, #32]	; (800395c <__NVIC_SetPriority+0x50>)
 800393c:	79fb      	ldrb	r3, [r7, #7]
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	3b04      	subs	r3, #4
 8003944:	0112      	lsls	r2, r2, #4
 8003946:	b2d2      	uxtb	r2, r2
 8003948:	440b      	add	r3, r1
 800394a:	761a      	strb	r2, [r3, #24]
}
 800394c:	bf00      	nop
 800394e:	370c      	adds	r7, #12
 8003950:	46bd      	mov	sp, r7
 8003952:	bc80      	pop	{r7}
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	e000e100 	.word	0xe000e100
 800395c:	e000ed00 	.word	0xe000ed00

08003960 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003960:	b480      	push	{r7}
 8003962:	b089      	sub	sp, #36	; 0x24
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f003 0307 	and.w	r3, r3, #7
 8003972:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f1c3 0307 	rsb	r3, r3, #7
 800397a:	2b04      	cmp	r3, #4
 800397c:	bf28      	it	cs
 800397e:	2304      	movcs	r3, #4
 8003980:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	3304      	adds	r3, #4
 8003986:	2b06      	cmp	r3, #6
 8003988:	d902      	bls.n	8003990 <NVIC_EncodePriority+0x30>
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	3b03      	subs	r3, #3
 800398e:	e000      	b.n	8003992 <NVIC_EncodePriority+0x32>
 8003990:	2300      	movs	r3, #0
 8003992:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003994:	f04f 32ff 	mov.w	r2, #4294967295
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	fa02 f303 	lsl.w	r3, r2, r3
 800399e:	43da      	mvns	r2, r3
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	401a      	ands	r2, r3
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039a8:	f04f 31ff 	mov.w	r1, #4294967295
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	fa01 f303 	lsl.w	r3, r1, r3
 80039b2:	43d9      	mvns	r1, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039b8:	4313      	orrs	r3, r2
         );
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3724      	adds	r7, #36	; 0x24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr

080039c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f7ff ff4f 	bl	8003870 <__NVIC_SetPriorityGrouping>
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039da:	b580      	push	{r7, lr}
 80039dc:	b086      	sub	sp, #24
 80039de:	af00      	add	r7, sp, #0
 80039e0:	4603      	mov	r3, r0
 80039e2:	60b9      	str	r1, [r7, #8]
 80039e4:	607a      	str	r2, [r7, #4]
 80039e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039ec:	f7ff ff64 	bl	80038b8 <__NVIC_GetPriorityGrouping>
 80039f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	68b9      	ldr	r1, [r7, #8]
 80039f6:	6978      	ldr	r0, [r7, #20]
 80039f8:	f7ff ffb2 	bl	8003960 <NVIC_EncodePriority>
 80039fc:	4602      	mov	r2, r0
 80039fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a02:	4611      	mov	r1, r2
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff ff81 	bl	800390c <__NVIC_SetPriority>
}
 8003a0a:	bf00      	nop
 8003a0c:	3718      	adds	r7, #24
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b082      	sub	sp, #8
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	4603      	mov	r3, r0
 8003a1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff ff57 	bl	80038d4 <__NVIC_EnableIRQ>
}
 8003a26:	bf00      	nop
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
	...

08003a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b08b      	sub	sp, #44	; 0x2c
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a42:	e169      	b.n	8003d18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a44:	2201      	movs	r2, #1
 8003a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	69fa      	ldr	r2, [r7, #28]
 8003a54:	4013      	ands	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	f040 8158 	bne.w	8003d12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	4a9a      	ldr	r2, [pc, #616]	; (8003cd0 <HAL_GPIO_Init+0x2a0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d05e      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a6c:	4a98      	ldr	r2, [pc, #608]	; (8003cd0 <HAL_GPIO_Init+0x2a0>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d875      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a72:	4a98      	ldr	r2, [pc, #608]	; (8003cd4 <HAL_GPIO_Init+0x2a4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d058      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a78:	4a96      	ldr	r2, [pc, #600]	; (8003cd4 <HAL_GPIO_Init+0x2a4>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d86f      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a7e:	4a96      	ldr	r2, [pc, #600]	; (8003cd8 <HAL_GPIO_Init+0x2a8>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d052      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a84:	4a94      	ldr	r2, [pc, #592]	; (8003cd8 <HAL_GPIO_Init+0x2a8>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d869      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a8a:	4a94      	ldr	r2, [pc, #592]	; (8003cdc <HAL_GPIO_Init+0x2ac>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d04c      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a90:	4a92      	ldr	r2, [pc, #584]	; (8003cdc <HAL_GPIO_Init+0x2ac>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d863      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a96:	4a92      	ldr	r2, [pc, #584]	; (8003ce0 <HAL_GPIO_Init+0x2b0>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d046      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a9c:	4a90      	ldr	r2, [pc, #576]	; (8003ce0 <HAL_GPIO_Init+0x2b0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d85d      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003aa2:	2b12      	cmp	r3, #18
 8003aa4:	d82a      	bhi.n	8003afc <HAL_GPIO_Init+0xcc>
 8003aa6:	2b12      	cmp	r3, #18
 8003aa8:	d859      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003aaa:	a201      	add	r2, pc, #4	; (adr r2, 8003ab0 <HAL_GPIO_Init+0x80>)
 8003aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab0:	08003b2b 	.word	0x08003b2b
 8003ab4:	08003b05 	.word	0x08003b05
 8003ab8:	08003b17 	.word	0x08003b17
 8003abc:	08003b59 	.word	0x08003b59
 8003ac0:	08003b5f 	.word	0x08003b5f
 8003ac4:	08003b5f 	.word	0x08003b5f
 8003ac8:	08003b5f 	.word	0x08003b5f
 8003acc:	08003b5f 	.word	0x08003b5f
 8003ad0:	08003b5f 	.word	0x08003b5f
 8003ad4:	08003b5f 	.word	0x08003b5f
 8003ad8:	08003b5f 	.word	0x08003b5f
 8003adc:	08003b5f 	.word	0x08003b5f
 8003ae0:	08003b5f 	.word	0x08003b5f
 8003ae4:	08003b5f 	.word	0x08003b5f
 8003ae8:	08003b5f 	.word	0x08003b5f
 8003aec:	08003b5f 	.word	0x08003b5f
 8003af0:	08003b5f 	.word	0x08003b5f
 8003af4:	08003b0d 	.word	0x08003b0d
 8003af8:	08003b21 	.word	0x08003b21
 8003afc:	4a79      	ldr	r2, [pc, #484]	; (8003ce4 <HAL_GPIO_Init+0x2b4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d013      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b02:	e02c      	b.n	8003b5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	623b      	str	r3, [r7, #32]
          break;
 8003b0a:	e029      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	3304      	adds	r3, #4
 8003b12:	623b      	str	r3, [r7, #32]
          break;
 8003b14:	e024      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	623b      	str	r3, [r7, #32]
          break;
 8003b1e:	e01f      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	330c      	adds	r3, #12
 8003b26:	623b      	str	r3, [r7, #32]
          break;
 8003b28:	e01a      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d102      	bne.n	8003b38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b32:	2304      	movs	r3, #4
 8003b34:	623b      	str	r3, [r7, #32]
          break;
 8003b36:	e013      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d105      	bne.n	8003b4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b40:	2308      	movs	r3, #8
 8003b42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69fa      	ldr	r2, [r7, #28]
 8003b48:	611a      	str	r2, [r3, #16]
          break;
 8003b4a:	e009      	b.n	8003b60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b4c:	2308      	movs	r3, #8
 8003b4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69fa      	ldr	r2, [r7, #28]
 8003b54:	615a      	str	r2, [r3, #20]
          break;
 8003b56:	e003      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	623b      	str	r3, [r7, #32]
          break;
 8003b5c:	e000      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          break;
 8003b5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	2bff      	cmp	r3, #255	; 0xff
 8003b64:	d801      	bhi.n	8003b6a <HAL_GPIO_Init+0x13a>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	e001      	b.n	8003b6e <HAL_GPIO_Init+0x13e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2bff      	cmp	r3, #255	; 0xff
 8003b74:	d802      	bhi.n	8003b7c <HAL_GPIO_Init+0x14c>
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	e002      	b.n	8003b82 <HAL_GPIO_Init+0x152>
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	3b08      	subs	r3, #8
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	210f      	movs	r1, #15
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	401a      	ands	r2, r3
 8003b94:	6a39      	ldr	r1, [r7, #32]
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 80b1 	beq.w	8003d12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003bb0:	4b4d      	ldr	r3, [pc, #308]	; (8003ce8 <HAL_GPIO_Init+0x2b8>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	4a4c      	ldr	r2, [pc, #304]	; (8003ce8 <HAL_GPIO_Init+0x2b8>)
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	6193      	str	r3, [r2, #24]
 8003bbc:	4b4a      	ldr	r3, [pc, #296]	; (8003ce8 <HAL_GPIO_Init+0x2b8>)
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003bc8:	4a48      	ldr	r2, [pc, #288]	; (8003cec <HAL_GPIO_Init+0x2bc>)
 8003bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bcc:	089b      	lsrs	r3, r3, #2
 8003bce:	3302      	adds	r3, #2
 8003bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	f003 0303 	and.w	r3, r3, #3
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	220f      	movs	r2, #15
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	43db      	mvns	r3, r3
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4013      	ands	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a40      	ldr	r2, [pc, #256]	; (8003cf0 <HAL_GPIO_Init+0x2c0>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d013      	beq.n	8003c1c <HAL_GPIO_Init+0x1ec>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a3f      	ldr	r2, [pc, #252]	; (8003cf4 <HAL_GPIO_Init+0x2c4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d00d      	beq.n	8003c18 <HAL_GPIO_Init+0x1e8>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a3e      	ldr	r2, [pc, #248]	; (8003cf8 <HAL_GPIO_Init+0x2c8>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d007      	beq.n	8003c14 <HAL_GPIO_Init+0x1e4>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a3d      	ldr	r2, [pc, #244]	; (8003cfc <HAL_GPIO_Init+0x2cc>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d101      	bne.n	8003c10 <HAL_GPIO_Init+0x1e0>
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e006      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c10:	2304      	movs	r3, #4
 8003c12:	e004      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c14:	2302      	movs	r3, #2
 8003c16:	e002      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e000      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c20:	f002 0203 	and.w	r2, r2, #3
 8003c24:	0092      	lsls	r2, r2, #2
 8003c26:	4093      	lsls	r3, r2
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c2e:	492f      	ldr	r1, [pc, #188]	; (8003cec <HAL_GPIO_Init+0x2bc>)
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	089b      	lsrs	r3, r3, #2
 8003c34:	3302      	adds	r3, #2
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d006      	beq.n	8003c56 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c48:	4b2d      	ldr	r3, [pc, #180]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	492c      	ldr	r1, [pc, #176]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	608b      	str	r3, [r1, #8]
 8003c54:	e006      	b.n	8003c64 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c56:	4b2a      	ldr	r3, [pc, #168]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c58:	689a      	ldr	r2, [r3, #8]
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	43db      	mvns	r3, r3
 8003c5e:	4928      	ldr	r1, [pc, #160]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d006      	beq.n	8003c7e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c70:	4b23      	ldr	r3, [pc, #140]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	4922      	ldr	r1, [pc, #136]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	60cb      	str	r3, [r1, #12]
 8003c7c:	e006      	b.n	8003c8c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c7e:	4b20      	ldr	r3, [pc, #128]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	43db      	mvns	r3, r3
 8003c86:	491e      	ldr	r1, [pc, #120]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d006      	beq.n	8003ca6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c98:	4b19      	ldr	r3, [pc, #100]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	4918      	ldr	r1, [pc, #96]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	604b      	str	r3, [r1, #4]
 8003ca4:	e006      	b.n	8003cb4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003ca6:	4b16      	ldr	r3, [pc, #88]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	4914      	ldr	r1, [pc, #80]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d021      	beq.n	8003d04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003cc0:	4b0f      	ldr	r3, [pc, #60]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	490e      	ldr	r1, [pc, #56]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	600b      	str	r3, [r1, #0]
 8003ccc:	e021      	b.n	8003d12 <HAL_GPIO_Init+0x2e2>
 8003cce:	bf00      	nop
 8003cd0:	10320000 	.word	0x10320000
 8003cd4:	10310000 	.word	0x10310000
 8003cd8:	10220000 	.word	0x10220000
 8003cdc:	10210000 	.word	0x10210000
 8003ce0:	10120000 	.word	0x10120000
 8003ce4:	10110000 	.word	0x10110000
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	40010000 	.word	0x40010000
 8003cf0:	40010800 	.word	0x40010800
 8003cf4:	40010c00 	.word	0x40010c00
 8003cf8:	40011000 	.word	0x40011000
 8003cfc:	40011400 	.word	0x40011400
 8003d00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d04:	4b0b      	ldr	r3, [pc, #44]	; (8003d34 <HAL_GPIO_Init+0x304>)
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	4909      	ldr	r1, [pc, #36]	; (8003d34 <HAL_GPIO_Init+0x304>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	3301      	adds	r3, #1
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f47f ae8e 	bne.w	8003a44 <HAL_GPIO_Init+0x14>
  }
}
 8003d28:	bf00      	nop
 8003d2a:	bf00      	nop
 8003d2c:	372c      	adds	r7, #44	; 0x2c
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr
 8003d34:	40010400 	.word	0x40010400

08003d38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	460b      	mov	r3, r1
 8003d42:	807b      	strh	r3, [r7, #2]
 8003d44:	4613      	mov	r3, r2
 8003d46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d48:	787b      	ldrb	r3, [r7, #1]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d4e:	887a      	ldrh	r2, [r7, #2]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d54:	e003      	b.n	8003d5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d56:	887b      	ldrh	r3, [r7, #2]
 8003d58:	041a      	lsls	r2, r3, #16
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	611a      	str	r2, [r3, #16]
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bc80      	pop	{r7}
 8003d66:	4770      	bx	lr

08003d68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e12b      	b.n	8003fd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fe feee 	bl	8002b70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2224      	movs	r2, #36	; 0x24
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003dba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003dca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dcc:	f001 fd1e 	bl	800580c <HAL_RCC_GetPCLK1Freq>
 8003dd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	4a81      	ldr	r2, [pc, #516]	; (8003fdc <HAL_I2C_Init+0x274>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d807      	bhi.n	8003dec <HAL_I2C_Init+0x84>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4a80      	ldr	r2, [pc, #512]	; (8003fe0 <HAL_I2C_Init+0x278>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	bf94      	ite	ls
 8003de4:	2301      	movls	r3, #1
 8003de6:	2300      	movhi	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	e006      	b.n	8003dfa <HAL_I2C_Init+0x92>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4a7d      	ldr	r2, [pc, #500]	; (8003fe4 <HAL_I2C_Init+0x27c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	bf94      	ite	ls
 8003df4:	2301      	movls	r3, #1
 8003df6:	2300      	movhi	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e0e7      	b.n	8003fd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4a78      	ldr	r2, [pc, #480]	; (8003fe8 <HAL_I2C_Init+0x280>)
 8003e06:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0a:	0c9b      	lsrs	r3, r3, #18
 8003e0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	4a6a      	ldr	r2, [pc, #424]	; (8003fdc <HAL_I2C_Init+0x274>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d802      	bhi.n	8003e3c <HAL_I2C_Init+0xd4>
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	e009      	b.n	8003e50 <HAL_I2C_Init+0xe8>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e42:	fb02 f303 	mul.w	r3, r2, r3
 8003e46:	4a69      	ldr	r2, [pc, #420]	; (8003fec <HAL_I2C_Init+0x284>)
 8003e48:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4c:	099b      	lsrs	r3, r3, #6
 8003e4e:	3301      	adds	r3, #1
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	430b      	orrs	r3, r1
 8003e56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	495c      	ldr	r1, [pc, #368]	; (8003fdc <HAL_I2C_Init+0x274>)
 8003e6c:	428b      	cmp	r3, r1
 8003e6e:	d819      	bhi.n	8003ea4 <HAL_I2C_Init+0x13c>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	1e59      	subs	r1, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e7e:	1c59      	adds	r1, r3, #1
 8003e80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003e84:	400b      	ands	r3, r1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <HAL_I2C_Init+0x138>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1e59      	subs	r1, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e98:	3301      	adds	r3, #1
 8003e9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e9e:	e051      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003ea0:	2304      	movs	r3, #4
 8003ea2:	e04f      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d111      	bne.n	8003ed0 <HAL_I2C_Init+0x168>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	1e58      	subs	r0, r3, #1
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6859      	ldr	r1, [r3, #4]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	440b      	add	r3, r1
 8003eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	bf0c      	ite	eq
 8003ec8:	2301      	moveq	r3, #1
 8003eca:	2300      	movne	r3, #0
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	e012      	b.n	8003ef6 <HAL_I2C_Init+0x18e>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	1e58      	subs	r0, r3, #1
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6859      	ldr	r1, [r3, #4]
 8003ed8:	460b      	mov	r3, r1
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	0099      	lsls	r1, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	bf0c      	ite	eq
 8003ef0:	2301      	moveq	r3, #1
 8003ef2:	2300      	movne	r3, #0
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <HAL_I2C_Init+0x196>
 8003efa:	2301      	movs	r3, #1
 8003efc:	e022      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10e      	bne.n	8003f24 <HAL_I2C_Init+0x1bc>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1e58      	subs	r0, r3, #1
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6859      	ldr	r1, [r3, #4]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	005b      	lsls	r3, r3, #1
 8003f12:	440b      	add	r3, r1
 8003f14:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f18:	3301      	adds	r3, #1
 8003f1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f22:	e00f      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	1e58      	subs	r0, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6859      	ldr	r1, [r3, #4]
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	0099      	lsls	r1, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f44:	6879      	ldr	r1, [r7, #4]
 8003f46:	6809      	ldr	r1, [r1, #0]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	69da      	ldr	r2, [r3, #28]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	430a      	orrs	r2, r1
 8003f66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6911      	ldr	r1, [r2, #16]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	68d2      	ldr	r2, [r2, #12]
 8003f7e:	4311      	orrs	r1, r2
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6812      	ldr	r2, [r2, #0]
 8003f84:	430b      	orrs	r3, r1
 8003f86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	695a      	ldr	r2, [r3, #20]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0201 	orr.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	000186a0 	.word	0x000186a0
 8003fe0:	001e847f 	.word	0x001e847f
 8003fe4:	003d08ff 	.word	0x003d08ff
 8003fe8:	431bde83 	.word	0x431bde83
 8003fec:	10624dd3 	.word	0x10624dd3

08003ff0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	4608      	mov	r0, r1
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	817b      	strh	r3, [r7, #10]
 8004002:	460b      	mov	r3, r1
 8004004:	813b      	strh	r3, [r7, #8]
 8004006:	4613      	mov	r3, r2
 8004008:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800400a:	f7ff f8dd 	bl	80031c8 <HAL_GetTick>
 800400e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b20      	cmp	r3, #32
 800401a:	f040 80d9 	bne.w	80041d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	2319      	movs	r3, #25
 8004024:	2201      	movs	r2, #1
 8004026:	496d      	ldr	r1, [pc, #436]	; (80041dc <HAL_I2C_Mem_Write+0x1ec>)
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fdef 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004034:	2302      	movs	r3, #2
 8004036:	e0cc      	b.n	80041d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800403e:	2b01      	cmp	r3, #1
 8004040:	d101      	bne.n	8004046 <HAL_I2C_Mem_Write+0x56>
 8004042:	2302      	movs	r3, #2
 8004044:	e0c5      	b.n	80041d2 <HAL_I2C_Mem_Write+0x1e2>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b01      	cmp	r3, #1
 800405a:	d007      	beq.n	800406c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f042 0201 	orr.w	r2, r2, #1
 800406a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800407a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2221      	movs	r2, #33	; 0x21
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2240      	movs	r2, #64	; 0x40
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6a3a      	ldr	r2, [r7, #32]
 8004096:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800409c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	4a4d      	ldr	r2, [pc, #308]	; (80041e0 <HAL_I2C_Mem_Write+0x1f0>)
 80040ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040ae:	88f8      	ldrh	r0, [r7, #6]
 80040b0:	893a      	ldrh	r2, [r7, #8]
 80040b2:	8979      	ldrh	r1, [r7, #10]
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	9301      	str	r3, [sp, #4]
 80040b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	4603      	mov	r3, r0
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 fc26 	bl	8004910 <I2C_RequestMemoryWrite>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d052      	beq.n	8004170 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e081      	b.n	80041d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f000 feb4 	bl	8004e40 <I2C_WaitOnTXEFlagUntilTimeout>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00d      	beq.n	80040fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d107      	bne.n	80040f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e06b      	b.n	80041d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fe:	781a      	ldrb	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410a:	1c5a      	adds	r2, r3, #1
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004114:	3b01      	subs	r3, #1
 8004116:	b29a      	uxth	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004120:	b29b      	uxth	r3, r3
 8004122:	3b01      	subs	r3, #1
 8004124:	b29a      	uxth	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b04      	cmp	r3, #4
 8004136:	d11b      	bne.n	8004170 <HAL_I2C_Mem_Write+0x180>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800413c:	2b00      	cmp	r3, #0
 800413e:	d017      	beq.n	8004170 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	781a      	ldrb	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800415a:	3b01      	subs	r3, #1
 800415c:	b29a      	uxth	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004166:	b29b      	uxth	r3, r3
 8004168:	3b01      	subs	r3, #1
 800416a:	b29a      	uxth	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1aa      	bne.n	80040ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004178:	697a      	ldr	r2, [r7, #20]
 800417a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 fea7 	bl	8004ed0 <I2C_WaitOnBTFFlagUntilTimeout>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d00d      	beq.n	80041a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418c:	2b04      	cmp	r3, #4
 800418e:	d107      	bne.n	80041a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800419e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e016      	b.n	80041d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2220      	movs	r2, #32
 80041b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80041cc:	2300      	movs	r3, #0
 80041ce:	e000      	b.n	80041d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80041d0:	2302      	movs	r3, #2
  }
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3718      	adds	r7, #24
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}
 80041da:	bf00      	nop
 80041dc:	00100002 	.word	0x00100002
 80041e0:	ffff0000 	.word	0xffff0000

080041e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b08c      	sub	sp, #48	; 0x30
 80041e8:	af02      	add	r7, sp, #8
 80041ea:	60f8      	str	r0, [r7, #12]
 80041ec:	4608      	mov	r0, r1
 80041ee:	4611      	mov	r1, r2
 80041f0:	461a      	mov	r2, r3
 80041f2:	4603      	mov	r3, r0
 80041f4:	817b      	strh	r3, [r7, #10]
 80041f6:	460b      	mov	r3, r1
 80041f8:	813b      	strh	r3, [r7, #8]
 80041fa:	4613      	mov	r3, r2
 80041fc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004202:	f7fe ffe1 	bl	80031c8 <HAL_GetTick>
 8004206:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b20      	cmp	r3, #32
 8004212:	f040 8244 	bne.w	800469e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	2319      	movs	r3, #25
 800421c:	2201      	movs	r2, #1
 800421e:	4982      	ldr	r1, [pc, #520]	; (8004428 <HAL_I2C_Mem_Read+0x244>)
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 fcf3 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800422c:	2302      	movs	r3, #2
 800422e:	e237      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_I2C_Mem_Read+0x5a>
 800423a:	2302      	movs	r3, #2
 800423c:	e230      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	2b01      	cmp	r3, #1
 8004252:	d007      	beq.n	8004264 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f042 0201 	orr.w	r2, r2, #1
 8004262:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004272:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2222      	movs	r2, #34	; 0x22
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2240      	movs	r2, #64	; 0x40
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800428e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004294:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800429a:	b29a      	uxth	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	4a62      	ldr	r2, [pc, #392]	; (800442c <HAL_I2C_Mem_Read+0x248>)
 80042a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042a6:	88f8      	ldrh	r0, [r7, #6]
 80042a8:	893a      	ldrh	r2, [r7, #8]
 80042aa:	8979      	ldrh	r1, [r7, #10]
 80042ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ae:	9301      	str	r3, [sp, #4]
 80042b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	4603      	mov	r3, r0
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f000 fbc0 	bl	8004a3c <I2C_RequestMemoryRead>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d001      	beq.n	80042c6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e1ec      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d113      	bne.n	80042f6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042ce:	2300      	movs	r3, #0
 80042d0:	61fb      	str	r3, [r7, #28]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	61fb      	str	r3, [r7, #28]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	61fb      	str	r3, [r7, #28]
 80042e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	e1c0      	b.n	8004678 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d11e      	bne.n	800433c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800430c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800430e:	b672      	cpsid	i
}
 8004310:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004312:	2300      	movs	r3, #0
 8004314:	61bb      	str	r3, [r7, #24]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	61bb      	str	r3, [r7, #24]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	61bb      	str	r3, [r7, #24]
 8004326:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004336:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004338:	b662      	cpsie	i
}
 800433a:	e035      	b.n	80043a8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004340:	2b02      	cmp	r3, #2
 8004342:	d11e      	bne.n	8004382 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004352:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004354:	b672      	cpsid	i
}
 8004356:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004358:	2300      	movs	r3, #0
 800435a:	617b      	str	r3, [r7, #20]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	617b      	str	r3, [r7, #20]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	617b      	str	r3, [r7, #20]
 800436c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800437c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800437e:	b662      	cpsie	i
}
 8004380:	e012      	b.n	80043a8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004390:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004392:	2300      	movs	r3, #0
 8004394:	613b      	str	r3, [r7, #16]
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	613b      	str	r3, [r7, #16]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80043a8:	e166      	b.n	8004678 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ae:	2b03      	cmp	r3, #3
 80043b0:	f200 811f 	bhi.w	80045f2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d123      	bne.n	8004404 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 fdcd 	bl	8004f60 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e167      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691a      	ldr	r2, [r3, #16]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043e2:	1c5a      	adds	r2, r3, #1
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004402:	e139      	b.n	8004678 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004408:	2b02      	cmp	r3, #2
 800440a:	d152      	bne.n	80044b2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800440c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004412:	2200      	movs	r2, #0
 8004414:	4906      	ldr	r1, [pc, #24]	; (8004430 <HAL_I2C_Mem_Read+0x24c>)
 8004416:	68f8      	ldr	r0, [r7, #12]
 8004418:	f000 fbf8 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d008      	beq.n	8004434 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e13c      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
 8004426:	bf00      	nop
 8004428:	00100002 	.word	0x00100002
 800442c:	ffff0000 	.word	0xffff0000
 8004430:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004434:	b672      	cpsid	i
}
 8004436:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004446:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691a      	ldr	r2, [r3, #16]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	b2d2      	uxtb	r2, r2
 8004454:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004470:	b29b      	uxth	r3, r3
 8004472:	3b01      	subs	r3, #1
 8004474:	b29a      	uxth	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800447a:	b662      	cpsie	i
}
 800447c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	691a      	ldr	r2, [r3, #16]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004488:	b2d2      	uxtb	r2, r2
 800448a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004490:	1c5a      	adds	r2, r3, #1
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800449a:	3b01      	subs	r3, #1
 800449c:	b29a      	uxth	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	3b01      	subs	r3, #1
 80044aa:	b29a      	uxth	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044b0:	e0e2      	b.n	8004678 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044b8:	2200      	movs	r2, #0
 80044ba:	497b      	ldr	r1, [pc, #492]	; (80046a8 <HAL_I2C_Mem_Read+0x4c4>)
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f000 fba5 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d001      	beq.n	80044cc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e0e9      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044da:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80044dc:	b672      	cpsid	i
}
 80044de:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691a      	ldr	r2, [r3, #16]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	b2d2      	uxtb	r2, r2
 80044ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f2:	1c5a      	adds	r2, r3, #1
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29a      	uxth	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004512:	4b66      	ldr	r3, [pc, #408]	; (80046ac <HAL_I2C_Mem_Read+0x4c8>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	08db      	lsrs	r3, r3, #3
 8004518:	4a65      	ldr	r2, [pc, #404]	; (80046b0 <HAL_I2C_Mem_Read+0x4cc>)
 800451a:	fba2 2303 	umull	r2, r3, r2, r3
 800451e:	0a1a      	lsrs	r2, r3, #8
 8004520:	4613      	mov	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	00da      	lsls	r2, r3, #3
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	3b01      	subs	r3, #1
 8004530:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004532:	6a3b      	ldr	r3, [r7, #32]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d118      	bne.n	800456a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004552:	f043 0220 	orr.w	r2, r3, #32
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800455a:	b662      	cpsie	i
}
 800455c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e09a      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	f003 0304 	and.w	r3, r3, #4
 8004574:	2b04      	cmp	r3, #4
 8004576:	d1d9      	bne.n	800452c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004586:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	691a      	ldr	r2, [r3, #16]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004592:	b2d2      	uxtb	r2, r2
 8004594:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	1c5a      	adds	r2, r3, #1
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045a4:	3b01      	subs	r3, #1
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80045ba:	b662      	cpsie	i
}
 80045bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	691a      	ldr	r2, [r3, #16]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	3b01      	subs	r3, #1
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80045f0:	e042      	b.n	8004678 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80045f6:	68f8      	ldr	r0, [r7, #12]
 80045f8:	f000 fcb2 	bl	8004f60 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e04c      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	691a      	ldr	r2, [r3, #16]
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004610:	b2d2      	uxtb	r2, r2
 8004612:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004622:	3b01      	subs	r3, #1
 8004624:	b29a      	uxth	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800462e:	b29b      	uxth	r3, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	b29a      	uxth	r2, r3
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	f003 0304 	and.w	r3, r3, #4
 8004642:	2b04      	cmp	r3, #4
 8004644:	d118      	bne.n	8004678 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	691a      	ldr	r2, [r3, #16]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004650:	b2d2      	uxtb	r2, r2
 8004652:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004658:	1c5a      	adds	r2, r3, #1
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004662:	3b01      	subs	r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800466e:	b29b      	uxth	r3, r3
 8004670:	3b01      	subs	r3, #1
 8004672:	b29a      	uxth	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800467c:	2b00      	cmp	r3, #0
 800467e:	f47f ae94 	bne.w	80043aa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2220      	movs	r2, #32
 8004686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800469a:	2300      	movs	r3, #0
 800469c:	e000      	b.n	80046a0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800469e:	2302      	movs	r3, #2
  }
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3728      	adds	r7, #40	; 0x28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	00010004 	.word	0x00010004
 80046ac:	20000018 	.word	0x20000018
 80046b0:	14f8b589 	.word	0x14f8b589

080046b4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08a      	sub	sp, #40	; 0x28
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	607a      	str	r2, [r7, #4]
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	460b      	mov	r3, r1
 80046c2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80046c4:	f7fe fd80 	bl	80031c8 <HAL_GetTick>
 80046c8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80046ca:	2300      	movs	r3, #0
 80046cc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	f040 8111 	bne.w	80048fe <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	9300      	str	r3, [sp, #0]
 80046e0:	2319      	movs	r3, #25
 80046e2:	2201      	movs	r2, #1
 80046e4:	4988      	ldr	r1, [pc, #544]	; (8004908 <HAL_I2C_IsDeviceReady+0x254>)
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f000 fa90 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80046f2:	2302      	movs	r3, #2
 80046f4:	e104      	b.n	8004900 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d101      	bne.n	8004704 <HAL_I2C_IsDeviceReady+0x50>
 8004700:	2302      	movs	r3, #2
 8004702:	e0fd      	b.n	8004900 <HAL_I2C_IsDeviceReady+0x24c>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b01      	cmp	r3, #1
 8004718:	d007      	beq.n	800472a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f042 0201 	orr.w	r2, r2, #1
 8004728:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004738:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2224      	movs	r2, #36	; 0x24
 800473e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	4a70      	ldr	r2, [pc, #448]	; (800490c <HAL_I2C_IsDeviceReady+0x258>)
 800474c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800475c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2200      	movs	r2, #0
 8004766:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 fa4e 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00d      	beq.n	8004792 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004780:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004784:	d103      	bne.n	800478e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f44f 7200 	mov.w	r2, #512	; 0x200
 800478c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e0b6      	b.n	8004900 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004792:	897b      	ldrh	r3, [r7, #10]
 8004794:	b2db      	uxtb	r3, r3
 8004796:	461a      	mov	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80047a0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80047a2:	f7fe fd11 	bl	80031c8 <HAL_GetTick>
 80047a6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	bf0c      	ite	eq
 80047b6:	2301      	moveq	r3, #1
 80047b8:	2300      	movne	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047cc:	bf0c      	ite	eq
 80047ce:	2301      	moveq	r3, #1
 80047d0:	2300      	movne	r3, #0
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80047d6:	e025      	b.n	8004824 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047d8:	f7fe fcf6 	bl	80031c8 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d302      	bcc.n	80047ee <HAL_I2C_IsDeviceReady+0x13a>
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d103      	bne.n	80047f6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	22a0      	movs	r2, #160	; 0xa0
 80047f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b02      	cmp	r3, #2
 8004802:	bf0c      	ite	eq
 8004804:	2301      	moveq	r3, #1
 8004806:	2300      	movne	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800481a:	bf0c      	ite	eq
 800481c:	2301      	moveq	r3, #1
 800481e:	2300      	movne	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2ba0      	cmp	r3, #160	; 0xa0
 800482e:	d005      	beq.n	800483c <HAL_I2C_IsDeviceReady+0x188>
 8004830:	7dfb      	ldrb	r3, [r7, #23]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d102      	bne.n	800483c <HAL_I2C_IsDeviceReady+0x188>
 8004836:	7dbb      	ldrb	r3, [r7, #22]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0cd      	beq.n	80047d8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2220      	movs	r2, #32
 8004840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	f003 0302 	and.w	r3, r3, #2
 800484e:	2b02      	cmp	r3, #2
 8004850:	d129      	bne.n	80048a6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004860:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004862:	2300      	movs	r3, #0
 8004864:	613b      	str	r3, [r7, #16]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	613b      	str	r3, [r7, #16]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699b      	ldr	r3, [r3, #24]
 8004874:	613b      	str	r3, [r7, #16]
 8004876:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	2319      	movs	r3, #25
 800487e:	2201      	movs	r2, #1
 8004880:	4921      	ldr	r1, [pc, #132]	; (8004908 <HAL_I2C_IsDeviceReady+0x254>)
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 f9c2 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d001      	beq.n	8004892 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e036      	b.n	8004900 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80048a2:	2300      	movs	r3, #0
 80048a4:	e02c      	b.n	8004900 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048b4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048be:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	2319      	movs	r3, #25
 80048c6:	2201      	movs	r2, #1
 80048c8:	490f      	ldr	r1, [pc, #60]	; (8004908 <HAL_I2C_IsDeviceReady+0x254>)
 80048ca:	68f8      	ldr	r0, [r7, #12]
 80048cc:	f000 f99e 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 80048d0:	4603      	mov	r3, r0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e012      	b.n	8004900 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	3301      	adds	r3, #1
 80048de:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	f4ff af32 	bcc.w	800474e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2220      	movs	r2, #32
 80048ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80048fe:	2302      	movs	r3, #2
  }
}
 8004900:	4618      	mov	r0, r3
 8004902:	3720      	adds	r7, #32
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	00100002 	.word	0x00100002
 800490c:	ffff0000 	.word	0xffff0000

08004910 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af02      	add	r7, sp, #8
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	4608      	mov	r0, r1
 800491a:	4611      	mov	r1, r2
 800491c:	461a      	mov	r2, r3
 800491e:	4603      	mov	r3, r0
 8004920:	817b      	strh	r3, [r7, #10]
 8004922:	460b      	mov	r3, r1
 8004924:	813b      	strh	r3, [r7, #8]
 8004926:	4613      	mov	r3, r2
 8004928:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004938:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800493a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493c:	9300      	str	r3, [sp, #0]
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	2200      	movs	r2, #0
 8004942:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f000 f960 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00d      	beq.n	800496e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800495c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004960:	d103      	bne.n	800496a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004968:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e05f      	b.n	8004a2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800496e:	897b      	ldrh	r3, [r7, #10]
 8004970:	b2db      	uxtb	r3, r3
 8004972:	461a      	mov	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800497c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	6a3a      	ldr	r2, [r7, #32]
 8004982:	492d      	ldr	r1, [pc, #180]	; (8004a38 <I2C_RequestMemoryWrite+0x128>)
 8004984:	68f8      	ldr	r0, [r7, #12]
 8004986:	f000 f9bb 	bl	8004d00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e04c      	b.n	8004a2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004994:	2300      	movs	r3, #0
 8004996:	617b      	str	r3, [r7, #20]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	699b      	ldr	r3, [r3, #24]
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049ac:	6a39      	ldr	r1, [r7, #32]
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 fa46 	bl	8004e40 <I2C_WaitOnTXEFlagUntilTimeout>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00d      	beq.n	80049d6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d107      	bne.n	80049d2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e02b      	b.n	8004a2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049d6:	88fb      	ldrh	r3, [r7, #6]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d105      	bne.n	80049e8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049dc:	893b      	ldrh	r3, [r7, #8]
 80049de:	b2da      	uxtb	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	611a      	str	r2, [r3, #16]
 80049e6:	e021      	b.n	8004a2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049e8:	893b      	ldrh	r3, [r7, #8]
 80049ea:	0a1b      	lsrs	r3, r3, #8
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	b2da      	uxtb	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f8:	6a39      	ldr	r1, [r7, #32]
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	f000 fa20 	bl	8004e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d00d      	beq.n	8004a22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	2b04      	cmp	r3, #4
 8004a0c:	d107      	bne.n	8004a1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e005      	b.n	8004a2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a22:	893b      	ldrh	r3, [r7, #8]
 8004a24:	b2da      	uxtb	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3718      	adds	r7, #24
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	00010002 	.word	0x00010002

08004a3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b088      	sub	sp, #32
 8004a40:	af02      	add	r7, sp, #8
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	4608      	mov	r0, r1
 8004a46:	4611      	mov	r1, r2
 8004a48:	461a      	mov	r2, r3
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	817b      	strh	r3, [r7, #10]
 8004a4e:	460b      	mov	r3, r1
 8004a50:	813b      	strh	r3, [r7, #8]
 8004a52:	4613      	mov	r3, r2
 8004a54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	6a3b      	ldr	r3, [r7, #32]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 f8c2 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00d      	beq.n	8004aaa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a9c:	d103      	bne.n	8004aa6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004aa4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e0aa      	b.n	8004c00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004aaa:	897b      	ldrh	r3, [r7, #10]
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	461a      	mov	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ab8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abc:	6a3a      	ldr	r2, [r7, #32]
 8004abe:	4952      	ldr	r1, [pc, #328]	; (8004c08 <I2C_RequestMemoryRead+0x1cc>)
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 f91d 	bl	8004d00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004acc:	2301      	movs	r3, #1
 8004ace:	e097      	b.n	8004c00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	617b      	str	r3, [r7, #20]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	617b      	str	r3, [r7, #20]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ae6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ae8:	6a39      	ldr	r1, [r7, #32]
 8004aea:	68f8      	ldr	r0, [r7, #12]
 8004aec:	f000 f9a8 	bl	8004e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d00d      	beq.n	8004b12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d107      	bne.n	8004b0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e076      	b.n	8004c00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b12:	88fb      	ldrh	r3, [r7, #6]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d105      	bne.n	8004b24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b18:	893b      	ldrh	r3, [r7, #8]
 8004b1a:	b2da      	uxtb	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	611a      	str	r2, [r3, #16]
 8004b22:	e021      	b.n	8004b68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b24:	893b      	ldrh	r3, [r7, #8]
 8004b26:	0a1b      	lsrs	r3, r3, #8
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	b2da      	uxtb	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b32:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b34:	6a39      	ldr	r1, [r7, #32]
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f000 f982 	bl	8004e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00d      	beq.n	8004b5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	2b04      	cmp	r3, #4
 8004b48:	d107      	bne.n	8004b5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e050      	b.n	8004c00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b5e:	893b      	ldrh	r3, [r7, #8]
 8004b60:	b2da      	uxtb	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b6a:	6a39      	ldr	r1, [r7, #32]
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f000 f967 	bl	8004e40 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00d      	beq.n	8004b94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7c:	2b04      	cmp	r3, #4
 8004b7e:	d107      	bne.n	8004b90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e035      	b.n	8004c00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ba2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	6a3b      	ldr	r3, [r7, #32]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 f82b 	bl	8004c0c <I2C_WaitOnFlagUntilTimeout>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00d      	beq.n	8004bd8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bca:	d103      	bne.n	8004bd4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bd2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e013      	b.n	8004c00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004bd8:	897b      	ldrh	r3, [r7, #10]
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	f043 0301 	orr.w	r3, r3, #1
 8004be0:	b2da      	uxtb	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bea:	6a3a      	ldr	r2, [r7, #32]
 8004bec:	4906      	ldr	r1, [pc, #24]	; (8004c08 <I2C_RequestMemoryRead+0x1cc>)
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 f886 	bl	8004d00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e000      	b.n	8004c00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3718      	adds	r7, #24
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	00010002 	.word	0x00010002

08004c0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c1c:	e048      	b.n	8004cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c24:	d044      	beq.n	8004cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c26:	f7fe facf 	bl	80031c8 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d302      	bcc.n	8004c3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d139      	bne.n	8004cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	0c1b      	lsrs	r3, r3, #16
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d10d      	bne.n	8004c62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	43da      	mvns	r2, r3
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	4013      	ands	r3, r2
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	bf0c      	ite	eq
 8004c58:	2301      	moveq	r3, #1
 8004c5a:	2300      	movne	r3, #0
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	461a      	mov	r2, r3
 8004c60:	e00c      	b.n	8004c7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	699b      	ldr	r3, [r3, #24]
 8004c68:	43da      	mvns	r2, r3
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	bf0c      	ite	eq
 8004c74:	2301      	moveq	r3, #1
 8004c76:	2300      	movne	r3, #0
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	79fb      	ldrb	r3, [r7, #7]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d116      	bne.n	8004cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2200      	movs	r2, #0
 8004c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9c:	f043 0220 	orr.w	r2, r3, #32
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e023      	b.n	8004cf8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	0c1b      	lsrs	r3, r3, #16
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d10d      	bne.n	8004cd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	43da      	mvns	r2, r3
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	bf0c      	ite	eq
 8004ccc:	2301      	moveq	r3, #1
 8004cce:	2300      	movne	r3, #0
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	e00c      	b.n	8004cf0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	43da      	mvns	r2, r3
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	bf0c      	ite	eq
 8004ce8:	2301      	moveq	r3, #1
 8004cea:	2300      	movne	r3, #0
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	461a      	mov	r2, r3
 8004cf0:	79fb      	ldrb	r3, [r7, #7]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d093      	beq.n	8004c1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	60b9      	str	r1, [r7, #8]
 8004d0a:	607a      	str	r2, [r7, #4]
 8004d0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d0e:	e071      	b.n	8004df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d1e:	d123      	bne.n	8004d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2220      	movs	r2, #32
 8004d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d54:	f043 0204 	orr.w	r2, r3, #4
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e067      	b.n	8004e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6e:	d041      	beq.n	8004df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d70:	f7fe fa2a 	bl	80031c8 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d302      	bcc.n	8004d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d136      	bne.n	8004df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	0c1b      	lsrs	r3, r3, #16
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d10c      	bne.n	8004daa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	695b      	ldr	r3, [r3, #20]
 8004d96:	43da      	mvns	r2, r3
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	bf14      	ite	ne
 8004da2:	2301      	movne	r3, #1
 8004da4:	2300      	moveq	r3, #0
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	e00b      	b.n	8004dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	43da      	mvns	r2, r3
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	4013      	ands	r3, r2
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	bf14      	ite	ne
 8004dbc:	2301      	movne	r3, #1
 8004dbe:	2300      	moveq	r3, #0
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d016      	beq.n	8004df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de0:	f043 0220 	orr.w	r2, r3, #32
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e021      	b.n	8004e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	0c1b      	lsrs	r3, r3, #16
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d10c      	bne.n	8004e18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	43da      	mvns	r2, r3
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	4013      	ands	r3, r2
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	bf14      	ite	ne
 8004e10:	2301      	movne	r3, #1
 8004e12:	2300      	moveq	r3, #0
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	e00b      	b.n	8004e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	43da      	mvns	r2, r3
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4013      	ands	r3, r2
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	bf14      	ite	ne
 8004e2a:	2301      	movne	r3, #1
 8004e2c:	2300      	moveq	r3, #0
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f47f af6d 	bne.w	8004d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3710      	adds	r7, #16
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e4c:	e034      	b.n	8004eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 f8e3 	bl	800501a <I2C_IsAcknowledgeFailed>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d001      	beq.n	8004e5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e034      	b.n	8004ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e64:	d028      	beq.n	8004eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e66:	f7fe f9af 	bl	80031c8 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	68ba      	ldr	r2, [r7, #8]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d302      	bcc.n	8004e7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d11d      	bne.n	8004eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e86:	2b80      	cmp	r3, #128	; 0x80
 8004e88:	d016      	beq.n	8004eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	f043 0220 	orr.w	r2, r3, #32
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e007      	b.n	8004ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec2:	2b80      	cmp	r3, #128	; 0x80
 8004ec4:	d1c3      	bne.n	8004e4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004edc:	e034      	b.n	8004f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f89b 	bl	800501a <I2C_IsAcknowledgeFailed>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e034      	b.n	8004f58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef4:	d028      	beq.n	8004f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ef6:	f7fe f967 	bl	80031c8 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d302      	bcc.n	8004f0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d11d      	bne.n	8004f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	f003 0304 	and.w	r3, r3, #4
 8004f16:	2b04      	cmp	r3, #4
 8004f18:	d016      	beq.n	8004f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2220      	movs	r2, #32
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f34:	f043 0220 	orr.w	r2, r3, #32
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e007      	b.n	8004f58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	f003 0304 	and.w	r3, r3, #4
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d1c3      	bne.n	8004ede <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f56:	2300      	movs	r3, #0
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3710      	adds	r7, #16
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f6c:	e049      	b.n	8005002 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	695b      	ldr	r3, [r3, #20]
 8004f74:	f003 0310 	and.w	r3, r3, #16
 8004f78:	2b10      	cmp	r3, #16
 8004f7a:	d119      	bne.n	8004fb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f06f 0210 	mvn.w	r2, #16
 8004f84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e030      	b.n	8005012 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fb0:	f7fe f90a 	bl	80031c8 <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	68ba      	ldr	r2, [r7, #8]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d302      	bcc.n	8004fc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d11d      	bne.n	8005002 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	695b      	ldr	r3, [r3, #20]
 8004fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fd0:	2b40      	cmp	r3, #64	; 0x40
 8004fd2:	d016      	beq.n	8005002 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fee:	f043 0220 	orr.w	r2, r3, #32
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e007      	b.n	8005012 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800500c:	2b40      	cmp	r3, #64	; 0x40
 800500e:	d1ae      	bne.n	8004f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800501a:	b480      	push	{r7}
 800501c:	b083      	sub	sp, #12
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800502c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005030:	d11b      	bne.n	800506a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800503a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2220      	movs	r2, #32
 8005046:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005056:	f043 0204 	orr.w	r2, r3, #4
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e000      	b.n	800506c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	bc80      	pop	{r7}
 8005074:	4770      	bx	lr
	...

08005078 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b086      	sub	sp, #24
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e272      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 8087 	beq.w	80051a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005098:	4b92      	ldr	r3, [pc, #584]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d00c      	beq.n	80050be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80050a4:	4b8f      	ldr	r3, [pc, #572]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f003 030c 	and.w	r3, r3, #12
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d112      	bne.n	80050d6 <HAL_RCC_OscConfig+0x5e>
 80050b0:	4b8c      	ldr	r3, [pc, #560]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050bc:	d10b      	bne.n	80050d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050be:	4b89      	ldr	r3, [pc, #548]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d06c      	beq.n	80051a4 <HAL_RCC_OscConfig+0x12c>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d168      	bne.n	80051a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e24c      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050de:	d106      	bne.n	80050ee <HAL_RCC_OscConfig+0x76>
 80050e0:	4b80      	ldr	r3, [pc, #512]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a7f      	ldr	r2, [pc, #508]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ea:	6013      	str	r3, [r2, #0]
 80050ec:	e02e      	b.n	800514c <HAL_RCC_OscConfig+0xd4>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10c      	bne.n	8005110 <HAL_RCC_OscConfig+0x98>
 80050f6:	4b7b      	ldr	r3, [pc, #492]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a7a      	ldr	r2, [pc, #488]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005100:	6013      	str	r3, [r2, #0]
 8005102:	4b78      	ldr	r3, [pc, #480]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a77      	ldr	r2, [pc, #476]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005108:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800510c:	6013      	str	r3, [r2, #0]
 800510e:	e01d      	b.n	800514c <HAL_RCC_OscConfig+0xd4>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005118:	d10c      	bne.n	8005134 <HAL_RCC_OscConfig+0xbc>
 800511a:	4b72      	ldr	r3, [pc, #456]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a71      	ldr	r2, [pc, #452]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005120:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005124:	6013      	str	r3, [r2, #0]
 8005126:	4b6f      	ldr	r3, [pc, #444]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a6e      	ldr	r2, [pc, #440]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800512c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005130:	6013      	str	r3, [r2, #0]
 8005132:	e00b      	b.n	800514c <HAL_RCC_OscConfig+0xd4>
 8005134:	4b6b      	ldr	r3, [pc, #428]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a6a      	ldr	r2, [pc, #424]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800513a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800513e:	6013      	str	r3, [r2, #0]
 8005140:	4b68      	ldr	r3, [pc, #416]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a67      	ldr	r2, [pc, #412]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005146:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800514a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d013      	beq.n	800517c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005154:	f7fe f838 	bl	80031c8 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800515c:	f7fe f834 	bl	80031c8 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b64      	cmp	r3, #100	; 0x64
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e200      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800516e:	4b5d      	ldr	r3, [pc, #372]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d0f0      	beq.n	800515c <HAL_RCC_OscConfig+0xe4>
 800517a:	e014      	b.n	80051a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800517c:	f7fe f824 	bl	80031c8 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005182:	e008      	b.n	8005196 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005184:	f7fe f820 	bl	80031c8 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b64      	cmp	r3, #100	; 0x64
 8005190:	d901      	bls.n	8005196 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e1ec      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005196:	4b53      	ldr	r3, [pc, #332]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1f0      	bne.n	8005184 <HAL_RCC_OscConfig+0x10c>
 80051a2:	e000      	b.n	80051a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d063      	beq.n	800527a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80051b2:	4b4c      	ldr	r3, [pc, #304]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f003 030c 	and.w	r3, r3, #12
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00b      	beq.n	80051d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80051be:	4b49      	ldr	r3, [pc, #292]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f003 030c 	and.w	r3, r3, #12
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d11c      	bne.n	8005204 <HAL_RCC_OscConfig+0x18c>
 80051ca:	4b46      	ldr	r3, [pc, #280]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d116      	bne.n	8005204 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051d6:	4b43      	ldr	r3, [pc, #268]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0302 	and.w	r3, r3, #2
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d005      	beq.n	80051ee <HAL_RCC_OscConfig+0x176>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d001      	beq.n	80051ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e1c0      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ee:	4b3d      	ldr	r3, [pc, #244]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	00db      	lsls	r3, r3, #3
 80051fc:	4939      	ldr	r1, [pc, #228]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005202:	e03a      	b.n	800527a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d020      	beq.n	800524e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800520c:	4b36      	ldr	r3, [pc, #216]	; (80052e8 <HAL_RCC_OscConfig+0x270>)
 800520e:	2201      	movs	r2, #1
 8005210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005212:	f7fd ffd9 	bl	80031c8 <HAL_GetTick>
 8005216:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005218:	e008      	b.n	800522c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800521a:	f7fd ffd5 	bl	80031c8 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	d901      	bls.n	800522c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e1a1      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800522c:	4b2d      	ldr	r3, [pc, #180]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d0f0      	beq.n	800521a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005238:	4b2a      	ldr	r3, [pc, #168]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	00db      	lsls	r3, r3, #3
 8005246:	4927      	ldr	r1, [pc, #156]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005248:	4313      	orrs	r3, r2
 800524a:	600b      	str	r3, [r1, #0]
 800524c:	e015      	b.n	800527a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800524e:	4b26      	ldr	r3, [pc, #152]	; (80052e8 <HAL_RCC_OscConfig+0x270>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005254:	f7fd ffb8 	bl	80031c8 <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800525a:	e008      	b.n	800526e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800525c:	f7fd ffb4 	bl	80031c8 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e180      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800526e:	4b1d      	ldr	r3, [pc, #116]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f0      	bne.n	800525c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0308 	and.w	r3, r3, #8
 8005282:	2b00      	cmp	r3, #0
 8005284:	d03a      	beq.n	80052fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d019      	beq.n	80052c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800528e:	4b17      	ldr	r3, [pc, #92]	; (80052ec <HAL_RCC_OscConfig+0x274>)
 8005290:	2201      	movs	r2, #1
 8005292:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005294:	f7fd ff98 	bl	80031c8 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800529a:	e008      	b.n	80052ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800529c:	f7fd ff94 	bl	80031c8 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d901      	bls.n	80052ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e160      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ae:	4b0d      	ldr	r3, [pc, #52]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	f003 0302 	and.w	r3, r3, #2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d0f0      	beq.n	800529c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80052ba:	2001      	movs	r0, #1
 80052bc:	f000 fafe 	bl	80058bc <RCC_Delay>
 80052c0:	e01c      	b.n	80052fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052c2:	4b0a      	ldr	r3, [pc, #40]	; (80052ec <HAL_RCC_OscConfig+0x274>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052c8:	f7fd ff7e 	bl	80031c8 <HAL_GetTick>
 80052cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052ce:	e00f      	b.n	80052f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052d0:	f7fd ff7a 	bl	80031c8 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d908      	bls.n	80052f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e146      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
 80052e2:	bf00      	nop
 80052e4:	40021000 	.word	0x40021000
 80052e8:	42420000 	.word	0x42420000
 80052ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052f0:	4b92      	ldr	r3, [pc, #584]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1e9      	bne.n	80052d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 80a6 	beq.w	8005456 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800530a:	2300      	movs	r3, #0
 800530c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800530e:	4b8b      	ldr	r3, [pc, #556]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005310:	69db      	ldr	r3, [r3, #28]
 8005312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10d      	bne.n	8005336 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800531a:	4b88      	ldr	r3, [pc, #544]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	4a87      	ldr	r2, [pc, #540]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005324:	61d3      	str	r3, [r2, #28]
 8005326:	4b85      	ldr	r3, [pc, #532]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800532e:	60bb      	str	r3, [r7, #8]
 8005330:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005332:	2301      	movs	r3, #1
 8005334:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005336:	4b82      	ldr	r3, [pc, #520]	; (8005540 <HAL_RCC_OscConfig+0x4c8>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533e:	2b00      	cmp	r3, #0
 8005340:	d118      	bne.n	8005374 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005342:	4b7f      	ldr	r3, [pc, #508]	; (8005540 <HAL_RCC_OscConfig+0x4c8>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a7e      	ldr	r2, [pc, #504]	; (8005540 <HAL_RCC_OscConfig+0x4c8>)
 8005348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800534c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800534e:	f7fd ff3b 	bl	80031c8 <HAL_GetTick>
 8005352:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005354:	e008      	b.n	8005368 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005356:	f7fd ff37 	bl	80031c8 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	2b64      	cmp	r3, #100	; 0x64
 8005362:	d901      	bls.n	8005368 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e103      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005368:	4b75      	ldr	r3, [pc, #468]	; (8005540 <HAL_RCC_OscConfig+0x4c8>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005370:	2b00      	cmp	r3, #0
 8005372:	d0f0      	beq.n	8005356 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d106      	bne.n	800538a <HAL_RCC_OscConfig+0x312>
 800537c:	4b6f      	ldr	r3, [pc, #444]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	4a6e      	ldr	r2, [pc, #440]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005382:	f043 0301 	orr.w	r3, r3, #1
 8005386:	6213      	str	r3, [r2, #32]
 8005388:	e02d      	b.n	80053e6 <HAL_RCC_OscConfig+0x36e>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10c      	bne.n	80053ac <HAL_RCC_OscConfig+0x334>
 8005392:	4b6a      	ldr	r3, [pc, #424]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	4a69      	ldr	r2, [pc, #420]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005398:	f023 0301 	bic.w	r3, r3, #1
 800539c:	6213      	str	r3, [r2, #32]
 800539e:	4b67      	ldr	r3, [pc, #412]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053a0:	6a1b      	ldr	r3, [r3, #32]
 80053a2:	4a66      	ldr	r2, [pc, #408]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053a4:	f023 0304 	bic.w	r3, r3, #4
 80053a8:	6213      	str	r3, [r2, #32]
 80053aa:	e01c      	b.n	80053e6 <HAL_RCC_OscConfig+0x36e>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	2b05      	cmp	r3, #5
 80053b2:	d10c      	bne.n	80053ce <HAL_RCC_OscConfig+0x356>
 80053b4:	4b61      	ldr	r3, [pc, #388]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053b6:	6a1b      	ldr	r3, [r3, #32]
 80053b8:	4a60      	ldr	r2, [pc, #384]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053ba:	f043 0304 	orr.w	r3, r3, #4
 80053be:	6213      	str	r3, [r2, #32]
 80053c0:	4b5e      	ldr	r3, [pc, #376]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	4a5d      	ldr	r2, [pc, #372]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053c6:	f043 0301 	orr.w	r3, r3, #1
 80053ca:	6213      	str	r3, [r2, #32]
 80053cc:	e00b      	b.n	80053e6 <HAL_RCC_OscConfig+0x36e>
 80053ce:	4b5b      	ldr	r3, [pc, #364]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	4a5a      	ldr	r2, [pc, #360]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053d4:	f023 0301 	bic.w	r3, r3, #1
 80053d8:	6213      	str	r3, [r2, #32]
 80053da:	4b58      	ldr	r3, [pc, #352]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	4a57      	ldr	r2, [pc, #348]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80053e0:	f023 0304 	bic.w	r3, r3, #4
 80053e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d015      	beq.n	800541a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053ee:	f7fd feeb 	bl	80031c8 <HAL_GetTick>
 80053f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053f4:	e00a      	b.n	800540c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f6:	f7fd fee7 	bl	80031c8 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	f241 3288 	movw	r2, #5000	; 0x1388
 8005404:	4293      	cmp	r3, r2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e0b1      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800540c:	4b4b      	ldr	r3, [pc, #300]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0ee      	beq.n	80053f6 <HAL_RCC_OscConfig+0x37e>
 8005418:	e014      	b.n	8005444 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800541a:	f7fd fed5 	bl	80031c8 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005420:	e00a      	b.n	8005438 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005422:	f7fd fed1 	bl	80031c8 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005430:	4293      	cmp	r3, r2
 8005432:	d901      	bls.n	8005438 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e09b      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005438:	4b40      	ldr	r3, [pc, #256]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1ee      	bne.n	8005422 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005444:	7dfb      	ldrb	r3, [r7, #23]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d105      	bne.n	8005456 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800544a:	4b3c      	ldr	r3, [pc, #240]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 800544c:	69db      	ldr	r3, [r3, #28]
 800544e:	4a3b      	ldr	r2, [pc, #236]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005454:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 8087 	beq.w	800556e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005460:	4b36      	ldr	r3, [pc, #216]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f003 030c 	and.w	r3, r3, #12
 8005468:	2b08      	cmp	r3, #8
 800546a:	d061      	beq.n	8005530 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	2b02      	cmp	r3, #2
 8005472:	d146      	bne.n	8005502 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005474:	4b33      	ldr	r3, [pc, #204]	; (8005544 <HAL_RCC_OscConfig+0x4cc>)
 8005476:	2200      	movs	r2, #0
 8005478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547a:	f7fd fea5 	bl	80031c8 <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005482:	f7fd fea1 	bl	80031c8 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b02      	cmp	r3, #2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e06d      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005494:	4b29      	ldr	r3, [pc, #164]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1f0      	bne.n	8005482 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054a8:	d108      	bne.n	80054bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80054aa:	4b24      	ldr	r3, [pc, #144]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	4921      	ldr	r1, [pc, #132]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80054b8:	4313      	orrs	r3, r2
 80054ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054bc:	4b1f      	ldr	r3, [pc, #124]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a19      	ldr	r1, [r3, #32]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054cc:	430b      	orrs	r3, r1
 80054ce:	491b      	ldr	r1, [pc, #108]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054d4:	4b1b      	ldr	r3, [pc, #108]	; (8005544 <HAL_RCC_OscConfig+0x4cc>)
 80054d6:	2201      	movs	r2, #1
 80054d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054da:	f7fd fe75 	bl	80031c8 <HAL_GetTick>
 80054de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054e2:	f7fd fe71 	bl	80031c8 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e03d      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054f4:	4b11      	ldr	r3, [pc, #68]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0f0      	beq.n	80054e2 <HAL_RCC_OscConfig+0x46a>
 8005500:	e035      	b.n	800556e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005502:	4b10      	ldr	r3, [pc, #64]	; (8005544 <HAL_RCC_OscConfig+0x4cc>)
 8005504:	2200      	movs	r2, #0
 8005506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005508:	f7fd fe5e 	bl	80031c8 <HAL_GetTick>
 800550c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800550e:	e008      	b.n	8005522 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005510:	f7fd fe5a 	bl	80031c8 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b02      	cmp	r3, #2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e026      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005522:	4b06      	ldr	r3, [pc, #24]	; (800553c <HAL_RCC_OscConfig+0x4c4>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1f0      	bne.n	8005510 <HAL_RCC_OscConfig+0x498>
 800552e:	e01e      	b.n	800556e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	69db      	ldr	r3, [r3, #28]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d107      	bne.n	8005548 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e019      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
 800553c:	40021000 	.word	0x40021000
 8005540:	40007000 	.word	0x40007000
 8005544:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005548:	4b0b      	ldr	r3, [pc, #44]	; (8005578 <HAL_RCC_OscConfig+0x500>)
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a1b      	ldr	r3, [r3, #32]
 8005558:	429a      	cmp	r2, r3
 800555a:	d106      	bne.n	800556a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005566:	429a      	cmp	r2, r3
 8005568:	d001      	beq.n	800556e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e000      	b.n	8005570 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}
 8005578:	40021000 	.word	0x40021000

0800557c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d101      	bne.n	8005590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e0d0      	b.n	8005732 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005590:	4b6a      	ldr	r3, [pc, #424]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0307 	and.w	r3, r3, #7
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	429a      	cmp	r2, r3
 800559c:	d910      	bls.n	80055c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800559e:	4b67      	ldr	r3, [pc, #412]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f023 0207 	bic.w	r2, r3, #7
 80055a6:	4965      	ldr	r1, [pc, #404]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ae:	4b63      	ldr	r3, [pc, #396]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0307 	and.w	r3, r3, #7
 80055b6:	683a      	ldr	r2, [r7, #0]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d001      	beq.n	80055c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e0b8      	b.n	8005732 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f003 0302 	and.w	r3, r3, #2
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d020      	beq.n	800560e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0304 	and.w	r3, r3, #4
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d005      	beq.n	80055e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055d8:	4b59      	ldr	r3, [pc, #356]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	4a58      	ldr	r2, [pc, #352]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80055de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80055e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 0308 	and.w	r3, r3, #8
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d005      	beq.n	80055fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055f0:	4b53      	ldr	r3, [pc, #332]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	4a52      	ldr	r2, [pc, #328]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80055f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80055fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055fc:	4b50      	ldr	r3, [pc, #320]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	494d      	ldr	r1, [pc, #308]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 800560a:	4313      	orrs	r3, r2
 800560c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	d040      	beq.n	800569c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d107      	bne.n	8005632 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005622:	4b47      	ldr	r3, [pc, #284]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d115      	bne.n	800565a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e07f      	b.n	8005732 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	2b02      	cmp	r3, #2
 8005638:	d107      	bne.n	800564a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800563a:	4b41      	ldr	r3, [pc, #260]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d109      	bne.n	800565a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e073      	b.n	8005732 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800564a:	4b3d      	ldr	r3, [pc, #244]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e06b      	b.n	8005732 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800565a:	4b39      	ldr	r3, [pc, #228]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f023 0203 	bic.w	r2, r3, #3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	4936      	ldr	r1, [pc, #216]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 8005668:	4313      	orrs	r3, r2
 800566a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800566c:	f7fd fdac 	bl	80031c8 <HAL_GetTick>
 8005670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005672:	e00a      	b.n	800568a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005674:	f7fd fda8 	bl	80031c8 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005682:	4293      	cmp	r3, r2
 8005684:	d901      	bls.n	800568a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005686:	2303      	movs	r3, #3
 8005688:	e053      	b.n	8005732 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800568a:	4b2d      	ldr	r3, [pc, #180]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f003 020c 	and.w	r2, r3, #12
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	429a      	cmp	r2, r3
 800569a:	d1eb      	bne.n	8005674 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800569c:	4b27      	ldr	r3, [pc, #156]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f003 0307 	and.w	r3, r3, #7
 80056a4:	683a      	ldr	r2, [r7, #0]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	d210      	bcs.n	80056cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056aa:	4b24      	ldr	r3, [pc, #144]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f023 0207 	bic.w	r2, r3, #7
 80056b2:	4922      	ldr	r1, [pc, #136]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056ba:	4b20      	ldr	r3, [pc, #128]	; (800573c <HAL_RCC_ClockConfig+0x1c0>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0307 	and.w	r3, r3, #7
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d001      	beq.n	80056cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e032      	b.n	8005732 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 0304 	and.w	r3, r3, #4
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d008      	beq.n	80056ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056d8:	4b19      	ldr	r3, [pc, #100]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	4916      	ldr	r1, [pc, #88]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80056e6:	4313      	orrs	r3, r2
 80056e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0308 	and.w	r3, r3, #8
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d009      	beq.n	800570a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80056f6:	4b12      	ldr	r3, [pc, #72]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	490e      	ldr	r1, [pc, #56]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 8005706:	4313      	orrs	r3, r2
 8005708:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800570a:	f000 f821 	bl	8005750 <HAL_RCC_GetSysClockFreq>
 800570e:	4602      	mov	r2, r0
 8005710:	4b0b      	ldr	r3, [pc, #44]	; (8005740 <HAL_RCC_ClockConfig+0x1c4>)
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	091b      	lsrs	r3, r3, #4
 8005716:	f003 030f 	and.w	r3, r3, #15
 800571a:	490a      	ldr	r1, [pc, #40]	; (8005744 <HAL_RCC_ClockConfig+0x1c8>)
 800571c:	5ccb      	ldrb	r3, [r1, r3]
 800571e:	fa22 f303 	lsr.w	r3, r2, r3
 8005722:	4a09      	ldr	r2, [pc, #36]	; (8005748 <HAL_RCC_ClockConfig+0x1cc>)
 8005724:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005726:	4b09      	ldr	r3, [pc, #36]	; (800574c <HAL_RCC_ClockConfig+0x1d0>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4618      	mov	r0, r3
 800572c:	f7fd fb5c 	bl	8002de8 <HAL_InitTick>

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40022000 	.word	0x40022000
 8005740:	40021000 	.word	0x40021000
 8005744:	0800effc 	.word	0x0800effc
 8005748:	20000018 	.word	0x20000018
 800574c:	2000001c 	.word	0x2000001c

08005750 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005756:	2300      	movs	r3, #0
 8005758:	60fb      	str	r3, [r7, #12]
 800575a:	2300      	movs	r3, #0
 800575c:	60bb      	str	r3, [r7, #8]
 800575e:	2300      	movs	r3, #0
 8005760:	617b      	str	r3, [r7, #20]
 8005762:	2300      	movs	r3, #0
 8005764:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005766:	2300      	movs	r3, #0
 8005768:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800576a:	4b1e      	ldr	r3, [pc, #120]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x94>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f003 030c 	and.w	r3, r3, #12
 8005776:	2b04      	cmp	r3, #4
 8005778:	d002      	beq.n	8005780 <HAL_RCC_GetSysClockFreq+0x30>
 800577a:	2b08      	cmp	r3, #8
 800577c:	d003      	beq.n	8005786 <HAL_RCC_GetSysClockFreq+0x36>
 800577e:	e027      	b.n	80057d0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005780:	4b19      	ldr	r3, [pc, #100]	; (80057e8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005782:	613b      	str	r3, [r7, #16]
      break;
 8005784:	e027      	b.n	80057d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	0c9b      	lsrs	r3, r3, #18
 800578a:	f003 030f 	and.w	r3, r3, #15
 800578e:	4a17      	ldr	r2, [pc, #92]	; (80057ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8005790:	5cd3      	ldrb	r3, [r2, r3]
 8005792:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d010      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800579e:	4b11      	ldr	r3, [pc, #68]	; (80057e4 <HAL_RCC_GetSysClockFreq+0x94>)
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	0c5b      	lsrs	r3, r3, #17
 80057a4:	f003 0301 	and.w	r3, r3, #1
 80057a8:	4a11      	ldr	r2, [pc, #68]	; (80057f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80057aa:	5cd3      	ldrb	r3, [r2, r3]
 80057ac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a0d      	ldr	r2, [pc, #52]	; (80057e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80057b2:	fb03 f202 	mul.w	r2, r3, r2
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057bc:	617b      	str	r3, [r7, #20]
 80057be:	e004      	b.n	80057ca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a0c      	ldr	r2, [pc, #48]	; (80057f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80057c4:	fb02 f303 	mul.w	r3, r2, r3
 80057c8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	613b      	str	r3, [r7, #16]
      break;
 80057ce:	e002      	b.n	80057d6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80057d0:	4b05      	ldr	r3, [pc, #20]	; (80057e8 <HAL_RCC_GetSysClockFreq+0x98>)
 80057d2:	613b      	str	r3, [r7, #16]
      break;
 80057d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057d6:	693b      	ldr	r3, [r7, #16]
}
 80057d8:	4618      	mov	r0, r3
 80057da:	371c      	adds	r7, #28
 80057dc:	46bd      	mov	sp, r7
 80057de:	bc80      	pop	{r7}
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40021000 	.word	0x40021000
 80057e8:	007a1200 	.word	0x007a1200
 80057ec:	0800f014 	.word	0x0800f014
 80057f0:	0800f024 	.word	0x0800f024
 80057f4:	003d0900 	.word	0x003d0900

080057f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80057f8:	b480      	push	{r7}
 80057fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80057fc:	4b02      	ldr	r3, [pc, #8]	; (8005808 <HAL_RCC_GetHCLKFreq+0x10>)
 80057fe:	681b      	ldr	r3, [r3, #0]
}
 8005800:	4618      	mov	r0, r3
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr
 8005808:	20000018 	.word	0x20000018

0800580c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005810:	f7ff fff2 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 8005814:	4602      	mov	r2, r0
 8005816:	4b05      	ldr	r3, [pc, #20]	; (800582c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	0a1b      	lsrs	r3, r3, #8
 800581c:	f003 0307 	and.w	r3, r3, #7
 8005820:	4903      	ldr	r1, [pc, #12]	; (8005830 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005822:	5ccb      	ldrb	r3, [r1, r3]
 8005824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005828:	4618      	mov	r0, r3
 800582a:	bd80      	pop	{r7, pc}
 800582c:	40021000 	.word	0x40021000
 8005830:	0800f00c 	.word	0x0800f00c

08005834 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005838:	f7ff ffde 	bl	80057f8 <HAL_RCC_GetHCLKFreq>
 800583c:	4602      	mov	r2, r0
 800583e:	4b05      	ldr	r3, [pc, #20]	; (8005854 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	0adb      	lsrs	r3, r3, #11
 8005844:	f003 0307 	and.w	r3, r3, #7
 8005848:	4903      	ldr	r1, [pc, #12]	; (8005858 <HAL_RCC_GetPCLK2Freq+0x24>)
 800584a:	5ccb      	ldrb	r3, [r1, r3]
 800584c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005850:	4618      	mov	r0, r3
 8005852:	bd80      	pop	{r7, pc}
 8005854:	40021000 	.word	0x40021000
 8005858:	0800f00c 	.word	0x0800f00c

0800585c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	220f      	movs	r2, #15
 800586a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800586c:	4b11      	ldr	r3, [pc, #68]	; (80058b4 <HAL_RCC_GetClockConfig+0x58>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f003 0203 	and.w	r2, r3, #3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005878:	4b0e      	ldr	r3, [pc, #56]	; (80058b4 <HAL_RCC_GetClockConfig+0x58>)
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005884:	4b0b      	ldr	r3, [pc, #44]	; (80058b4 <HAL_RCC_GetClockConfig+0x58>)
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005890:	4b08      	ldr	r3, [pc, #32]	; (80058b4 <HAL_RCC_GetClockConfig+0x58>)
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	08db      	lsrs	r3, r3, #3
 8005896:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800589e:	4b06      	ldr	r3, [pc, #24]	; (80058b8 <HAL_RCC_GetClockConfig+0x5c>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0207 	and.w	r2, r3, #7
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bc80      	pop	{r7}
 80058b2:	4770      	bx	lr
 80058b4:	40021000 	.word	0x40021000
 80058b8:	40022000 	.word	0x40022000

080058bc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058c4:	4b0a      	ldr	r3, [pc, #40]	; (80058f0 <RCC_Delay+0x34>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a0a      	ldr	r2, [pc, #40]	; (80058f4 <RCC_Delay+0x38>)
 80058ca:	fba2 2303 	umull	r2, r3, r2, r3
 80058ce:	0a5b      	lsrs	r3, r3, #9
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	fb02 f303 	mul.w	r3, r2, r3
 80058d6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80058d8:	bf00      	nop
  }
  while (Delay --);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	1e5a      	subs	r2, r3, #1
 80058de:	60fa      	str	r2, [r7, #12]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1f9      	bne.n	80058d8 <RCC_Delay+0x1c>
}
 80058e4:	bf00      	nop
 80058e6:	bf00      	nop
 80058e8:	3714      	adds	r7, #20
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bc80      	pop	{r7}
 80058ee:	4770      	bx	lr
 80058f0:	20000018 	.word	0x20000018
 80058f4:	10624dd3 	.word	0x10624dd3

080058f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b086      	sub	sp, #24
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005900:	2300      	movs	r3, #0
 8005902:	613b      	str	r3, [r7, #16]
 8005904:	2300      	movs	r3, #0
 8005906:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	2b00      	cmp	r3, #0
 8005912:	d07d      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005914:	2300      	movs	r3, #0
 8005916:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005918:	4b4f      	ldr	r3, [pc, #316]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800591a:	69db      	ldr	r3, [r3, #28]
 800591c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d10d      	bne.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005924:	4b4c      	ldr	r3, [pc, #304]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	4a4b      	ldr	r2, [pc, #300]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800592a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800592e:	61d3      	str	r3, [r2, #28]
 8005930:	4b49      	ldr	r3, [pc, #292]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005932:	69db      	ldr	r3, [r3, #28]
 8005934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005938:	60bb      	str	r3, [r7, #8]
 800593a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800593c:	2301      	movs	r3, #1
 800593e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005940:	4b46      	ldr	r3, [pc, #280]	; (8005a5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005948:	2b00      	cmp	r3, #0
 800594a:	d118      	bne.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800594c:	4b43      	ldr	r3, [pc, #268]	; (8005a5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a42      	ldr	r2, [pc, #264]	; (8005a5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005956:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005958:	f7fd fc36 	bl	80031c8 <HAL_GetTick>
 800595c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800595e:	e008      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005960:	f7fd fc32 	bl	80031c8 <HAL_GetTick>
 8005964:	4602      	mov	r2, r0
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	1ad3      	subs	r3, r2, r3
 800596a:	2b64      	cmp	r3, #100	; 0x64
 800596c:	d901      	bls.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800596e:	2303      	movs	r3, #3
 8005970:	e06d      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005972:	4b3a      	ldr	r3, [pc, #232]	; (8005a5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0f0      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800597e:	4b36      	ldr	r3, [pc, #216]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005986:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d02e      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	429a      	cmp	r2, r3
 800599a:	d027      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800599c:	4b2e      	ldr	r3, [pc, #184]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800599e:	6a1b      	ldr	r3, [r3, #32]
 80059a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059a4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059a6:	4b2e      	ldr	r3, [pc, #184]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059a8:	2201      	movs	r2, #1
 80059aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059ac:	4b2c      	ldr	r3, [pc, #176]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059ae:	2200      	movs	r2, #0
 80059b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059b2:	4a29      	ldr	r2, [pc, #164]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f003 0301 	and.w	r3, r3, #1
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d014      	beq.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c2:	f7fd fc01 	bl	80031c8 <HAL_GetTick>
 80059c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c8:	e00a      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ca:	f7fd fbfd 	bl	80031c8 <HAL_GetTick>
 80059ce:	4602      	mov	r2, r0
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80059d8:	4293      	cmp	r3, r2
 80059da:	d901      	bls.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e036      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e0:	4b1d      	ldr	r3, [pc, #116]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059e2:	6a1b      	ldr	r3, [r3, #32]
 80059e4:	f003 0302 	and.w	r3, r3, #2
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0ee      	beq.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059ec:	4b1a      	ldr	r3, [pc, #104]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ee:	6a1b      	ldr	r3, [r3, #32]
 80059f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	4917      	ldr	r1, [pc, #92]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80059fe:	7dfb      	ldrb	r3, [r7, #23]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d105      	bne.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a04:	4b14      	ldr	r3, [pc, #80]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	4a13      	ldr	r2, [pc, #76]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a0e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 0302 	and.w	r3, r3, #2
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d008      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a1c:	4b0e      	ldr	r3, [pc, #56]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	490b      	ldr	r1, [pc, #44]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0310 	and.w	r3, r3, #16
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d008      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a3a:	4b07      	ldr	r3, [pc, #28]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	4904      	ldr	r1, [pc, #16]	; (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3718      	adds	r7, #24
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	40021000 	.word	0x40021000
 8005a5c:	40007000 	.word	0x40007000
 8005a60:	42420440 	.word	0x42420440

08005a64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d101      	bne.n	8005a76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e076      	b.n	8005b64 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d108      	bne.n	8005a90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a86:	d009      	beq.n	8005a9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	61da      	str	r2, [r3, #28]
 8005a8e:	e005      	b.n	8005a9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d106      	bne.n	8005abc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7fd f898 	bl	8002bec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ad2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aee:	431a      	orrs	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	f003 0302 	and.w	r3, r3, #2
 8005af8:	431a      	orrs	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	695b      	ldr	r3, [r3, #20]
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b0c:	431a      	orrs	r2, r3
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	69db      	ldr	r3, [r3, #28]
 8005b12:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b16:	431a      	orrs	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b20:	ea42 0103 	orr.w	r1, r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b28:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	430a      	orrs	r2, r1
 8005b32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	0c1a      	lsrs	r2, r3, #16
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f002 0204 	and.w	r2, r2, #4
 8005b42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	69da      	ldr	r2, [r3, #28]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b52:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3708      	adds	r7, #8
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	bd80      	pop	{r7, pc}

08005b6c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b088      	sub	sp, #32
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	603b      	str	r3, [r7, #0]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d101      	bne.n	8005b8e <HAL_SPI_Transmit+0x22>
 8005b8a:	2302      	movs	r3, #2
 8005b8c:	e12d      	b.n	8005dea <HAL_SPI_Transmit+0x27e>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2201      	movs	r2, #1
 8005b92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b96:	f7fd fb17 	bl	80031c8 <HAL_GetTick>
 8005b9a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005b9c:	88fb      	ldrh	r3, [r7, #6]
 8005b9e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d002      	beq.n	8005bb2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005bac:	2302      	movs	r3, #2
 8005bae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005bb0:	e116      	b.n	8005de0 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d002      	beq.n	8005bbe <HAL_SPI_Transmit+0x52>
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d102      	bne.n	8005bc4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005bc2:	e10d      	b.n	8005de0 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2203      	movs	r2, #3
 8005bc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	88fa      	ldrh	r2, [r7, #6]
 8005bdc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	88fa      	ldrh	r2, [r7, #6]
 8005be2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2200      	movs	r2, #0
 8005be8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c0a:	d10f      	bne.n	8005c2c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c2a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c36:	2b40      	cmp	r3, #64	; 0x40
 8005c38:	d007      	beq.n	8005c4a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c52:	d14f      	bne.n	8005cf4 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d002      	beq.n	8005c62 <HAL_SPI_Transmit+0xf6>
 8005c5c:	8afb      	ldrh	r3, [r7, #22]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d142      	bne.n	8005ce8 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	881a      	ldrh	r2, [r3, #0]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c72:	1c9a      	adds	r2, r3, #2
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	b29a      	uxth	r2, r3
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c86:	e02f      	b.n	8005ce8 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d112      	bne.n	8005cbc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9a:	881a      	ldrh	r2, [r3, #0]
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca6:	1c9a      	adds	r2, r3, #2
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	b29a      	uxth	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	86da      	strh	r2, [r3, #54]	; 0x36
 8005cba:	e015      	b.n	8005ce8 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cbc:	f7fd fa84 	bl	80031c8 <HAL_GetTick>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	1ad3      	subs	r3, r2, r3
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d803      	bhi.n	8005cd4 <HAL_SPI_Transmit+0x168>
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd2:	d102      	bne.n	8005cda <HAL_SPI_Transmit+0x16e>
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005ce6:	e07b      	b.n	8005de0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d1ca      	bne.n	8005c88 <HAL_SPI_Transmit+0x11c>
 8005cf2:	e050      	b.n	8005d96 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d002      	beq.n	8005d02 <HAL_SPI_Transmit+0x196>
 8005cfc:	8afb      	ldrh	r3, [r7, #22]
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d144      	bne.n	8005d8c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	330c      	adds	r3, #12
 8005d0c:	7812      	ldrb	r2, [r2, #0]
 8005d0e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d14:	1c5a      	adds	r2, r3, #1
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	3b01      	subs	r3, #1
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005d28:	e030      	b.n	8005d8c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d113      	bne.n	8005d60 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	330c      	adds	r3, #12
 8005d42:	7812      	ldrb	r2, [r2, #0]
 8005d44:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d5e:	e015      	b.n	8005d8c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d60:	f7fd fa32 	bl	80031c8 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d803      	bhi.n	8005d78 <HAL_SPI_Transmit+0x20c>
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d76:	d102      	bne.n	8005d7e <HAL_SPI_Transmit+0x212>
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d106      	bne.n	8005d8c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005d7e:	2303      	movs	r3, #3
 8005d80:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2201      	movs	r2, #1
 8005d86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005d8a:	e029      	b.n	8005de0 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d1c9      	bne.n	8005d2a <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d96:	69ba      	ldr	r2, [r7, #24]
 8005d98:	6839      	ldr	r1, [r7, #0]
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f000 f8b2 	bl	8005f04 <SPI_EndRxTxTransaction>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d002      	beq.n	8005dac <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2220      	movs	r2, #32
 8005daa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10a      	bne.n	8005dca <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005db4:	2300      	movs	r3, #0
 8005db6:	613b      	str	r3, [r7, #16]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	613b      	str	r3, [r7, #16]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	613b      	str	r3, [r7, #16]
 8005dc8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d002      	beq.n	8005dd8 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	77fb      	strb	r3, [r7, #31]
 8005dd6:	e003      	b.n	8005de0 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005de8:	7ffb      	ldrb	r3, [r7, #31]
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3720      	adds	r7, #32
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
	...

08005df4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b088      	sub	sp, #32
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	603b      	str	r3, [r7, #0]
 8005e00:	4613      	mov	r3, r2
 8005e02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e04:	f7fd f9e0 	bl	80031c8 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0c:	1a9b      	subs	r3, r3, r2
 8005e0e:	683a      	ldr	r2, [r7, #0]
 8005e10:	4413      	add	r3, r2
 8005e12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e14:	f7fd f9d8 	bl	80031c8 <HAL_GetTick>
 8005e18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e1a:	4b39      	ldr	r3, [pc, #228]	; (8005f00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	015b      	lsls	r3, r3, #5
 8005e20:	0d1b      	lsrs	r3, r3, #20
 8005e22:	69fa      	ldr	r2, [r7, #28]
 8005e24:	fb02 f303 	mul.w	r3, r2, r3
 8005e28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e2a:	e054      	b.n	8005ed6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e32:	d050      	beq.n	8005ed6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e34:	f7fd f9c8 	bl	80031c8 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	69fa      	ldr	r2, [r7, #28]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d902      	bls.n	8005e4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d13d      	bne.n	8005ec6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	685a      	ldr	r2, [r3, #4]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e62:	d111      	bne.n	8005e88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e6c:	d004      	beq.n	8005e78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e76:	d107      	bne.n	8005e88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e90:	d10f      	bne.n	8005eb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ea0:	601a      	str	r2, [r3, #0]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005eb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e017      	b.n	8005ef6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d101      	bne.n	8005ed0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	3b01      	subs	r3, #1
 8005ed4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689a      	ldr	r2, [r3, #8]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	bf0c      	ite	eq
 8005ee6:	2301      	moveq	r3, #1
 8005ee8:	2300      	movne	r3, #0
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	461a      	mov	r2, r3
 8005eee:	79fb      	ldrb	r3, [r7, #7]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d19b      	bne.n	8005e2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3720      	adds	r7, #32
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	20000018 	.word	0x20000018

08005f04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b086      	sub	sp, #24
 8005f08:	af02      	add	r7, sp, #8
 8005f0a:	60f8      	str	r0, [r7, #12]
 8005f0c:	60b9      	str	r1, [r7, #8]
 8005f0e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2200      	movs	r2, #0
 8005f18:	2180      	movs	r1, #128	; 0x80
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f7ff ff6a 	bl	8005df4 <SPI_WaitFlagStateUntilTimeout>
 8005f20:	4603      	mov	r3, r0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d007      	beq.n	8005f36 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f2a:	f043 0220 	orr.w	r2, r3, #32
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e000      	b.n	8005f38 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3710      	adds	r7, #16
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d101      	bne.n	8005f52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e041      	b.n	8005fd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d106      	bne.n	8005f6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f839 	bl	8005fde <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2202      	movs	r2, #2
 8005f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	4610      	mov	r0, r2
 8005f80:	f000 f9b4 	bl	80062ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3708      	adds	r7, #8
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b083      	sub	sp, #12
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005fe6:	bf00      	nop
 8005fe8:	370c      	adds	r7, #12
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bc80      	pop	{r7}
 8005fee:	4770      	bx	lr

08005ff0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	2b01      	cmp	r3, #1
 8006002:	d001      	beq.n	8006008 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e03a      	b.n	800607e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	68da      	ldr	r2, [r3, #12]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0201 	orr.w	r2, r2, #1
 800601e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4a18      	ldr	r2, [pc, #96]	; (8006088 <HAL_TIM_Base_Start_IT+0x98>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d00e      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x58>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006032:	d009      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x58>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a14      	ldr	r2, [pc, #80]	; (800608c <HAL_TIM_Base_Start_IT+0x9c>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d004      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x58>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a13      	ldr	r2, [pc, #76]	; (8006090 <HAL_TIM_Base_Start_IT+0xa0>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d111      	bne.n	800606c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 0307 	and.w	r3, r3, #7
 8006052:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2b06      	cmp	r3, #6
 8006058:	d010      	beq.n	800607c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f042 0201 	orr.w	r2, r2, #1
 8006068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800606a:	e007      	b.n	800607c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f042 0201 	orr.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	bc80      	pop	{r7}
 8006086:	4770      	bx	lr
 8006088:	40012c00 	.word	0x40012c00
 800608c:	40000400 	.word	0x40000400
 8006090:	40000800 	.word	0x40000800

08006094 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d122      	bne.n	80060f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	68db      	ldr	r3, [r3, #12]
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d11b      	bne.n	80060f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f06f 0202 	mvn.w	r2, #2
 80060c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2201      	movs	r2, #1
 80060c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	f003 0303 	and.w	r3, r3, #3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d003      	beq.n	80060de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f8ed 	bl	80062b6 <HAL_TIM_IC_CaptureCallback>
 80060dc:	e005      	b.n	80060ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f8e0 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 f8ef 	bl	80062c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	f003 0304 	and.w	r3, r3, #4
 80060fa:	2b04      	cmp	r3, #4
 80060fc:	d122      	bne.n	8006144 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68db      	ldr	r3, [r3, #12]
 8006104:	f003 0304 	and.w	r3, r3, #4
 8006108:	2b04      	cmp	r3, #4
 800610a:	d11b      	bne.n	8006144 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f06f 0204 	mvn.w	r2, #4
 8006114:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2202      	movs	r2, #2
 800611a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006126:	2b00      	cmp	r3, #0
 8006128:	d003      	beq.n	8006132 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 f8c3 	bl	80062b6 <HAL_TIM_IC_CaptureCallback>
 8006130:	e005      	b.n	800613e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 f8b6 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f8c5 	bl	80062c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2200      	movs	r2, #0
 8006142:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	691b      	ldr	r3, [r3, #16]
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b08      	cmp	r3, #8
 8006150:	d122      	bne.n	8006198 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b08      	cmp	r3, #8
 800615e:	d11b      	bne.n	8006198 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f06f 0208 	mvn.w	r2, #8
 8006168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2204      	movs	r2, #4
 800616e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	69db      	ldr	r3, [r3, #28]
 8006176:	f003 0303 	and.w	r3, r3, #3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f899 	bl	80062b6 <HAL_TIM_IC_CaptureCallback>
 8006184:	e005      	b.n	8006192 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f000 f88c 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f89b 	bl	80062c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	f003 0310 	and.w	r3, r3, #16
 80061a2:	2b10      	cmp	r3, #16
 80061a4:	d122      	bne.n	80061ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	f003 0310 	and.w	r3, r3, #16
 80061b0:	2b10      	cmp	r3, #16
 80061b2:	d11b      	bne.n	80061ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f06f 0210 	mvn.w	r2, #16
 80061bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2208      	movs	r2, #8
 80061c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	69db      	ldr	r3, [r3, #28]
 80061ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d003      	beq.n	80061da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f86f 	bl	80062b6 <HAL_TIM_IC_CaptureCallback>
 80061d8:	e005      	b.n	80061e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 f862 	bl	80062a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 f871 	bl	80062c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2200      	movs	r2, #0
 80061ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	691b      	ldr	r3, [r3, #16]
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d10e      	bne.n	8006218 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f003 0301 	and.w	r3, r3, #1
 8006204:	2b01      	cmp	r3, #1
 8006206:	d107      	bne.n	8006218 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f06f 0201 	mvn.w	r2, #1
 8006210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f7fc fc20 	bl	8002a58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006222:	2b80      	cmp	r3, #128	; 0x80
 8006224:	d10e      	bne.n	8006244 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006230:	2b80      	cmp	r3, #128	; 0x80
 8006232:	d107      	bne.n	8006244 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800623c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f8bf 	bl	80063c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800624e:	2b40      	cmp	r3, #64	; 0x40
 8006250:	d10e      	bne.n	8006270 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625c:	2b40      	cmp	r3, #64	; 0x40
 800625e:	d107      	bne.n	8006270 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f835 	bl	80062da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b20      	cmp	r3, #32
 800627c:	d10e      	bne.n	800629c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f003 0320 	and.w	r3, r3, #32
 8006288:	2b20      	cmp	r3, #32
 800628a:	d107      	bne.n	800629c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f06f 0220 	mvn.w	r2, #32
 8006294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f88a 	bl	80063b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800629c:	bf00      	nop
 800629e:	3708      	adds	r7, #8
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bc80      	pop	{r7}
 80062b4:	4770      	bx	lr

080062b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062b6:	b480      	push	{r7}
 80062b8:	b083      	sub	sp, #12
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062be:	bf00      	nop
 80062c0:	370c      	adds	r7, #12
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bc80      	pop	{r7}
 80062c6:	4770      	bx	lr

080062c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bc80      	pop	{r7}
 80062d8:	4770      	bx	lr

080062da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bc80      	pop	{r7}
 80062ea:	4770      	bx	lr

080062ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b085      	sub	sp, #20
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a29      	ldr	r2, [pc, #164]	; (80063a4 <TIM_Base_SetConfig+0xb8>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d00b      	beq.n	800631c <TIM_Base_SetConfig+0x30>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800630a:	d007      	beq.n	800631c <TIM_Base_SetConfig+0x30>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a26      	ldr	r2, [pc, #152]	; (80063a8 <TIM_Base_SetConfig+0xbc>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d003      	beq.n	800631c <TIM_Base_SetConfig+0x30>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	4a25      	ldr	r2, [pc, #148]	; (80063ac <TIM_Base_SetConfig+0xc0>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d108      	bne.n	800632e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	68fa      	ldr	r2, [r7, #12]
 800632a:	4313      	orrs	r3, r2
 800632c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a1c      	ldr	r2, [pc, #112]	; (80063a4 <TIM_Base_SetConfig+0xb8>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d00b      	beq.n	800634e <TIM_Base_SetConfig+0x62>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800633c:	d007      	beq.n	800634e <TIM_Base_SetConfig+0x62>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	4a19      	ldr	r2, [pc, #100]	; (80063a8 <TIM_Base_SetConfig+0xbc>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d003      	beq.n	800634e <TIM_Base_SetConfig+0x62>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a18      	ldr	r2, [pc, #96]	; (80063ac <TIM_Base_SetConfig+0xc0>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d108      	bne.n	8006360 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	4313      	orrs	r3, r2
 800635e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	695b      	ldr	r3, [r3, #20]
 800636a:	4313      	orrs	r3, r2
 800636c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	689a      	ldr	r2, [r3, #8]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a07      	ldr	r2, [pc, #28]	; (80063a4 <TIM_Base_SetConfig+0xb8>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d103      	bne.n	8006394 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	691a      	ldr	r2, [r3, #16]
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	615a      	str	r2, [r3, #20]
}
 800639a:	bf00      	nop
 800639c:	3714      	adds	r7, #20
 800639e:	46bd      	mov	sp, r7
 80063a0:	bc80      	pop	{r7}
 80063a2:	4770      	bx	lr
 80063a4:	40012c00 	.word	0x40012c00
 80063a8:	40000400 	.word	0x40000400
 80063ac:	40000800 	.word	0x40000800

080063b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80063b8:	bf00      	nop
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	bc80      	pop	{r7}
 80063c0:	4770      	bx	lr

080063c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80063c2:	b480      	push	{r7}
 80063c4:	b083      	sub	sp, #12
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80063ca:	bf00      	nop
 80063cc:	370c      	adds	r7, #12
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bc80      	pop	{r7}
 80063d2:	4770      	bx	lr

080063d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e042      	b.n	800646c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d106      	bne.n	8006400 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fc fc70 	bl	8002ce0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2224      	movs	r2, #36	; 0x24
 8006404:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68da      	ldr	r2, [r3, #12]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006416:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f000 f91d 	bl	8006658 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	691a      	ldr	r2, [r3, #16]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800642c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	695a      	ldr	r2, [r3, #20]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800643c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	68da      	ldr	r2, [r3, #12]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800644c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2220      	movs	r2, #32
 8006458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2220      	movs	r2, #32
 8006460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800646a:	2300      	movs	r3, #0
}
 800646c:	4618      	mov	r0, r3
 800646e:	3708      	adds	r7, #8
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08a      	sub	sp, #40	; 0x28
 8006478:	af02      	add	r7, sp, #8
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	603b      	str	r3, [r7, #0]
 8006480:	4613      	mov	r3, r2
 8006482:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006484:	2300      	movs	r3, #0
 8006486:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800648e:	b2db      	uxtb	r3, r3
 8006490:	2b20      	cmp	r3, #32
 8006492:	d16d      	bne.n	8006570 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d002      	beq.n	80064a0 <HAL_UART_Transmit+0x2c>
 800649a:	88fb      	ldrh	r3, [r7, #6]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d101      	bne.n	80064a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064a0:	2301      	movs	r3, #1
 80064a2:	e066      	b.n	8006572 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2221      	movs	r2, #33	; 0x21
 80064ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064b2:	f7fc fe89 	bl	80031c8 <HAL_GetTick>
 80064b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	88fa      	ldrh	r2, [r7, #6]
 80064bc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	88fa      	ldrh	r2, [r7, #6]
 80064c2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064cc:	d108      	bne.n	80064e0 <HAL_UART_Transmit+0x6c>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d104      	bne.n	80064e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064d6:	2300      	movs	r3, #0
 80064d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	61bb      	str	r3, [r7, #24]
 80064de:	e003      	b.n	80064e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064e4:	2300      	movs	r3, #0
 80064e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064e8:	e02a      	b.n	8006540 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	9300      	str	r3, [sp, #0]
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2200      	movs	r2, #0
 80064f2:	2180      	movs	r1, #128	; 0x80
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 f840 	bl	800657a <UART_WaitOnFlagUntilTimeout>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d001      	beq.n	8006504 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e036      	b.n	8006572 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d10b      	bne.n	8006522 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	881b      	ldrh	r3, [r3, #0]
 800650e:	461a      	mov	r2, r3
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006518:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	3302      	adds	r3, #2
 800651e:	61bb      	str	r3, [r7, #24]
 8006520:	e007      	b.n	8006532 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	781a      	ldrb	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	3301      	adds	r3, #1
 8006530:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006536:	b29b      	uxth	r3, r3
 8006538:	3b01      	subs	r3, #1
 800653a:	b29a      	uxth	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006544:	b29b      	uxth	r3, r3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1cf      	bne.n	80064ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	2200      	movs	r2, #0
 8006552:	2140      	movs	r1, #64	; 0x40
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 f810 	bl	800657a <UART_WaitOnFlagUntilTimeout>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e006      	b.n	8006572 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2220      	movs	r2, #32
 8006568:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800656c:	2300      	movs	r3, #0
 800656e:	e000      	b.n	8006572 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006570:	2302      	movs	r3, #2
  }
}
 8006572:	4618      	mov	r0, r3
 8006574:	3720      	adds	r7, #32
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}

0800657a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b090      	sub	sp, #64	; 0x40
 800657e:	af00      	add	r7, sp, #0
 8006580:	60f8      	str	r0, [r7, #12]
 8006582:	60b9      	str	r1, [r7, #8]
 8006584:	603b      	str	r3, [r7, #0]
 8006586:	4613      	mov	r3, r2
 8006588:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800658a:	e050      	b.n	800662e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800658c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800658e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006592:	d04c      	beq.n	800662e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006594:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006596:	2b00      	cmp	r3, #0
 8006598:	d007      	beq.n	80065aa <UART_WaitOnFlagUntilTimeout+0x30>
 800659a:	f7fc fe15 	bl	80031c8 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d241      	bcs.n	800662e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	330c      	adds	r3, #12
 80065b0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b4:	e853 3f00 	ldrex	r3, [r3]
 80065b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80065c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	330c      	adds	r3, #12
 80065c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065ca:	637a      	str	r2, [r7, #52]	; 0x34
 80065cc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065d2:	e841 2300 	strex	r3, r2, [r1]
 80065d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80065d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1e5      	bne.n	80065aa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3314      	adds	r3, #20
 80065e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	e853 3f00 	ldrex	r3, [r3]
 80065ec:	613b      	str	r3, [r7, #16]
   return(result);
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	f023 0301 	bic.w	r3, r3, #1
 80065f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3314      	adds	r3, #20
 80065fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065fe:	623a      	str	r2, [r7, #32]
 8006600:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006602:	69f9      	ldr	r1, [r7, #28]
 8006604:	6a3a      	ldr	r2, [r7, #32]
 8006606:	e841 2300 	strex	r3, r2, [r1]
 800660a:	61bb      	str	r3, [r7, #24]
   return(result);
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1e5      	bne.n	80065de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2220      	movs	r2, #32
 8006616:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2220      	movs	r2, #32
 800661e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e00f      	b.n	800664e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	4013      	ands	r3, r2
 8006638:	68ba      	ldr	r2, [r7, #8]
 800663a:	429a      	cmp	r2, r3
 800663c:	bf0c      	ite	eq
 800663e:	2301      	moveq	r3, #1
 8006640:	2300      	movne	r3, #0
 8006642:	b2db      	uxtb	r3, r3
 8006644:	461a      	mov	r2, r3
 8006646:	79fb      	ldrb	r3, [r7, #7]
 8006648:	429a      	cmp	r2, r3
 800664a:	d09f      	beq.n	800658c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	3740      	adds	r7, #64	; 0x40
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
	...

08006658 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689a      	ldr	r2, [r3, #8]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	431a      	orrs	r2, r3
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	695b      	ldr	r3, [r3, #20]
 8006684:	4313      	orrs	r3, r2
 8006686:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006692:	f023 030c 	bic.w	r3, r3, #12
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	6812      	ldr	r2, [r2, #0]
 800669a:	68b9      	ldr	r1, [r7, #8]
 800669c:	430b      	orrs	r3, r1
 800669e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	699a      	ldr	r2, [r3, #24]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	430a      	orrs	r2, r1
 80066b4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a2c      	ldr	r2, [pc, #176]	; (800676c <UART_SetConfig+0x114>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d103      	bne.n	80066c8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80066c0:	f7ff f8b8 	bl	8005834 <HAL_RCC_GetPCLK2Freq>
 80066c4:	60f8      	str	r0, [r7, #12]
 80066c6:	e002      	b.n	80066ce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80066c8:	f7ff f8a0 	bl	800580c <HAL_RCC_GetPCLK1Freq>
 80066cc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	4613      	mov	r3, r2
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4413      	add	r3, r2
 80066d6:	009a      	lsls	r2, r3, #2
 80066d8:	441a      	add	r2, r3
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80066e4:	4a22      	ldr	r2, [pc, #136]	; (8006770 <UART_SetConfig+0x118>)
 80066e6:	fba2 2303 	umull	r2, r3, r2, r3
 80066ea:	095b      	lsrs	r3, r3, #5
 80066ec:	0119      	lsls	r1, r3, #4
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	4613      	mov	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	4413      	add	r3, r2
 80066f6:	009a      	lsls	r2, r3, #2
 80066f8:	441a      	add	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	fbb2 f2f3 	udiv	r2, r2, r3
 8006704:	4b1a      	ldr	r3, [pc, #104]	; (8006770 <UART_SetConfig+0x118>)
 8006706:	fba3 0302 	umull	r0, r3, r3, r2
 800670a:	095b      	lsrs	r3, r3, #5
 800670c:	2064      	movs	r0, #100	; 0x64
 800670e:	fb00 f303 	mul.w	r3, r0, r3
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	011b      	lsls	r3, r3, #4
 8006716:	3332      	adds	r3, #50	; 0x32
 8006718:	4a15      	ldr	r2, [pc, #84]	; (8006770 <UART_SetConfig+0x118>)
 800671a:	fba2 2303 	umull	r2, r3, r2, r3
 800671e:	095b      	lsrs	r3, r3, #5
 8006720:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006724:	4419      	add	r1, r3
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	4613      	mov	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	4413      	add	r3, r2
 800672e:	009a      	lsls	r2, r3, #2
 8006730:	441a      	add	r2, r3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	fbb2 f2f3 	udiv	r2, r2, r3
 800673c:	4b0c      	ldr	r3, [pc, #48]	; (8006770 <UART_SetConfig+0x118>)
 800673e:	fba3 0302 	umull	r0, r3, r3, r2
 8006742:	095b      	lsrs	r3, r3, #5
 8006744:	2064      	movs	r0, #100	; 0x64
 8006746:	fb00 f303 	mul.w	r3, r0, r3
 800674a:	1ad3      	subs	r3, r2, r3
 800674c:	011b      	lsls	r3, r3, #4
 800674e:	3332      	adds	r3, #50	; 0x32
 8006750:	4a07      	ldr	r2, [pc, #28]	; (8006770 <UART_SetConfig+0x118>)
 8006752:	fba2 2303 	umull	r2, r3, r2, r3
 8006756:	095b      	lsrs	r3, r3, #5
 8006758:	f003 020f 	and.w	r2, r3, #15
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	440a      	add	r2, r1
 8006762:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006764:	bf00      	nop
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	40013800 	.word	0x40013800
 8006770:	51eb851f 	.word	0x51eb851f

08006774 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800677a:	f3ef 8305 	mrs	r3, IPSR
 800677e:	60bb      	str	r3, [r7, #8]
  return(result);
 8006780:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006782:	2b00      	cmp	r3, #0
 8006784:	d10f      	bne.n	80067a6 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006786:	f3ef 8310 	mrs	r3, PRIMASK
 800678a:	607b      	str	r3, [r7, #4]
  return(result);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d109      	bne.n	80067a6 <osKernelInitialize+0x32>
 8006792:	4b10      	ldr	r3, [pc, #64]	; (80067d4 <osKernelInitialize+0x60>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2b02      	cmp	r3, #2
 8006798:	d109      	bne.n	80067ae <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800679a:	f3ef 8311 	mrs	r3, BASEPRI
 800679e:	603b      	str	r3, [r7, #0]
  return(result);
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d003      	beq.n	80067ae <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80067a6:	f06f 0305 	mvn.w	r3, #5
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	e00c      	b.n	80067c8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80067ae:	4b09      	ldr	r3, [pc, #36]	; (80067d4 <osKernelInitialize+0x60>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d105      	bne.n	80067c2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80067b6:	4b07      	ldr	r3, [pc, #28]	; (80067d4 <osKernelInitialize+0x60>)
 80067b8:	2201      	movs	r2, #1
 80067ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80067bc:	2300      	movs	r3, #0
 80067be:	60fb      	str	r3, [r7, #12]
 80067c0:	e002      	b.n	80067c8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80067c2:	f04f 33ff 	mov.w	r3, #4294967295
 80067c6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80067c8:	68fb      	ldr	r3, [r7, #12]
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3714      	adds	r7, #20
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bc80      	pop	{r7}
 80067d2:	4770      	bx	lr
 80067d4:	200022c4 	.word	0x200022c4

080067d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067de:	f3ef 8305 	mrs	r3, IPSR
 80067e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80067e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10f      	bne.n	800680a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067ea:	f3ef 8310 	mrs	r3, PRIMASK
 80067ee:	607b      	str	r3, [r7, #4]
  return(result);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d109      	bne.n	800680a <osKernelStart+0x32>
 80067f6:	4b11      	ldr	r3, [pc, #68]	; (800683c <osKernelStart+0x64>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2b02      	cmp	r3, #2
 80067fc:	d109      	bne.n	8006812 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80067fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006802:	603b      	str	r3, [r7, #0]
  return(result);
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d003      	beq.n	8006812 <osKernelStart+0x3a>
    stat = osErrorISR;
 800680a:	f06f 0305 	mvn.w	r3, #5
 800680e:	60fb      	str	r3, [r7, #12]
 8006810:	e00e      	b.n	8006830 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8006812:	4b0a      	ldr	r3, [pc, #40]	; (800683c <osKernelStart+0x64>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d107      	bne.n	800682a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800681a:	4b08      	ldr	r3, [pc, #32]	; (800683c <osKernelStart+0x64>)
 800681c:	2202      	movs	r2, #2
 800681e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8006820:	f001 fb18 	bl	8007e54 <vTaskStartScheduler>
      stat = osOK;
 8006824:	2300      	movs	r3, #0
 8006826:	60fb      	str	r3, [r7, #12]
 8006828:	e002      	b.n	8006830 <osKernelStart+0x58>
    } else {
      stat = osError;
 800682a:	f04f 33ff 	mov.w	r3, #4294967295
 800682e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006830:	68fb      	ldr	r3, [r7, #12]
}
 8006832:	4618      	mov	r0, r3
 8006834:	3710      	adds	r7, #16
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	200022c4 	.word	0x200022c4

08006840 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006840:	b580      	push	{r7, lr}
 8006842:	b092      	sub	sp, #72	; 0x48
 8006844:	af04      	add	r7, sp, #16
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800684c:	2300      	movs	r3, #0
 800684e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006850:	f3ef 8305 	mrs	r3, IPSR
 8006854:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006856:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8006858:	2b00      	cmp	r3, #0
 800685a:	f040 8094 	bne.w	8006986 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800685e:	f3ef 8310 	mrs	r3, PRIMASK
 8006862:	623b      	str	r3, [r7, #32]
  return(result);
 8006864:	6a3b      	ldr	r3, [r7, #32]
 8006866:	2b00      	cmp	r3, #0
 8006868:	f040 808d 	bne.w	8006986 <osThreadNew+0x146>
 800686c:	4b48      	ldr	r3, [pc, #288]	; (8006990 <osThreadNew+0x150>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b02      	cmp	r3, #2
 8006872:	d106      	bne.n	8006882 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006874:	f3ef 8311 	mrs	r3, BASEPRI
 8006878:	61fb      	str	r3, [r7, #28]
  return(result);
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	2b00      	cmp	r3, #0
 800687e:	f040 8082 	bne.w	8006986 <osThreadNew+0x146>
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d07e      	beq.n	8006986 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8006888:	2380      	movs	r3, #128	; 0x80
 800688a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 800688c:	2318      	movs	r3, #24
 800688e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8006890:	2300      	movs	r3, #0
 8006892:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8006894:	f107 031b 	add.w	r3, r7, #27
 8006898:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800689a:	f04f 33ff 	mov.w	r3, #4294967295
 800689e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d045      	beq.n	8006932 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d002      	beq.n	80068b4 <osThreadNew+0x74>
        name = attr->name;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	699b      	ldr	r3, [r3, #24]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d002      	beq.n	80068c2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80068c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d008      	beq.n	80068da <osThreadNew+0x9a>
 80068c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ca:	2b38      	cmp	r3, #56	; 0x38
 80068cc:	d805      	bhi.n	80068da <osThreadNew+0x9a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <osThreadNew+0x9e>
        return (NULL);
 80068da:	2300      	movs	r3, #0
 80068dc:	e054      	b.n	8006988 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d003      	beq.n	80068ee <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	695b      	ldr	r3, [r3, #20]
 80068ea:	089b      	lsrs	r3, r3, #2
 80068ec:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00e      	beq.n	8006914 <osThreadNew+0xd4>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	2b5b      	cmp	r3, #91	; 0x5b
 80068fc:	d90a      	bls.n	8006914 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006902:	2b00      	cmp	r3, #0
 8006904:	d006      	beq.n	8006914 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	695b      	ldr	r3, [r3, #20]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d002      	beq.n	8006914 <osThreadNew+0xd4>
        mem = 1;
 800690e:	2301      	movs	r3, #1
 8006910:	62bb      	str	r3, [r7, #40]	; 0x28
 8006912:	e010      	b.n	8006936 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d10c      	bne.n	8006936 <osThreadNew+0xf6>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	68db      	ldr	r3, [r3, #12]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d108      	bne.n	8006936 <osThreadNew+0xf6>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d104      	bne.n	8006936 <osThreadNew+0xf6>
          mem = 0;
 800692c:	2300      	movs	r3, #0
 800692e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006930:	e001      	b.n	8006936 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8006932:	2300      	movs	r3, #0
 8006934:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8006936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006938:	2b01      	cmp	r3, #1
 800693a:	d110      	bne.n	800695e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006944:	9202      	str	r2, [sp, #8]
 8006946:	9301      	str	r3, [sp, #4]
 8006948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800694a:	9300      	str	r3, [sp, #0]
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006950:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006952:	68f8      	ldr	r0, [r7, #12]
 8006954:	f001 f83c 	bl	80079d0 <xTaskCreateStatic>
 8006958:	4603      	mov	r3, r0
 800695a:	617b      	str	r3, [r7, #20]
 800695c:	e013      	b.n	8006986 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800695e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006960:	2b00      	cmp	r3, #0
 8006962:	d110      	bne.n	8006986 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006966:	b29a      	uxth	r2, r3
 8006968:	f107 0314 	add.w	r3, r7, #20
 800696c:	9301      	str	r3, [sp, #4]
 800696e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f001 f886 	bl	8007a88 <xTaskCreate>
 800697c:	4603      	mov	r3, r0
 800697e:	2b01      	cmp	r3, #1
 8006980:	d001      	beq.n	8006986 <osThreadNew+0x146>
          hTask = NULL;
 8006982:	2300      	movs	r3, #0
 8006984:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006986:	697b      	ldr	r3, [r7, #20]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3738      	adds	r7, #56	; 0x38
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	200022c4 	.word	0x200022c4

08006994 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006994:	b580      	push	{r7, lr}
 8006996:	b086      	sub	sp, #24
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800699c:	f3ef 8305 	mrs	r3, IPSR
 80069a0:	613b      	str	r3, [r7, #16]
  return(result);
 80069a2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d10f      	bne.n	80069c8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069a8:	f3ef 8310 	mrs	r3, PRIMASK
 80069ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d109      	bne.n	80069c8 <osDelay+0x34>
 80069b4:	4b0d      	ldr	r3, [pc, #52]	; (80069ec <osDelay+0x58>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b02      	cmp	r3, #2
 80069ba:	d109      	bne.n	80069d0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80069bc:	f3ef 8311 	mrs	r3, BASEPRI
 80069c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d003      	beq.n	80069d0 <osDelay+0x3c>
    stat = osErrorISR;
 80069c8:	f06f 0305 	mvn.w	r3, #5
 80069cc:	617b      	str	r3, [r7, #20]
 80069ce:	e007      	b.n	80069e0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80069d0:	2300      	movs	r3, #0
 80069d2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d002      	beq.n	80069e0 <osDelay+0x4c>
      vTaskDelay(ticks);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f001 f990 	bl	8007d00 <vTaskDelay>
    }
  }

  return (stat);
 80069e0:	697b      	ldr	r3, [r7, #20]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	200022c4 	.word	0x200022c4

080069f0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b08c      	sub	sp, #48	; 0x30
 80069f4:	af02      	add	r7, sp, #8
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80069fc:	2300      	movs	r3, #0
 80069fe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a00:	f3ef 8305 	mrs	r3, IPSR
 8006a04:	61bb      	str	r3, [r7, #24]
  return(result);
 8006a06:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d16f      	bne.n	8006aec <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a0c:	f3ef 8310 	mrs	r3, PRIMASK
 8006a10:	617b      	str	r3, [r7, #20]
  return(result);
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d169      	bne.n	8006aec <osMessageQueueNew+0xfc>
 8006a18:	4b37      	ldr	r3, [pc, #220]	; (8006af8 <osMessageQueueNew+0x108>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d105      	bne.n	8006a2c <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006a20:	f3ef 8311 	mrs	r3, BASEPRI
 8006a24:	613b      	str	r3, [r7, #16]
  return(result);
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d15f      	bne.n	8006aec <osMessageQueueNew+0xfc>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d05c      	beq.n	8006aec <osMessageQueueNew+0xfc>
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d059      	beq.n	8006aec <osMessageQueueNew+0xfc>
    mem = -1;
 8006a38:	f04f 33ff 	mov.w	r3, #4294967295
 8006a3c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d029      	beq.n	8006a98 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d012      	beq.n	8006a72 <osMessageQueueNew+0x82>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	2b4f      	cmp	r3, #79	; 0x4f
 8006a52:	d90e      	bls.n	8006a72 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00a      	beq.n	8006a72 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	695a      	ldr	r2, [r3, #20]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	fb01 f303 	mul.w	r3, r1, r3
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d302      	bcc.n	8006a72 <osMessageQueueNew+0x82>
        mem = 1;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	623b      	str	r3, [r7, #32]
 8006a70:	e014      	b.n	8006a9c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d110      	bne.n	8006a9c <osMessageQueueNew+0xac>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d10c      	bne.n	8006a9c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d108      	bne.n	8006a9c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d104      	bne.n	8006a9c <osMessageQueueNew+0xac>
          mem = 0;
 8006a92:	2300      	movs	r3, #0
 8006a94:	623b      	str	r3, [r7, #32]
 8006a96:	e001      	b.n	8006a9c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d10b      	bne.n	8006aba <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	691a      	ldr	r2, [r3, #16]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	2100      	movs	r1, #0
 8006aac:	9100      	str	r1, [sp, #0]
 8006aae:	68b9      	ldr	r1, [r7, #8]
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 fa53 	bl	8006f5c <xQueueGenericCreateStatic>
 8006ab6:	6278      	str	r0, [r7, #36]	; 0x24
 8006ab8:	e008      	b.n	8006acc <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d105      	bne.n	8006acc <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	68b9      	ldr	r1, [r7, #8]
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 fac0 	bl	800704a <xQueueGenericCreate>
 8006aca:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00c      	beq.n	8006aec <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <osMessageQueueNew+0xf0>
        name = attr->name;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	61fb      	str	r3, [r7, #28]
 8006ade:	e001      	b.n	8006ae4 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8006ae4:	69f9      	ldr	r1, [r7, #28]
 8006ae6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ae8:	f000 ff16 	bl	8007918 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3728      	adds	r7, #40	; 0x28
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	200022c4 	.word	0x200022c4

08006afc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b08a      	sub	sp, #40	; 0x28
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	603b      	str	r3, [r7, #0]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006b10:	2300      	movs	r3, #0
 8006b12:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b14:	f3ef 8305 	mrs	r3, IPSR
 8006b18:	61fb      	str	r3, [r7, #28]
  return(result);
 8006b1a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10f      	bne.n	8006b40 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006b20:	f3ef 8310 	mrs	r3, PRIMASK
 8006b24:	61bb      	str	r3, [r7, #24]
  return(result);
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d109      	bne.n	8006b40 <osMessageQueuePut+0x44>
 8006b2c:	4b2b      	ldr	r3, [pc, #172]	; (8006bdc <osMessageQueuePut+0xe0>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d12e      	bne.n	8006b92 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006b34:	f3ef 8311 	mrs	r3, BASEPRI
 8006b38:	617b      	str	r3, [r7, #20]
  return(result);
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d028      	beq.n	8006b92 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d005      	beq.n	8006b52 <osMessageQueuePut+0x56>
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d002      	beq.n	8006b52 <osMessageQueuePut+0x56>
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d003      	beq.n	8006b5a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8006b52:	f06f 0303 	mvn.w	r3, #3
 8006b56:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006b58:	e039      	b.n	8006bce <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006b5e:	f107 0210 	add.w	r2, r7, #16
 8006b62:	2300      	movs	r3, #0
 8006b64:	68b9      	ldr	r1, [r7, #8]
 8006b66:	6a38      	ldr	r0, [r7, #32]
 8006b68:	f000 fbce 	bl	8007308 <xQueueGenericSendFromISR>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d003      	beq.n	8006b7a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8006b72:	f06f 0302 	mvn.w	r3, #2
 8006b76:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006b78:	e029      	b.n	8006bce <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d026      	beq.n	8006bce <osMessageQueuePut+0xd2>
 8006b80:	4b17      	ldr	r3, [pc, #92]	; (8006be0 <osMessageQueuePut+0xe4>)
 8006b82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b86:	601a      	str	r2, [r3, #0]
 8006b88:	f3bf 8f4f 	dsb	sy
 8006b8c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006b90:	e01d      	b.n	8006bce <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006b92:	6a3b      	ldr	r3, [r7, #32]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d002      	beq.n	8006b9e <osMessageQueuePut+0xa2>
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d103      	bne.n	8006ba6 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8006b9e:	f06f 0303 	mvn.w	r3, #3
 8006ba2:	627b      	str	r3, [r7, #36]	; 0x24
 8006ba4:	e014      	b.n	8006bd0 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	683a      	ldr	r2, [r7, #0]
 8006baa:	68b9      	ldr	r1, [r7, #8]
 8006bac:	6a38      	ldr	r0, [r7, #32]
 8006bae:	f000 faad 	bl	800710c <xQueueGenericSend>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d00b      	beq.n	8006bd0 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d003      	beq.n	8006bc6 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8006bbe:	f06f 0301 	mvn.w	r3, #1
 8006bc2:	627b      	str	r3, [r7, #36]	; 0x24
 8006bc4:	e004      	b.n	8006bd0 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8006bc6:	f06f 0302 	mvn.w	r3, #2
 8006bca:	627b      	str	r3, [r7, #36]	; 0x24
 8006bcc:	e000      	b.n	8006bd0 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006bce:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3728      	adds	r7, #40	; 0x28
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	200022c4 	.word	0x200022c4
 8006be0:	e000ed04 	.word	0xe000ed04

08006be4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b08a      	sub	sp, #40	; 0x28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
 8006bf0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bfa:	f3ef 8305 	mrs	r3, IPSR
 8006bfe:	61fb      	str	r3, [r7, #28]
  return(result);
 8006c00:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10f      	bne.n	8006c26 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006c06:	f3ef 8310 	mrs	r3, PRIMASK
 8006c0a:	61bb      	str	r3, [r7, #24]
  return(result);
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d109      	bne.n	8006c26 <osMessageQueueGet+0x42>
 8006c12:	4b2b      	ldr	r3, [pc, #172]	; (8006cc0 <osMessageQueueGet+0xdc>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	d12e      	bne.n	8006c78 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006c1a:	f3ef 8311 	mrs	r3, BASEPRI
 8006c1e:	617b      	str	r3, [r7, #20]
  return(result);
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d028      	beq.n	8006c78 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d005      	beq.n	8006c38 <osMessageQueueGet+0x54>
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d002      	beq.n	8006c38 <osMessageQueueGet+0x54>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d003      	beq.n	8006c40 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8006c38:	f06f 0303 	mvn.w	r3, #3
 8006c3c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006c3e:	e038      	b.n	8006cb2 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8006c40:	2300      	movs	r3, #0
 8006c42:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006c44:	f107 0310 	add.w	r3, r7, #16
 8006c48:	461a      	mov	r2, r3
 8006c4a:	68b9      	ldr	r1, [r7, #8]
 8006c4c:	6a38      	ldr	r0, [r7, #32]
 8006c4e:	f000 fcd3 	bl	80075f8 <xQueueReceiveFromISR>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d003      	beq.n	8006c60 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8006c58:	f06f 0302 	mvn.w	r3, #2
 8006c5c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006c5e:	e028      	b.n	8006cb2 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8006c60:	693b      	ldr	r3, [r7, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d025      	beq.n	8006cb2 <osMessageQueueGet+0xce>
 8006c66:	4b17      	ldr	r3, [pc, #92]	; (8006cc4 <osMessageQueueGet+0xe0>)
 8006c68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	f3bf 8f4f 	dsb	sy
 8006c72:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006c76:	e01c      	b.n	8006cb2 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006c78:	6a3b      	ldr	r3, [r7, #32]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d002      	beq.n	8006c84 <osMessageQueueGet+0xa0>
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d103      	bne.n	8006c8c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8006c84:	f06f 0303 	mvn.w	r3, #3
 8006c88:	627b      	str	r3, [r7, #36]	; 0x24
 8006c8a:	e013      	b.n	8006cb4 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006c8c:	683a      	ldr	r2, [r7, #0]
 8006c8e:	68b9      	ldr	r1, [r7, #8]
 8006c90:	6a38      	ldr	r0, [r7, #32]
 8006c92:	f000 fbd1 	bl	8007438 <xQueueReceive>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	d00b      	beq.n	8006cb4 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8006ca2:	f06f 0301 	mvn.w	r3, #1
 8006ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8006ca8:	e004      	b.n	8006cb4 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8006caa:	f06f 0302 	mvn.w	r3, #2
 8006cae:	627b      	str	r3, [r7, #36]	; 0x24
 8006cb0:	e000      	b.n	8006cb4 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006cb2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3728      	adds	r7, #40	; 0x28
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	200022c4 	.word	0x200022c4
 8006cc4:	e000ed04 	.word	0xe000ed04

08006cc8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	60f8      	str	r0, [r7, #12]
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	4a06      	ldr	r2, [pc, #24]	; (8006cf0 <vApplicationGetIdleTaskMemory+0x28>)
 8006cd8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	4a05      	ldr	r2, [pc, #20]	; (8006cf4 <vApplicationGetIdleTaskMemory+0x2c>)
 8006cde:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2280      	movs	r2, #128	; 0x80
 8006ce4:	601a      	str	r2, [r3, #0]
}
 8006ce6:	bf00      	nop
 8006ce8:	3714      	adds	r7, #20
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bc80      	pop	{r7}
 8006cee:	4770      	bx	lr
 8006cf0:	200022c8 	.word	0x200022c8
 8006cf4:	20002324 	.word	0x20002324

08006cf8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	4a07      	ldr	r2, [pc, #28]	; (8006d24 <vApplicationGetTimerTaskMemory+0x2c>)
 8006d08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	4a06      	ldr	r2, [pc, #24]	; (8006d28 <vApplicationGetTimerTaskMemory+0x30>)
 8006d0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006d16:	601a      	str	r2, [r3, #0]
}
 8006d18:	bf00      	nop
 8006d1a:	3714      	adds	r7, #20
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bc80      	pop	{r7}
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	20002524 	.word	0x20002524
 8006d28:	20002580 	.word	0x20002580

08006d2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f103 0208 	add.w	r2, r3, #8
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f04f 32ff 	mov.w	r2, #4294967295
 8006d44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f103 0208 	add.w	r2, r3, #8
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f103 0208 	add.w	r2, r3, #8
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bc80      	pop	{r7}
 8006d68:	4770      	bx	lr

08006d6a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bc80      	pop	{r7}
 8006d80:	4770      	bx	lr

08006d82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d82:	b480      	push	{r7}
 8006d84:	b085      	sub	sp, #20
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
 8006d8a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	689a      	ldr	r2, [r3, #8]
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	683a      	ldr	r2, [r7, #0]
 8006da6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	683a      	ldr	r2, [r7, #0]
 8006dac:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	1c5a      	adds	r2, r3, #1
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	601a      	str	r2, [r3, #0]
}
 8006dbe:	bf00      	nop
 8006dc0:	3714      	adds	r7, #20
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bc80      	pop	{r7}
 8006dc6:	4770      	bx	lr

08006dc8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dde:	d103      	bne.n	8006de8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	60fb      	str	r3, [r7, #12]
 8006de6:	e00c      	b.n	8006e02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3308      	adds	r3, #8
 8006dec:	60fb      	str	r3, [r7, #12]
 8006dee:	e002      	b.n	8006df6 <vListInsert+0x2e>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	60fb      	str	r3, [r7, #12]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d2f6      	bcs.n	8006df0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	685a      	ldr	r2, [r3, #4]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	683a      	ldr	r2, [r7, #0]
 8006e1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	1c5a      	adds	r2, r3, #1
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]
}
 8006e2e:	bf00      	nop
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bc80      	pop	{r7}
 8006e36:	4770      	bx	lr

08006e38 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	6892      	ldr	r2, [r2, #8]
 8006e4e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	6852      	ldr	r2, [r2, #4]
 8006e58:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d103      	bne.n	8006e6c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	689a      	ldr	r2, [r3, #8]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	1e5a      	subs	r2, r3, #1
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	3714      	adds	r7, #20
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr
	...

08006e8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d10a      	bne.n	8006eb6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006eb2:	bf00      	nop
 8006eb4:	e7fe      	b.n	8006eb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006eb6:	f002 f8f9 	bl	80090ac <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec2:	68f9      	ldr	r1, [r7, #12]
 8006ec4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006ec6:	fb01 f303 	mul.w	r3, r1, r3
 8006eca:	441a      	add	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	68f9      	ldr	r1, [r7, #12]
 8006eea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006eec:	fb01 f303 	mul.w	r3, r1, r3
 8006ef0:	441a      	add	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	22ff      	movs	r2, #255	; 0xff
 8006efa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	22ff      	movs	r2, #255	; 0xff
 8006f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d114      	bne.n	8006f36 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	691b      	ldr	r3, [r3, #16]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d01a      	beq.n	8006f4a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	3310      	adds	r3, #16
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f001 fa25 	bl	8008368 <xTaskRemoveFromEventList>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d012      	beq.n	8006f4a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006f24:	4b0c      	ldr	r3, [pc, #48]	; (8006f58 <xQueueGenericReset+0xcc>)
 8006f26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f2a:	601a      	str	r2, [r3, #0]
 8006f2c:	f3bf 8f4f 	dsb	sy
 8006f30:	f3bf 8f6f 	isb	sy
 8006f34:	e009      	b.n	8006f4a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3310      	adds	r3, #16
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f7ff fef6 	bl	8006d2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	3324      	adds	r3, #36	; 0x24
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7ff fef1 	bl	8006d2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f4a:	f002 f8df 	bl	800910c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f4e:	2301      	movs	r3, #1
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3710      	adds	r7, #16
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	e000ed04 	.word	0xe000ed04

08006f5c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b08e      	sub	sp, #56	; 0x38
 8006f60:	af02      	add	r7, sp, #8
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
 8006f68:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d10a      	bne.n	8006f86 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f74:	f383 8811 	msr	BASEPRI, r3
 8006f78:	f3bf 8f6f 	isb	sy
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006f82:	bf00      	nop
 8006f84:	e7fe      	b.n	8006f84 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d10a      	bne.n	8006fa2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f90:	f383 8811 	msr	BASEPRI, r3
 8006f94:	f3bf 8f6f 	isb	sy
 8006f98:	f3bf 8f4f 	dsb	sy
 8006f9c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006f9e:	bf00      	nop
 8006fa0:	e7fe      	b.n	8006fa0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <xQueueGenericCreateStatic+0x52>
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d001      	beq.n	8006fb2 <xQueueGenericCreateStatic+0x56>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e000      	b.n	8006fb4 <xQueueGenericCreateStatic+0x58>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10a      	bne.n	8006fce <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbc:	f383 8811 	msr	BASEPRI, r3
 8006fc0:	f3bf 8f6f 	isb	sy
 8006fc4:	f3bf 8f4f 	dsb	sy
 8006fc8:	623b      	str	r3, [r7, #32]
}
 8006fca:	bf00      	nop
 8006fcc:	e7fe      	b.n	8006fcc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d102      	bne.n	8006fda <xQueueGenericCreateStatic+0x7e>
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d101      	bne.n	8006fde <xQueueGenericCreateStatic+0x82>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e000      	b.n	8006fe0 <xQueueGenericCreateStatic+0x84>
 8006fde:	2300      	movs	r3, #0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10a      	bne.n	8006ffa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	61fb      	str	r3, [r7, #28]
}
 8006ff6:	bf00      	nop
 8006ff8:	e7fe      	b.n	8006ff8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006ffa:	2350      	movs	r3, #80	; 0x50
 8006ffc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	2b50      	cmp	r3, #80	; 0x50
 8007002:	d00a      	beq.n	800701a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007008:	f383 8811 	msr	BASEPRI, r3
 800700c:	f3bf 8f6f 	isb	sy
 8007010:	f3bf 8f4f 	dsb	sy
 8007014:	61bb      	str	r3, [r7, #24]
}
 8007016:	bf00      	nop
 8007018:	e7fe      	b.n	8007018 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800701e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00d      	beq.n	8007040 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800702c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007032:	9300      	str	r3, [sp, #0]
 8007034:	4613      	mov	r3, r2
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	68b9      	ldr	r1, [r7, #8]
 800703a:	68f8      	ldr	r0, [r7, #12]
 800703c:	f000 f843 	bl	80070c6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007042:	4618      	mov	r0, r3
 8007044:	3730      	adds	r7, #48	; 0x30
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800704a:	b580      	push	{r7, lr}
 800704c:	b08a      	sub	sp, #40	; 0x28
 800704e:	af02      	add	r7, sp, #8
 8007050:	60f8      	str	r0, [r7, #12]
 8007052:	60b9      	str	r1, [r7, #8]
 8007054:	4613      	mov	r3, r2
 8007056:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10a      	bne.n	8007074 <xQueueGenericCreate+0x2a>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	f383 8811 	msr	BASEPRI, r3
 8007066:	f3bf 8f6f 	isb	sy
 800706a:	f3bf 8f4f 	dsb	sy
 800706e:	613b      	str	r3, [r7, #16]
}
 8007070:	bf00      	nop
 8007072:	e7fe      	b.n	8007072 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d102      	bne.n	8007080 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800707a:	2300      	movs	r3, #0
 800707c:	61fb      	str	r3, [r7, #28]
 800707e:	e004      	b.n	800708a <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	68ba      	ldr	r2, [r7, #8]
 8007084:	fb02 f303 	mul.w	r3, r2, r3
 8007088:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800708a:	69fb      	ldr	r3, [r7, #28]
 800708c:	3350      	adds	r3, #80	; 0x50
 800708e:	4618      	mov	r0, r3
 8007090:	f002 f90c 	bl	80092ac <pvPortMalloc>
 8007094:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d00f      	beq.n	80070bc <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	3350      	adds	r3, #80	; 0x50
 80070a0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80070aa:	79fa      	ldrb	r2, [r7, #7]
 80070ac:	69bb      	ldr	r3, [r7, #24]
 80070ae:	9300      	str	r3, [sp, #0]
 80070b0:	4613      	mov	r3, r2
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	68b9      	ldr	r1, [r7, #8]
 80070b6:	68f8      	ldr	r0, [r7, #12]
 80070b8:	f000 f805 	bl	80070c6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80070bc:	69bb      	ldr	r3, [r7, #24]
	}
 80070be:	4618      	mov	r0, r3
 80070c0:	3720      	adds	r7, #32
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}

080070c6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80070c6:	b580      	push	{r7, lr}
 80070c8:	b084      	sub	sp, #16
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	60f8      	str	r0, [r7, #12]
 80070ce:	60b9      	str	r1, [r7, #8]
 80070d0:	607a      	str	r2, [r7, #4]
 80070d2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d103      	bne.n	80070e2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	69ba      	ldr	r2, [r7, #24]
 80070de:	601a      	str	r2, [r3, #0]
 80070e0:	e002      	b.n	80070e8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	68fa      	ldr	r2, [r7, #12]
 80070ec:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	68ba      	ldr	r2, [r7, #8]
 80070f2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80070f4:	2101      	movs	r1, #1
 80070f6:	69b8      	ldr	r0, [r7, #24]
 80070f8:	f7ff fec8 	bl	8006e8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	78fa      	ldrb	r2, [r7, #3]
 8007100:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007104:	bf00      	nop
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b08e      	sub	sp, #56	; 0x38
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
 8007118:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800711a:	2300      	movs	r3, #0
 800711c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10a      	bne.n	800713e <xQueueGenericSend+0x32>
	__asm volatile
 8007128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800712c:	f383 8811 	msr	BASEPRI, r3
 8007130:	f3bf 8f6f 	isb	sy
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800713a:	bf00      	nop
 800713c:	e7fe      	b.n	800713c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d103      	bne.n	800714c <xQueueGenericSend+0x40>
 8007144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007148:	2b00      	cmp	r3, #0
 800714a:	d101      	bne.n	8007150 <xQueueGenericSend+0x44>
 800714c:	2301      	movs	r3, #1
 800714e:	e000      	b.n	8007152 <xQueueGenericSend+0x46>
 8007150:	2300      	movs	r3, #0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d10a      	bne.n	800716c <xQueueGenericSend+0x60>
	__asm volatile
 8007156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715a:	f383 8811 	msr	BASEPRI, r3
 800715e:	f3bf 8f6f 	isb	sy
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007168:	bf00      	nop
 800716a:	e7fe      	b.n	800716a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	2b02      	cmp	r3, #2
 8007170:	d103      	bne.n	800717a <xQueueGenericSend+0x6e>
 8007172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007176:	2b01      	cmp	r3, #1
 8007178:	d101      	bne.n	800717e <xQueueGenericSend+0x72>
 800717a:	2301      	movs	r3, #1
 800717c:	e000      	b.n	8007180 <xQueueGenericSend+0x74>
 800717e:	2300      	movs	r3, #0
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10a      	bne.n	800719a <xQueueGenericSend+0x8e>
	__asm volatile
 8007184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007188:	f383 8811 	msr	BASEPRI, r3
 800718c:	f3bf 8f6f 	isb	sy
 8007190:	f3bf 8f4f 	dsb	sy
 8007194:	623b      	str	r3, [r7, #32]
}
 8007196:	bf00      	nop
 8007198:	e7fe      	b.n	8007198 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800719a:	f001 faa7 	bl	80086ec <xTaskGetSchedulerState>
 800719e:	4603      	mov	r3, r0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d102      	bne.n	80071aa <xQueueGenericSend+0x9e>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d101      	bne.n	80071ae <xQueueGenericSend+0xa2>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <xQueueGenericSend+0xa4>
 80071ae:	2300      	movs	r3, #0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10a      	bne.n	80071ca <xQueueGenericSend+0xbe>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	61fb      	str	r3, [r7, #28]
}
 80071c6:	bf00      	nop
 80071c8:	e7fe      	b.n	80071c8 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80071ca:	f001 ff6f 	bl	80090ac <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80071ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d302      	bcc.n	80071e0 <xQueueGenericSend+0xd4>
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d129      	bne.n	8007234 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80071e0:	683a      	ldr	r2, [r7, #0]
 80071e2:	68b9      	ldr	r1, [r7, #8]
 80071e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071e6:	f000 fa87 	bl	80076f8 <prvCopyDataToQueue>
 80071ea:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80071ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d010      	beq.n	8007216 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f6:	3324      	adds	r3, #36	; 0x24
 80071f8:	4618      	mov	r0, r3
 80071fa:	f001 f8b5 	bl	8008368 <xTaskRemoveFromEventList>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d013      	beq.n	800722c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007204:	4b3f      	ldr	r3, [pc, #252]	; (8007304 <xQueueGenericSend+0x1f8>)
 8007206:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800720a:	601a      	str	r2, [r3, #0]
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	e00a      	b.n	800722c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007218:	2b00      	cmp	r3, #0
 800721a:	d007      	beq.n	800722c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800721c:	4b39      	ldr	r3, [pc, #228]	; (8007304 <xQueueGenericSend+0x1f8>)
 800721e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007222:	601a      	str	r2, [r3, #0]
 8007224:	f3bf 8f4f 	dsb	sy
 8007228:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800722c:	f001 ff6e 	bl	800910c <vPortExitCritical>
				return pdPASS;
 8007230:	2301      	movs	r3, #1
 8007232:	e063      	b.n	80072fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d103      	bne.n	8007242 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800723a:	f001 ff67 	bl	800910c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800723e:	2300      	movs	r3, #0
 8007240:	e05c      	b.n	80072fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007242:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007244:	2b00      	cmp	r3, #0
 8007246:	d106      	bne.n	8007256 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007248:	f107 0314 	add.w	r3, r7, #20
 800724c:	4618      	mov	r0, r3
 800724e:	f001 f8ef 	bl	8008430 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007252:	2301      	movs	r3, #1
 8007254:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007256:	f001 ff59 	bl	800910c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800725a:	f000 fe61 	bl	8007f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800725e:	f001 ff25 	bl	80090ac <vPortEnterCritical>
 8007262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007264:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007268:	b25b      	sxtb	r3, r3
 800726a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800726e:	d103      	bne.n	8007278 <xQueueGenericSend+0x16c>
 8007270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007272:	2200      	movs	r2, #0
 8007274:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800727a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800727e:	b25b      	sxtb	r3, r3
 8007280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007284:	d103      	bne.n	800728e <xQueueGenericSend+0x182>
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800728e:	f001 ff3d 	bl	800910c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007292:	1d3a      	adds	r2, r7, #4
 8007294:	f107 0314 	add.w	r3, r7, #20
 8007298:	4611      	mov	r1, r2
 800729a:	4618      	mov	r0, r3
 800729c:	f001 f8de 	bl	800845c <xTaskCheckForTimeOut>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d124      	bne.n	80072f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80072a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072a8:	f000 fb1e 	bl	80078e8 <prvIsQueueFull>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d018      	beq.n	80072e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80072b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b4:	3310      	adds	r3, #16
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	4611      	mov	r1, r2
 80072ba:	4618      	mov	r0, r3
 80072bc:	f001 f804 	bl	80082c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80072c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072c2:	f000 faa9 	bl	8007818 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80072c6:	f000 fe39 	bl	8007f3c <xTaskResumeAll>
 80072ca:	4603      	mov	r3, r0
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	f47f af7c 	bne.w	80071ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80072d2:	4b0c      	ldr	r3, [pc, #48]	; (8007304 <xQueueGenericSend+0x1f8>)
 80072d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072d8:	601a      	str	r2, [r3, #0]
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	f3bf 8f6f 	isb	sy
 80072e2:	e772      	b.n	80071ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80072e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072e6:	f000 fa97 	bl	8007818 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80072ea:	f000 fe27 	bl	8007f3c <xTaskResumeAll>
 80072ee:	e76c      	b.n	80071ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80072f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072f2:	f000 fa91 	bl	8007818 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80072f6:	f000 fe21 	bl	8007f3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80072fa:	2300      	movs	r3, #0
		}
	}
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3738      	adds	r7, #56	; 0x38
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	e000ed04 	.word	0xe000ed04

08007308 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b08e      	sub	sp, #56	; 0x38
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
 8007314:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800731a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800731c:	2b00      	cmp	r3, #0
 800731e:	d10a      	bne.n	8007336 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007320:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007324:	f383 8811 	msr	BASEPRI, r3
 8007328:	f3bf 8f6f 	isb	sy
 800732c:	f3bf 8f4f 	dsb	sy
 8007330:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007332:	bf00      	nop
 8007334:	e7fe      	b.n	8007334 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d103      	bne.n	8007344 <xQueueGenericSendFromISR+0x3c>
 800733c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800733e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007340:	2b00      	cmp	r3, #0
 8007342:	d101      	bne.n	8007348 <xQueueGenericSendFromISR+0x40>
 8007344:	2301      	movs	r3, #1
 8007346:	e000      	b.n	800734a <xQueueGenericSendFromISR+0x42>
 8007348:	2300      	movs	r3, #0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d10a      	bne.n	8007364 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800734e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007352:	f383 8811 	msr	BASEPRI, r3
 8007356:	f3bf 8f6f 	isb	sy
 800735a:	f3bf 8f4f 	dsb	sy
 800735e:	623b      	str	r3, [r7, #32]
}
 8007360:	bf00      	nop
 8007362:	e7fe      	b.n	8007362 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	2b02      	cmp	r3, #2
 8007368:	d103      	bne.n	8007372 <xQueueGenericSendFromISR+0x6a>
 800736a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800736e:	2b01      	cmp	r3, #1
 8007370:	d101      	bne.n	8007376 <xQueueGenericSendFromISR+0x6e>
 8007372:	2301      	movs	r3, #1
 8007374:	e000      	b.n	8007378 <xQueueGenericSendFromISR+0x70>
 8007376:	2300      	movs	r3, #0
 8007378:	2b00      	cmp	r3, #0
 800737a:	d10a      	bne.n	8007392 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800737c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007380:	f383 8811 	msr	BASEPRI, r3
 8007384:	f3bf 8f6f 	isb	sy
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	61fb      	str	r3, [r7, #28]
}
 800738e:	bf00      	nop
 8007390:	e7fe      	b.n	8007390 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007392:	f001 ff4d 	bl	8009230 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007396:	f3ef 8211 	mrs	r2, BASEPRI
 800739a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800739e:	f383 8811 	msr	BASEPRI, r3
 80073a2:	f3bf 8f6f 	isb	sy
 80073a6:	f3bf 8f4f 	dsb	sy
 80073aa:	61ba      	str	r2, [r7, #24]
 80073ac:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80073ae:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80073b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d302      	bcc.n	80073c4 <xQueueGenericSendFromISR+0xbc>
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	d12c      	bne.n	800741e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80073c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80073ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80073ce:	683a      	ldr	r2, [r7, #0]
 80073d0:	68b9      	ldr	r1, [r7, #8]
 80073d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073d4:	f000 f990 	bl	80076f8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80073d8:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80073dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e0:	d112      	bne.n	8007408 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80073e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d016      	beq.n	8007418 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80073ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ec:	3324      	adds	r3, #36	; 0x24
 80073ee:	4618      	mov	r0, r3
 80073f0:	f000 ffba 	bl	8008368 <xTaskRemoveFromEventList>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00e      	beq.n	8007418 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d00b      	beq.n	8007418 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	601a      	str	r2, [r3, #0]
 8007406:	e007      	b.n	8007418 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007408:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800740c:	3301      	adds	r3, #1
 800740e:	b2db      	uxtb	r3, r3
 8007410:	b25a      	sxtb	r2, r3
 8007412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007418:	2301      	movs	r3, #1
 800741a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800741c:	e001      	b.n	8007422 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800741e:	2300      	movs	r3, #0
 8007420:	637b      	str	r3, [r7, #52]	; 0x34
 8007422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007424:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800742c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800742e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007430:	4618      	mov	r0, r3
 8007432:	3738      	adds	r7, #56	; 0x38
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08c      	sub	sp, #48	; 0x30
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007444:	2300      	movs	r3, #0
 8007446:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800744c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10a      	bne.n	8007468 <xQueueReceive+0x30>
	__asm volatile
 8007452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	623b      	str	r3, [r7, #32]
}
 8007464:	bf00      	nop
 8007466:	e7fe      	b.n	8007466 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d103      	bne.n	8007476 <xQueueReceive+0x3e>
 800746e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <xQueueReceive+0x42>
 8007476:	2301      	movs	r3, #1
 8007478:	e000      	b.n	800747c <xQueueReceive+0x44>
 800747a:	2300      	movs	r3, #0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d10a      	bne.n	8007496 <xQueueReceive+0x5e>
	__asm volatile
 8007480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007484:	f383 8811 	msr	BASEPRI, r3
 8007488:	f3bf 8f6f 	isb	sy
 800748c:	f3bf 8f4f 	dsb	sy
 8007490:	61fb      	str	r3, [r7, #28]
}
 8007492:	bf00      	nop
 8007494:	e7fe      	b.n	8007494 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007496:	f001 f929 	bl	80086ec <xTaskGetSchedulerState>
 800749a:	4603      	mov	r3, r0
 800749c:	2b00      	cmp	r3, #0
 800749e:	d102      	bne.n	80074a6 <xQueueReceive+0x6e>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <xQueueReceive+0x72>
 80074a6:	2301      	movs	r3, #1
 80074a8:	e000      	b.n	80074ac <xQueueReceive+0x74>
 80074aa:	2300      	movs	r3, #0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10a      	bne.n	80074c6 <xQueueReceive+0x8e>
	__asm volatile
 80074b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b4:	f383 8811 	msr	BASEPRI, r3
 80074b8:	f3bf 8f6f 	isb	sy
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	61bb      	str	r3, [r7, #24]
}
 80074c2:	bf00      	nop
 80074c4:	e7fe      	b.n	80074c4 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80074c6:	f001 fdf1 	bl	80090ac <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80074ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80074d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d01f      	beq.n	8007516 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80074d6:	68b9      	ldr	r1, [r7, #8]
 80074d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80074da:	f000 f977 	bl	80077cc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80074de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e0:	1e5a      	subs	r2, r3, #1
 80074e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074e8:	691b      	ldr	r3, [r3, #16]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00f      	beq.n	800750e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f0:	3310      	adds	r3, #16
 80074f2:	4618      	mov	r0, r3
 80074f4:	f000 ff38 	bl	8008368 <xTaskRemoveFromEventList>
 80074f8:	4603      	mov	r3, r0
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d007      	beq.n	800750e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80074fe:	4b3d      	ldr	r3, [pc, #244]	; (80075f4 <xQueueReceive+0x1bc>)
 8007500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007504:	601a      	str	r2, [r3, #0]
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800750e:	f001 fdfd 	bl	800910c <vPortExitCritical>
				return pdPASS;
 8007512:	2301      	movs	r3, #1
 8007514:	e069      	b.n	80075ea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d103      	bne.n	8007524 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800751c:	f001 fdf6 	bl	800910c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007520:	2300      	movs	r3, #0
 8007522:	e062      	b.n	80075ea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007526:	2b00      	cmp	r3, #0
 8007528:	d106      	bne.n	8007538 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800752a:	f107 0310 	add.w	r3, r7, #16
 800752e:	4618      	mov	r0, r3
 8007530:	f000 ff7e 	bl	8008430 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007534:	2301      	movs	r3, #1
 8007536:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007538:	f001 fde8 	bl	800910c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800753c:	f000 fcf0 	bl	8007f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007540:	f001 fdb4 	bl	80090ac <vPortEnterCritical>
 8007544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007546:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800754a:	b25b      	sxtb	r3, r3
 800754c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007550:	d103      	bne.n	800755a <xQueueReceive+0x122>
 8007552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007554:	2200      	movs	r2, #0
 8007556:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800755a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007560:	b25b      	sxtb	r3, r3
 8007562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007566:	d103      	bne.n	8007570 <xQueueReceive+0x138>
 8007568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756a:	2200      	movs	r2, #0
 800756c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007570:	f001 fdcc 	bl	800910c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007574:	1d3a      	adds	r2, r7, #4
 8007576:	f107 0310 	add.w	r3, r7, #16
 800757a:	4611      	mov	r1, r2
 800757c:	4618      	mov	r0, r3
 800757e:	f000 ff6d 	bl	800845c <xTaskCheckForTimeOut>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d123      	bne.n	80075d0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007588:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800758a:	f000 f997 	bl	80078bc <prvIsQueueEmpty>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d017      	beq.n	80075c4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007596:	3324      	adds	r3, #36	; 0x24
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	4611      	mov	r1, r2
 800759c:	4618      	mov	r0, r3
 800759e:	f000 fe93 	bl	80082c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80075a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075a4:	f000 f938 	bl	8007818 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80075a8:	f000 fcc8 	bl	8007f3c <xTaskResumeAll>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d189      	bne.n	80074c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80075b2:	4b10      	ldr	r3, [pc, #64]	; (80075f4 <xQueueReceive+0x1bc>)
 80075b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075b8:	601a      	str	r2, [r3, #0]
 80075ba:	f3bf 8f4f 	dsb	sy
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	e780      	b.n	80074c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80075c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075c6:	f000 f927 	bl	8007818 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80075ca:	f000 fcb7 	bl	8007f3c <xTaskResumeAll>
 80075ce:	e77a      	b.n	80074c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80075d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075d2:	f000 f921 	bl	8007818 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075d6:	f000 fcb1 	bl	8007f3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075dc:	f000 f96e 	bl	80078bc <prvIsQueueEmpty>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	f43f af6f 	beq.w	80074c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80075e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3730      	adds	r7, #48	; 0x30
 80075ee:	46bd      	mov	sp, r7
 80075f0:	bd80      	pop	{r7, pc}
 80075f2:	bf00      	nop
 80075f4:	e000ed04 	.word	0xe000ed04

080075f8 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b08e      	sub	sp, #56	; 0x38
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800760a:	2b00      	cmp	r3, #0
 800760c:	d10a      	bne.n	8007624 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800760e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007612:	f383 8811 	msr	BASEPRI, r3
 8007616:	f3bf 8f6f 	isb	sy
 800761a:	f3bf 8f4f 	dsb	sy
 800761e:	623b      	str	r3, [r7, #32]
}
 8007620:	bf00      	nop
 8007622:	e7fe      	b.n	8007622 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d103      	bne.n	8007632 <xQueueReceiveFromISR+0x3a>
 800762a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800762c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800762e:	2b00      	cmp	r3, #0
 8007630:	d101      	bne.n	8007636 <xQueueReceiveFromISR+0x3e>
 8007632:	2301      	movs	r3, #1
 8007634:	e000      	b.n	8007638 <xQueueReceiveFromISR+0x40>
 8007636:	2300      	movs	r3, #0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10a      	bne.n	8007652 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800763c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007640:	f383 8811 	msr	BASEPRI, r3
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	61fb      	str	r3, [r7, #28]
}
 800764e:	bf00      	nop
 8007650:	e7fe      	b.n	8007650 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007652:	f001 fded 	bl	8009230 <vPortValidateInterruptPriority>
	__asm volatile
 8007656:	f3ef 8211 	mrs	r2, BASEPRI
 800765a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800765e:	f383 8811 	msr	BASEPRI, r3
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	61ba      	str	r2, [r7, #24]
 800766c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800766e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007670:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007676:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800767a:	2b00      	cmp	r3, #0
 800767c:	d02f      	beq.n	80076de <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800767e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007680:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007684:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007688:	68b9      	ldr	r1, [r7, #8]
 800768a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800768c:	f000 f89e 	bl	80077cc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007692:	1e5a      	subs	r2, r3, #1
 8007694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007696:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007698:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800769c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a0:	d112      	bne.n	80076c8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a4:	691b      	ldr	r3, [r3, #16]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d016      	beq.n	80076d8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ac:	3310      	adds	r3, #16
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 fe5a 	bl	8008368 <xTaskRemoveFromEventList>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d00e      	beq.n	80076d8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d00b      	beq.n	80076d8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	601a      	str	r2, [r3, #0]
 80076c6:	e007      	b.n	80076d8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80076c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076cc:	3301      	adds	r3, #1
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	b25a      	sxtb	r2, r3
 80076d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80076d8:	2301      	movs	r3, #1
 80076da:	637b      	str	r3, [r7, #52]	; 0x34
 80076dc:	e001      	b.n	80076e2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80076de:	2300      	movs	r3, #0
 80076e0:	637b      	str	r3, [r7, #52]	; 0x34
 80076e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	f383 8811 	msr	BASEPRI, r3
}
 80076ec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80076ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3738      	adds	r7, #56	; 0x38
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	60b9      	str	r1, [r7, #8]
 8007702:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007704:	2300      	movs	r3, #0
 8007706:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800770c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10d      	bne.n	8007732 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d14d      	bne.n	80077ba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	4618      	mov	r0, r3
 8007724:	f001 f800 	bl	8008728 <xTaskPriorityDisinherit>
 8007728:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2200      	movs	r2, #0
 800772e:	605a      	str	r2, [r3, #4]
 8007730:	e043      	b.n	80077ba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d119      	bne.n	800776c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6898      	ldr	r0, [r3, #8]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007740:	461a      	mov	r2, r3
 8007742:	68b9      	ldr	r1, [r7, #8]
 8007744:	f001 ffb4 	bl	80096b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	689a      	ldr	r2, [r3, #8]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007750:	441a      	add	r2, r3
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	689a      	ldr	r2, [r3, #8]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	429a      	cmp	r2, r3
 8007760:	d32b      	bcc.n	80077ba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681a      	ldr	r2, [r3, #0]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	609a      	str	r2, [r3, #8]
 800776a:	e026      	b.n	80077ba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	68d8      	ldr	r0, [r3, #12]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007774:	461a      	mov	r2, r3
 8007776:	68b9      	ldr	r1, [r7, #8]
 8007778:	f001 ff9a 	bl	80096b0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	68da      	ldr	r2, [r3, #12]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007784:	425b      	negs	r3, r3
 8007786:	441a      	add	r2, r3
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	68da      	ldr	r2, [r3, #12]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	429a      	cmp	r2, r3
 8007796:	d207      	bcs.n	80077a8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	685a      	ldr	r2, [r3, #4]
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a0:	425b      	negs	r3, r3
 80077a2:	441a      	add	r2, r3
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d105      	bne.n	80077ba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d002      	beq.n	80077ba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	3b01      	subs	r3, #1
 80077b8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	1c5a      	adds	r2, r3, #1
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80077c2:	697b      	ldr	r3, [r7, #20]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3718      	adds	r7, #24
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d018      	beq.n	8007810 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	68da      	ldr	r2, [r3, #12]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e6:	441a      	add	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	68da      	ldr	r2, [r3, #12]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d303      	bcc.n	8007800 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	68d9      	ldr	r1, [r3, #12]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007808:	461a      	mov	r2, r3
 800780a:	6838      	ldr	r0, [r7, #0]
 800780c:	f001 ff50 	bl	80096b0 <memcpy>
	}
}
 8007810:	bf00      	nop
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007820:	f001 fc44 	bl	80090ac <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800782a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800782c:	e011      	b.n	8007852 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007832:	2b00      	cmp	r3, #0
 8007834:	d012      	beq.n	800785c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	3324      	adds	r3, #36	; 0x24
 800783a:	4618      	mov	r0, r3
 800783c:	f000 fd94 	bl	8008368 <xTaskRemoveFromEventList>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d001      	beq.n	800784a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007846:	f000 fe6b 	bl	8008520 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800784a:	7bfb      	ldrb	r3, [r7, #15]
 800784c:	3b01      	subs	r3, #1
 800784e:	b2db      	uxtb	r3, r3
 8007850:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007856:	2b00      	cmp	r3, #0
 8007858:	dce9      	bgt.n	800782e <prvUnlockQueue+0x16>
 800785a:	e000      	b.n	800785e <prvUnlockQueue+0x46>
					break;
 800785c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	22ff      	movs	r2, #255	; 0xff
 8007862:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007866:	f001 fc51 	bl	800910c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800786a:	f001 fc1f 	bl	80090ac <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007874:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007876:	e011      	b.n	800789c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	691b      	ldr	r3, [r3, #16]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d012      	beq.n	80078a6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	3310      	adds	r3, #16
 8007884:	4618      	mov	r0, r3
 8007886:	f000 fd6f 	bl	8008368 <xTaskRemoveFromEventList>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d001      	beq.n	8007894 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007890:	f000 fe46 	bl	8008520 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007894:	7bbb      	ldrb	r3, [r7, #14]
 8007896:	3b01      	subs	r3, #1
 8007898:	b2db      	uxtb	r3, r3
 800789a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800789c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	dce9      	bgt.n	8007878 <prvUnlockQueue+0x60>
 80078a4:	e000      	b.n	80078a8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80078a6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	22ff      	movs	r2, #255	; 0xff
 80078ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80078b0:	f001 fc2c 	bl	800910c <vPortExitCritical>
}
 80078b4:	bf00      	nop
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078c4:	f001 fbf2 	bl	80090ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d102      	bne.n	80078d6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80078d0:	2301      	movs	r3, #1
 80078d2:	60fb      	str	r3, [r7, #12]
 80078d4:	e001      	b.n	80078da <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80078d6:	2300      	movs	r3, #0
 80078d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80078da:	f001 fc17 	bl	800910c <vPortExitCritical>

	return xReturn;
 80078de:	68fb      	ldr	r3, [r7, #12]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078f0:	f001 fbdc 	bl	80090ac <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d102      	bne.n	8007906 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007900:	2301      	movs	r3, #1
 8007902:	60fb      	str	r3, [r7, #12]
 8007904:	e001      	b.n	800790a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007906:	2300      	movs	r3, #0
 8007908:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800790a:	f001 fbff 	bl	800910c <vPortExitCritical>

	return xReturn;
 800790e:	68fb      	ldr	r3, [r7, #12]
}
 8007910:	4618      	mov	r0, r3
 8007912:	3710      	adds	r7, #16
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007922:	2300      	movs	r3, #0
 8007924:	60fb      	str	r3, [r7, #12]
 8007926:	e014      	b.n	8007952 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007928:	4a0e      	ldr	r2, [pc, #56]	; (8007964 <vQueueAddToRegistry+0x4c>)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d10b      	bne.n	800794c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007934:	490b      	ldr	r1, [pc, #44]	; (8007964 <vQueueAddToRegistry+0x4c>)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	683a      	ldr	r2, [r7, #0]
 800793a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800793e:	4a09      	ldr	r2, [pc, #36]	; (8007964 <vQueueAddToRegistry+0x4c>)
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	00db      	lsls	r3, r3, #3
 8007944:	4413      	add	r3, r2
 8007946:	687a      	ldr	r2, [r7, #4]
 8007948:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800794a:	e006      	b.n	800795a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	3301      	adds	r3, #1
 8007950:	60fb      	str	r3, [r7, #12]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2b07      	cmp	r3, #7
 8007956:	d9e7      	bls.n	8007928 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007958:	bf00      	nop
 800795a:	bf00      	nop
 800795c:	3714      	adds	r7, #20
 800795e:	46bd      	mov	sp, r7
 8007960:	bc80      	pop	{r7}
 8007962:	4770      	bx	lr
 8007964:	20002980 	.word	0x20002980

08007968 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007968:	b580      	push	{r7, lr}
 800796a:	b086      	sub	sp, #24
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007978:	f001 fb98 	bl	80090ac <vPortEnterCritical>
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007982:	b25b      	sxtb	r3, r3
 8007984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007988:	d103      	bne.n	8007992 <vQueueWaitForMessageRestricted+0x2a>
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2200      	movs	r2, #0
 800798e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007998:	b25b      	sxtb	r3, r3
 800799a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800799e:	d103      	bne.n	80079a8 <vQueueWaitForMessageRestricted+0x40>
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079a8:	f001 fbb0 	bl	800910c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d106      	bne.n	80079c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	3324      	adds	r3, #36	; 0x24
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	68b9      	ldr	r1, [r7, #8]
 80079bc:	4618      	mov	r0, r3
 80079be:	f000 fca7 	bl	8008310 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80079c2:	6978      	ldr	r0, [r7, #20]
 80079c4:	f7ff ff28 	bl	8007818 <prvUnlockQueue>
	}
 80079c8:	bf00      	nop
 80079ca:	3718      	adds	r7, #24
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b08e      	sub	sp, #56	; 0x38
 80079d4:	af04      	add	r7, sp, #16
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80079de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d10a      	bne.n	80079fa <xTaskCreateStatic+0x2a>
	__asm volatile
 80079e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e8:	f383 8811 	msr	BASEPRI, r3
 80079ec:	f3bf 8f6f 	isb	sy
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	623b      	str	r3, [r7, #32]
}
 80079f6:	bf00      	nop
 80079f8:	e7fe      	b.n	80079f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80079fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d10a      	bne.n	8007a16 <xTaskCreateStatic+0x46>
	__asm volatile
 8007a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a04:	f383 8811 	msr	BASEPRI, r3
 8007a08:	f3bf 8f6f 	isb	sy
 8007a0c:	f3bf 8f4f 	dsb	sy
 8007a10:	61fb      	str	r3, [r7, #28]
}
 8007a12:	bf00      	nop
 8007a14:	e7fe      	b.n	8007a14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007a16:	235c      	movs	r3, #92	; 0x5c
 8007a18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	2b5c      	cmp	r3, #92	; 0x5c
 8007a1e:	d00a      	beq.n	8007a36 <xTaskCreateStatic+0x66>
	__asm volatile
 8007a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a24:	f383 8811 	msr	BASEPRI, r3
 8007a28:	f3bf 8f6f 	isb	sy
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	61bb      	str	r3, [r7, #24]
}
 8007a32:	bf00      	nop
 8007a34:	e7fe      	b.n	8007a34 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d01e      	beq.n	8007a7a <xTaskCreateStatic+0xaa>
 8007a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d01b      	beq.n	8007a7a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a44:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a4a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4e:	2202      	movs	r2, #2
 8007a50:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007a54:	2300      	movs	r3, #0
 8007a56:	9303      	str	r3, [sp, #12]
 8007a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5a:	9302      	str	r3, [sp, #8]
 8007a5c:	f107 0314 	add.w	r3, r7, #20
 8007a60:	9301      	str	r3, [sp, #4]
 8007a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	68b9      	ldr	r1, [r7, #8]
 8007a6c:	68f8      	ldr	r0, [r7, #12]
 8007a6e:	f000 f850 	bl	8007b12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a72:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007a74:	f000 f8d4 	bl	8007c20 <prvAddNewTaskToReadyList>
 8007a78:	e001      	b.n	8007a7e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007a7e:	697b      	ldr	r3, [r7, #20]
	}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3728      	adds	r7, #40	; 0x28
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b08c      	sub	sp, #48	; 0x30
 8007a8c:	af04      	add	r7, sp, #16
 8007a8e:	60f8      	str	r0, [r7, #12]
 8007a90:	60b9      	str	r1, [r7, #8]
 8007a92:	603b      	str	r3, [r7, #0]
 8007a94:	4613      	mov	r3, r2
 8007a96:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a98:	88fb      	ldrh	r3, [r7, #6]
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	f001 fc05 	bl	80092ac <pvPortMalloc>
 8007aa2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d00e      	beq.n	8007ac8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007aaa:	205c      	movs	r0, #92	; 0x5c
 8007aac:	f001 fbfe 	bl	80092ac <pvPortMalloc>
 8007ab0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d003      	beq.n	8007ac0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	697a      	ldr	r2, [r7, #20]
 8007abc:	631a      	str	r2, [r3, #48]	; 0x30
 8007abe:	e005      	b.n	8007acc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007ac0:	6978      	ldr	r0, [r7, #20]
 8007ac2:	f001 fcb7 	bl	8009434 <vPortFree>
 8007ac6:	e001      	b.n	8007acc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007ac8:	2300      	movs	r3, #0
 8007aca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d017      	beq.n	8007b02 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007ad2:	69fb      	ldr	r3, [r7, #28]
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007ada:	88fa      	ldrh	r2, [r7, #6]
 8007adc:	2300      	movs	r3, #0
 8007ade:	9303      	str	r3, [sp, #12]
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	9302      	str	r3, [sp, #8]
 8007ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ae6:	9301      	str	r3, [sp, #4]
 8007ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aea:	9300      	str	r3, [sp, #0]
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	68b9      	ldr	r1, [r7, #8]
 8007af0:	68f8      	ldr	r0, [r7, #12]
 8007af2:	f000 f80e 	bl	8007b12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007af6:	69f8      	ldr	r0, [r7, #28]
 8007af8:	f000 f892 	bl	8007c20 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007afc:	2301      	movs	r3, #1
 8007afe:	61bb      	str	r3, [r7, #24]
 8007b00:	e002      	b.n	8007b08 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b02:	f04f 33ff 	mov.w	r3, #4294967295
 8007b06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007b08:	69bb      	ldr	r3, [r7, #24]
	}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	3720      	adds	r7, #32
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}

08007b12 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b088      	sub	sp, #32
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	60f8      	str	r0, [r7, #12]
 8007b1a:	60b9      	str	r1, [r7, #8]
 8007b1c:	607a      	str	r2, [r7, #4]
 8007b1e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b22:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	461a      	mov	r2, r3
 8007b2a:	21a5      	movs	r1, #165	; 0xa5
 8007b2c:	f001 fdce 	bl	80096cc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	4413      	add	r3, r2
 8007b40:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	f023 0307 	bic.w	r3, r3, #7
 8007b48:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	f003 0307 	and.w	r3, r3, #7
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00a      	beq.n	8007b6a <prvInitialiseNewTask+0x58>
	__asm volatile
 8007b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	617b      	str	r3, [r7, #20]
}
 8007b66:	bf00      	nop
 8007b68:	e7fe      	b.n	8007b68 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	61fb      	str	r3, [r7, #28]
 8007b6e:	e012      	b.n	8007b96 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	4413      	add	r3, r2
 8007b76:	7819      	ldrb	r1, [r3, #0]
 8007b78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	3334      	adds	r3, #52	; 0x34
 8007b80:	460a      	mov	r2, r1
 8007b82:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007b84:	68ba      	ldr	r2, [r7, #8]
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	4413      	add	r3, r2
 8007b8a:	781b      	ldrb	r3, [r3, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d006      	beq.n	8007b9e <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	3301      	adds	r3, #1
 8007b94:	61fb      	str	r3, [r7, #28]
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	2b0f      	cmp	r3, #15
 8007b9a:	d9e9      	bls.n	8007b70 <prvInitialiseNewTask+0x5e>
 8007b9c:	e000      	b.n	8007ba0 <prvInitialiseNewTask+0x8e>
		{
			break;
 8007b9e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007baa:	2b37      	cmp	r3, #55	; 0x37
 8007bac:	d901      	bls.n	8007bb2 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007bae:	2337      	movs	r3, #55	; 0x37
 8007bb0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bb6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007bbc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bc6:	3304      	adds	r3, #4
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7ff f8ce 	bl	8006d6a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bd0:	3318      	adds	r3, #24
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7ff f8c9 	bl	8006d6a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bdc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007be0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bec:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007bfc:	683a      	ldr	r2, [r7, #0]
 8007bfe:	68f9      	ldr	r1, [r7, #12]
 8007c00:	69b8      	ldr	r0, [r7, #24]
 8007c02:	f001 f965 	bl	8008ed0 <pxPortInitialiseStack>
 8007c06:	4602      	mov	r2, r0
 8007c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c0a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c16:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c18:	bf00      	nop
 8007c1a:	3720      	adds	r7, #32
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007c28:	f001 fa40 	bl	80090ac <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007c2c:	4b2d      	ldr	r3, [pc, #180]	; (8007ce4 <prvAddNewTaskToReadyList+0xc4>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3301      	adds	r3, #1
 8007c32:	4a2c      	ldr	r2, [pc, #176]	; (8007ce4 <prvAddNewTaskToReadyList+0xc4>)
 8007c34:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007c36:	4b2c      	ldr	r3, [pc, #176]	; (8007ce8 <prvAddNewTaskToReadyList+0xc8>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d109      	bne.n	8007c52 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007c3e:	4a2a      	ldr	r2, [pc, #168]	; (8007ce8 <prvAddNewTaskToReadyList+0xc8>)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007c44:	4b27      	ldr	r3, [pc, #156]	; (8007ce4 <prvAddNewTaskToReadyList+0xc4>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d110      	bne.n	8007c6e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007c4c:	f000 fc8c 	bl	8008568 <prvInitialiseTaskLists>
 8007c50:	e00d      	b.n	8007c6e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c52:	4b26      	ldr	r3, [pc, #152]	; (8007cec <prvAddNewTaskToReadyList+0xcc>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d109      	bne.n	8007c6e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c5a:	4b23      	ldr	r3, [pc, #140]	; (8007ce8 <prvAddNewTaskToReadyList+0xc8>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c64:	429a      	cmp	r2, r3
 8007c66:	d802      	bhi.n	8007c6e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007c68:	4a1f      	ldr	r2, [pc, #124]	; (8007ce8 <prvAddNewTaskToReadyList+0xc8>)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007c6e:	4b20      	ldr	r3, [pc, #128]	; (8007cf0 <prvAddNewTaskToReadyList+0xd0>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3301      	adds	r3, #1
 8007c74:	4a1e      	ldr	r2, [pc, #120]	; (8007cf0 <prvAddNewTaskToReadyList+0xd0>)
 8007c76:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007c78:	4b1d      	ldr	r3, [pc, #116]	; (8007cf0 <prvAddNewTaskToReadyList+0xd0>)
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c84:	4b1b      	ldr	r3, [pc, #108]	; (8007cf4 <prvAddNewTaskToReadyList+0xd4>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d903      	bls.n	8007c94 <prvAddNewTaskToReadyList+0x74>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c90:	4a18      	ldr	r2, [pc, #96]	; (8007cf4 <prvAddNewTaskToReadyList+0xd4>)
 8007c92:	6013      	str	r3, [r2, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c98:	4613      	mov	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	009b      	lsls	r3, r3, #2
 8007ca0:	4a15      	ldr	r2, [pc, #84]	; (8007cf8 <prvAddNewTaskToReadyList+0xd8>)
 8007ca2:	441a      	add	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	3304      	adds	r3, #4
 8007ca8:	4619      	mov	r1, r3
 8007caa:	4610      	mov	r0, r2
 8007cac:	f7ff f869 	bl	8006d82 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007cb0:	f001 fa2c 	bl	800910c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007cb4:	4b0d      	ldr	r3, [pc, #52]	; (8007cec <prvAddNewTaskToReadyList+0xcc>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d00e      	beq.n	8007cda <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007cbc:	4b0a      	ldr	r3, [pc, #40]	; (8007ce8 <prvAddNewTaskToReadyList+0xc8>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d207      	bcs.n	8007cda <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007cca:	4b0c      	ldr	r3, [pc, #48]	; (8007cfc <prvAddNewTaskToReadyList+0xdc>)
 8007ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cd0:	601a      	str	r2, [r3, #0]
 8007cd2:	f3bf 8f4f 	dsb	sy
 8007cd6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cda:	bf00      	nop
 8007cdc:	3708      	adds	r7, #8
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	20002e94 	.word	0x20002e94
 8007ce8:	200029c0 	.word	0x200029c0
 8007cec:	20002ea0 	.word	0x20002ea0
 8007cf0:	20002eb0 	.word	0x20002eb0
 8007cf4:	20002e9c 	.word	0x20002e9c
 8007cf8:	200029c4 	.word	0x200029c4
 8007cfc:	e000ed04 	.word	0xe000ed04

08007d00 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d017      	beq.n	8007d42 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d12:	4b13      	ldr	r3, [pc, #76]	; (8007d60 <vTaskDelay+0x60>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00a      	beq.n	8007d30 <vTaskDelay+0x30>
	__asm volatile
 8007d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	60bb      	str	r3, [r7, #8]
}
 8007d2c:	bf00      	nop
 8007d2e:	e7fe      	b.n	8007d2e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007d30:	f000 f8f6 	bl	8007f20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007d34:	2100      	movs	r1, #0
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f000 fd64 	bl	8008804 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007d3c:	f000 f8fe 	bl	8007f3c <xTaskResumeAll>
 8007d40:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d107      	bne.n	8007d58 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007d48:	4b06      	ldr	r3, [pc, #24]	; (8007d64 <vTaskDelay+0x64>)
 8007d4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d4e:	601a      	str	r2, [r3, #0]
 8007d50:	f3bf 8f4f 	dsb	sy
 8007d54:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d58:	bf00      	nop
 8007d5a:	3710      	adds	r7, #16
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	20002ebc 	.word	0x20002ebc
 8007d64:	e000ed04 	.word	0xe000ed04

08007d68 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b084      	sub	sp, #16
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8007d70:	f001 f99c 	bl	80090ac <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d102      	bne.n	8007d80 <vTaskSuspend+0x18>
 8007d7a:	4b30      	ldr	r3, [pc, #192]	; (8007e3c <vTaskSuspend+0xd4>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	e000      	b.n	8007d82 <vTaskSuspend+0x1a>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	3304      	adds	r3, #4
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7ff f855 	bl	8006e38 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d004      	beq.n	8007da0 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	3318      	adds	r3, #24
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7ff f84c 	bl	8006e38 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	3304      	adds	r3, #4
 8007da4:	4619      	mov	r1, r3
 8007da6:	4826      	ldr	r0, [pc, #152]	; (8007e40 <vTaskSuspend+0xd8>)
 8007da8:	f7fe ffeb 	bl	8006d82 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d103      	bne.n	8007dc0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8007dc0:	f001 f9a4 	bl	800910c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8007dc4:	4b1f      	ldr	r3, [pc, #124]	; (8007e44 <vTaskSuspend+0xdc>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d005      	beq.n	8007dd8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8007dcc:	f001 f96e 	bl	80090ac <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8007dd0:	f000 fc68 	bl	80086a4 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8007dd4:	f001 f99a 	bl	800910c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8007dd8:	4b18      	ldr	r3, [pc, #96]	; (8007e3c <vTaskSuspend+0xd4>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	429a      	cmp	r2, r3
 8007de0:	d127      	bne.n	8007e32 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8007de2:	4b18      	ldr	r3, [pc, #96]	; (8007e44 <vTaskSuspend+0xdc>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d017      	beq.n	8007e1a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8007dea:	4b17      	ldr	r3, [pc, #92]	; (8007e48 <vTaskSuspend+0xe0>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00a      	beq.n	8007e08 <vTaskSuspend+0xa0>
	__asm volatile
 8007df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df6:	f383 8811 	msr	BASEPRI, r3
 8007dfa:	f3bf 8f6f 	isb	sy
 8007dfe:	f3bf 8f4f 	dsb	sy
 8007e02:	60bb      	str	r3, [r7, #8]
}
 8007e04:	bf00      	nop
 8007e06:	e7fe      	b.n	8007e06 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8007e08:	4b10      	ldr	r3, [pc, #64]	; (8007e4c <vTaskSuspend+0xe4>)
 8007e0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e0e:	601a      	str	r2, [r3, #0]
 8007e10:	f3bf 8f4f 	dsb	sy
 8007e14:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007e18:	e00b      	b.n	8007e32 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8007e1a:	4b09      	ldr	r3, [pc, #36]	; (8007e40 <vTaskSuspend+0xd8>)
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	4b0c      	ldr	r3, [pc, #48]	; (8007e50 <vTaskSuspend+0xe8>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d103      	bne.n	8007e2e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8007e26:	4b05      	ldr	r3, [pc, #20]	; (8007e3c <vTaskSuspend+0xd4>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	601a      	str	r2, [r3, #0]
	}
 8007e2c:	e001      	b.n	8007e32 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8007e2e:	f000 f9ef 	bl	8008210 <vTaskSwitchContext>
	}
 8007e32:	bf00      	nop
 8007e34:	3710      	adds	r7, #16
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	200029c0 	.word	0x200029c0
 8007e40:	20002e80 	.word	0x20002e80
 8007e44:	20002ea0 	.word	0x20002ea0
 8007e48:	20002ebc 	.word	0x20002ebc
 8007e4c:	e000ed04 	.word	0xe000ed04
 8007e50:	20002e94 	.word	0x20002e94

08007e54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b08a      	sub	sp, #40	; 0x28
 8007e58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e62:	463a      	mov	r2, r7
 8007e64:	1d39      	adds	r1, r7, #4
 8007e66:	f107 0308 	add.w	r3, r7, #8
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fe ff2c 	bl	8006cc8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e70:	6839      	ldr	r1, [r7, #0]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	68ba      	ldr	r2, [r7, #8]
 8007e76:	9202      	str	r2, [sp, #8]
 8007e78:	9301      	str	r3, [sp, #4]
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	9300      	str	r3, [sp, #0]
 8007e7e:	2300      	movs	r3, #0
 8007e80:	460a      	mov	r2, r1
 8007e82:	4921      	ldr	r1, [pc, #132]	; (8007f08 <vTaskStartScheduler+0xb4>)
 8007e84:	4821      	ldr	r0, [pc, #132]	; (8007f0c <vTaskStartScheduler+0xb8>)
 8007e86:	f7ff fda3 	bl	80079d0 <xTaskCreateStatic>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	4a20      	ldr	r2, [pc, #128]	; (8007f10 <vTaskStartScheduler+0xbc>)
 8007e8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e90:	4b1f      	ldr	r3, [pc, #124]	; (8007f10 <vTaskStartScheduler+0xbc>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d002      	beq.n	8007e9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	617b      	str	r3, [r7, #20]
 8007e9c:	e001      	b.n	8007ea2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d102      	bne.n	8007eae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007ea8:	f000 fd00 	bl	80088ac <xTimerCreateTimerTask>
 8007eac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d116      	bne.n	8007ee2 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb8:	f383 8811 	msr	BASEPRI, r3
 8007ebc:	f3bf 8f6f 	isb	sy
 8007ec0:	f3bf 8f4f 	dsb	sy
 8007ec4:	613b      	str	r3, [r7, #16]
}
 8007ec6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007ec8:	4b12      	ldr	r3, [pc, #72]	; (8007f14 <vTaskStartScheduler+0xc0>)
 8007eca:	f04f 32ff 	mov.w	r2, #4294967295
 8007ece:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007ed0:	4b11      	ldr	r3, [pc, #68]	; (8007f18 <vTaskStartScheduler+0xc4>)
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007ed6:	4b11      	ldr	r3, [pc, #68]	; (8007f1c <vTaskStartScheduler+0xc8>)
 8007ed8:	2200      	movs	r2, #0
 8007eda:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007edc:	f001 f874 	bl	8008fc8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007ee0:	e00e      	b.n	8007f00 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ee8:	d10a      	bne.n	8007f00 <vTaskStartScheduler+0xac>
	__asm volatile
 8007eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eee:	f383 8811 	msr	BASEPRI, r3
 8007ef2:	f3bf 8f6f 	isb	sy
 8007ef6:	f3bf 8f4f 	dsb	sy
 8007efa:	60fb      	str	r3, [r7, #12]
}
 8007efc:	bf00      	nop
 8007efe:	e7fe      	b.n	8007efe <vTaskStartScheduler+0xaa>
}
 8007f00:	bf00      	nop
 8007f02:	3718      	adds	r7, #24
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	0800e12c 	.word	0x0800e12c
 8007f0c:	08008539 	.word	0x08008539
 8007f10:	20002eb8 	.word	0x20002eb8
 8007f14:	20002eb4 	.word	0x20002eb4
 8007f18:	20002ea0 	.word	0x20002ea0
 8007f1c:	20002e98 	.word	0x20002e98

08007f20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f20:	b480      	push	{r7}
 8007f22:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007f24:	4b04      	ldr	r3, [pc, #16]	; (8007f38 <vTaskSuspendAll+0x18>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	3301      	adds	r3, #1
 8007f2a:	4a03      	ldr	r2, [pc, #12]	; (8007f38 <vTaskSuspendAll+0x18>)
 8007f2c:	6013      	str	r3, [r2, #0]
}
 8007f2e:	bf00      	nop
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bc80      	pop	{r7}
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop
 8007f38:	20002ebc 	.word	0x20002ebc

08007f3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007f42:	2300      	movs	r3, #0
 8007f44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007f46:	2300      	movs	r3, #0
 8007f48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f4a:	4b42      	ldr	r3, [pc, #264]	; (8008054 <xTaskResumeAll+0x118>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d10a      	bne.n	8007f68 <xTaskResumeAll+0x2c>
	__asm volatile
 8007f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f56:	f383 8811 	msr	BASEPRI, r3
 8007f5a:	f3bf 8f6f 	isb	sy
 8007f5e:	f3bf 8f4f 	dsb	sy
 8007f62:	603b      	str	r3, [r7, #0]
}
 8007f64:	bf00      	nop
 8007f66:	e7fe      	b.n	8007f66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f68:	f001 f8a0 	bl	80090ac <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f6c:	4b39      	ldr	r3, [pc, #228]	; (8008054 <xTaskResumeAll+0x118>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3b01      	subs	r3, #1
 8007f72:	4a38      	ldr	r2, [pc, #224]	; (8008054 <xTaskResumeAll+0x118>)
 8007f74:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f76:	4b37      	ldr	r3, [pc, #220]	; (8008054 <xTaskResumeAll+0x118>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d162      	bne.n	8008044 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f7e:	4b36      	ldr	r3, [pc, #216]	; (8008058 <xTaskResumeAll+0x11c>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d05e      	beq.n	8008044 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f86:	e02f      	b.n	8007fe8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007f88:	4b34      	ldr	r3, [pc, #208]	; (800805c <xTaskResumeAll+0x120>)
 8007f8a:	68db      	ldr	r3, [r3, #12]
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	3318      	adds	r3, #24
 8007f94:	4618      	mov	r0, r3
 8007f96:	f7fe ff4f 	bl	8006e38 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	3304      	adds	r3, #4
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	f7fe ff4a 	bl	8006e38 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fa8:	4b2d      	ldr	r3, [pc, #180]	; (8008060 <xTaskResumeAll+0x124>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	429a      	cmp	r2, r3
 8007fae:	d903      	bls.n	8007fb8 <xTaskResumeAll+0x7c>
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb4:	4a2a      	ldr	r2, [pc, #168]	; (8008060 <xTaskResumeAll+0x124>)
 8007fb6:	6013      	str	r3, [r2, #0]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	4413      	add	r3, r2
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	4a27      	ldr	r2, [pc, #156]	; (8008064 <xTaskResumeAll+0x128>)
 8007fc6:	441a      	add	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	3304      	adds	r3, #4
 8007fcc:	4619      	mov	r1, r3
 8007fce:	4610      	mov	r0, r2
 8007fd0:	f7fe fed7 	bl	8006d82 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fd8:	4b23      	ldr	r3, [pc, #140]	; (8008068 <xTaskResumeAll+0x12c>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d302      	bcc.n	8007fe8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007fe2:	4b22      	ldr	r3, [pc, #136]	; (800806c <xTaskResumeAll+0x130>)
 8007fe4:	2201      	movs	r2, #1
 8007fe6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fe8:	4b1c      	ldr	r3, [pc, #112]	; (800805c <xTaskResumeAll+0x120>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d1cb      	bne.n	8007f88 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d001      	beq.n	8007ffa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ff6:	f000 fb55 	bl	80086a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007ffa:	4b1d      	ldr	r3, [pc, #116]	; (8008070 <xTaskResumeAll+0x134>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d010      	beq.n	8008028 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008006:	f000 f845 	bl	8008094 <xTaskIncrementTick>
 800800a:	4603      	mov	r3, r0
 800800c:	2b00      	cmp	r3, #0
 800800e:	d002      	beq.n	8008016 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008010:	4b16      	ldr	r3, [pc, #88]	; (800806c <xTaskResumeAll+0x130>)
 8008012:	2201      	movs	r2, #1
 8008014:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	3b01      	subs	r3, #1
 800801a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d1f1      	bne.n	8008006 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8008022:	4b13      	ldr	r3, [pc, #76]	; (8008070 <xTaskResumeAll+0x134>)
 8008024:	2200      	movs	r2, #0
 8008026:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008028:	4b10      	ldr	r3, [pc, #64]	; (800806c <xTaskResumeAll+0x130>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d009      	beq.n	8008044 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008030:	2301      	movs	r3, #1
 8008032:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008034:	4b0f      	ldr	r3, [pc, #60]	; (8008074 <xTaskResumeAll+0x138>)
 8008036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	f3bf 8f4f 	dsb	sy
 8008040:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008044:	f001 f862 	bl	800910c <vPortExitCritical>

	return xAlreadyYielded;
 8008048:	68bb      	ldr	r3, [r7, #8]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	20002ebc 	.word	0x20002ebc
 8008058:	20002e94 	.word	0x20002e94
 800805c:	20002e54 	.word	0x20002e54
 8008060:	20002e9c 	.word	0x20002e9c
 8008064:	200029c4 	.word	0x200029c4
 8008068:	200029c0 	.word	0x200029c0
 800806c:	20002ea8 	.word	0x20002ea8
 8008070:	20002ea4 	.word	0x20002ea4
 8008074:	e000ed04 	.word	0xe000ed04

08008078 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008078:	b480      	push	{r7}
 800807a:	b083      	sub	sp, #12
 800807c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800807e:	4b04      	ldr	r3, [pc, #16]	; (8008090 <xTaskGetTickCount+0x18>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008084:	687b      	ldr	r3, [r7, #4]
}
 8008086:	4618      	mov	r0, r3
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	bc80      	pop	{r7}
 800808e:	4770      	bx	lr
 8008090:	20002e98 	.word	0x20002e98

08008094 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b086      	sub	sp, #24
 8008098:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800809a:	2300      	movs	r3, #0
 800809c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800809e:	4b51      	ldr	r3, [pc, #324]	; (80081e4 <xTaskIncrementTick+0x150>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	f040 808e 	bne.w	80081c4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80080a8:	4b4f      	ldr	r3, [pc, #316]	; (80081e8 <xTaskIncrementTick+0x154>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3301      	adds	r3, #1
 80080ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80080b0:	4a4d      	ldr	r2, [pc, #308]	; (80081e8 <xTaskIncrementTick+0x154>)
 80080b2:	693b      	ldr	r3, [r7, #16]
 80080b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80080b6:	693b      	ldr	r3, [r7, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d120      	bne.n	80080fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80080bc:	4b4b      	ldr	r3, [pc, #300]	; (80081ec <xTaskIncrementTick+0x158>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00a      	beq.n	80080dc <xTaskIncrementTick+0x48>
	__asm volatile
 80080c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ca:	f383 8811 	msr	BASEPRI, r3
 80080ce:	f3bf 8f6f 	isb	sy
 80080d2:	f3bf 8f4f 	dsb	sy
 80080d6:	603b      	str	r3, [r7, #0]
}
 80080d8:	bf00      	nop
 80080da:	e7fe      	b.n	80080da <xTaskIncrementTick+0x46>
 80080dc:	4b43      	ldr	r3, [pc, #268]	; (80081ec <xTaskIncrementTick+0x158>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	60fb      	str	r3, [r7, #12]
 80080e2:	4b43      	ldr	r3, [pc, #268]	; (80081f0 <xTaskIncrementTick+0x15c>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a41      	ldr	r2, [pc, #260]	; (80081ec <xTaskIncrementTick+0x158>)
 80080e8:	6013      	str	r3, [r2, #0]
 80080ea:	4a41      	ldr	r2, [pc, #260]	; (80081f0 <xTaskIncrementTick+0x15c>)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6013      	str	r3, [r2, #0]
 80080f0:	4b40      	ldr	r3, [pc, #256]	; (80081f4 <xTaskIncrementTick+0x160>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	3301      	adds	r3, #1
 80080f6:	4a3f      	ldr	r2, [pc, #252]	; (80081f4 <xTaskIncrementTick+0x160>)
 80080f8:	6013      	str	r3, [r2, #0]
 80080fa:	f000 fad3 	bl	80086a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080fe:	4b3e      	ldr	r3, [pc, #248]	; (80081f8 <xTaskIncrementTick+0x164>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	429a      	cmp	r2, r3
 8008106:	d34e      	bcc.n	80081a6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008108:	4b38      	ldr	r3, [pc, #224]	; (80081ec <xTaskIncrementTick+0x158>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d101      	bne.n	8008116 <xTaskIncrementTick+0x82>
 8008112:	2301      	movs	r3, #1
 8008114:	e000      	b.n	8008118 <xTaskIncrementTick+0x84>
 8008116:	2300      	movs	r3, #0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d004      	beq.n	8008126 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800811c:	4b36      	ldr	r3, [pc, #216]	; (80081f8 <xTaskIncrementTick+0x164>)
 800811e:	f04f 32ff 	mov.w	r2, #4294967295
 8008122:	601a      	str	r2, [r3, #0]
					break;
 8008124:	e03f      	b.n	80081a6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008126:	4b31      	ldr	r3, [pc, #196]	; (80081ec <xTaskIncrementTick+0x158>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	68db      	ldr	r3, [r3, #12]
 800812e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008136:	693a      	ldr	r2, [r7, #16]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	429a      	cmp	r2, r3
 800813c:	d203      	bcs.n	8008146 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800813e:	4a2e      	ldr	r2, [pc, #184]	; (80081f8 <xTaskIncrementTick+0x164>)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6013      	str	r3, [r2, #0]
						break;
 8008144:	e02f      	b.n	80081a6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	3304      	adds	r3, #4
 800814a:	4618      	mov	r0, r3
 800814c:	f7fe fe74 	bl	8006e38 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008154:	2b00      	cmp	r3, #0
 8008156:	d004      	beq.n	8008162 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	3318      	adds	r3, #24
 800815c:	4618      	mov	r0, r3
 800815e:	f7fe fe6b 	bl	8006e38 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008166:	4b25      	ldr	r3, [pc, #148]	; (80081fc <xTaskIncrementTick+0x168>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	429a      	cmp	r2, r3
 800816c:	d903      	bls.n	8008176 <xTaskIncrementTick+0xe2>
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008172:	4a22      	ldr	r2, [pc, #136]	; (80081fc <xTaskIncrementTick+0x168>)
 8008174:	6013      	str	r3, [r2, #0]
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800817a:	4613      	mov	r3, r2
 800817c:	009b      	lsls	r3, r3, #2
 800817e:	4413      	add	r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	4a1f      	ldr	r2, [pc, #124]	; (8008200 <xTaskIncrementTick+0x16c>)
 8008184:	441a      	add	r2, r3
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	3304      	adds	r3, #4
 800818a:	4619      	mov	r1, r3
 800818c:	4610      	mov	r0, r2
 800818e:	f7fe fdf8 	bl	8006d82 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008196:	4b1b      	ldr	r3, [pc, #108]	; (8008204 <xTaskIncrementTick+0x170>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800819c:	429a      	cmp	r2, r3
 800819e:	d3b3      	bcc.n	8008108 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80081a0:	2301      	movs	r3, #1
 80081a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081a4:	e7b0      	b.n	8008108 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80081a6:	4b17      	ldr	r3, [pc, #92]	; (8008204 <xTaskIncrementTick+0x170>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ac:	4914      	ldr	r1, [pc, #80]	; (8008200 <xTaskIncrementTick+0x16c>)
 80081ae:	4613      	mov	r3, r2
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	4413      	add	r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	440b      	add	r3, r1
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d907      	bls.n	80081ce <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80081be:	2301      	movs	r3, #1
 80081c0:	617b      	str	r3, [r7, #20]
 80081c2:	e004      	b.n	80081ce <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80081c4:	4b10      	ldr	r3, [pc, #64]	; (8008208 <xTaskIncrementTick+0x174>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	3301      	adds	r3, #1
 80081ca:	4a0f      	ldr	r2, [pc, #60]	; (8008208 <xTaskIncrementTick+0x174>)
 80081cc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80081ce:	4b0f      	ldr	r3, [pc, #60]	; (800820c <xTaskIncrementTick+0x178>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d001      	beq.n	80081da <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80081d6:	2301      	movs	r3, #1
 80081d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80081da:	697b      	ldr	r3, [r7, #20]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3718      	adds	r7, #24
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}
 80081e4:	20002ebc 	.word	0x20002ebc
 80081e8:	20002e98 	.word	0x20002e98
 80081ec:	20002e4c 	.word	0x20002e4c
 80081f0:	20002e50 	.word	0x20002e50
 80081f4:	20002eac 	.word	0x20002eac
 80081f8:	20002eb4 	.word	0x20002eb4
 80081fc:	20002e9c 	.word	0x20002e9c
 8008200:	200029c4 	.word	0x200029c4
 8008204:	200029c0 	.word	0x200029c0
 8008208:	20002ea4 	.word	0x20002ea4
 800820c:	20002ea8 	.word	0x20002ea8

08008210 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008210:	b480      	push	{r7}
 8008212:	b085      	sub	sp, #20
 8008214:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008216:	4b27      	ldr	r3, [pc, #156]	; (80082b4 <vTaskSwitchContext+0xa4>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800821e:	4b26      	ldr	r3, [pc, #152]	; (80082b8 <vTaskSwitchContext+0xa8>)
 8008220:	2201      	movs	r2, #1
 8008222:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008224:	e041      	b.n	80082aa <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008226:	4b24      	ldr	r3, [pc, #144]	; (80082b8 <vTaskSwitchContext+0xa8>)
 8008228:	2200      	movs	r2, #0
 800822a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800822c:	4b23      	ldr	r3, [pc, #140]	; (80082bc <vTaskSwitchContext+0xac>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	60fb      	str	r3, [r7, #12]
 8008232:	e010      	b.n	8008256 <vTaskSwitchContext+0x46>
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d10a      	bne.n	8008250 <vTaskSwitchContext+0x40>
	__asm volatile
 800823a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800823e:	f383 8811 	msr	BASEPRI, r3
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	607b      	str	r3, [r7, #4]
}
 800824c:	bf00      	nop
 800824e:	e7fe      	b.n	800824e <vTaskSwitchContext+0x3e>
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	3b01      	subs	r3, #1
 8008254:	60fb      	str	r3, [r7, #12]
 8008256:	491a      	ldr	r1, [pc, #104]	; (80082c0 <vTaskSwitchContext+0xb0>)
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	4613      	mov	r3, r2
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	4413      	add	r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	440b      	add	r3, r1
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d0e4      	beq.n	8008234 <vTaskSwitchContext+0x24>
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	4613      	mov	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	4a12      	ldr	r2, [pc, #72]	; (80082c0 <vTaskSwitchContext+0xb0>)
 8008276:	4413      	add	r3, r2
 8008278:	60bb      	str	r3, [r7, #8]
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	685a      	ldr	r2, [r3, #4]
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	605a      	str	r2, [r3, #4]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	685a      	ldr	r2, [r3, #4]
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	3308      	adds	r3, #8
 800828c:	429a      	cmp	r2, r3
 800828e:	d104      	bne.n	800829a <vTaskSwitchContext+0x8a>
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	685b      	ldr	r3, [r3, #4]
 8008294:	685a      	ldr	r2, [r3, #4]
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	605a      	str	r2, [r3, #4]
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	4a08      	ldr	r2, [pc, #32]	; (80082c4 <vTaskSwitchContext+0xb4>)
 80082a2:	6013      	str	r3, [r2, #0]
 80082a4:	4a05      	ldr	r2, [pc, #20]	; (80082bc <vTaskSwitchContext+0xac>)
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	6013      	str	r3, [r2, #0]
}
 80082aa:	bf00      	nop
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bc80      	pop	{r7}
 80082b2:	4770      	bx	lr
 80082b4:	20002ebc 	.word	0x20002ebc
 80082b8:	20002ea8 	.word	0x20002ea8
 80082bc:	20002e9c 	.word	0x20002e9c
 80082c0:	200029c4 	.word	0x200029c4
 80082c4:	200029c0 	.word	0x200029c0

080082c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b084      	sub	sp, #16
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d10a      	bne.n	80082ee <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80082d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082dc:	f383 8811 	msr	BASEPRI, r3
 80082e0:	f3bf 8f6f 	isb	sy
 80082e4:	f3bf 8f4f 	dsb	sy
 80082e8:	60fb      	str	r3, [r7, #12]
}
 80082ea:	bf00      	nop
 80082ec:	e7fe      	b.n	80082ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082ee:	4b07      	ldr	r3, [pc, #28]	; (800830c <vTaskPlaceOnEventList+0x44>)
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	3318      	adds	r3, #24
 80082f4:	4619      	mov	r1, r3
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f7fe fd66 	bl	8006dc8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082fc:	2101      	movs	r1, #1
 80082fe:	6838      	ldr	r0, [r7, #0]
 8008300:	f000 fa80 	bl	8008804 <prvAddCurrentTaskToDelayedList>
}
 8008304:	bf00      	nop
 8008306:	3710      	adds	r7, #16
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	200029c0 	.word	0x200029c0

08008310 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008310:	b580      	push	{r7, lr}
 8008312:	b086      	sub	sp, #24
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d10a      	bne.n	8008338 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008326:	f383 8811 	msr	BASEPRI, r3
 800832a:	f3bf 8f6f 	isb	sy
 800832e:	f3bf 8f4f 	dsb	sy
 8008332:	617b      	str	r3, [r7, #20]
}
 8008334:	bf00      	nop
 8008336:	e7fe      	b.n	8008336 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008338:	4b0a      	ldr	r3, [pc, #40]	; (8008364 <vTaskPlaceOnEventListRestricted+0x54>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	3318      	adds	r3, #24
 800833e:	4619      	mov	r1, r3
 8008340:	68f8      	ldr	r0, [r7, #12]
 8008342:	f7fe fd1e 	bl	8006d82 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d002      	beq.n	8008352 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800834c:	f04f 33ff 	mov.w	r3, #4294967295
 8008350:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008352:	6879      	ldr	r1, [r7, #4]
 8008354:	68b8      	ldr	r0, [r7, #8]
 8008356:	f000 fa55 	bl	8008804 <prvAddCurrentTaskToDelayedList>
	}
 800835a:	bf00      	nop
 800835c:	3718      	adds	r7, #24
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	200029c0 	.word	0x200029c0

08008368 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b086      	sub	sp, #24
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	68db      	ldr	r3, [r3, #12]
 8008376:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008378:	693b      	ldr	r3, [r7, #16]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10a      	bne.n	8008394 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800837e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008382:	f383 8811 	msr	BASEPRI, r3
 8008386:	f3bf 8f6f 	isb	sy
 800838a:	f3bf 8f4f 	dsb	sy
 800838e:	60fb      	str	r3, [r7, #12]
}
 8008390:	bf00      	nop
 8008392:	e7fe      	b.n	8008392 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	3318      	adds	r3, #24
 8008398:	4618      	mov	r0, r3
 800839a:	f7fe fd4d 	bl	8006e38 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800839e:	4b1e      	ldr	r3, [pc, #120]	; (8008418 <xTaskRemoveFromEventList+0xb0>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d11d      	bne.n	80083e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	3304      	adds	r3, #4
 80083aa:	4618      	mov	r0, r3
 80083ac:	f7fe fd44 	bl	8006e38 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083b4:	4b19      	ldr	r3, [pc, #100]	; (800841c <xTaskRemoveFromEventList+0xb4>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d903      	bls.n	80083c4 <xTaskRemoveFromEventList+0x5c>
 80083bc:	693b      	ldr	r3, [r7, #16]
 80083be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083c0:	4a16      	ldr	r2, [pc, #88]	; (800841c <xTaskRemoveFromEventList+0xb4>)
 80083c2:	6013      	str	r3, [r2, #0]
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c8:	4613      	mov	r3, r2
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4a13      	ldr	r2, [pc, #76]	; (8008420 <xTaskRemoveFromEventList+0xb8>)
 80083d2:	441a      	add	r2, r3
 80083d4:	693b      	ldr	r3, [r7, #16]
 80083d6:	3304      	adds	r3, #4
 80083d8:	4619      	mov	r1, r3
 80083da:	4610      	mov	r0, r2
 80083dc:	f7fe fcd1 	bl	8006d82 <vListInsertEnd>
 80083e0:	e005      	b.n	80083ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	3318      	adds	r3, #24
 80083e6:	4619      	mov	r1, r3
 80083e8:	480e      	ldr	r0, [pc, #56]	; (8008424 <xTaskRemoveFromEventList+0xbc>)
 80083ea:	f7fe fcca 	bl	8006d82 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f2:	4b0d      	ldr	r3, [pc, #52]	; (8008428 <xTaskRemoveFromEventList+0xc0>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d905      	bls.n	8008408 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80083fc:	2301      	movs	r3, #1
 80083fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008400:	4b0a      	ldr	r3, [pc, #40]	; (800842c <xTaskRemoveFromEventList+0xc4>)
 8008402:	2201      	movs	r2, #1
 8008404:	601a      	str	r2, [r3, #0]
 8008406:	e001      	b.n	800840c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008408:	2300      	movs	r3, #0
 800840a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800840c:	697b      	ldr	r3, [r7, #20]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3718      	adds	r7, #24
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	20002ebc 	.word	0x20002ebc
 800841c:	20002e9c 	.word	0x20002e9c
 8008420:	200029c4 	.word	0x200029c4
 8008424:	20002e54 	.word	0x20002e54
 8008428:	200029c0 	.word	0x200029c0
 800842c:	20002ea8 	.word	0x20002ea8

08008430 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008438:	4b06      	ldr	r3, [pc, #24]	; (8008454 <vTaskInternalSetTimeOutState+0x24>)
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008440:	4b05      	ldr	r3, [pc, #20]	; (8008458 <vTaskInternalSetTimeOutState+0x28>)
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	605a      	str	r2, [r3, #4]
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	bc80      	pop	{r7}
 8008450:	4770      	bx	lr
 8008452:	bf00      	nop
 8008454:	20002eac 	.word	0x20002eac
 8008458:	20002e98 	.word	0x20002e98

0800845c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b088      	sub	sp, #32
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10a      	bne.n	8008482 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800846c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008470:	f383 8811 	msr	BASEPRI, r3
 8008474:	f3bf 8f6f 	isb	sy
 8008478:	f3bf 8f4f 	dsb	sy
 800847c:	613b      	str	r3, [r7, #16]
}
 800847e:	bf00      	nop
 8008480:	e7fe      	b.n	8008480 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d10a      	bne.n	800849e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	60fb      	str	r3, [r7, #12]
}
 800849a:	bf00      	nop
 800849c:	e7fe      	b.n	800849c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800849e:	f000 fe05 	bl	80090ac <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80084a2:	4b1d      	ldr	r3, [pc, #116]	; (8008518 <xTaskCheckForTimeOut+0xbc>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	69ba      	ldr	r2, [r7, #24]
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ba:	d102      	bne.n	80084c2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80084bc:	2300      	movs	r3, #0
 80084be:	61fb      	str	r3, [r7, #28]
 80084c0:	e023      	b.n	800850a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681a      	ldr	r2, [r3, #0]
 80084c6:	4b15      	ldr	r3, [pc, #84]	; (800851c <xTaskCheckForTimeOut+0xc0>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	429a      	cmp	r2, r3
 80084cc:	d007      	beq.n	80084de <xTaskCheckForTimeOut+0x82>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	685b      	ldr	r3, [r3, #4]
 80084d2:	69ba      	ldr	r2, [r7, #24]
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d302      	bcc.n	80084de <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80084d8:	2301      	movs	r3, #1
 80084da:	61fb      	str	r3, [r7, #28]
 80084dc:	e015      	b.n	800850a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	697a      	ldr	r2, [r7, #20]
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d20b      	bcs.n	8008500 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	1ad2      	subs	r2, r2, r3
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f7ff ff9b 	bl	8008430 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80084fa:	2300      	movs	r3, #0
 80084fc:	61fb      	str	r3, [r7, #28]
 80084fe:	e004      	b.n	800850a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	2200      	movs	r2, #0
 8008504:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008506:	2301      	movs	r3, #1
 8008508:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800850a:	f000 fdff 	bl	800910c <vPortExitCritical>

	return xReturn;
 800850e:	69fb      	ldr	r3, [r7, #28]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3720      	adds	r7, #32
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	20002e98 	.word	0x20002e98
 800851c:	20002eac 	.word	0x20002eac

08008520 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008520:	b480      	push	{r7}
 8008522:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008524:	4b03      	ldr	r3, [pc, #12]	; (8008534 <vTaskMissedYield+0x14>)
 8008526:	2201      	movs	r2, #1
 8008528:	601a      	str	r2, [r3, #0]
}
 800852a:	bf00      	nop
 800852c:	46bd      	mov	sp, r7
 800852e:	bc80      	pop	{r7}
 8008530:	4770      	bx	lr
 8008532:	bf00      	nop
 8008534:	20002ea8 	.word	0x20002ea8

08008538 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008540:	f000 f852 	bl	80085e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008544:	4b06      	ldr	r3, [pc, #24]	; (8008560 <prvIdleTask+0x28>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	2b01      	cmp	r3, #1
 800854a:	d9f9      	bls.n	8008540 <prvIdleTask+0x8>
			{
				taskYIELD();
 800854c:	4b05      	ldr	r3, [pc, #20]	; (8008564 <prvIdleTask+0x2c>)
 800854e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008552:	601a      	str	r2, [r3, #0]
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800855c:	e7f0      	b.n	8008540 <prvIdleTask+0x8>
 800855e:	bf00      	nop
 8008560:	200029c4 	.word	0x200029c4
 8008564:	e000ed04 	.word	0xe000ed04

08008568 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800856e:	2300      	movs	r3, #0
 8008570:	607b      	str	r3, [r7, #4]
 8008572:	e00c      	b.n	800858e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	4613      	mov	r3, r2
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	4413      	add	r3, r2
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	4a12      	ldr	r2, [pc, #72]	; (80085c8 <prvInitialiseTaskLists+0x60>)
 8008580:	4413      	add	r3, r2
 8008582:	4618      	mov	r0, r3
 8008584:	f7fe fbd2 	bl	8006d2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	3301      	adds	r3, #1
 800858c:	607b      	str	r3, [r7, #4]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2b37      	cmp	r3, #55	; 0x37
 8008592:	d9ef      	bls.n	8008574 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008594:	480d      	ldr	r0, [pc, #52]	; (80085cc <prvInitialiseTaskLists+0x64>)
 8008596:	f7fe fbc9 	bl	8006d2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800859a:	480d      	ldr	r0, [pc, #52]	; (80085d0 <prvInitialiseTaskLists+0x68>)
 800859c:	f7fe fbc6 	bl	8006d2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80085a0:	480c      	ldr	r0, [pc, #48]	; (80085d4 <prvInitialiseTaskLists+0x6c>)
 80085a2:	f7fe fbc3 	bl	8006d2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80085a6:	480c      	ldr	r0, [pc, #48]	; (80085d8 <prvInitialiseTaskLists+0x70>)
 80085a8:	f7fe fbc0 	bl	8006d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80085ac:	480b      	ldr	r0, [pc, #44]	; (80085dc <prvInitialiseTaskLists+0x74>)
 80085ae:	f7fe fbbd 	bl	8006d2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80085b2:	4b0b      	ldr	r3, [pc, #44]	; (80085e0 <prvInitialiseTaskLists+0x78>)
 80085b4:	4a05      	ldr	r2, [pc, #20]	; (80085cc <prvInitialiseTaskLists+0x64>)
 80085b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80085b8:	4b0a      	ldr	r3, [pc, #40]	; (80085e4 <prvInitialiseTaskLists+0x7c>)
 80085ba:	4a05      	ldr	r2, [pc, #20]	; (80085d0 <prvInitialiseTaskLists+0x68>)
 80085bc:	601a      	str	r2, [r3, #0]
}
 80085be:	bf00      	nop
 80085c0:	3708      	adds	r7, #8
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	200029c4 	.word	0x200029c4
 80085cc:	20002e24 	.word	0x20002e24
 80085d0:	20002e38 	.word	0x20002e38
 80085d4:	20002e54 	.word	0x20002e54
 80085d8:	20002e68 	.word	0x20002e68
 80085dc:	20002e80 	.word	0x20002e80
 80085e0:	20002e4c 	.word	0x20002e4c
 80085e4:	20002e50 	.word	0x20002e50

080085e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b082      	sub	sp, #8
 80085ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085ee:	e019      	b.n	8008624 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80085f0:	f000 fd5c 	bl	80090ac <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80085f4:	4b10      	ldr	r3, [pc, #64]	; (8008638 <prvCheckTasksWaitingTermination+0x50>)
 80085f6:	68db      	ldr	r3, [r3, #12]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	3304      	adds	r3, #4
 8008600:	4618      	mov	r0, r3
 8008602:	f7fe fc19 	bl	8006e38 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008606:	4b0d      	ldr	r3, [pc, #52]	; (800863c <prvCheckTasksWaitingTermination+0x54>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3b01      	subs	r3, #1
 800860c:	4a0b      	ldr	r2, [pc, #44]	; (800863c <prvCheckTasksWaitingTermination+0x54>)
 800860e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008610:	4b0b      	ldr	r3, [pc, #44]	; (8008640 <prvCheckTasksWaitingTermination+0x58>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	3b01      	subs	r3, #1
 8008616:	4a0a      	ldr	r2, [pc, #40]	; (8008640 <prvCheckTasksWaitingTermination+0x58>)
 8008618:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800861a:	f000 fd77 	bl	800910c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 f810 	bl	8008644 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008624:	4b06      	ldr	r3, [pc, #24]	; (8008640 <prvCheckTasksWaitingTermination+0x58>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1e1      	bne.n	80085f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800862c:	bf00      	nop
 800862e:	bf00      	nop
 8008630:	3708      	adds	r7, #8
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	20002e68 	.word	0x20002e68
 800863c:	20002e94 	.word	0x20002e94
 8008640:	20002e7c 	.word	0x20002e7c

08008644 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008652:	2b00      	cmp	r3, #0
 8008654:	d108      	bne.n	8008668 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800865a:	4618      	mov	r0, r3
 800865c:	f000 feea 	bl	8009434 <vPortFree>
				vPortFree( pxTCB );
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f000 fee7 	bl	8009434 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008666:	e018      	b.n	800869a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800866e:	2b01      	cmp	r3, #1
 8008670:	d103      	bne.n	800867a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fede 	bl	8009434 <vPortFree>
	}
 8008678:	e00f      	b.n	800869a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008680:	2b02      	cmp	r3, #2
 8008682:	d00a      	beq.n	800869a <prvDeleteTCB+0x56>
	__asm volatile
 8008684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008688:	f383 8811 	msr	BASEPRI, r3
 800868c:	f3bf 8f6f 	isb	sy
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	60fb      	str	r3, [r7, #12]
}
 8008696:	bf00      	nop
 8008698:	e7fe      	b.n	8008698 <prvDeleteTCB+0x54>
	}
 800869a:	bf00      	nop
 800869c:	3710      	adds	r7, #16
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
	...

080086a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80086a4:	b480      	push	{r7}
 80086a6:	b083      	sub	sp, #12
 80086a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086aa:	4b0e      	ldr	r3, [pc, #56]	; (80086e4 <prvResetNextTaskUnblockTime+0x40>)
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d101      	bne.n	80086b8 <prvResetNextTaskUnblockTime+0x14>
 80086b4:	2301      	movs	r3, #1
 80086b6:	e000      	b.n	80086ba <prvResetNextTaskUnblockTime+0x16>
 80086b8:	2300      	movs	r3, #0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d004      	beq.n	80086c8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80086be:	4b0a      	ldr	r3, [pc, #40]	; (80086e8 <prvResetNextTaskUnblockTime+0x44>)
 80086c0:	f04f 32ff 	mov.w	r2, #4294967295
 80086c4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80086c6:	e008      	b.n	80086da <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80086c8:	4b06      	ldr	r3, [pc, #24]	; (80086e4 <prvResetNextTaskUnblockTime+0x40>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	68db      	ldr	r3, [r3, #12]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	685b      	ldr	r3, [r3, #4]
 80086d6:	4a04      	ldr	r2, [pc, #16]	; (80086e8 <prvResetNextTaskUnblockTime+0x44>)
 80086d8:	6013      	str	r3, [r2, #0]
}
 80086da:	bf00      	nop
 80086dc:	370c      	adds	r7, #12
 80086de:	46bd      	mov	sp, r7
 80086e0:	bc80      	pop	{r7}
 80086e2:	4770      	bx	lr
 80086e4:	20002e4c 	.word	0x20002e4c
 80086e8:	20002eb4 	.word	0x20002eb4

080086ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80086f2:	4b0b      	ldr	r3, [pc, #44]	; (8008720 <xTaskGetSchedulerState+0x34>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d102      	bne.n	8008700 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80086fa:	2301      	movs	r3, #1
 80086fc:	607b      	str	r3, [r7, #4]
 80086fe:	e008      	b.n	8008712 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008700:	4b08      	ldr	r3, [pc, #32]	; (8008724 <xTaskGetSchedulerState+0x38>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d102      	bne.n	800870e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008708:	2302      	movs	r3, #2
 800870a:	607b      	str	r3, [r7, #4]
 800870c:	e001      	b.n	8008712 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800870e:	2300      	movs	r3, #0
 8008710:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008712:	687b      	ldr	r3, [r7, #4]
	}
 8008714:	4618      	mov	r0, r3
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	bc80      	pop	{r7}
 800871c:	4770      	bx	lr
 800871e:	bf00      	nop
 8008720:	20002ea0 	.word	0x20002ea0
 8008724:	20002ebc 	.word	0x20002ebc

08008728 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008728:	b580      	push	{r7, lr}
 800872a:	b086      	sub	sp, #24
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008734:	2300      	movs	r3, #0
 8008736:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d056      	beq.n	80087ec <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800873e:	4b2e      	ldr	r3, [pc, #184]	; (80087f8 <xTaskPriorityDisinherit+0xd0>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	693a      	ldr	r2, [r7, #16]
 8008744:	429a      	cmp	r2, r3
 8008746:	d00a      	beq.n	800875e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874c:	f383 8811 	msr	BASEPRI, r3
 8008750:	f3bf 8f6f 	isb	sy
 8008754:	f3bf 8f4f 	dsb	sy
 8008758:	60fb      	str	r3, [r7, #12]
}
 800875a:	bf00      	nop
 800875c:	e7fe      	b.n	800875c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800875e:	693b      	ldr	r3, [r7, #16]
 8008760:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008762:	2b00      	cmp	r3, #0
 8008764:	d10a      	bne.n	800877c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	60bb      	str	r3, [r7, #8]
}
 8008778:	bf00      	nop
 800877a:	e7fe      	b.n	800877a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008780:	1e5a      	subs	r2, r3, #1
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800878e:	429a      	cmp	r2, r3
 8008790:	d02c      	beq.n	80087ec <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008796:	2b00      	cmp	r3, #0
 8008798:	d128      	bne.n	80087ec <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	3304      	adds	r3, #4
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fe fb4a 	bl	8006e38 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087bc:	4b0f      	ldr	r3, [pc, #60]	; (80087fc <xTaskPriorityDisinherit+0xd4>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d903      	bls.n	80087cc <xTaskPriorityDisinherit+0xa4>
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087c8:	4a0c      	ldr	r2, [pc, #48]	; (80087fc <xTaskPriorityDisinherit+0xd4>)
 80087ca:	6013      	str	r3, [r2, #0]
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087d0:	4613      	mov	r3, r2
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	4413      	add	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	4a09      	ldr	r2, [pc, #36]	; (8008800 <xTaskPriorityDisinherit+0xd8>)
 80087da:	441a      	add	r2, r3
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	3304      	adds	r3, #4
 80087e0:	4619      	mov	r1, r3
 80087e2:	4610      	mov	r0, r2
 80087e4:	f7fe facd 	bl	8006d82 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80087e8:	2301      	movs	r3, #1
 80087ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80087ec:	697b      	ldr	r3, [r7, #20]
	}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3718      	adds	r7, #24
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}
 80087f6:	bf00      	nop
 80087f8:	200029c0 	.word	0x200029c0
 80087fc:	20002e9c 	.word	0x20002e9c
 8008800:	200029c4 	.word	0x200029c4

08008804 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800880e:	4b21      	ldr	r3, [pc, #132]	; (8008894 <prvAddCurrentTaskToDelayedList+0x90>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008814:	4b20      	ldr	r3, [pc, #128]	; (8008898 <prvAddCurrentTaskToDelayedList+0x94>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	3304      	adds	r3, #4
 800881a:	4618      	mov	r0, r3
 800881c:	f7fe fb0c 	bl	8006e38 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008826:	d10a      	bne.n	800883e <prvAddCurrentTaskToDelayedList+0x3a>
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d007      	beq.n	800883e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800882e:	4b1a      	ldr	r3, [pc, #104]	; (8008898 <prvAddCurrentTaskToDelayedList+0x94>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	3304      	adds	r3, #4
 8008834:	4619      	mov	r1, r3
 8008836:	4819      	ldr	r0, [pc, #100]	; (800889c <prvAddCurrentTaskToDelayedList+0x98>)
 8008838:	f7fe faa3 	bl	8006d82 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800883c:	e026      	b.n	800888c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4413      	add	r3, r2
 8008844:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008846:	4b14      	ldr	r3, [pc, #80]	; (8008898 <prvAddCurrentTaskToDelayedList+0x94>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68ba      	ldr	r2, [r7, #8]
 800884c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800884e:	68ba      	ldr	r2, [r7, #8]
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	429a      	cmp	r2, r3
 8008854:	d209      	bcs.n	800886a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008856:	4b12      	ldr	r3, [pc, #72]	; (80088a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008858:	681a      	ldr	r2, [r3, #0]
 800885a:	4b0f      	ldr	r3, [pc, #60]	; (8008898 <prvAddCurrentTaskToDelayedList+0x94>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	3304      	adds	r3, #4
 8008860:	4619      	mov	r1, r3
 8008862:	4610      	mov	r0, r2
 8008864:	f7fe fab0 	bl	8006dc8 <vListInsert>
}
 8008868:	e010      	b.n	800888c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800886a:	4b0e      	ldr	r3, [pc, #56]	; (80088a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800886c:	681a      	ldr	r2, [r3, #0]
 800886e:	4b0a      	ldr	r3, [pc, #40]	; (8008898 <prvAddCurrentTaskToDelayedList+0x94>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	3304      	adds	r3, #4
 8008874:	4619      	mov	r1, r3
 8008876:	4610      	mov	r0, r2
 8008878:	f7fe faa6 	bl	8006dc8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800887c:	4b0a      	ldr	r3, [pc, #40]	; (80088a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	68ba      	ldr	r2, [r7, #8]
 8008882:	429a      	cmp	r2, r3
 8008884:	d202      	bcs.n	800888c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008886:	4a08      	ldr	r2, [pc, #32]	; (80088a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	6013      	str	r3, [r2, #0]
}
 800888c:	bf00      	nop
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}
 8008894:	20002e98 	.word	0x20002e98
 8008898:	200029c0 	.word	0x200029c0
 800889c:	20002e80 	.word	0x20002e80
 80088a0:	20002e50 	.word	0x20002e50
 80088a4:	20002e4c 	.word	0x20002e4c
 80088a8:	20002eb4 	.word	0x20002eb4

080088ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b08a      	sub	sp, #40	; 0x28
 80088b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80088b2:	2300      	movs	r3, #0
 80088b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80088b6:	f000 facb 	bl	8008e50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80088ba:	4b1c      	ldr	r3, [pc, #112]	; (800892c <xTimerCreateTimerTask+0x80>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d021      	beq.n	8008906 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80088c2:	2300      	movs	r3, #0
 80088c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80088c6:	2300      	movs	r3, #0
 80088c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80088ca:	1d3a      	adds	r2, r7, #4
 80088cc:	f107 0108 	add.w	r1, r7, #8
 80088d0:	f107 030c 	add.w	r3, r7, #12
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7fe fa0f 	bl	8006cf8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80088da:	6879      	ldr	r1, [r7, #4]
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	9202      	str	r2, [sp, #8]
 80088e2:	9301      	str	r3, [sp, #4]
 80088e4:	2302      	movs	r3, #2
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	2300      	movs	r3, #0
 80088ea:	460a      	mov	r2, r1
 80088ec:	4910      	ldr	r1, [pc, #64]	; (8008930 <xTimerCreateTimerTask+0x84>)
 80088ee:	4811      	ldr	r0, [pc, #68]	; (8008934 <xTimerCreateTimerTask+0x88>)
 80088f0:	f7ff f86e 	bl	80079d0 <xTaskCreateStatic>
 80088f4:	4603      	mov	r3, r0
 80088f6:	4a10      	ldr	r2, [pc, #64]	; (8008938 <xTimerCreateTimerTask+0x8c>)
 80088f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80088fa:	4b0f      	ldr	r3, [pc, #60]	; (8008938 <xTimerCreateTimerTask+0x8c>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d001      	beq.n	8008906 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008902:	2301      	movs	r3, #1
 8008904:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d10a      	bne.n	8008922 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	613b      	str	r3, [r7, #16]
}
 800891e:	bf00      	nop
 8008920:	e7fe      	b.n	8008920 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008922:	697b      	ldr	r3, [r7, #20]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3718      	adds	r7, #24
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}
 800892c:	20002ef0 	.word	0x20002ef0
 8008930:	0800e134 	.word	0x0800e134
 8008934:	08008a59 	.word	0x08008a59
 8008938:	20002ef4 	.word	0x20002ef4

0800893c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b08a      	sub	sp, #40	; 0x28
 8008940:	af00      	add	r7, sp, #0
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	607a      	str	r2, [r7, #4]
 8008948:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800894a:	2300      	movs	r3, #0
 800894c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10a      	bne.n	800896a <xTimerGenericCommand+0x2e>
	__asm volatile
 8008954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008958:	f383 8811 	msr	BASEPRI, r3
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	f3bf 8f4f 	dsb	sy
 8008964:	623b      	str	r3, [r7, #32]
}
 8008966:	bf00      	nop
 8008968:	e7fe      	b.n	8008968 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800896a:	4b1a      	ldr	r3, [pc, #104]	; (80089d4 <xTimerGenericCommand+0x98>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d02a      	beq.n	80089c8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	2b05      	cmp	r3, #5
 8008982:	dc18      	bgt.n	80089b6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008984:	f7ff feb2 	bl	80086ec <xTaskGetSchedulerState>
 8008988:	4603      	mov	r3, r0
 800898a:	2b02      	cmp	r3, #2
 800898c:	d109      	bne.n	80089a2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800898e:	4b11      	ldr	r3, [pc, #68]	; (80089d4 <xTimerGenericCommand+0x98>)
 8008990:	6818      	ldr	r0, [r3, #0]
 8008992:	f107 0110 	add.w	r1, r7, #16
 8008996:	2300      	movs	r3, #0
 8008998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800899a:	f7fe fbb7 	bl	800710c <xQueueGenericSend>
 800899e:	6278      	str	r0, [r7, #36]	; 0x24
 80089a0:	e012      	b.n	80089c8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80089a2:	4b0c      	ldr	r3, [pc, #48]	; (80089d4 <xTimerGenericCommand+0x98>)
 80089a4:	6818      	ldr	r0, [r3, #0]
 80089a6:	f107 0110 	add.w	r1, r7, #16
 80089aa:	2300      	movs	r3, #0
 80089ac:	2200      	movs	r2, #0
 80089ae:	f7fe fbad 	bl	800710c <xQueueGenericSend>
 80089b2:	6278      	str	r0, [r7, #36]	; 0x24
 80089b4:	e008      	b.n	80089c8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80089b6:	4b07      	ldr	r3, [pc, #28]	; (80089d4 <xTimerGenericCommand+0x98>)
 80089b8:	6818      	ldr	r0, [r3, #0]
 80089ba:	f107 0110 	add.w	r1, r7, #16
 80089be:	2300      	movs	r3, #0
 80089c0:	683a      	ldr	r2, [r7, #0]
 80089c2:	f7fe fca1 	bl	8007308 <xQueueGenericSendFromISR>
 80089c6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80089c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3728      	adds	r7, #40	; 0x28
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	20002ef0 	.word	0x20002ef0

080089d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b088      	sub	sp, #32
 80089dc:	af02      	add	r7, sp, #8
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80089e2:	4b1c      	ldr	r3, [pc, #112]	; (8008a54 <prvProcessExpiredTimer+0x7c>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	3304      	adds	r3, #4
 80089f0:	4618      	mov	r0, r3
 80089f2:	f7fe fa21 	bl	8006e38 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	69db      	ldr	r3, [r3, #28]
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d122      	bne.n	8008a44 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	699a      	ldr	r2, [r3, #24]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	18d1      	adds	r1, r2, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	683a      	ldr	r2, [r7, #0]
 8008a0a:	6978      	ldr	r0, [r7, #20]
 8008a0c:	f000 f8c8 	bl	8008ba0 <prvInsertTimerInActiveList>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d016      	beq.n	8008a44 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008a16:	2300      	movs	r3, #0
 8008a18:	9300      	str	r3, [sp, #0]
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	2100      	movs	r1, #0
 8008a20:	6978      	ldr	r0, [r7, #20]
 8008a22:	f7ff ff8b 	bl	800893c <xTimerGenericCommand>
 8008a26:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d10a      	bne.n	8008a44 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8008a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a32:	f383 8811 	msr	BASEPRI, r3
 8008a36:	f3bf 8f6f 	isb	sy
 8008a3a:	f3bf 8f4f 	dsb	sy
 8008a3e:	60fb      	str	r3, [r7, #12]
}
 8008a40:	bf00      	nop
 8008a42:	e7fe      	b.n	8008a42 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a48:	6978      	ldr	r0, [r7, #20]
 8008a4a:	4798      	blx	r3
}
 8008a4c:	bf00      	nop
 8008a4e:	3718      	adds	r7, #24
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}
 8008a54:	20002ee8 	.word	0x20002ee8

08008a58 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a60:	f107 0308 	add.w	r3, r7, #8
 8008a64:	4618      	mov	r0, r3
 8008a66:	f000 f857 	bl	8008b18 <prvGetNextExpireTime>
 8008a6a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	4619      	mov	r1, r3
 8008a70:	68f8      	ldr	r0, [r7, #12]
 8008a72:	f000 f803 	bl	8008a7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008a76:	f000 f8d5 	bl	8008c24 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a7a:	e7f1      	b.n	8008a60 <prvTimerTask+0x8>

08008a7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008a86:	f7ff fa4b 	bl	8007f20 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a8a:	f107 0308 	add.w	r3, r7, #8
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f000 f866 	bl	8008b60 <prvSampleTimeNow>
 8008a94:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d130      	bne.n	8008afe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d10a      	bne.n	8008ab8 <prvProcessTimerOrBlockTask+0x3c>
 8008aa2:	687a      	ldr	r2, [r7, #4]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d806      	bhi.n	8008ab8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008aaa:	f7ff fa47 	bl	8007f3c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008aae:	68f9      	ldr	r1, [r7, #12]
 8008ab0:	6878      	ldr	r0, [r7, #4]
 8008ab2:	f7ff ff91 	bl	80089d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008ab6:	e024      	b.n	8008b02 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d008      	beq.n	8008ad0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008abe:	4b13      	ldr	r3, [pc, #76]	; (8008b0c <prvProcessTimerOrBlockTask+0x90>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	bf0c      	ite	eq
 8008ac8:	2301      	moveq	r3, #1
 8008aca:	2300      	movne	r3, #0
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ad0:	4b0f      	ldr	r3, [pc, #60]	; (8008b10 <prvProcessTimerOrBlockTask+0x94>)
 8008ad2:	6818      	ldr	r0, [r3, #0]
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	1ad3      	subs	r3, r2, r3
 8008ada:	683a      	ldr	r2, [r7, #0]
 8008adc:	4619      	mov	r1, r3
 8008ade:	f7fe ff43 	bl	8007968 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008ae2:	f7ff fa2b 	bl	8007f3c <xTaskResumeAll>
 8008ae6:	4603      	mov	r3, r0
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d10a      	bne.n	8008b02 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008aec:	4b09      	ldr	r3, [pc, #36]	; (8008b14 <prvProcessTimerOrBlockTask+0x98>)
 8008aee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008af2:	601a      	str	r2, [r3, #0]
 8008af4:	f3bf 8f4f 	dsb	sy
 8008af8:	f3bf 8f6f 	isb	sy
}
 8008afc:	e001      	b.n	8008b02 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008afe:	f7ff fa1d 	bl	8007f3c <xTaskResumeAll>
}
 8008b02:	bf00      	nop
 8008b04:	3710      	adds	r7, #16
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}
 8008b0a:	bf00      	nop
 8008b0c:	20002eec 	.word	0x20002eec
 8008b10:	20002ef0 	.word	0x20002ef0
 8008b14:	e000ed04 	.word	0xe000ed04

08008b18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b20:	4b0e      	ldr	r3, [pc, #56]	; (8008b5c <prvGetNextExpireTime+0x44>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	bf0c      	ite	eq
 8008b2a:	2301      	moveq	r3, #1
 8008b2c:	2300      	movne	r3, #0
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	461a      	mov	r2, r3
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d105      	bne.n	8008b4a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b3e:	4b07      	ldr	r3, [pc, #28]	; (8008b5c <prvGetNextExpireTime+0x44>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	60fb      	str	r3, [r7, #12]
 8008b48:	e001      	b.n	8008b4e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3714      	adds	r7, #20
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bc80      	pop	{r7}
 8008b58:	4770      	bx	lr
 8008b5a:	bf00      	nop
 8008b5c:	20002ee8 	.word	0x20002ee8

08008b60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008b68:	f7ff fa86 	bl	8008078 <xTaskGetTickCount>
 8008b6c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008b6e:	4b0b      	ldr	r3, [pc, #44]	; (8008b9c <prvSampleTimeNow+0x3c>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d205      	bcs.n	8008b84 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008b78:	f000 f908 	bl	8008d8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2201      	movs	r2, #1
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	e002      	b.n	8008b8a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008b8a:	4a04      	ldr	r2, [pc, #16]	; (8008b9c <prvSampleTimeNow+0x3c>)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008b90:	68fb      	ldr	r3, [r7, #12]
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3710      	adds	r7, #16
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
 8008b9a:	bf00      	nop
 8008b9c:	20002ef8 	.word	0x20002ef8

08008ba0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	60f8      	str	r0, [r7, #12]
 8008ba8:	60b9      	str	r1, [r7, #8]
 8008baa:	607a      	str	r2, [r7, #4]
 8008bac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	68ba      	ldr	r2, [r7, #8]
 8008bb6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	429a      	cmp	r2, r3
 8008bc4:	d812      	bhi.n	8008bec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	1ad2      	subs	r2, r2, r3
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	699b      	ldr	r3, [r3, #24]
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d302      	bcc.n	8008bda <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	617b      	str	r3, [r7, #20]
 8008bd8:	e01b      	b.n	8008c12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008bda:	4b10      	ldr	r3, [pc, #64]	; (8008c1c <prvInsertTimerInActiveList+0x7c>)
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	3304      	adds	r3, #4
 8008be2:	4619      	mov	r1, r3
 8008be4:	4610      	mov	r0, r2
 8008be6:	f7fe f8ef 	bl	8006dc8 <vListInsert>
 8008bea:	e012      	b.n	8008c12 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008bec:	687a      	ldr	r2, [r7, #4]
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	429a      	cmp	r2, r3
 8008bf2:	d206      	bcs.n	8008c02 <prvInsertTimerInActiveList+0x62>
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d302      	bcc.n	8008c02 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	617b      	str	r3, [r7, #20]
 8008c00:	e007      	b.n	8008c12 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008c02:	4b07      	ldr	r3, [pc, #28]	; (8008c20 <prvInsertTimerInActiveList+0x80>)
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	3304      	adds	r3, #4
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	4610      	mov	r0, r2
 8008c0e:	f7fe f8db 	bl	8006dc8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008c12:	697b      	ldr	r3, [r7, #20]
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3718      	adds	r7, #24
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	20002eec 	.word	0x20002eec
 8008c20:	20002ee8 	.word	0x20002ee8

08008c24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b08e      	sub	sp, #56	; 0x38
 8008c28:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008c2a:	e09d      	b.n	8008d68 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	da18      	bge.n	8008c64 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008c32:	1d3b      	adds	r3, r7, #4
 8008c34:	3304      	adds	r3, #4
 8008c36:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d10a      	bne.n	8008c54 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c42:	f383 8811 	msr	BASEPRI, r3
 8008c46:	f3bf 8f6f 	isb	sy
 8008c4a:	f3bf 8f4f 	dsb	sy
 8008c4e:	61fb      	str	r3, [r7, #28]
}
 8008c50:	bf00      	nop
 8008c52:	e7fe      	b.n	8008c52 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c5a:	6850      	ldr	r0, [r2, #4]
 8008c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c5e:	6892      	ldr	r2, [r2, #8]
 8008c60:	4611      	mov	r1, r2
 8008c62:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	db7d      	blt.n	8008d66 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c70:	695b      	ldr	r3, [r3, #20]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d004      	beq.n	8008c80 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c78:	3304      	adds	r3, #4
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f7fe f8dc 	bl	8006e38 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c80:	463b      	mov	r3, r7
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7ff ff6c 	bl	8008b60 <prvSampleTimeNow>
 8008c88:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2b09      	cmp	r3, #9
 8008c8e:	d86b      	bhi.n	8008d68 <prvProcessReceivedCommands+0x144>
 8008c90:	a201      	add	r2, pc, #4	; (adr r2, 8008c98 <prvProcessReceivedCommands+0x74>)
 8008c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c96:	bf00      	nop
 8008c98:	08008cc1 	.word	0x08008cc1
 8008c9c:	08008cc1 	.word	0x08008cc1
 8008ca0:	08008cc1 	.word	0x08008cc1
 8008ca4:	08008d69 	.word	0x08008d69
 8008ca8:	08008d1d 	.word	0x08008d1d
 8008cac:	08008d55 	.word	0x08008d55
 8008cb0:	08008cc1 	.word	0x08008cc1
 8008cb4:	08008cc1 	.word	0x08008cc1
 8008cb8:	08008d69 	.word	0x08008d69
 8008cbc:	08008d1d 	.word	0x08008d1d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008cc0:	68ba      	ldr	r2, [r7, #8]
 8008cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cc4:	699b      	ldr	r3, [r3, #24]
 8008cc6:	18d1      	adds	r1, r2, r3
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ccc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cce:	f7ff ff67 	bl	8008ba0 <prvInsertTimerInActiveList>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d047      	beq.n	8008d68 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cde:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ce2:	69db      	ldr	r3, [r3, #28]
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d13f      	bne.n	8008d68 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	441a      	add	r2, r3
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	9300      	str	r3, [sp, #0]
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cfa:	f7ff fe1f 	bl	800893c <xTimerGenericCommand>
 8008cfe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008d00:	6a3b      	ldr	r3, [r7, #32]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d130      	bne.n	8008d68 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8008d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d0a:	f383 8811 	msr	BASEPRI, r3
 8008d0e:	f3bf 8f6f 	isb	sy
 8008d12:	f3bf 8f4f 	dsb	sy
 8008d16:	61bb      	str	r3, [r7, #24]
}
 8008d18:	bf00      	nop
 8008d1a:	e7fe      	b.n	8008d1a <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008d1c:	68ba      	ldr	r2, [r7, #8]
 8008d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d20:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10a      	bne.n	8008d40 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8008d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2e:	f383 8811 	msr	BASEPRI, r3
 8008d32:	f3bf 8f6f 	isb	sy
 8008d36:	f3bf 8f4f 	dsb	sy
 8008d3a:	617b      	str	r3, [r7, #20]
}
 8008d3c:	bf00      	nop
 8008d3e:	e7fe      	b.n	8008d3e <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d42:	699a      	ldr	r2, [r3, #24]
 8008d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d46:	18d1      	adds	r1, r2, r3
 8008d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d4e:	f7ff ff27 	bl	8008ba0 <prvInsertTimerInActiveList>
					break;
 8008d52:	e009      	b.n	8008d68 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d56:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d104      	bne.n	8008d68 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8008d5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d60:	f000 fb68 	bl	8009434 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008d64:	e000      	b.n	8008d68 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008d66:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d68:	4b07      	ldr	r3, [pc, #28]	; (8008d88 <prvProcessReceivedCommands+0x164>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	1d39      	adds	r1, r7, #4
 8008d6e:	2200      	movs	r2, #0
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7fe fb61 	bl	8007438 <xQueueReceive>
 8008d76:	4603      	mov	r3, r0
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f47f af57 	bne.w	8008c2c <prvProcessReceivedCommands+0x8>
	}
}
 8008d7e:	bf00      	nop
 8008d80:	bf00      	nop
 8008d82:	3730      	adds	r7, #48	; 0x30
 8008d84:	46bd      	mov	sp, r7
 8008d86:	bd80      	pop	{r7, pc}
 8008d88:	20002ef0 	.word	0x20002ef0

08008d8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b088      	sub	sp, #32
 8008d90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d92:	e045      	b.n	8008e20 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d94:	4b2c      	ldr	r3, [pc, #176]	; (8008e48 <prvSwitchTimerLists+0xbc>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68db      	ldr	r3, [r3, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d9e:	4b2a      	ldr	r3, [pc, #168]	; (8008e48 <prvSwitchTimerLists+0xbc>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3304      	adds	r3, #4
 8008dac:	4618      	mov	r0, r3
 8008dae:	f7fe f843 	bl	8006e38 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db6:	68f8      	ldr	r0, [r7, #12]
 8008db8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	69db      	ldr	r3, [r3, #28]
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d12e      	bne.n	8008e20 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	699b      	ldr	r3, [r3, #24]
 8008dc6:	693a      	ldr	r2, [r7, #16]
 8008dc8:	4413      	add	r3, r2
 8008dca:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008dcc:	68ba      	ldr	r2, [r7, #8]
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d90e      	bls.n	8008df2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	68ba      	ldr	r2, [r7, #8]
 8008dd8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	68fa      	ldr	r2, [r7, #12]
 8008dde:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008de0:	4b19      	ldr	r3, [pc, #100]	; (8008e48 <prvSwitchTimerLists+0xbc>)
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	3304      	adds	r3, #4
 8008de8:	4619      	mov	r1, r3
 8008dea:	4610      	mov	r0, r2
 8008dec:	f7fd ffec 	bl	8006dc8 <vListInsert>
 8008df0:	e016      	b.n	8008e20 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008df2:	2300      	movs	r3, #0
 8008df4:	9300      	str	r3, [sp, #0]
 8008df6:	2300      	movs	r3, #0
 8008df8:	693a      	ldr	r2, [r7, #16]
 8008dfa:	2100      	movs	r1, #0
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f7ff fd9d 	bl	800893c <xTimerGenericCommand>
 8008e02:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10a      	bne.n	8008e20 <prvSwitchTimerLists+0x94>
	__asm volatile
 8008e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e0e:	f383 8811 	msr	BASEPRI, r3
 8008e12:	f3bf 8f6f 	isb	sy
 8008e16:	f3bf 8f4f 	dsb	sy
 8008e1a:	603b      	str	r3, [r7, #0]
}
 8008e1c:	bf00      	nop
 8008e1e:	e7fe      	b.n	8008e1e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e20:	4b09      	ldr	r3, [pc, #36]	; (8008e48 <prvSwitchTimerLists+0xbc>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1b4      	bne.n	8008d94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008e2a:	4b07      	ldr	r3, [pc, #28]	; (8008e48 <prvSwitchTimerLists+0xbc>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008e30:	4b06      	ldr	r3, [pc, #24]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a04      	ldr	r2, [pc, #16]	; (8008e48 <prvSwitchTimerLists+0xbc>)
 8008e36:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008e38:	4a04      	ldr	r2, [pc, #16]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	6013      	str	r3, [r2, #0]
}
 8008e3e:	bf00      	nop
 8008e40:	3718      	adds	r7, #24
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	20002ee8 	.word	0x20002ee8
 8008e4c:	20002eec 	.word	0x20002eec

08008e50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b082      	sub	sp, #8
 8008e54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008e56:	f000 f929 	bl	80090ac <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008e5a:	4b15      	ldr	r3, [pc, #84]	; (8008eb0 <prvCheckForValidListAndQueue+0x60>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d120      	bne.n	8008ea4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008e62:	4814      	ldr	r0, [pc, #80]	; (8008eb4 <prvCheckForValidListAndQueue+0x64>)
 8008e64:	f7fd ff62 	bl	8006d2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008e68:	4813      	ldr	r0, [pc, #76]	; (8008eb8 <prvCheckForValidListAndQueue+0x68>)
 8008e6a:	f7fd ff5f 	bl	8006d2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008e6e:	4b13      	ldr	r3, [pc, #76]	; (8008ebc <prvCheckForValidListAndQueue+0x6c>)
 8008e70:	4a10      	ldr	r2, [pc, #64]	; (8008eb4 <prvCheckForValidListAndQueue+0x64>)
 8008e72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008e74:	4b12      	ldr	r3, [pc, #72]	; (8008ec0 <prvCheckForValidListAndQueue+0x70>)
 8008e76:	4a10      	ldr	r2, [pc, #64]	; (8008eb8 <prvCheckForValidListAndQueue+0x68>)
 8008e78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	9300      	str	r3, [sp, #0]
 8008e7e:	4b11      	ldr	r3, [pc, #68]	; (8008ec4 <prvCheckForValidListAndQueue+0x74>)
 8008e80:	4a11      	ldr	r2, [pc, #68]	; (8008ec8 <prvCheckForValidListAndQueue+0x78>)
 8008e82:	2110      	movs	r1, #16
 8008e84:	200a      	movs	r0, #10
 8008e86:	f7fe f869 	bl	8006f5c <xQueueGenericCreateStatic>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	4a08      	ldr	r2, [pc, #32]	; (8008eb0 <prvCheckForValidListAndQueue+0x60>)
 8008e8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008e90:	4b07      	ldr	r3, [pc, #28]	; (8008eb0 <prvCheckForValidListAndQueue+0x60>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d005      	beq.n	8008ea4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008e98:	4b05      	ldr	r3, [pc, #20]	; (8008eb0 <prvCheckForValidListAndQueue+0x60>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	490b      	ldr	r1, [pc, #44]	; (8008ecc <prvCheckForValidListAndQueue+0x7c>)
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f7fe fd3a 	bl	8007918 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ea4:	f000 f932 	bl	800910c <vPortExitCritical>
}
 8008ea8:	bf00      	nop
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop
 8008eb0:	20002ef0 	.word	0x20002ef0
 8008eb4:	20002ec0 	.word	0x20002ec0
 8008eb8:	20002ed4 	.word	0x20002ed4
 8008ebc:	20002ee8 	.word	0x20002ee8
 8008ec0:	20002eec 	.word	0x20002eec
 8008ec4:	20002f9c 	.word	0x20002f9c
 8008ec8:	20002efc 	.word	0x20002efc
 8008ecc:	0800e13c 	.word	0x0800e13c

08008ed0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	3b04      	subs	r3, #4
 8008ee0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008ee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	3b04      	subs	r3, #4
 8008eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	f023 0201 	bic.w	r2, r3, #1
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	3b04      	subs	r3, #4
 8008efe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008f00:	4a08      	ldr	r2, [pc, #32]	; (8008f24 <pxPortInitialiseStack+0x54>)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	3b14      	subs	r3, #20
 8008f0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	3b20      	subs	r3, #32
 8008f16:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008f18:	68fb      	ldr	r3, [r7, #12]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3714      	adds	r7, #20
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bc80      	pop	{r7}
 8008f22:	4770      	bx	lr
 8008f24:	08008f29 	.word	0x08008f29

08008f28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b085      	sub	sp, #20
 8008f2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008f32:	4b12      	ldr	r3, [pc, #72]	; (8008f7c <prvTaskExitError+0x54>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f3a:	d00a      	beq.n	8008f52 <prvTaskExitError+0x2a>
	__asm volatile
 8008f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	60fb      	str	r3, [r7, #12]
}
 8008f4e:	bf00      	nop
 8008f50:	e7fe      	b.n	8008f50 <prvTaskExitError+0x28>
	__asm volatile
 8008f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	60bb      	str	r3, [r7, #8]
}
 8008f64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008f66:	bf00      	nop
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d0fc      	beq.n	8008f68 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008f6e:	bf00      	nop
 8008f70:	bf00      	nop
 8008f72:	3714      	adds	r7, #20
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bc80      	pop	{r7}
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	20000024 	.word	0x20000024

08008f80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008f80:	4b07      	ldr	r3, [pc, #28]	; (8008fa0 <pxCurrentTCBConst2>)
 8008f82:	6819      	ldr	r1, [r3, #0]
 8008f84:	6808      	ldr	r0, [r1, #0]
 8008f86:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008f8a:	f380 8809 	msr	PSP, r0
 8008f8e:	f3bf 8f6f 	isb	sy
 8008f92:	f04f 0000 	mov.w	r0, #0
 8008f96:	f380 8811 	msr	BASEPRI, r0
 8008f9a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008f9e:	4770      	bx	lr

08008fa0 <pxCurrentTCBConst2>:
 8008fa0:	200029c0 	.word	0x200029c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008fa4:	bf00      	nop
 8008fa6:	bf00      	nop

08008fa8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008fa8:	4806      	ldr	r0, [pc, #24]	; (8008fc4 <prvPortStartFirstTask+0x1c>)
 8008faa:	6800      	ldr	r0, [r0, #0]
 8008fac:	6800      	ldr	r0, [r0, #0]
 8008fae:	f380 8808 	msr	MSP, r0
 8008fb2:	b662      	cpsie	i
 8008fb4:	b661      	cpsie	f
 8008fb6:	f3bf 8f4f 	dsb	sy
 8008fba:	f3bf 8f6f 	isb	sy
 8008fbe:	df00      	svc	0
 8008fc0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008fc2:	bf00      	nop
 8008fc4:	e000ed08 	.word	0xe000ed08

08008fc8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008fce:	4b32      	ldr	r3, [pc, #200]	; (8009098 <xPortStartScheduler+0xd0>)
 8008fd0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	b2db      	uxtb	r3, r3
 8008fd8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	22ff      	movs	r2, #255	; 0xff
 8008fde:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008fe8:	78fb      	ldrb	r3, [r7, #3]
 8008fea:	b2db      	uxtb	r3, r3
 8008fec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008ff0:	b2da      	uxtb	r2, r3
 8008ff2:	4b2a      	ldr	r3, [pc, #168]	; (800909c <xPortStartScheduler+0xd4>)
 8008ff4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008ff6:	4b2a      	ldr	r3, [pc, #168]	; (80090a0 <xPortStartScheduler+0xd8>)
 8008ff8:	2207      	movs	r2, #7
 8008ffa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ffc:	e009      	b.n	8009012 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008ffe:	4b28      	ldr	r3, [pc, #160]	; (80090a0 <xPortStartScheduler+0xd8>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3b01      	subs	r3, #1
 8009004:	4a26      	ldr	r2, [pc, #152]	; (80090a0 <xPortStartScheduler+0xd8>)
 8009006:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009008:	78fb      	ldrb	r3, [r7, #3]
 800900a:	b2db      	uxtb	r3, r3
 800900c:	005b      	lsls	r3, r3, #1
 800900e:	b2db      	uxtb	r3, r3
 8009010:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009012:	78fb      	ldrb	r3, [r7, #3]
 8009014:	b2db      	uxtb	r3, r3
 8009016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800901a:	2b80      	cmp	r3, #128	; 0x80
 800901c:	d0ef      	beq.n	8008ffe <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800901e:	4b20      	ldr	r3, [pc, #128]	; (80090a0 <xPortStartScheduler+0xd8>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f1c3 0307 	rsb	r3, r3, #7
 8009026:	2b04      	cmp	r3, #4
 8009028:	d00a      	beq.n	8009040 <xPortStartScheduler+0x78>
	__asm volatile
 800902a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800902e:	f383 8811 	msr	BASEPRI, r3
 8009032:	f3bf 8f6f 	isb	sy
 8009036:	f3bf 8f4f 	dsb	sy
 800903a:	60bb      	str	r3, [r7, #8]
}
 800903c:	bf00      	nop
 800903e:	e7fe      	b.n	800903e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009040:	4b17      	ldr	r3, [pc, #92]	; (80090a0 <xPortStartScheduler+0xd8>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	021b      	lsls	r3, r3, #8
 8009046:	4a16      	ldr	r2, [pc, #88]	; (80090a0 <xPortStartScheduler+0xd8>)
 8009048:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800904a:	4b15      	ldr	r3, [pc, #84]	; (80090a0 <xPortStartScheduler+0xd8>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009052:	4a13      	ldr	r2, [pc, #76]	; (80090a0 <xPortStartScheduler+0xd8>)
 8009054:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	b2da      	uxtb	r2, r3
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800905e:	4b11      	ldr	r3, [pc, #68]	; (80090a4 <xPortStartScheduler+0xdc>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a10      	ldr	r2, [pc, #64]	; (80090a4 <xPortStartScheduler+0xdc>)
 8009064:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009068:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800906a:	4b0e      	ldr	r3, [pc, #56]	; (80090a4 <xPortStartScheduler+0xdc>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a0d      	ldr	r2, [pc, #52]	; (80090a4 <xPortStartScheduler+0xdc>)
 8009070:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009074:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009076:	f000 f8b9 	bl	80091ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800907a:	4b0b      	ldr	r3, [pc, #44]	; (80090a8 <xPortStartScheduler+0xe0>)
 800907c:	2200      	movs	r2, #0
 800907e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009080:	f7ff ff92 	bl	8008fa8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009084:	f7ff f8c4 	bl	8008210 <vTaskSwitchContext>
	prvTaskExitError();
 8009088:	f7ff ff4e 	bl	8008f28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3710      	adds	r7, #16
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}
 8009096:	bf00      	nop
 8009098:	e000e400 	.word	0xe000e400
 800909c:	20002fec 	.word	0x20002fec
 80090a0:	20002ff0 	.word	0x20002ff0
 80090a4:	e000ed20 	.word	0xe000ed20
 80090a8:	20000024 	.word	0x20000024

080090ac <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
	__asm volatile
 80090b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090b6:	f383 8811 	msr	BASEPRI, r3
 80090ba:	f3bf 8f6f 	isb	sy
 80090be:	f3bf 8f4f 	dsb	sy
 80090c2:	607b      	str	r3, [r7, #4]
}
 80090c4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80090c6:	4b0f      	ldr	r3, [pc, #60]	; (8009104 <vPortEnterCritical+0x58>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	3301      	adds	r3, #1
 80090cc:	4a0d      	ldr	r2, [pc, #52]	; (8009104 <vPortEnterCritical+0x58>)
 80090ce:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80090d0:	4b0c      	ldr	r3, [pc, #48]	; (8009104 <vPortEnterCritical+0x58>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d10f      	bne.n	80090f8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80090d8:	4b0b      	ldr	r3, [pc, #44]	; (8009108 <vPortEnterCritical+0x5c>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	b2db      	uxtb	r3, r3
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d00a      	beq.n	80090f8 <vPortEnterCritical+0x4c>
	__asm volatile
 80090e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e6:	f383 8811 	msr	BASEPRI, r3
 80090ea:	f3bf 8f6f 	isb	sy
 80090ee:	f3bf 8f4f 	dsb	sy
 80090f2:	603b      	str	r3, [r7, #0]
}
 80090f4:	bf00      	nop
 80090f6:	e7fe      	b.n	80090f6 <vPortEnterCritical+0x4a>
	}
}
 80090f8:	bf00      	nop
 80090fa:	370c      	adds	r7, #12
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bc80      	pop	{r7}
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	20000024 	.word	0x20000024
 8009108:	e000ed04 	.word	0xe000ed04

0800910c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009112:	4b11      	ldr	r3, [pc, #68]	; (8009158 <vPortExitCritical+0x4c>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d10a      	bne.n	8009130 <vPortExitCritical+0x24>
	__asm volatile
 800911a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800911e:	f383 8811 	msr	BASEPRI, r3
 8009122:	f3bf 8f6f 	isb	sy
 8009126:	f3bf 8f4f 	dsb	sy
 800912a:	607b      	str	r3, [r7, #4]
}
 800912c:	bf00      	nop
 800912e:	e7fe      	b.n	800912e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009130:	4b09      	ldr	r3, [pc, #36]	; (8009158 <vPortExitCritical+0x4c>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	3b01      	subs	r3, #1
 8009136:	4a08      	ldr	r2, [pc, #32]	; (8009158 <vPortExitCritical+0x4c>)
 8009138:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800913a:	4b07      	ldr	r3, [pc, #28]	; (8009158 <vPortExitCritical+0x4c>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d105      	bne.n	800914e <vPortExitCritical+0x42>
 8009142:	2300      	movs	r3, #0
 8009144:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	f383 8811 	msr	BASEPRI, r3
}
 800914c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800914e:	bf00      	nop
 8009150:	370c      	adds	r7, #12
 8009152:	46bd      	mov	sp, r7
 8009154:	bc80      	pop	{r7}
 8009156:	4770      	bx	lr
 8009158:	20000024 	.word	0x20000024
 800915c:	00000000 	.word	0x00000000

08009160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009160:	f3ef 8009 	mrs	r0, PSP
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	4b0d      	ldr	r3, [pc, #52]	; (80091a0 <pxCurrentTCBConst>)
 800916a:	681a      	ldr	r2, [r3, #0]
 800916c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009170:	6010      	str	r0, [r2, #0]
 8009172:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009176:	f04f 0050 	mov.w	r0, #80	; 0x50
 800917a:	f380 8811 	msr	BASEPRI, r0
 800917e:	f7ff f847 	bl	8008210 <vTaskSwitchContext>
 8009182:	f04f 0000 	mov.w	r0, #0
 8009186:	f380 8811 	msr	BASEPRI, r0
 800918a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800918e:	6819      	ldr	r1, [r3, #0]
 8009190:	6808      	ldr	r0, [r1, #0]
 8009192:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009196:	f380 8809 	msr	PSP, r0
 800919a:	f3bf 8f6f 	isb	sy
 800919e:	4770      	bx	lr

080091a0 <pxCurrentTCBConst>:
 80091a0:	200029c0 	.word	0x200029c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80091a4:	bf00      	nop
 80091a6:	bf00      	nop

080091a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	607b      	str	r3, [r7, #4]
}
 80091c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80091c2:	f7fe ff67 	bl	8008094 <xTaskIncrementTick>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d003      	beq.n	80091d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80091cc:	4b06      	ldr	r3, [pc, #24]	; (80091e8 <SysTick_Handler+0x40>)
 80091ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091d2:	601a      	str	r2, [r3, #0]
 80091d4:	2300      	movs	r3, #0
 80091d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	f383 8811 	msr	BASEPRI, r3
}
 80091de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80091e0:	bf00      	nop
 80091e2:	3708      	adds	r7, #8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	e000ed04 	.word	0xe000ed04

080091ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80091ec:	b480      	push	{r7}
 80091ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80091f0:	4b0a      	ldr	r3, [pc, #40]	; (800921c <vPortSetupTimerInterrupt+0x30>)
 80091f2:	2200      	movs	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80091f6:	4b0a      	ldr	r3, [pc, #40]	; (8009220 <vPortSetupTimerInterrupt+0x34>)
 80091f8:	2200      	movs	r2, #0
 80091fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80091fc:	4b09      	ldr	r3, [pc, #36]	; (8009224 <vPortSetupTimerInterrupt+0x38>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a09      	ldr	r2, [pc, #36]	; (8009228 <vPortSetupTimerInterrupt+0x3c>)
 8009202:	fba2 2303 	umull	r2, r3, r2, r3
 8009206:	099b      	lsrs	r3, r3, #6
 8009208:	4a08      	ldr	r2, [pc, #32]	; (800922c <vPortSetupTimerInterrupt+0x40>)
 800920a:	3b01      	subs	r3, #1
 800920c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800920e:	4b03      	ldr	r3, [pc, #12]	; (800921c <vPortSetupTimerInterrupt+0x30>)
 8009210:	2207      	movs	r2, #7
 8009212:	601a      	str	r2, [r3, #0]
}
 8009214:	bf00      	nop
 8009216:	46bd      	mov	sp, r7
 8009218:	bc80      	pop	{r7}
 800921a:	4770      	bx	lr
 800921c:	e000e010 	.word	0xe000e010
 8009220:	e000e018 	.word	0xe000e018
 8009224:	20000018 	.word	0x20000018
 8009228:	10624dd3 	.word	0x10624dd3
 800922c:	e000e014 	.word	0xe000e014

08009230 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009230:	b480      	push	{r7}
 8009232:	b085      	sub	sp, #20
 8009234:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009236:	f3ef 8305 	mrs	r3, IPSR
 800923a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2b0f      	cmp	r3, #15
 8009240:	d914      	bls.n	800926c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009242:	4a16      	ldr	r2, [pc, #88]	; (800929c <vPortValidateInterruptPriority+0x6c>)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	4413      	add	r3, r2
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800924c:	4b14      	ldr	r3, [pc, #80]	; (80092a0 <vPortValidateInterruptPriority+0x70>)
 800924e:	781b      	ldrb	r3, [r3, #0]
 8009250:	7afa      	ldrb	r2, [r7, #11]
 8009252:	429a      	cmp	r2, r3
 8009254:	d20a      	bcs.n	800926c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800925a:	f383 8811 	msr	BASEPRI, r3
 800925e:	f3bf 8f6f 	isb	sy
 8009262:	f3bf 8f4f 	dsb	sy
 8009266:	607b      	str	r3, [r7, #4]
}
 8009268:	bf00      	nop
 800926a:	e7fe      	b.n	800926a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800926c:	4b0d      	ldr	r3, [pc, #52]	; (80092a4 <vPortValidateInterruptPriority+0x74>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009274:	4b0c      	ldr	r3, [pc, #48]	; (80092a8 <vPortValidateInterruptPriority+0x78>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	429a      	cmp	r2, r3
 800927a:	d90a      	bls.n	8009292 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800927c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009280:	f383 8811 	msr	BASEPRI, r3
 8009284:	f3bf 8f6f 	isb	sy
 8009288:	f3bf 8f4f 	dsb	sy
 800928c:	603b      	str	r3, [r7, #0]
}
 800928e:	bf00      	nop
 8009290:	e7fe      	b.n	8009290 <vPortValidateInterruptPriority+0x60>
	}
 8009292:	bf00      	nop
 8009294:	3714      	adds	r7, #20
 8009296:	46bd      	mov	sp, r7
 8009298:	bc80      	pop	{r7}
 800929a:	4770      	bx	lr
 800929c:	e000e3f0 	.word	0xe000e3f0
 80092a0:	20002fec 	.word	0x20002fec
 80092a4:	e000ed0c 	.word	0xe000ed0c
 80092a8:	20002ff0 	.word	0x20002ff0

080092ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b08a      	sub	sp, #40	; 0x28
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80092b4:	2300      	movs	r3, #0
 80092b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80092b8:	f7fe fe32 	bl	8007f20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80092bc:	4b58      	ldr	r3, [pc, #352]	; (8009420 <pvPortMalloc+0x174>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d101      	bne.n	80092c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80092c4:	f000 f910 	bl	80094e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80092c8:	4b56      	ldr	r3, [pc, #344]	; (8009424 <pvPortMalloc+0x178>)
 80092ca:	681a      	ldr	r2, [r3, #0]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	4013      	ands	r3, r2
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	f040 808e 	bne.w	80093f2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d01d      	beq.n	8009318 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80092dc:	2208      	movs	r2, #8
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4413      	add	r3, r2
 80092e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	f003 0307 	and.w	r3, r3, #7
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d014      	beq.n	8009318 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f023 0307 	bic.w	r3, r3, #7
 80092f4:	3308      	adds	r3, #8
 80092f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f003 0307 	and.w	r3, r3, #7
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d00a      	beq.n	8009318 <pvPortMalloc+0x6c>
	__asm volatile
 8009302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009306:	f383 8811 	msr	BASEPRI, r3
 800930a:	f3bf 8f6f 	isb	sy
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	617b      	str	r3, [r7, #20]
}
 8009314:	bf00      	nop
 8009316:	e7fe      	b.n	8009316 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d069      	beq.n	80093f2 <pvPortMalloc+0x146>
 800931e:	4b42      	ldr	r3, [pc, #264]	; (8009428 <pvPortMalloc+0x17c>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	429a      	cmp	r2, r3
 8009326:	d864      	bhi.n	80093f2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009328:	4b40      	ldr	r3, [pc, #256]	; (800942c <pvPortMalloc+0x180>)
 800932a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800932c:	4b3f      	ldr	r3, [pc, #252]	; (800942c <pvPortMalloc+0x180>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009332:	e004      	b.n	800933e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009336:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800933e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	429a      	cmp	r2, r3
 8009346:	d903      	bls.n	8009350 <pvPortMalloc+0xa4>
 8009348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d1f1      	bne.n	8009334 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009350:	4b33      	ldr	r3, [pc, #204]	; (8009420 <pvPortMalloc+0x174>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009356:	429a      	cmp	r2, r3
 8009358:	d04b      	beq.n	80093f2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800935a:	6a3b      	ldr	r3, [r7, #32]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	2208      	movs	r2, #8
 8009360:	4413      	add	r3, r2
 8009362:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009366:	681a      	ldr	r2, [r3, #0]
 8009368:	6a3b      	ldr	r3, [r7, #32]
 800936a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800936c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936e:	685a      	ldr	r2, [r3, #4]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	1ad2      	subs	r2, r2, r3
 8009374:	2308      	movs	r3, #8
 8009376:	005b      	lsls	r3, r3, #1
 8009378:	429a      	cmp	r2, r3
 800937a:	d91f      	bls.n	80093bc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800937c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	4413      	add	r3, r2
 8009382:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	f003 0307 	and.w	r3, r3, #7
 800938a:	2b00      	cmp	r3, #0
 800938c:	d00a      	beq.n	80093a4 <pvPortMalloc+0xf8>
	__asm volatile
 800938e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009392:	f383 8811 	msr	BASEPRI, r3
 8009396:	f3bf 8f6f 	isb	sy
 800939a:	f3bf 8f4f 	dsb	sy
 800939e:	613b      	str	r3, [r7, #16]
}
 80093a0:	bf00      	nop
 80093a2:	e7fe      	b.n	80093a2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80093a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a6:	685a      	ldr	r2, [r3, #4]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	1ad2      	subs	r2, r2, r3
 80093ac:	69bb      	ldr	r3, [r7, #24]
 80093ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80093b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80093b6:	69b8      	ldr	r0, [r7, #24]
 80093b8:	f000 f8f8 	bl	80095ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80093bc:	4b1a      	ldr	r3, [pc, #104]	; (8009428 <pvPortMalloc+0x17c>)
 80093be:	681a      	ldr	r2, [r3, #0]
 80093c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093c2:	685b      	ldr	r3, [r3, #4]
 80093c4:	1ad3      	subs	r3, r2, r3
 80093c6:	4a18      	ldr	r2, [pc, #96]	; (8009428 <pvPortMalloc+0x17c>)
 80093c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80093ca:	4b17      	ldr	r3, [pc, #92]	; (8009428 <pvPortMalloc+0x17c>)
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	4b18      	ldr	r3, [pc, #96]	; (8009430 <pvPortMalloc+0x184>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d203      	bcs.n	80093de <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80093d6:	4b14      	ldr	r3, [pc, #80]	; (8009428 <pvPortMalloc+0x17c>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a15      	ldr	r2, [pc, #84]	; (8009430 <pvPortMalloc+0x184>)
 80093dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80093de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093e0:	685a      	ldr	r2, [r3, #4]
 80093e2:	4b10      	ldr	r3, [pc, #64]	; (8009424 <pvPortMalloc+0x178>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	431a      	orrs	r2, r3
 80093e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80093ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ee:	2200      	movs	r2, #0
 80093f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80093f2:	f7fe fda3 	bl	8007f3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80093f6:	69fb      	ldr	r3, [r7, #28]
 80093f8:	f003 0307 	and.w	r3, r3, #7
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d00a      	beq.n	8009416 <pvPortMalloc+0x16a>
	__asm volatile
 8009400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009404:	f383 8811 	msr	BASEPRI, r3
 8009408:	f3bf 8f6f 	isb	sy
 800940c:	f3bf 8f4f 	dsb	sy
 8009410:	60fb      	str	r3, [r7, #12]
}
 8009412:	bf00      	nop
 8009414:	e7fe      	b.n	8009414 <pvPortMalloc+0x168>
	return pvReturn;
 8009416:	69fb      	ldr	r3, [r7, #28]
}
 8009418:	4618      	mov	r0, r3
 800941a:	3728      	adds	r7, #40	; 0x28
 800941c:	46bd      	mov	sp, r7
 800941e:	bd80      	pop	{r7, pc}
 8009420:	20003bfc 	.word	0x20003bfc
 8009424:	20003c08 	.word	0x20003c08
 8009428:	20003c00 	.word	0x20003c00
 800942c:	20003bf4 	.word	0x20003bf4
 8009430:	20003c04 	.word	0x20003c04

08009434 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b086      	sub	sp, #24
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d048      	beq.n	80094d8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009446:	2308      	movs	r3, #8
 8009448:	425b      	negs	r3, r3
 800944a:	697a      	ldr	r2, [r7, #20]
 800944c:	4413      	add	r3, r2
 800944e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	685a      	ldr	r2, [r3, #4]
 8009458:	4b21      	ldr	r3, [pc, #132]	; (80094e0 <vPortFree+0xac>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4013      	ands	r3, r2
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10a      	bne.n	8009478 <vPortFree+0x44>
	__asm volatile
 8009462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	60fb      	str	r3, [r7, #12]
}
 8009474:	bf00      	nop
 8009476:	e7fe      	b.n	8009476 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d00a      	beq.n	8009496 <vPortFree+0x62>
	__asm volatile
 8009480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009484:	f383 8811 	msr	BASEPRI, r3
 8009488:	f3bf 8f6f 	isb	sy
 800948c:	f3bf 8f4f 	dsb	sy
 8009490:	60bb      	str	r3, [r7, #8]
}
 8009492:	bf00      	nop
 8009494:	e7fe      	b.n	8009494 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	685a      	ldr	r2, [r3, #4]
 800949a:	4b11      	ldr	r3, [pc, #68]	; (80094e0 <vPortFree+0xac>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4013      	ands	r3, r2
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d019      	beq.n	80094d8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d115      	bne.n	80094d8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	685a      	ldr	r2, [r3, #4]
 80094b0:	4b0b      	ldr	r3, [pc, #44]	; (80094e0 <vPortFree+0xac>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	43db      	mvns	r3, r3
 80094b6:	401a      	ands	r2, r3
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80094bc:	f7fe fd30 	bl	8007f20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80094c0:	693b      	ldr	r3, [r7, #16]
 80094c2:	685a      	ldr	r2, [r3, #4]
 80094c4:	4b07      	ldr	r3, [pc, #28]	; (80094e4 <vPortFree+0xb0>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4413      	add	r3, r2
 80094ca:	4a06      	ldr	r2, [pc, #24]	; (80094e4 <vPortFree+0xb0>)
 80094cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80094ce:	6938      	ldr	r0, [r7, #16]
 80094d0:	f000 f86c 	bl	80095ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80094d4:	f7fe fd32 	bl	8007f3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80094d8:	bf00      	nop
 80094da:	3718      	adds	r7, #24
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	20003c08 	.word	0x20003c08
 80094e4:	20003c00 	.word	0x20003c00

080094e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80094e8:	b480      	push	{r7}
 80094ea:	b085      	sub	sp, #20
 80094ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80094ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80094f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80094f4:	4b27      	ldr	r3, [pc, #156]	; (8009594 <prvHeapInit+0xac>)
 80094f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f003 0307 	and.w	r3, r3, #7
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00c      	beq.n	800951c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	3307      	adds	r3, #7
 8009506:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 0307 	bic.w	r3, r3, #7
 800950e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009510:	68ba      	ldr	r2, [r7, #8]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	1ad3      	subs	r3, r2, r3
 8009516:	4a1f      	ldr	r2, [pc, #124]	; (8009594 <prvHeapInit+0xac>)
 8009518:	4413      	add	r3, r2
 800951a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009520:	4a1d      	ldr	r2, [pc, #116]	; (8009598 <prvHeapInit+0xb0>)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009526:	4b1c      	ldr	r3, [pc, #112]	; (8009598 <prvHeapInit+0xb0>)
 8009528:	2200      	movs	r2, #0
 800952a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	68ba      	ldr	r2, [r7, #8]
 8009530:	4413      	add	r3, r2
 8009532:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009534:	2208      	movs	r2, #8
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	1a9b      	subs	r3, r3, r2
 800953a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f023 0307 	bic.w	r3, r3, #7
 8009542:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	4a15      	ldr	r2, [pc, #84]	; (800959c <prvHeapInit+0xb4>)
 8009548:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800954a:	4b14      	ldr	r3, [pc, #80]	; (800959c <prvHeapInit+0xb4>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	2200      	movs	r2, #0
 8009550:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009552:	4b12      	ldr	r3, [pc, #72]	; (800959c <prvHeapInit+0xb4>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	2200      	movs	r2, #0
 8009558:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	1ad2      	subs	r2, r2, r3
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009568:	4b0c      	ldr	r3, [pc, #48]	; (800959c <prvHeapInit+0xb4>)
 800956a:	681a      	ldr	r2, [r3, #0]
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	4a0a      	ldr	r2, [pc, #40]	; (80095a0 <prvHeapInit+0xb8>)
 8009576:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	4a09      	ldr	r2, [pc, #36]	; (80095a4 <prvHeapInit+0xbc>)
 800957e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009580:	4b09      	ldr	r3, [pc, #36]	; (80095a8 <prvHeapInit+0xc0>)
 8009582:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009586:	601a      	str	r2, [r3, #0]
}
 8009588:	bf00      	nop
 800958a:	3714      	adds	r7, #20
 800958c:	46bd      	mov	sp, r7
 800958e:	bc80      	pop	{r7}
 8009590:	4770      	bx	lr
 8009592:	bf00      	nop
 8009594:	20002ff4 	.word	0x20002ff4
 8009598:	20003bf4 	.word	0x20003bf4
 800959c:	20003bfc 	.word	0x20003bfc
 80095a0:	20003c04 	.word	0x20003c04
 80095a4:	20003c00 	.word	0x20003c00
 80095a8:	20003c08 	.word	0x20003c08

080095ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80095ac:	b480      	push	{r7}
 80095ae:	b085      	sub	sp, #20
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80095b4:	4b27      	ldr	r3, [pc, #156]	; (8009654 <prvInsertBlockIntoFreeList+0xa8>)
 80095b6:	60fb      	str	r3, [r7, #12]
 80095b8:	e002      	b.n	80095c0 <prvInsertBlockIntoFreeList+0x14>
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	60fb      	str	r3, [r7, #12]
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d8f7      	bhi.n	80095ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	685b      	ldr	r3, [r3, #4]
 80095d2:	68ba      	ldr	r2, [r7, #8]
 80095d4:	4413      	add	r3, r2
 80095d6:	687a      	ldr	r2, [r7, #4]
 80095d8:	429a      	cmp	r2, r3
 80095da:	d108      	bne.n	80095ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	685a      	ldr	r2, [r3, #4]
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	441a      	add	r2, r3
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	68ba      	ldr	r2, [r7, #8]
 80095f8:	441a      	add	r2, r3
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	429a      	cmp	r2, r3
 8009600:	d118      	bne.n	8009634 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	4b14      	ldr	r3, [pc, #80]	; (8009658 <prvInsertBlockIntoFreeList+0xac>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	429a      	cmp	r2, r3
 800960c:	d00d      	beq.n	800962a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	685a      	ldr	r2, [r3, #4]
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	441a      	add	r2, r3
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	681a      	ldr	r2, [r3, #0]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	601a      	str	r2, [r3, #0]
 8009628:	e008      	b.n	800963c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800962a:	4b0b      	ldr	r3, [pc, #44]	; (8009658 <prvInsertBlockIntoFreeList+0xac>)
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	601a      	str	r2, [r3, #0]
 8009632:	e003      	b.n	800963c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681a      	ldr	r2, [r3, #0]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800963c:	68fa      	ldr	r2, [r7, #12]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	429a      	cmp	r2, r3
 8009642:	d002      	beq.n	800964a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800964a:	bf00      	nop
 800964c:	3714      	adds	r7, #20
 800964e:	46bd      	mov	sp, r7
 8009650:	bc80      	pop	{r7}
 8009652:	4770      	bx	lr
 8009654:	20003bf4 	.word	0x20003bf4
 8009658:	20003bfc 	.word	0x20003bfc

0800965c <__errno>:
 800965c:	4b01      	ldr	r3, [pc, #4]	; (8009664 <__errno+0x8>)
 800965e:	6818      	ldr	r0, [r3, #0]
 8009660:	4770      	bx	lr
 8009662:	bf00      	nop
 8009664:	20000028 	.word	0x20000028

08009668 <__libc_init_array>:
 8009668:	b570      	push	{r4, r5, r6, lr}
 800966a:	2600      	movs	r6, #0
 800966c:	4d0c      	ldr	r5, [pc, #48]	; (80096a0 <__libc_init_array+0x38>)
 800966e:	4c0d      	ldr	r4, [pc, #52]	; (80096a4 <__libc_init_array+0x3c>)
 8009670:	1b64      	subs	r4, r4, r5
 8009672:	10a4      	asrs	r4, r4, #2
 8009674:	42a6      	cmp	r6, r4
 8009676:	d109      	bne.n	800968c <__libc_init_array+0x24>
 8009678:	f004 fc5a 	bl	800df30 <_init>
 800967c:	2600      	movs	r6, #0
 800967e:	4d0a      	ldr	r5, [pc, #40]	; (80096a8 <__libc_init_array+0x40>)
 8009680:	4c0a      	ldr	r4, [pc, #40]	; (80096ac <__libc_init_array+0x44>)
 8009682:	1b64      	subs	r4, r4, r5
 8009684:	10a4      	asrs	r4, r4, #2
 8009686:	42a6      	cmp	r6, r4
 8009688:	d105      	bne.n	8009696 <__libc_init_array+0x2e>
 800968a:	bd70      	pop	{r4, r5, r6, pc}
 800968c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009690:	4798      	blx	r3
 8009692:	3601      	adds	r6, #1
 8009694:	e7ee      	b.n	8009674 <__libc_init_array+0xc>
 8009696:	f855 3b04 	ldr.w	r3, [r5], #4
 800969a:	4798      	blx	r3
 800969c:	3601      	adds	r6, #1
 800969e:	e7f2      	b.n	8009686 <__libc_init_array+0x1e>
 80096a0:	0800f4cc 	.word	0x0800f4cc
 80096a4:	0800f4cc 	.word	0x0800f4cc
 80096a8:	0800f4cc 	.word	0x0800f4cc
 80096ac:	0800f4d0 	.word	0x0800f4d0

080096b0 <memcpy>:
 80096b0:	440a      	add	r2, r1
 80096b2:	4291      	cmp	r1, r2
 80096b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80096b8:	d100      	bne.n	80096bc <memcpy+0xc>
 80096ba:	4770      	bx	lr
 80096bc:	b510      	push	{r4, lr}
 80096be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096c2:	4291      	cmp	r1, r2
 80096c4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096c8:	d1f9      	bne.n	80096be <memcpy+0xe>
 80096ca:	bd10      	pop	{r4, pc}

080096cc <memset>:
 80096cc:	4603      	mov	r3, r0
 80096ce:	4402      	add	r2, r0
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d100      	bne.n	80096d6 <memset+0xa>
 80096d4:	4770      	bx	lr
 80096d6:	f803 1b01 	strb.w	r1, [r3], #1
 80096da:	e7f9      	b.n	80096d0 <memset+0x4>

080096dc <__cvt>:
 80096dc:	2b00      	cmp	r3, #0
 80096de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096e2:	461f      	mov	r7, r3
 80096e4:	bfbb      	ittet	lt
 80096e6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80096ea:	461f      	movlt	r7, r3
 80096ec:	2300      	movge	r3, #0
 80096ee:	232d      	movlt	r3, #45	; 0x2d
 80096f0:	b088      	sub	sp, #32
 80096f2:	4614      	mov	r4, r2
 80096f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80096f6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80096f8:	7013      	strb	r3, [r2, #0]
 80096fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80096fc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009700:	f023 0820 	bic.w	r8, r3, #32
 8009704:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009708:	d005      	beq.n	8009716 <__cvt+0x3a>
 800970a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800970e:	d100      	bne.n	8009712 <__cvt+0x36>
 8009710:	3501      	adds	r5, #1
 8009712:	2302      	movs	r3, #2
 8009714:	e000      	b.n	8009718 <__cvt+0x3c>
 8009716:	2303      	movs	r3, #3
 8009718:	aa07      	add	r2, sp, #28
 800971a:	9204      	str	r2, [sp, #16]
 800971c:	aa06      	add	r2, sp, #24
 800971e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009722:	e9cd 3500 	strd	r3, r5, [sp]
 8009726:	4622      	mov	r2, r4
 8009728:	463b      	mov	r3, r7
 800972a:	f001 fd8d 	bl	800b248 <_dtoa_r>
 800972e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009732:	4606      	mov	r6, r0
 8009734:	d102      	bne.n	800973c <__cvt+0x60>
 8009736:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009738:	07db      	lsls	r3, r3, #31
 800973a:	d522      	bpl.n	8009782 <__cvt+0xa6>
 800973c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009740:	eb06 0905 	add.w	r9, r6, r5
 8009744:	d110      	bne.n	8009768 <__cvt+0x8c>
 8009746:	7833      	ldrb	r3, [r6, #0]
 8009748:	2b30      	cmp	r3, #48	; 0x30
 800974a:	d10a      	bne.n	8009762 <__cvt+0x86>
 800974c:	2200      	movs	r2, #0
 800974e:	2300      	movs	r3, #0
 8009750:	4620      	mov	r0, r4
 8009752:	4639      	mov	r1, r7
 8009754:	f7f7 f932 	bl	80009bc <__aeabi_dcmpeq>
 8009758:	b918      	cbnz	r0, 8009762 <__cvt+0x86>
 800975a:	f1c5 0501 	rsb	r5, r5, #1
 800975e:	f8ca 5000 	str.w	r5, [sl]
 8009762:	f8da 3000 	ldr.w	r3, [sl]
 8009766:	4499      	add	r9, r3
 8009768:	2200      	movs	r2, #0
 800976a:	2300      	movs	r3, #0
 800976c:	4620      	mov	r0, r4
 800976e:	4639      	mov	r1, r7
 8009770:	f7f7 f924 	bl	80009bc <__aeabi_dcmpeq>
 8009774:	b108      	cbz	r0, 800977a <__cvt+0x9e>
 8009776:	f8cd 901c 	str.w	r9, [sp, #28]
 800977a:	2230      	movs	r2, #48	; 0x30
 800977c:	9b07      	ldr	r3, [sp, #28]
 800977e:	454b      	cmp	r3, r9
 8009780:	d307      	bcc.n	8009792 <__cvt+0xb6>
 8009782:	4630      	mov	r0, r6
 8009784:	9b07      	ldr	r3, [sp, #28]
 8009786:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009788:	1b9b      	subs	r3, r3, r6
 800978a:	6013      	str	r3, [r2, #0]
 800978c:	b008      	add	sp, #32
 800978e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009792:	1c59      	adds	r1, r3, #1
 8009794:	9107      	str	r1, [sp, #28]
 8009796:	701a      	strb	r2, [r3, #0]
 8009798:	e7f0      	b.n	800977c <__cvt+0xa0>

0800979a <__exponent>:
 800979a:	4603      	mov	r3, r0
 800979c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800979e:	2900      	cmp	r1, #0
 80097a0:	f803 2b02 	strb.w	r2, [r3], #2
 80097a4:	bfb6      	itet	lt
 80097a6:	222d      	movlt	r2, #45	; 0x2d
 80097a8:	222b      	movge	r2, #43	; 0x2b
 80097aa:	4249      	neglt	r1, r1
 80097ac:	2909      	cmp	r1, #9
 80097ae:	7042      	strb	r2, [r0, #1]
 80097b0:	dd2b      	ble.n	800980a <__exponent+0x70>
 80097b2:	f10d 0407 	add.w	r4, sp, #7
 80097b6:	46a4      	mov	ip, r4
 80097b8:	270a      	movs	r7, #10
 80097ba:	fb91 f6f7 	sdiv	r6, r1, r7
 80097be:	460a      	mov	r2, r1
 80097c0:	46a6      	mov	lr, r4
 80097c2:	fb07 1516 	mls	r5, r7, r6, r1
 80097c6:	2a63      	cmp	r2, #99	; 0x63
 80097c8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80097cc:	4631      	mov	r1, r6
 80097ce:	f104 34ff 	add.w	r4, r4, #4294967295
 80097d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80097d6:	dcf0      	bgt.n	80097ba <__exponent+0x20>
 80097d8:	3130      	adds	r1, #48	; 0x30
 80097da:	f1ae 0502 	sub.w	r5, lr, #2
 80097de:	f804 1c01 	strb.w	r1, [r4, #-1]
 80097e2:	4629      	mov	r1, r5
 80097e4:	1c44      	adds	r4, r0, #1
 80097e6:	4561      	cmp	r1, ip
 80097e8:	d30a      	bcc.n	8009800 <__exponent+0x66>
 80097ea:	f10d 0209 	add.w	r2, sp, #9
 80097ee:	eba2 020e 	sub.w	r2, r2, lr
 80097f2:	4565      	cmp	r5, ip
 80097f4:	bf88      	it	hi
 80097f6:	2200      	movhi	r2, #0
 80097f8:	4413      	add	r3, r2
 80097fa:	1a18      	subs	r0, r3, r0
 80097fc:	b003      	add	sp, #12
 80097fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009800:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009804:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009808:	e7ed      	b.n	80097e6 <__exponent+0x4c>
 800980a:	2330      	movs	r3, #48	; 0x30
 800980c:	3130      	adds	r1, #48	; 0x30
 800980e:	7083      	strb	r3, [r0, #2]
 8009810:	70c1      	strb	r1, [r0, #3]
 8009812:	1d03      	adds	r3, r0, #4
 8009814:	e7f1      	b.n	80097fa <__exponent+0x60>
	...

08009818 <_printf_float>:
 8009818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800981c:	b091      	sub	sp, #68	; 0x44
 800981e:	460c      	mov	r4, r1
 8009820:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009824:	4616      	mov	r6, r2
 8009826:	461f      	mov	r7, r3
 8009828:	4605      	mov	r5, r0
 800982a:	f002 fe61 	bl	800c4f0 <_localeconv_r>
 800982e:	6803      	ldr	r3, [r0, #0]
 8009830:	4618      	mov	r0, r3
 8009832:	9309      	str	r3, [sp, #36]	; 0x24
 8009834:	f7f6 fc96 	bl	8000164 <strlen>
 8009838:	2300      	movs	r3, #0
 800983a:	930e      	str	r3, [sp, #56]	; 0x38
 800983c:	f8d8 3000 	ldr.w	r3, [r8]
 8009840:	900a      	str	r0, [sp, #40]	; 0x28
 8009842:	3307      	adds	r3, #7
 8009844:	f023 0307 	bic.w	r3, r3, #7
 8009848:	f103 0208 	add.w	r2, r3, #8
 800984c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009850:	f8d4 b000 	ldr.w	fp, [r4]
 8009854:	f8c8 2000 	str.w	r2, [r8]
 8009858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009860:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8009864:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8009868:	930b      	str	r3, [sp, #44]	; 0x2c
 800986a:	f04f 32ff 	mov.w	r2, #4294967295
 800986e:	4640      	mov	r0, r8
 8009870:	4b9c      	ldr	r3, [pc, #624]	; (8009ae4 <_printf_float+0x2cc>)
 8009872:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009874:	f7f7 f8d4 	bl	8000a20 <__aeabi_dcmpun>
 8009878:	bb70      	cbnz	r0, 80098d8 <_printf_float+0xc0>
 800987a:	f04f 32ff 	mov.w	r2, #4294967295
 800987e:	4640      	mov	r0, r8
 8009880:	4b98      	ldr	r3, [pc, #608]	; (8009ae4 <_printf_float+0x2cc>)
 8009882:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009884:	f7f7 f8ae 	bl	80009e4 <__aeabi_dcmple>
 8009888:	bb30      	cbnz	r0, 80098d8 <_printf_float+0xc0>
 800988a:	2200      	movs	r2, #0
 800988c:	2300      	movs	r3, #0
 800988e:	4640      	mov	r0, r8
 8009890:	4651      	mov	r1, sl
 8009892:	f7f7 f89d 	bl	80009d0 <__aeabi_dcmplt>
 8009896:	b110      	cbz	r0, 800989e <_printf_float+0x86>
 8009898:	232d      	movs	r3, #45	; 0x2d
 800989a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800989e:	4b92      	ldr	r3, [pc, #584]	; (8009ae8 <_printf_float+0x2d0>)
 80098a0:	4892      	ldr	r0, [pc, #584]	; (8009aec <_printf_float+0x2d4>)
 80098a2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80098a6:	bf94      	ite	ls
 80098a8:	4698      	movls	r8, r3
 80098aa:	4680      	movhi	r8, r0
 80098ac:	2303      	movs	r3, #3
 80098ae:	f04f 0a00 	mov.w	sl, #0
 80098b2:	6123      	str	r3, [r4, #16]
 80098b4:	f02b 0304 	bic.w	r3, fp, #4
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	4633      	mov	r3, r6
 80098bc:	4621      	mov	r1, r4
 80098be:	4628      	mov	r0, r5
 80098c0:	9700      	str	r7, [sp, #0]
 80098c2:	aa0f      	add	r2, sp, #60	; 0x3c
 80098c4:	f000 f9d4 	bl	8009c70 <_printf_common>
 80098c8:	3001      	adds	r0, #1
 80098ca:	f040 8090 	bne.w	80099ee <_printf_float+0x1d6>
 80098ce:	f04f 30ff 	mov.w	r0, #4294967295
 80098d2:	b011      	add	sp, #68	; 0x44
 80098d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d8:	4642      	mov	r2, r8
 80098da:	4653      	mov	r3, sl
 80098dc:	4640      	mov	r0, r8
 80098de:	4651      	mov	r1, sl
 80098e0:	f7f7 f89e 	bl	8000a20 <__aeabi_dcmpun>
 80098e4:	b148      	cbz	r0, 80098fa <_printf_float+0xe2>
 80098e6:	f1ba 0f00 	cmp.w	sl, #0
 80098ea:	bfb8      	it	lt
 80098ec:	232d      	movlt	r3, #45	; 0x2d
 80098ee:	4880      	ldr	r0, [pc, #512]	; (8009af0 <_printf_float+0x2d8>)
 80098f0:	bfb8      	it	lt
 80098f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80098f6:	4b7f      	ldr	r3, [pc, #508]	; (8009af4 <_printf_float+0x2dc>)
 80098f8:	e7d3      	b.n	80098a2 <_printf_float+0x8a>
 80098fa:	6863      	ldr	r3, [r4, #4]
 80098fc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	d142      	bne.n	800998a <_printf_float+0x172>
 8009904:	2306      	movs	r3, #6
 8009906:	6063      	str	r3, [r4, #4]
 8009908:	2200      	movs	r2, #0
 800990a:	9206      	str	r2, [sp, #24]
 800990c:	aa0e      	add	r2, sp, #56	; 0x38
 800990e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009912:	aa0d      	add	r2, sp, #52	; 0x34
 8009914:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009918:	9203      	str	r2, [sp, #12]
 800991a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800991e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009922:	6023      	str	r3, [r4, #0]
 8009924:	6863      	ldr	r3, [r4, #4]
 8009926:	4642      	mov	r2, r8
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	4628      	mov	r0, r5
 800992c:	4653      	mov	r3, sl
 800992e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009930:	f7ff fed4 	bl	80096dc <__cvt>
 8009934:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009936:	4680      	mov	r8, r0
 8009938:	2947      	cmp	r1, #71	; 0x47
 800993a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800993c:	d108      	bne.n	8009950 <_printf_float+0x138>
 800993e:	1cc8      	adds	r0, r1, #3
 8009940:	db02      	blt.n	8009948 <_printf_float+0x130>
 8009942:	6863      	ldr	r3, [r4, #4]
 8009944:	4299      	cmp	r1, r3
 8009946:	dd40      	ble.n	80099ca <_printf_float+0x1b2>
 8009948:	f1a9 0902 	sub.w	r9, r9, #2
 800994c:	fa5f f989 	uxtb.w	r9, r9
 8009950:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009954:	d81f      	bhi.n	8009996 <_printf_float+0x17e>
 8009956:	464a      	mov	r2, r9
 8009958:	3901      	subs	r1, #1
 800995a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800995e:	910d      	str	r1, [sp, #52]	; 0x34
 8009960:	f7ff ff1b 	bl	800979a <__exponent>
 8009964:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009966:	4682      	mov	sl, r0
 8009968:	1813      	adds	r3, r2, r0
 800996a:	2a01      	cmp	r2, #1
 800996c:	6123      	str	r3, [r4, #16]
 800996e:	dc02      	bgt.n	8009976 <_printf_float+0x15e>
 8009970:	6822      	ldr	r2, [r4, #0]
 8009972:	07d2      	lsls	r2, r2, #31
 8009974:	d501      	bpl.n	800997a <_printf_float+0x162>
 8009976:	3301      	adds	r3, #1
 8009978:	6123      	str	r3, [r4, #16]
 800997a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800997e:	2b00      	cmp	r3, #0
 8009980:	d09b      	beq.n	80098ba <_printf_float+0xa2>
 8009982:	232d      	movs	r3, #45	; 0x2d
 8009984:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009988:	e797      	b.n	80098ba <_printf_float+0xa2>
 800998a:	2947      	cmp	r1, #71	; 0x47
 800998c:	d1bc      	bne.n	8009908 <_printf_float+0xf0>
 800998e:	2b00      	cmp	r3, #0
 8009990:	d1ba      	bne.n	8009908 <_printf_float+0xf0>
 8009992:	2301      	movs	r3, #1
 8009994:	e7b7      	b.n	8009906 <_printf_float+0xee>
 8009996:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800999a:	d118      	bne.n	80099ce <_printf_float+0x1b6>
 800999c:	2900      	cmp	r1, #0
 800999e:	6863      	ldr	r3, [r4, #4]
 80099a0:	dd0b      	ble.n	80099ba <_printf_float+0x1a2>
 80099a2:	6121      	str	r1, [r4, #16]
 80099a4:	b913      	cbnz	r3, 80099ac <_printf_float+0x194>
 80099a6:	6822      	ldr	r2, [r4, #0]
 80099a8:	07d0      	lsls	r0, r2, #31
 80099aa:	d502      	bpl.n	80099b2 <_printf_float+0x19a>
 80099ac:	3301      	adds	r3, #1
 80099ae:	440b      	add	r3, r1
 80099b0:	6123      	str	r3, [r4, #16]
 80099b2:	f04f 0a00 	mov.w	sl, #0
 80099b6:	65a1      	str	r1, [r4, #88]	; 0x58
 80099b8:	e7df      	b.n	800997a <_printf_float+0x162>
 80099ba:	b913      	cbnz	r3, 80099c2 <_printf_float+0x1aa>
 80099bc:	6822      	ldr	r2, [r4, #0]
 80099be:	07d2      	lsls	r2, r2, #31
 80099c0:	d501      	bpl.n	80099c6 <_printf_float+0x1ae>
 80099c2:	3302      	adds	r3, #2
 80099c4:	e7f4      	b.n	80099b0 <_printf_float+0x198>
 80099c6:	2301      	movs	r3, #1
 80099c8:	e7f2      	b.n	80099b0 <_printf_float+0x198>
 80099ca:	f04f 0967 	mov.w	r9, #103	; 0x67
 80099ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099d0:	4299      	cmp	r1, r3
 80099d2:	db05      	blt.n	80099e0 <_printf_float+0x1c8>
 80099d4:	6823      	ldr	r3, [r4, #0]
 80099d6:	6121      	str	r1, [r4, #16]
 80099d8:	07d8      	lsls	r0, r3, #31
 80099da:	d5ea      	bpl.n	80099b2 <_printf_float+0x19a>
 80099dc:	1c4b      	adds	r3, r1, #1
 80099de:	e7e7      	b.n	80099b0 <_printf_float+0x198>
 80099e0:	2900      	cmp	r1, #0
 80099e2:	bfcc      	ite	gt
 80099e4:	2201      	movgt	r2, #1
 80099e6:	f1c1 0202 	rsble	r2, r1, #2
 80099ea:	4413      	add	r3, r2
 80099ec:	e7e0      	b.n	80099b0 <_printf_float+0x198>
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	055a      	lsls	r2, r3, #21
 80099f2:	d407      	bmi.n	8009a04 <_printf_float+0x1ec>
 80099f4:	6923      	ldr	r3, [r4, #16]
 80099f6:	4642      	mov	r2, r8
 80099f8:	4631      	mov	r1, r6
 80099fa:	4628      	mov	r0, r5
 80099fc:	47b8      	blx	r7
 80099fe:	3001      	adds	r0, #1
 8009a00:	d12b      	bne.n	8009a5a <_printf_float+0x242>
 8009a02:	e764      	b.n	80098ce <_printf_float+0xb6>
 8009a04:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009a08:	f240 80dd 	bls.w	8009bc6 <_printf_float+0x3ae>
 8009a0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a10:	2200      	movs	r2, #0
 8009a12:	2300      	movs	r3, #0
 8009a14:	f7f6 ffd2 	bl	80009bc <__aeabi_dcmpeq>
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d033      	beq.n	8009a84 <_printf_float+0x26c>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	4631      	mov	r1, r6
 8009a20:	4628      	mov	r0, r5
 8009a22:	4a35      	ldr	r2, [pc, #212]	; (8009af8 <_printf_float+0x2e0>)
 8009a24:	47b8      	blx	r7
 8009a26:	3001      	adds	r0, #1
 8009a28:	f43f af51 	beq.w	80098ce <_printf_float+0xb6>
 8009a2c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009a30:	429a      	cmp	r2, r3
 8009a32:	db02      	blt.n	8009a3a <_printf_float+0x222>
 8009a34:	6823      	ldr	r3, [r4, #0]
 8009a36:	07d8      	lsls	r0, r3, #31
 8009a38:	d50f      	bpl.n	8009a5a <_printf_float+0x242>
 8009a3a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a3e:	4631      	mov	r1, r6
 8009a40:	4628      	mov	r0, r5
 8009a42:	47b8      	blx	r7
 8009a44:	3001      	adds	r0, #1
 8009a46:	f43f af42 	beq.w	80098ce <_printf_float+0xb6>
 8009a4a:	f04f 0800 	mov.w	r8, #0
 8009a4e:	f104 091a 	add.w	r9, r4, #26
 8009a52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a54:	3b01      	subs	r3, #1
 8009a56:	4543      	cmp	r3, r8
 8009a58:	dc09      	bgt.n	8009a6e <_printf_float+0x256>
 8009a5a:	6823      	ldr	r3, [r4, #0]
 8009a5c:	079b      	lsls	r3, r3, #30
 8009a5e:	f100 8102 	bmi.w	8009c66 <_printf_float+0x44e>
 8009a62:	68e0      	ldr	r0, [r4, #12]
 8009a64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009a66:	4298      	cmp	r0, r3
 8009a68:	bfb8      	it	lt
 8009a6a:	4618      	movlt	r0, r3
 8009a6c:	e731      	b.n	80098d2 <_printf_float+0xba>
 8009a6e:	2301      	movs	r3, #1
 8009a70:	464a      	mov	r2, r9
 8009a72:	4631      	mov	r1, r6
 8009a74:	4628      	mov	r0, r5
 8009a76:	47b8      	blx	r7
 8009a78:	3001      	adds	r0, #1
 8009a7a:	f43f af28 	beq.w	80098ce <_printf_float+0xb6>
 8009a7e:	f108 0801 	add.w	r8, r8, #1
 8009a82:	e7e6      	b.n	8009a52 <_printf_float+0x23a>
 8009a84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	dc38      	bgt.n	8009afc <_printf_float+0x2e4>
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	4631      	mov	r1, r6
 8009a8e:	4628      	mov	r0, r5
 8009a90:	4a19      	ldr	r2, [pc, #100]	; (8009af8 <_printf_float+0x2e0>)
 8009a92:	47b8      	blx	r7
 8009a94:	3001      	adds	r0, #1
 8009a96:	f43f af1a 	beq.w	80098ce <_printf_float+0xb6>
 8009a9a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	d102      	bne.n	8009aa8 <_printf_float+0x290>
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	07d9      	lsls	r1, r3, #31
 8009aa6:	d5d8      	bpl.n	8009a5a <_printf_float+0x242>
 8009aa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009aac:	4631      	mov	r1, r6
 8009aae:	4628      	mov	r0, r5
 8009ab0:	47b8      	blx	r7
 8009ab2:	3001      	adds	r0, #1
 8009ab4:	f43f af0b 	beq.w	80098ce <_printf_float+0xb6>
 8009ab8:	f04f 0900 	mov.w	r9, #0
 8009abc:	f104 0a1a 	add.w	sl, r4, #26
 8009ac0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ac2:	425b      	negs	r3, r3
 8009ac4:	454b      	cmp	r3, r9
 8009ac6:	dc01      	bgt.n	8009acc <_printf_float+0x2b4>
 8009ac8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009aca:	e794      	b.n	80099f6 <_printf_float+0x1de>
 8009acc:	2301      	movs	r3, #1
 8009ace:	4652      	mov	r2, sl
 8009ad0:	4631      	mov	r1, r6
 8009ad2:	4628      	mov	r0, r5
 8009ad4:	47b8      	blx	r7
 8009ad6:	3001      	adds	r0, #1
 8009ad8:	f43f aef9 	beq.w	80098ce <_printf_float+0xb6>
 8009adc:	f109 0901 	add.w	r9, r9, #1
 8009ae0:	e7ee      	b.n	8009ac0 <_printf_float+0x2a8>
 8009ae2:	bf00      	nop
 8009ae4:	7fefffff 	.word	0x7fefffff
 8009ae8:	0800f02c 	.word	0x0800f02c
 8009aec:	0800f030 	.word	0x0800f030
 8009af0:	0800f038 	.word	0x0800f038
 8009af4:	0800f034 	.word	0x0800f034
 8009af8:	0800f03c 	.word	0x0800f03c
 8009afc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009afe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b00:	429a      	cmp	r2, r3
 8009b02:	bfa8      	it	ge
 8009b04:	461a      	movge	r2, r3
 8009b06:	2a00      	cmp	r2, #0
 8009b08:	4691      	mov	r9, r2
 8009b0a:	dc37      	bgt.n	8009b7c <_printf_float+0x364>
 8009b0c:	f04f 0b00 	mov.w	fp, #0
 8009b10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b14:	f104 021a 	add.w	r2, r4, #26
 8009b18:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009b1c:	ebaa 0309 	sub.w	r3, sl, r9
 8009b20:	455b      	cmp	r3, fp
 8009b22:	dc33      	bgt.n	8009b8c <_printf_float+0x374>
 8009b24:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	db3b      	blt.n	8009ba4 <_printf_float+0x38c>
 8009b2c:	6823      	ldr	r3, [r4, #0]
 8009b2e:	07da      	lsls	r2, r3, #31
 8009b30:	d438      	bmi.n	8009ba4 <_printf_float+0x38c>
 8009b32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b34:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009b36:	eba3 020a 	sub.w	r2, r3, sl
 8009b3a:	eba3 0901 	sub.w	r9, r3, r1
 8009b3e:	4591      	cmp	r9, r2
 8009b40:	bfa8      	it	ge
 8009b42:	4691      	movge	r9, r2
 8009b44:	f1b9 0f00 	cmp.w	r9, #0
 8009b48:	dc34      	bgt.n	8009bb4 <_printf_float+0x39c>
 8009b4a:	f04f 0800 	mov.w	r8, #0
 8009b4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b52:	f104 0a1a 	add.w	sl, r4, #26
 8009b56:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009b5a:	1a9b      	subs	r3, r3, r2
 8009b5c:	eba3 0309 	sub.w	r3, r3, r9
 8009b60:	4543      	cmp	r3, r8
 8009b62:	f77f af7a 	ble.w	8009a5a <_printf_float+0x242>
 8009b66:	2301      	movs	r3, #1
 8009b68:	4652      	mov	r2, sl
 8009b6a:	4631      	mov	r1, r6
 8009b6c:	4628      	mov	r0, r5
 8009b6e:	47b8      	blx	r7
 8009b70:	3001      	adds	r0, #1
 8009b72:	f43f aeac 	beq.w	80098ce <_printf_float+0xb6>
 8009b76:	f108 0801 	add.w	r8, r8, #1
 8009b7a:	e7ec      	b.n	8009b56 <_printf_float+0x33e>
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	4631      	mov	r1, r6
 8009b80:	4642      	mov	r2, r8
 8009b82:	4628      	mov	r0, r5
 8009b84:	47b8      	blx	r7
 8009b86:	3001      	adds	r0, #1
 8009b88:	d1c0      	bne.n	8009b0c <_printf_float+0x2f4>
 8009b8a:	e6a0      	b.n	80098ce <_printf_float+0xb6>
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	4631      	mov	r1, r6
 8009b90:	4628      	mov	r0, r5
 8009b92:	920b      	str	r2, [sp, #44]	; 0x2c
 8009b94:	47b8      	blx	r7
 8009b96:	3001      	adds	r0, #1
 8009b98:	f43f ae99 	beq.w	80098ce <_printf_float+0xb6>
 8009b9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b9e:	f10b 0b01 	add.w	fp, fp, #1
 8009ba2:	e7b9      	b.n	8009b18 <_printf_float+0x300>
 8009ba4:	4631      	mov	r1, r6
 8009ba6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009baa:	4628      	mov	r0, r5
 8009bac:	47b8      	blx	r7
 8009bae:	3001      	adds	r0, #1
 8009bb0:	d1bf      	bne.n	8009b32 <_printf_float+0x31a>
 8009bb2:	e68c      	b.n	80098ce <_printf_float+0xb6>
 8009bb4:	464b      	mov	r3, r9
 8009bb6:	4631      	mov	r1, r6
 8009bb8:	4628      	mov	r0, r5
 8009bba:	eb08 020a 	add.w	r2, r8, sl
 8009bbe:	47b8      	blx	r7
 8009bc0:	3001      	adds	r0, #1
 8009bc2:	d1c2      	bne.n	8009b4a <_printf_float+0x332>
 8009bc4:	e683      	b.n	80098ce <_printf_float+0xb6>
 8009bc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bc8:	2a01      	cmp	r2, #1
 8009bca:	dc01      	bgt.n	8009bd0 <_printf_float+0x3b8>
 8009bcc:	07db      	lsls	r3, r3, #31
 8009bce:	d537      	bpl.n	8009c40 <_printf_float+0x428>
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	4642      	mov	r2, r8
 8009bd4:	4631      	mov	r1, r6
 8009bd6:	4628      	mov	r0, r5
 8009bd8:	47b8      	blx	r7
 8009bda:	3001      	adds	r0, #1
 8009bdc:	f43f ae77 	beq.w	80098ce <_printf_float+0xb6>
 8009be0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009be4:	4631      	mov	r1, r6
 8009be6:	4628      	mov	r0, r5
 8009be8:	47b8      	blx	r7
 8009bea:	3001      	adds	r0, #1
 8009bec:	f43f ae6f 	beq.w	80098ce <_printf_float+0xb6>
 8009bf0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	f7f6 fee0 	bl	80009bc <__aeabi_dcmpeq>
 8009bfc:	b9d8      	cbnz	r0, 8009c36 <_printf_float+0x41e>
 8009bfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c00:	f108 0201 	add.w	r2, r8, #1
 8009c04:	3b01      	subs	r3, #1
 8009c06:	4631      	mov	r1, r6
 8009c08:	4628      	mov	r0, r5
 8009c0a:	47b8      	blx	r7
 8009c0c:	3001      	adds	r0, #1
 8009c0e:	d10e      	bne.n	8009c2e <_printf_float+0x416>
 8009c10:	e65d      	b.n	80098ce <_printf_float+0xb6>
 8009c12:	2301      	movs	r3, #1
 8009c14:	464a      	mov	r2, r9
 8009c16:	4631      	mov	r1, r6
 8009c18:	4628      	mov	r0, r5
 8009c1a:	47b8      	blx	r7
 8009c1c:	3001      	adds	r0, #1
 8009c1e:	f43f ae56 	beq.w	80098ce <_printf_float+0xb6>
 8009c22:	f108 0801 	add.w	r8, r8, #1
 8009c26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	4543      	cmp	r3, r8
 8009c2c:	dcf1      	bgt.n	8009c12 <_printf_float+0x3fa>
 8009c2e:	4653      	mov	r3, sl
 8009c30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009c34:	e6e0      	b.n	80099f8 <_printf_float+0x1e0>
 8009c36:	f04f 0800 	mov.w	r8, #0
 8009c3a:	f104 091a 	add.w	r9, r4, #26
 8009c3e:	e7f2      	b.n	8009c26 <_printf_float+0x40e>
 8009c40:	2301      	movs	r3, #1
 8009c42:	4642      	mov	r2, r8
 8009c44:	e7df      	b.n	8009c06 <_printf_float+0x3ee>
 8009c46:	2301      	movs	r3, #1
 8009c48:	464a      	mov	r2, r9
 8009c4a:	4631      	mov	r1, r6
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	47b8      	blx	r7
 8009c50:	3001      	adds	r0, #1
 8009c52:	f43f ae3c 	beq.w	80098ce <_printf_float+0xb6>
 8009c56:	f108 0801 	add.w	r8, r8, #1
 8009c5a:	68e3      	ldr	r3, [r4, #12]
 8009c5c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009c5e:	1a5b      	subs	r3, r3, r1
 8009c60:	4543      	cmp	r3, r8
 8009c62:	dcf0      	bgt.n	8009c46 <_printf_float+0x42e>
 8009c64:	e6fd      	b.n	8009a62 <_printf_float+0x24a>
 8009c66:	f04f 0800 	mov.w	r8, #0
 8009c6a:	f104 0919 	add.w	r9, r4, #25
 8009c6e:	e7f4      	b.n	8009c5a <_printf_float+0x442>

08009c70 <_printf_common>:
 8009c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c74:	4616      	mov	r6, r2
 8009c76:	4699      	mov	r9, r3
 8009c78:	688a      	ldr	r2, [r1, #8]
 8009c7a:	690b      	ldr	r3, [r1, #16]
 8009c7c:	4607      	mov	r7, r0
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	bfb8      	it	lt
 8009c82:	4613      	movlt	r3, r2
 8009c84:	6033      	str	r3, [r6, #0]
 8009c86:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009c90:	b10a      	cbz	r2, 8009c96 <_printf_common+0x26>
 8009c92:	3301      	adds	r3, #1
 8009c94:	6033      	str	r3, [r6, #0]
 8009c96:	6823      	ldr	r3, [r4, #0]
 8009c98:	0699      	lsls	r1, r3, #26
 8009c9a:	bf42      	ittt	mi
 8009c9c:	6833      	ldrmi	r3, [r6, #0]
 8009c9e:	3302      	addmi	r3, #2
 8009ca0:	6033      	strmi	r3, [r6, #0]
 8009ca2:	6825      	ldr	r5, [r4, #0]
 8009ca4:	f015 0506 	ands.w	r5, r5, #6
 8009ca8:	d106      	bne.n	8009cb8 <_printf_common+0x48>
 8009caa:	f104 0a19 	add.w	sl, r4, #25
 8009cae:	68e3      	ldr	r3, [r4, #12]
 8009cb0:	6832      	ldr	r2, [r6, #0]
 8009cb2:	1a9b      	subs	r3, r3, r2
 8009cb4:	42ab      	cmp	r3, r5
 8009cb6:	dc28      	bgt.n	8009d0a <_printf_common+0x9a>
 8009cb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009cbc:	1e13      	subs	r3, r2, #0
 8009cbe:	6822      	ldr	r2, [r4, #0]
 8009cc0:	bf18      	it	ne
 8009cc2:	2301      	movne	r3, #1
 8009cc4:	0692      	lsls	r2, r2, #26
 8009cc6:	d42d      	bmi.n	8009d24 <_printf_common+0xb4>
 8009cc8:	4649      	mov	r1, r9
 8009cca:	4638      	mov	r0, r7
 8009ccc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009cd0:	47c0      	blx	r8
 8009cd2:	3001      	adds	r0, #1
 8009cd4:	d020      	beq.n	8009d18 <_printf_common+0xa8>
 8009cd6:	6823      	ldr	r3, [r4, #0]
 8009cd8:	68e5      	ldr	r5, [r4, #12]
 8009cda:	f003 0306 	and.w	r3, r3, #6
 8009cde:	2b04      	cmp	r3, #4
 8009ce0:	bf18      	it	ne
 8009ce2:	2500      	movne	r5, #0
 8009ce4:	6832      	ldr	r2, [r6, #0]
 8009ce6:	f04f 0600 	mov.w	r6, #0
 8009cea:	68a3      	ldr	r3, [r4, #8]
 8009cec:	bf08      	it	eq
 8009cee:	1aad      	subeq	r5, r5, r2
 8009cf0:	6922      	ldr	r2, [r4, #16]
 8009cf2:	bf08      	it	eq
 8009cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	bfc4      	itt	gt
 8009cfc:	1a9b      	subgt	r3, r3, r2
 8009cfe:	18ed      	addgt	r5, r5, r3
 8009d00:	341a      	adds	r4, #26
 8009d02:	42b5      	cmp	r5, r6
 8009d04:	d11a      	bne.n	8009d3c <_printf_common+0xcc>
 8009d06:	2000      	movs	r0, #0
 8009d08:	e008      	b.n	8009d1c <_printf_common+0xac>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	4652      	mov	r2, sl
 8009d0e:	4649      	mov	r1, r9
 8009d10:	4638      	mov	r0, r7
 8009d12:	47c0      	blx	r8
 8009d14:	3001      	adds	r0, #1
 8009d16:	d103      	bne.n	8009d20 <_printf_common+0xb0>
 8009d18:	f04f 30ff 	mov.w	r0, #4294967295
 8009d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d20:	3501      	adds	r5, #1
 8009d22:	e7c4      	b.n	8009cae <_printf_common+0x3e>
 8009d24:	2030      	movs	r0, #48	; 0x30
 8009d26:	18e1      	adds	r1, r4, r3
 8009d28:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009d2c:	1c5a      	adds	r2, r3, #1
 8009d2e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009d32:	4422      	add	r2, r4
 8009d34:	3302      	adds	r3, #2
 8009d36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009d3a:	e7c5      	b.n	8009cc8 <_printf_common+0x58>
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	4622      	mov	r2, r4
 8009d40:	4649      	mov	r1, r9
 8009d42:	4638      	mov	r0, r7
 8009d44:	47c0      	blx	r8
 8009d46:	3001      	adds	r0, #1
 8009d48:	d0e6      	beq.n	8009d18 <_printf_common+0xa8>
 8009d4a:	3601      	adds	r6, #1
 8009d4c:	e7d9      	b.n	8009d02 <_printf_common+0x92>
	...

08009d50 <_printf_i>:
 8009d50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d54:	7e0f      	ldrb	r7, [r1, #24]
 8009d56:	4691      	mov	r9, r2
 8009d58:	2f78      	cmp	r7, #120	; 0x78
 8009d5a:	4680      	mov	r8, r0
 8009d5c:	460c      	mov	r4, r1
 8009d5e:	469a      	mov	sl, r3
 8009d60:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009d62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009d66:	d807      	bhi.n	8009d78 <_printf_i+0x28>
 8009d68:	2f62      	cmp	r7, #98	; 0x62
 8009d6a:	d80a      	bhi.n	8009d82 <_printf_i+0x32>
 8009d6c:	2f00      	cmp	r7, #0
 8009d6e:	f000 80d9 	beq.w	8009f24 <_printf_i+0x1d4>
 8009d72:	2f58      	cmp	r7, #88	; 0x58
 8009d74:	f000 80a4 	beq.w	8009ec0 <_printf_i+0x170>
 8009d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009d80:	e03a      	b.n	8009df8 <_printf_i+0xa8>
 8009d82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009d86:	2b15      	cmp	r3, #21
 8009d88:	d8f6      	bhi.n	8009d78 <_printf_i+0x28>
 8009d8a:	a101      	add	r1, pc, #4	; (adr r1, 8009d90 <_printf_i+0x40>)
 8009d8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d90:	08009de9 	.word	0x08009de9
 8009d94:	08009dfd 	.word	0x08009dfd
 8009d98:	08009d79 	.word	0x08009d79
 8009d9c:	08009d79 	.word	0x08009d79
 8009da0:	08009d79 	.word	0x08009d79
 8009da4:	08009d79 	.word	0x08009d79
 8009da8:	08009dfd 	.word	0x08009dfd
 8009dac:	08009d79 	.word	0x08009d79
 8009db0:	08009d79 	.word	0x08009d79
 8009db4:	08009d79 	.word	0x08009d79
 8009db8:	08009d79 	.word	0x08009d79
 8009dbc:	08009f0b 	.word	0x08009f0b
 8009dc0:	08009e2d 	.word	0x08009e2d
 8009dc4:	08009eed 	.word	0x08009eed
 8009dc8:	08009d79 	.word	0x08009d79
 8009dcc:	08009d79 	.word	0x08009d79
 8009dd0:	08009f2d 	.word	0x08009f2d
 8009dd4:	08009d79 	.word	0x08009d79
 8009dd8:	08009e2d 	.word	0x08009e2d
 8009ddc:	08009d79 	.word	0x08009d79
 8009de0:	08009d79 	.word	0x08009d79
 8009de4:	08009ef5 	.word	0x08009ef5
 8009de8:	682b      	ldr	r3, [r5, #0]
 8009dea:	1d1a      	adds	r2, r3, #4
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	602a      	str	r2, [r5, #0]
 8009df0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009df4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009df8:	2301      	movs	r3, #1
 8009dfa:	e0a4      	b.n	8009f46 <_printf_i+0x1f6>
 8009dfc:	6820      	ldr	r0, [r4, #0]
 8009dfe:	6829      	ldr	r1, [r5, #0]
 8009e00:	0606      	lsls	r6, r0, #24
 8009e02:	f101 0304 	add.w	r3, r1, #4
 8009e06:	d50a      	bpl.n	8009e1e <_printf_i+0xce>
 8009e08:	680e      	ldr	r6, [r1, #0]
 8009e0a:	602b      	str	r3, [r5, #0]
 8009e0c:	2e00      	cmp	r6, #0
 8009e0e:	da03      	bge.n	8009e18 <_printf_i+0xc8>
 8009e10:	232d      	movs	r3, #45	; 0x2d
 8009e12:	4276      	negs	r6, r6
 8009e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e18:	230a      	movs	r3, #10
 8009e1a:	485e      	ldr	r0, [pc, #376]	; (8009f94 <_printf_i+0x244>)
 8009e1c:	e019      	b.n	8009e52 <_printf_i+0x102>
 8009e1e:	680e      	ldr	r6, [r1, #0]
 8009e20:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	bf18      	it	ne
 8009e28:	b236      	sxthne	r6, r6
 8009e2a:	e7ef      	b.n	8009e0c <_printf_i+0xbc>
 8009e2c:	682b      	ldr	r3, [r5, #0]
 8009e2e:	6820      	ldr	r0, [r4, #0]
 8009e30:	1d19      	adds	r1, r3, #4
 8009e32:	6029      	str	r1, [r5, #0]
 8009e34:	0601      	lsls	r1, r0, #24
 8009e36:	d501      	bpl.n	8009e3c <_printf_i+0xec>
 8009e38:	681e      	ldr	r6, [r3, #0]
 8009e3a:	e002      	b.n	8009e42 <_printf_i+0xf2>
 8009e3c:	0646      	lsls	r6, r0, #25
 8009e3e:	d5fb      	bpl.n	8009e38 <_printf_i+0xe8>
 8009e40:	881e      	ldrh	r6, [r3, #0]
 8009e42:	2f6f      	cmp	r7, #111	; 0x6f
 8009e44:	bf0c      	ite	eq
 8009e46:	2308      	moveq	r3, #8
 8009e48:	230a      	movne	r3, #10
 8009e4a:	4852      	ldr	r0, [pc, #328]	; (8009f94 <_printf_i+0x244>)
 8009e4c:	2100      	movs	r1, #0
 8009e4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e52:	6865      	ldr	r5, [r4, #4]
 8009e54:	2d00      	cmp	r5, #0
 8009e56:	bfa8      	it	ge
 8009e58:	6821      	ldrge	r1, [r4, #0]
 8009e5a:	60a5      	str	r5, [r4, #8]
 8009e5c:	bfa4      	itt	ge
 8009e5e:	f021 0104 	bicge.w	r1, r1, #4
 8009e62:	6021      	strge	r1, [r4, #0]
 8009e64:	b90e      	cbnz	r6, 8009e6a <_printf_i+0x11a>
 8009e66:	2d00      	cmp	r5, #0
 8009e68:	d04d      	beq.n	8009f06 <_printf_i+0x1b6>
 8009e6a:	4615      	mov	r5, r2
 8009e6c:	fbb6 f1f3 	udiv	r1, r6, r3
 8009e70:	fb03 6711 	mls	r7, r3, r1, r6
 8009e74:	5dc7      	ldrb	r7, [r0, r7]
 8009e76:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009e7a:	4637      	mov	r7, r6
 8009e7c:	42bb      	cmp	r3, r7
 8009e7e:	460e      	mov	r6, r1
 8009e80:	d9f4      	bls.n	8009e6c <_printf_i+0x11c>
 8009e82:	2b08      	cmp	r3, #8
 8009e84:	d10b      	bne.n	8009e9e <_printf_i+0x14e>
 8009e86:	6823      	ldr	r3, [r4, #0]
 8009e88:	07de      	lsls	r6, r3, #31
 8009e8a:	d508      	bpl.n	8009e9e <_printf_i+0x14e>
 8009e8c:	6923      	ldr	r3, [r4, #16]
 8009e8e:	6861      	ldr	r1, [r4, #4]
 8009e90:	4299      	cmp	r1, r3
 8009e92:	bfde      	ittt	le
 8009e94:	2330      	movle	r3, #48	; 0x30
 8009e96:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009e9a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009e9e:	1b52      	subs	r2, r2, r5
 8009ea0:	6122      	str	r2, [r4, #16]
 8009ea2:	464b      	mov	r3, r9
 8009ea4:	4621      	mov	r1, r4
 8009ea6:	4640      	mov	r0, r8
 8009ea8:	f8cd a000 	str.w	sl, [sp]
 8009eac:	aa03      	add	r2, sp, #12
 8009eae:	f7ff fedf 	bl	8009c70 <_printf_common>
 8009eb2:	3001      	adds	r0, #1
 8009eb4:	d14c      	bne.n	8009f50 <_printf_i+0x200>
 8009eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eba:	b004      	add	sp, #16
 8009ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ec0:	4834      	ldr	r0, [pc, #208]	; (8009f94 <_printf_i+0x244>)
 8009ec2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009ec6:	6829      	ldr	r1, [r5, #0]
 8009ec8:	6823      	ldr	r3, [r4, #0]
 8009eca:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ece:	6029      	str	r1, [r5, #0]
 8009ed0:	061d      	lsls	r5, r3, #24
 8009ed2:	d514      	bpl.n	8009efe <_printf_i+0x1ae>
 8009ed4:	07df      	lsls	r7, r3, #31
 8009ed6:	bf44      	itt	mi
 8009ed8:	f043 0320 	orrmi.w	r3, r3, #32
 8009edc:	6023      	strmi	r3, [r4, #0]
 8009ede:	b91e      	cbnz	r6, 8009ee8 <_printf_i+0x198>
 8009ee0:	6823      	ldr	r3, [r4, #0]
 8009ee2:	f023 0320 	bic.w	r3, r3, #32
 8009ee6:	6023      	str	r3, [r4, #0]
 8009ee8:	2310      	movs	r3, #16
 8009eea:	e7af      	b.n	8009e4c <_printf_i+0xfc>
 8009eec:	6823      	ldr	r3, [r4, #0]
 8009eee:	f043 0320 	orr.w	r3, r3, #32
 8009ef2:	6023      	str	r3, [r4, #0]
 8009ef4:	2378      	movs	r3, #120	; 0x78
 8009ef6:	4828      	ldr	r0, [pc, #160]	; (8009f98 <_printf_i+0x248>)
 8009ef8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009efc:	e7e3      	b.n	8009ec6 <_printf_i+0x176>
 8009efe:	0659      	lsls	r1, r3, #25
 8009f00:	bf48      	it	mi
 8009f02:	b2b6      	uxthmi	r6, r6
 8009f04:	e7e6      	b.n	8009ed4 <_printf_i+0x184>
 8009f06:	4615      	mov	r5, r2
 8009f08:	e7bb      	b.n	8009e82 <_printf_i+0x132>
 8009f0a:	682b      	ldr	r3, [r5, #0]
 8009f0c:	6826      	ldr	r6, [r4, #0]
 8009f0e:	1d18      	adds	r0, r3, #4
 8009f10:	6961      	ldr	r1, [r4, #20]
 8009f12:	6028      	str	r0, [r5, #0]
 8009f14:	0635      	lsls	r5, r6, #24
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	d501      	bpl.n	8009f1e <_printf_i+0x1ce>
 8009f1a:	6019      	str	r1, [r3, #0]
 8009f1c:	e002      	b.n	8009f24 <_printf_i+0x1d4>
 8009f1e:	0670      	lsls	r0, r6, #25
 8009f20:	d5fb      	bpl.n	8009f1a <_printf_i+0x1ca>
 8009f22:	8019      	strh	r1, [r3, #0]
 8009f24:	2300      	movs	r3, #0
 8009f26:	4615      	mov	r5, r2
 8009f28:	6123      	str	r3, [r4, #16]
 8009f2a:	e7ba      	b.n	8009ea2 <_printf_i+0x152>
 8009f2c:	682b      	ldr	r3, [r5, #0]
 8009f2e:	2100      	movs	r1, #0
 8009f30:	1d1a      	adds	r2, r3, #4
 8009f32:	602a      	str	r2, [r5, #0]
 8009f34:	681d      	ldr	r5, [r3, #0]
 8009f36:	6862      	ldr	r2, [r4, #4]
 8009f38:	4628      	mov	r0, r5
 8009f3a:	f002 faf7 	bl	800c52c <memchr>
 8009f3e:	b108      	cbz	r0, 8009f44 <_printf_i+0x1f4>
 8009f40:	1b40      	subs	r0, r0, r5
 8009f42:	6060      	str	r0, [r4, #4]
 8009f44:	6863      	ldr	r3, [r4, #4]
 8009f46:	6123      	str	r3, [r4, #16]
 8009f48:	2300      	movs	r3, #0
 8009f4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f4e:	e7a8      	b.n	8009ea2 <_printf_i+0x152>
 8009f50:	462a      	mov	r2, r5
 8009f52:	4649      	mov	r1, r9
 8009f54:	4640      	mov	r0, r8
 8009f56:	6923      	ldr	r3, [r4, #16]
 8009f58:	47d0      	blx	sl
 8009f5a:	3001      	adds	r0, #1
 8009f5c:	d0ab      	beq.n	8009eb6 <_printf_i+0x166>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	079b      	lsls	r3, r3, #30
 8009f62:	d413      	bmi.n	8009f8c <_printf_i+0x23c>
 8009f64:	68e0      	ldr	r0, [r4, #12]
 8009f66:	9b03      	ldr	r3, [sp, #12]
 8009f68:	4298      	cmp	r0, r3
 8009f6a:	bfb8      	it	lt
 8009f6c:	4618      	movlt	r0, r3
 8009f6e:	e7a4      	b.n	8009eba <_printf_i+0x16a>
 8009f70:	2301      	movs	r3, #1
 8009f72:	4632      	mov	r2, r6
 8009f74:	4649      	mov	r1, r9
 8009f76:	4640      	mov	r0, r8
 8009f78:	47d0      	blx	sl
 8009f7a:	3001      	adds	r0, #1
 8009f7c:	d09b      	beq.n	8009eb6 <_printf_i+0x166>
 8009f7e:	3501      	adds	r5, #1
 8009f80:	68e3      	ldr	r3, [r4, #12]
 8009f82:	9903      	ldr	r1, [sp, #12]
 8009f84:	1a5b      	subs	r3, r3, r1
 8009f86:	42ab      	cmp	r3, r5
 8009f88:	dcf2      	bgt.n	8009f70 <_printf_i+0x220>
 8009f8a:	e7eb      	b.n	8009f64 <_printf_i+0x214>
 8009f8c:	2500      	movs	r5, #0
 8009f8e:	f104 0619 	add.w	r6, r4, #25
 8009f92:	e7f5      	b.n	8009f80 <_printf_i+0x230>
 8009f94:	0800f03e 	.word	0x0800f03e
 8009f98:	0800f04f 	.word	0x0800f04f

08009f9c <_scanf_float>:
 8009f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa0:	b087      	sub	sp, #28
 8009fa2:	9303      	str	r3, [sp, #12]
 8009fa4:	688b      	ldr	r3, [r1, #8]
 8009fa6:	4617      	mov	r7, r2
 8009fa8:	1e5a      	subs	r2, r3, #1
 8009faa:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009fae:	bf85      	ittet	hi
 8009fb0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009fb4:	195b      	addhi	r3, r3, r5
 8009fb6:	2300      	movls	r3, #0
 8009fb8:	9302      	strhi	r3, [sp, #8]
 8009fba:	bf88      	it	hi
 8009fbc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009fc0:	468b      	mov	fp, r1
 8009fc2:	f04f 0500 	mov.w	r5, #0
 8009fc6:	bf8c      	ite	hi
 8009fc8:	608b      	strhi	r3, [r1, #8]
 8009fca:	9302      	strls	r3, [sp, #8]
 8009fcc:	680b      	ldr	r3, [r1, #0]
 8009fce:	4680      	mov	r8, r0
 8009fd0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009fd4:	f84b 3b1c 	str.w	r3, [fp], #28
 8009fd8:	460c      	mov	r4, r1
 8009fda:	465e      	mov	r6, fp
 8009fdc:	46aa      	mov	sl, r5
 8009fde:	46a9      	mov	r9, r5
 8009fe0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009fe4:	9501      	str	r5, [sp, #4]
 8009fe6:	68a2      	ldr	r2, [r4, #8]
 8009fe8:	b152      	cbz	r2, 800a000 <_scanf_float+0x64>
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	2b4e      	cmp	r3, #78	; 0x4e
 8009ff0:	d864      	bhi.n	800a0bc <_scanf_float+0x120>
 8009ff2:	2b40      	cmp	r3, #64	; 0x40
 8009ff4:	d83c      	bhi.n	800a070 <_scanf_float+0xd4>
 8009ff6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009ffa:	b2c8      	uxtb	r0, r1
 8009ffc:	280e      	cmp	r0, #14
 8009ffe:	d93a      	bls.n	800a076 <_scanf_float+0xda>
 800a000:	f1b9 0f00 	cmp.w	r9, #0
 800a004:	d003      	beq.n	800a00e <_scanf_float+0x72>
 800a006:	6823      	ldr	r3, [r4, #0]
 800a008:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a00c:	6023      	str	r3, [r4, #0]
 800a00e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a012:	f1ba 0f01 	cmp.w	sl, #1
 800a016:	f200 8113 	bhi.w	800a240 <_scanf_float+0x2a4>
 800a01a:	455e      	cmp	r6, fp
 800a01c:	f200 8105 	bhi.w	800a22a <_scanf_float+0x28e>
 800a020:	2501      	movs	r5, #1
 800a022:	4628      	mov	r0, r5
 800a024:	b007      	add	sp, #28
 800a026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a02a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a02e:	2a0d      	cmp	r2, #13
 800a030:	d8e6      	bhi.n	800a000 <_scanf_float+0x64>
 800a032:	a101      	add	r1, pc, #4	; (adr r1, 800a038 <_scanf_float+0x9c>)
 800a034:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a038:	0800a177 	.word	0x0800a177
 800a03c:	0800a001 	.word	0x0800a001
 800a040:	0800a001 	.word	0x0800a001
 800a044:	0800a001 	.word	0x0800a001
 800a048:	0800a1d7 	.word	0x0800a1d7
 800a04c:	0800a1af 	.word	0x0800a1af
 800a050:	0800a001 	.word	0x0800a001
 800a054:	0800a001 	.word	0x0800a001
 800a058:	0800a185 	.word	0x0800a185
 800a05c:	0800a001 	.word	0x0800a001
 800a060:	0800a001 	.word	0x0800a001
 800a064:	0800a001 	.word	0x0800a001
 800a068:	0800a001 	.word	0x0800a001
 800a06c:	0800a13d 	.word	0x0800a13d
 800a070:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a074:	e7db      	b.n	800a02e <_scanf_float+0x92>
 800a076:	290e      	cmp	r1, #14
 800a078:	d8c2      	bhi.n	800a000 <_scanf_float+0x64>
 800a07a:	a001      	add	r0, pc, #4	; (adr r0, 800a080 <_scanf_float+0xe4>)
 800a07c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a080:	0800a12f 	.word	0x0800a12f
 800a084:	0800a001 	.word	0x0800a001
 800a088:	0800a12f 	.word	0x0800a12f
 800a08c:	0800a1c3 	.word	0x0800a1c3
 800a090:	0800a001 	.word	0x0800a001
 800a094:	0800a0dd 	.word	0x0800a0dd
 800a098:	0800a119 	.word	0x0800a119
 800a09c:	0800a119 	.word	0x0800a119
 800a0a0:	0800a119 	.word	0x0800a119
 800a0a4:	0800a119 	.word	0x0800a119
 800a0a8:	0800a119 	.word	0x0800a119
 800a0ac:	0800a119 	.word	0x0800a119
 800a0b0:	0800a119 	.word	0x0800a119
 800a0b4:	0800a119 	.word	0x0800a119
 800a0b8:	0800a119 	.word	0x0800a119
 800a0bc:	2b6e      	cmp	r3, #110	; 0x6e
 800a0be:	d809      	bhi.n	800a0d4 <_scanf_float+0x138>
 800a0c0:	2b60      	cmp	r3, #96	; 0x60
 800a0c2:	d8b2      	bhi.n	800a02a <_scanf_float+0x8e>
 800a0c4:	2b54      	cmp	r3, #84	; 0x54
 800a0c6:	d077      	beq.n	800a1b8 <_scanf_float+0x21c>
 800a0c8:	2b59      	cmp	r3, #89	; 0x59
 800a0ca:	d199      	bne.n	800a000 <_scanf_float+0x64>
 800a0cc:	2d07      	cmp	r5, #7
 800a0ce:	d197      	bne.n	800a000 <_scanf_float+0x64>
 800a0d0:	2508      	movs	r5, #8
 800a0d2:	e029      	b.n	800a128 <_scanf_float+0x18c>
 800a0d4:	2b74      	cmp	r3, #116	; 0x74
 800a0d6:	d06f      	beq.n	800a1b8 <_scanf_float+0x21c>
 800a0d8:	2b79      	cmp	r3, #121	; 0x79
 800a0da:	e7f6      	b.n	800a0ca <_scanf_float+0x12e>
 800a0dc:	6821      	ldr	r1, [r4, #0]
 800a0de:	05c8      	lsls	r0, r1, #23
 800a0e0:	d51a      	bpl.n	800a118 <_scanf_float+0x17c>
 800a0e2:	9b02      	ldr	r3, [sp, #8]
 800a0e4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a0e8:	6021      	str	r1, [r4, #0]
 800a0ea:	f109 0901 	add.w	r9, r9, #1
 800a0ee:	b11b      	cbz	r3, 800a0f8 <_scanf_float+0x15c>
 800a0f0:	3b01      	subs	r3, #1
 800a0f2:	3201      	adds	r2, #1
 800a0f4:	9302      	str	r3, [sp, #8]
 800a0f6:	60a2      	str	r2, [r4, #8]
 800a0f8:	68a3      	ldr	r3, [r4, #8]
 800a0fa:	3b01      	subs	r3, #1
 800a0fc:	60a3      	str	r3, [r4, #8]
 800a0fe:	6923      	ldr	r3, [r4, #16]
 800a100:	3301      	adds	r3, #1
 800a102:	6123      	str	r3, [r4, #16]
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	3b01      	subs	r3, #1
 800a108:	2b00      	cmp	r3, #0
 800a10a:	607b      	str	r3, [r7, #4]
 800a10c:	f340 8084 	ble.w	800a218 <_scanf_float+0x27c>
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	3301      	adds	r3, #1
 800a114:	603b      	str	r3, [r7, #0]
 800a116:	e766      	b.n	8009fe6 <_scanf_float+0x4a>
 800a118:	eb1a 0f05 	cmn.w	sl, r5
 800a11c:	f47f af70 	bne.w	800a000 <_scanf_float+0x64>
 800a120:	6822      	ldr	r2, [r4, #0]
 800a122:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a126:	6022      	str	r2, [r4, #0]
 800a128:	f806 3b01 	strb.w	r3, [r6], #1
 800a12c:	e7e4      	b.n	800a0f8 <_scanf_float+0x15c>
 800a12e:	6822      	ldr	r2, [r4, #0]
 800a130:	0610      	lsls	r0, r2, #24
 800a132:	f57f af65 	bpl.w	800a000 <_scanf_float+0x64>
 800a136:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a13a:	e7f4      	b.n	800a126 <_scanf_float+0x18a>
 800a13c:	f1ba 0f00 	cmp.w	sl, #0
 800a140:	d10e      	bne.n	800a160 <_scanf_float+0x1c4>
 800a142:	f1b9 0f00 	cmp.w	r9, #0
 800a146:	d10e      	bne.n	800a166 <_scanf_float+0x1ca>
 800a148:	6822      	ldr	r2, [r4, #0]
 800a14a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a14e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a152:	d108      	bne.n	800a166 <_scanf_float+0x1ca>
 800a154:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a158:	f04f 0a01 	mov.w	sl, #1
 800a15c:	6022      	str	r2, [r4, #0]
 800a15e:	e7e3      	b.n	800a128 <_scanf_float+0x18c>
 800a160:	f1ba 0f02 	cmp.w	sl, #2
 800a164:	d055      	beq.n	800a212 <_scanf_float+0x276>
 800a166:	2d01      	cmp	r5, #1
 800a168:	d002      	beq.n	800a170 <_scanf_float+0x1d4>
 800a16a:	2d04      	cmp	r5, #4
 800a16c:	f47f af48 	bne.w	800a000 <_scanf_float+0x64>
 800a170:	3501      	adds	r5, #1
 800a172:	b2ed      	uxtb	r5, r5
 800a174:	e7d8      	b.n	800a128 <_scanf_float+0x18c>
 800a176:	f1ba 0f01 	cmp.w	sl, #1
 800a17a:	f47f af41 	bne.w	800a000 <_scanf_float+0x64>
 800a17e:	f04f 0a02 	mov.w	sl, #2
 800a182:	e7d1      	b.n	800a128 <_scanf_float+0x18c>
 800a184:	b97d      	cbnz	r5, 800a1a6 <_scanf_float+0x20a>
 800a186:	f1b9 0f00 	cmp.w	r9, #0
 800a18a:	f47f af3c 	bne.w	800a006 <_scanf_float+0x6a>
 800a18e:	6822      	ldr	r2, [r4, #0]
 800a190:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a194:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a198:	f47f af39 	bne.w	800a00e <_scanf_float+0x72>
 800a19c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a1a0:	2501      	movs	r5, #1
 800a1a2:	6022      	str	r2, [r4, #0]
 800a1a4:	e7c0      	b.n	800a128 <_scanf_float+0x18c>
 800a1a6:	2d03      	cmp	r5, #3
 800a1a8:	d0e2      	beq.n	800a170 <_scanf_float+0x1d4>
 800a1aa:	2d05      	cmp	r5, #5
 800a1ac:	e7de      	b.n	800a16c <_scanf_float+0x1d0>
 800a1ae:	2d02      	cmp	r5, #2
 800a1b0:	f47f af26 	bne.w	800a000 <_scanf_float+0x64>
 800a1b4:	2503      	movs	r5, #3
 800a1b6:	e7b7      	b.n	800a128 <_scanf_float+0x18c>
 800a1b8:	2d06      	cmp	r5, #6
 800a1ba:	f47f af21 	bne.w	800a000 <_scanf_float+0x64>
 800a1be:	2507      	movs	r5, #7
 800a1c0:	e7b2      	b.n	800a128 <_scanf_float+0x18c>
 800a1c2:	6822      	ldr	r2, [r4, #0]
 800a1c4:	0591      	lsls	r1, r2, #22
 800a1c6:	f57f af1b 	bpl.w	800a000 <_scanf_float+0x64>
 800a1ca:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a1ce:	6022      	str	r2, [r4, #0]
 800a1d0:	f8cd 9004 	str.w	r9, [sp, #4]
 800a1d4:	e7a8      	b.n	800a128 <_scanf_float+0x18c>
 800a1d6:	6822      	ldr	r2, [r4, #0]
 800a1d8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a1dc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a1e0:	d006      	beq.n	800a1f0 <_scanf_float+0x254>
 800a1e2:	0550      	lsls	r0, r2, #21
 800a1e4:	f57f af0c 	bpl.w	800a000 <_scanf_float+0x64>
 800a1e8:	f1b9 0f00 	cmp.w	r9, #0
 800a1ec:	f43f af0f 	beq.w	800a00e <_scanf_float+0x72>
 800a1f0:	0591      	lsls	r1, r2, #22
 800a1f2:	bf58      	it	pl
 800a1f4:	9901      	ldrpl	r1, [sp, #4]
 800a1f6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a1fa:	bf58      	it	pl
 800a1fc:	eba9 0101 	subpl.w	r1, r9, r1
 800a200:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a204:	f04f 0900 	mov.w	r9, #0
 800a208:	bf58      	it	pl
 800a20a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a20e:	6022      	str	r2, [r4, #0]
 800a210:	e78a      	b.n	800a128 <_scanf_float+0x18c>
 800a212:	f04f 0a03 	mov.w	sl, #3
 800a216:	e787      	b.n	800a128 <_scanf_float+0x18c>
 800a218:	4639      	mov	r1, r7
 800a21a:	4640      	mov	r0, r8
 800a21c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a220:	4798      	blx	r3
 800a222:	2800      	cmp	r0, #0
 800a224:	f43f aedf 	beq.w	8009fe6 <_scanf_float+0x4a>
 800a228:	e6ea      	b.n	800a000 <_scanf_float+0x64>
 800a22a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a22e:	463a      	mov	r2, r7
 800a230:	4640      	mov	r0, r8
 800a232:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a236:	4798      	blx	r3
 800a238:	6923      	ldr	r3, [r4, #16]
 800a23a:	3b01      	subs	r3, #1
 800a23c:	6123      	str	r3, [r4, #16]
 800a23e:	e6ec      	b.n	800a01a <_scanf_float+0x7e>
 800a240:	1e6b      	subs	r3, r5, #1
 800a242:	2b06      	cmp	r3, #6
 800a244:	d825      	bhi.n	800a292 <_scanf_float+0x2f6>
 800a246:	2d02      	cmp	r5, #2
 800a248:	d836      	bhi.n	800a2b8 <_scanf_float+0x31c>
 800a24a:	455e      	cmp	r6, fp
 800a24c:	f67f aee8 	bls.w	800a020 <_scanf_float+0x84>
 800a250:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a254:	463a      	mov	r2, r7
 800a256:	4640      	mov	r0, r8
 800a258:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a25c:	4798      	blx	r3
 800a25e:	6923      	ldr	r3, [r4, #16]
 800a260:	3b01      	subs	r3, #1
 800a262:	6123      	str	r3, [r4, #16]
 800a264:	e7f1      	b.n	800a24a <_scanf_float+0x2ae>
 800a266:	9802      	ldr	r0, [sp, #8]
 800a268:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a26c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a270:	463a      	mov	r2, r7
 800a272:	9002      	str	r0, [sp, #8]
 800a274:	4640      	mov	r0, r8
 800a276:	4798      	blx	r3
 800a278:	6923      	ldr	r3, [r4, #16]
 800a27a:	3b01      	subs	r3, #1
 800a27c:	6123      	str	r3, [r4, #16]
 800a27e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a282:	fa5f fa8a 	uxtb.w	sl, sl
 800a286:	f1ba 0f02 	cmp.w	sl, #2
 800a28a:	d1ec      	bne.n	800a266 <_scanf_float+0x2ca>
 800a28c:	3d03      	subs	r5, #3
 800a28e:	b2ed      	uxtb	r5, r5
 800a290:	1b76      	subs	r6, r6, r5
 800a292:	6823      	ldr	r3, [r4, #0]
 800a294:	05da      	lsls	r2, r3, #23
 800a296:	d52f      	bpl.n	800a2f8 <_scanf_float+0x35c>
 800a298:	055b      	lsls	r3, r3, #21
 800a29a:	d510      	bpl.n	800a2be <_scanf_float+0x322>
 800a29c:	455e      	cmp	r6, fp
 800a29e:	f67f aebf 	bls.w	800a020 <_scanf_float+0x84>
 800a2a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a2a6:	463a      	mov	r2, r7
 800a2a8:	4640      	mov	r0, r8
 800a2aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a2ae:	4798      	blx	r3
 800a2b0:	6923      	ldr	r3, [r4, #16]
 800a2b2:	3b01      	subs	r3, #1
 800a2b4:	6123      	str	r3, [r4, #16]
 800a2b6:	e7f1      	b.n	800a29c <_scanf_float+0x300>
 800a2b8:	46aa      	mov	sl, r5
 800a2ba:	9602      	str	r6, [sp, #8]
 800a2bc:	e7df      	b.n	800a27e <_scanf_float+0x2e2>
 800a2be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a2c2:	6923      	ldr	r3, [r4, #16]
 800a2c4:	2965      	cmp	r1, #101	; 0x65
 800a2c6:	f103 33ff 	add.w	r3, r3, #4294967295
 800a2ca:	f106 35ff 	add.w	r5, r6, #4294967295
 800a2ce:	6123      	str	r3, [r4, #16]
 800a2d0:	d00c      	beq.n	800a2ec <_scanf_float+0x350>
 800a2d2:	2945      	cmp	r1, #69	; 0x45
 800a2d4:	d00a      	beq.n	800a2ec <_scanf_float+0x350>
 800a2d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a2da:	463a      	mov	r2, r7
 800a2dc:	4640      	mov	r0, r8
 800a2de:	4798      	blx	r3
 800a2e0:	6923      	ldr	r3, [r4, #16]
 800a2e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a2e6:	3b01      	subs	r3, #1
 800a2e8:	1eb5      	subs	r5, r6, #2
 800a2ea:	6123      	str	r3, [r4, #16]
 800a2ec:	463a      	mov	r2, r7
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a2f4:	4798      	blx	r3
 800a2f6:	462e      	mov	r6, r5
 800a2f8:	6825      	ldr	r5, [r4, #0]
 800a2fa:	f015 0510 	ands.w	r5, r5, #16
 800a2fe:	d155      	bne.n	800a3ac <_scanf_float+0x410>
 800a300:	7035      	strb	r5, [r6, #0]
 800a302:	6823      	ldr	r3, [r4, #0]
 800a304:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a308:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a30c:	d11b      	bne.n	800a346 <_scanf_float+0x3aa>
 800a30e:	9b01      	ldr	r3, [sp, #4]
 800a310:	454b      	cmp	r3, r9
 800a312:	eba3 0209 	sub.w	r2, r3, r9
 800a316:	d123      	bne.n	800a360 <_scanf_float+0x3c4>
 800a318:	2200      	movs	r2, #0
 800a31a:	4659      	mov	r1, fp
 800a31c:	4640      	mov	r0, r8
 800a31e:	f000 fe83 	bl	800b028 <_strtod_r>
 800a322:	6822      	ldr	r2, [r4, #0]
 800a324:	9b03      	ldr	r3, [sp, #12]
 800a326:	f012 0f02 	tst.w	r2, #2
 800a32a:	4606      	mov	r6, r0
 800a32c:	460f      	mov	r7, r1
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	d021      	beq.n	800a376 <_scanf_float+0x3da>
 800a332:	1d1a      	adds	r2, r3, #4
 800a334:	9903      	ldr	r1, [sp, #12]
 800a336:	600a      	str	r2, [r1, #0]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	e9c3 6700 	strd	r6, r7, [r3]
 800a33e:	68e3      	ldr	r3, [r4, #12]
 800a340:	3301      	adds	r3, #1
 800a342:	60e3      	str	r3, [r4, #12]
 800a344:	e66d      	b.n	800a022 <_scanf_float+0x86>
 800a346:	9b04      	ldr	r3, [sp, #16]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d0e5      	beq.n	800a318 <_scanf_float+0x37c>
 800a34c:	9905      	ldr	r1, [sp, #20]
 800a34e:	230a      	movs	r3, #10
 800a350:	462a      	mov	r2, r5
 800a352:	4640      	mov	r0, r8
 800a354:	3101      	adds	r1, #1
 800a356:	f000 fee9 	bl	800b12c <_strtol_r>
 800a35a:	9b04      	ldr	r3, [sp, #16]
 800a35c:	9e05      	ldr	r6, [sp, #20]
 800a35e:	1ac2      	subs	r2, r0, r3
 800a360:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a364:	429e      	cmp	r6, r3
 800a366:	bf28      	it	cs
 800a368:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a36c:	4630      	mov	r0, r6
 800a36e:	4910      	ldr	r1, [pc, #64]	; (800a3b0 <_scanf_float+0x414>)
 800a370:	f000 f826 	bl	800a3c0 <siprintf>
 800a374:	e7d0      	b.n	800a318 <_scanf_float+0x37c>
 800a376:	f012 0f04 	tst.w	r2, #4
 800a37a:	f103 0204 	add.w	r2, r3, #4
 800a37e:	d1d9      	bne.n	800a334 <_scanf_float+0x398>
 800a380:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800a384:	f8cc 2000 	str.w	r2, [ip]
 800a388:	f8d3 8000 	ldr.w	r8, [r3]
 800a38c:	4602      	mov	r2, r0
 800a38e:	460b      	mov	r3, r1
 800a390:	f7f6 fb46 	bl	8000a20 <__aeabi_dcmpun>
 800a394:	b128      	cbz	r0, 800a3a2 <_scanf_float+0x406>
 800a396:	4807      	ldr	r0, [pc, #28]	; (800a3b4 <_scanf_float+0x418>)
 800a398:	f000 f80e 	bl	800a3b8 <nanf>
 800a39c:	f8c8 0000 	str.w	r0, [r8]
 800a3a0:	e7cd      	b.n	800a33e <_scanf_float+0x3a2>
 800a3a2:	4630      	mov	r0, r6
 800a3a4:	4639      	mov	r1, r7
 800a3a6:	f7f6 fb99 	bl	8000adc <__aeabi_d2f>
 800a3aa:	e7f7      	b.n	800a39c <_scanf_float+0x400>
 800a3ac:	2500      	movs	r5, #0
 800a3ae:	e638      	b.n	800a022 <_scanf_float+0x86>
 800a3b0:	0800f060 	.word	0x0800f060
 800a3b4:	0800f468 	.word	0x0800f468

0800a3b8 <nanf>:
 800a3b8:	4800      	ldr	r0, [pc, #0]	; (800a3bc <nanf+0x4>)
 800a3ba:	4770      	bx	lr
 800a3bc:	7fc00000 	.word	0x7fc00000

0800a3c0 <siprintf>:
 800a3c0:	b40e      	push	{r1, r2, r3}
 800a3c2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a3c6:	b500      	push	{lr}
 800a3c8:	b09c      	sub	sp, #112	; 0x70
 800a3ca:	ab1d      	add	r3, sp, #116	; 0x74
 800a3cc:	9002      	str	r0, [sp, #8]
 800a3ce:	9006      	str	r0, [sp, #24]
 800a3d0:	9107      	str	r1, [sp, #28]
 800a3d2:	9104      	str	r1, [sp, #16]
 800a3d4:	4808      	ldr	r0, [pc, #32]	; (800a3f8 <siprintf+0x38>)
 800a3d6:	4909      	ldr	r1, [pc, #36]	; (800a3fc <siprintf+0x3c>)
 800a3d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3dc:	9105      	str	r1, [sp, #20]
 800a3de:	6800      	ldr	r0, [r0, #0]
 800a3e0:	a902      	add	r1, sp, #8
 800a3e2:	9301      	str	r3, [sp, #4]
 800a3e4:	f002 feb4 	bl	800d150 <_svfiprintf_r>
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	9b02      	ldr	r3, [sp, #8]
 800a3ec:	701a      	strb	r2, [r3, #0]
 800a3ee:	b01c      	add	sp, #112	; 0x70
 800a3f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3f4:	b003      	add	sp, #12
 800a3f6:	4770      	bx	lr
 800a3f8:	20000028 	.word	0x20000028
 800a3fc:	ffff0208 	.word	0xffff0208

0800a400 <strcpy>:
 800a400:	4603      	mov	r3, r0
 800a402:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a406:	f803 2b01 	strb.w	r2, [r3], #1
 800a40a:	2a00      	cmp	r2, #0
 800a40c:	d1f9      	bne.n	800a402 <strcpy+0x2>
 800a40e:	4770      	bx	lr

0800a410 <sulp>:
 800a410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a414:	460f      	mov	r7, r1
 800a416:	4690      	mov	r8, r2
 800a418:	f002 fc06 	bl	800cc28 <__ulp>
 800a41c:	4604      	mov	r4, r0
 800a41e:	460d      	mov	r5, r1
 800a420:	f1b8 0f00 	cmp.w	r8, #0
 800a424:	d011      	beq.n	800a44a <sulp+0x3a>
 800a426:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a42a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a42e:	2b00      	cmp	r3, #0
 800a430:	dd0b      	ble.n	800a44a <sulp+0x3a>
 800a432:	2400      	movs	r4, #0
 800a434:	051b      	lsls	r3, r3, #20
 800a436:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a43a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a43e:	4622      	mov	r2, r4
 800a440:	462b      	mov	r3, r5
 800a442:	f7f6 f853 	bl	80004ec <__aeabi_dmul>
 800a446:	4604      	mov	r4, r0
 800a448:	460d      	mov	r5, r1
 800a44a:	4620      	mov	r0, r4
 800a44c:	4629      	mov	r1, r5
 800a44e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a452:	0000      	movs	r0, r0
 800a454:	0000      	movs	r0, r0
	...

0800a458 <_strtod_l>:
 800a458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45c:	469b      	mov	fp, r3
 800a45e:	2300      	movs	r3, #0
 800a460:	b09f      	sub	sp, #124	; 0x7c
 800a462:	931a      	str	r3, [sp, #104]	; 0x68
 800a464:	4b9e      	ldr	r3, [pc, #632]	; (800a6e0 <_strtod_l+0x288>)
 800a466:	4682      	mov	sl, r0
 800a468:	681f      	ldr	r7, [r3, #0]
 800a46a:	460e      	mov	r6, r1
 800a46c:	4638      	mov	r0, r7
 800a46e:	9215      	str	r2, [sp, #84]	; 0x54
 800a470:	f7f5 fe78 	bl	8000164 <strlen>
 800a474:	f04f 0800 	mov.w	r8, #0
 800a478:	4604      	mov	r4, r0
 800a47a:	f04f 0900 	mov.w	r9, #0
 800a47e:	9619      	str	r6, [sp, #100]	; 0x64
 800a480:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a482:	781a      	ldrb	r2, [r3, #0]
 800a484:	2a2b      	cmp	r2, #43	; 0x2b
 800a486:	d04c      	beq.n	800a522 <_strtod_l+0xca>
 800a488:	d83a      	bhi.n	800a500 <_strtod_l+0xa8>
 800a48a:	2a0d      	cmp	r2, #13
 800a48c:	d833      	bhi.n	800a4f6 <_strtod_l+0x9e>
 800a48e:	2a08      	cmp	r2, #8
 800a490:	d833      	bhi.n	800a4fa <_strtod_l+0xa2>
 800a492:	2a00      	cmp	r2, #0
 800a494:	d03d      	beq.n	800a512 <_strtod_l+0xba>
 800a496:	2300      	movs	r3, #0
 800a498:	930a      	str	r3, [sp, #40]	; 0x28
 800a49a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800a49c:	782b      	ldrb	r3, [r5, #0]
 800a49e:	2b30      	cmp	r3, #48	; 0x30
 800a4a0:	f040 80aa 	bne.w	800a5f8 <_strtod_l+0x1a0>
 800a4a4:	786b      	ldrb	r3, [r5, #1]
 800a4a6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a4aa:	2b58      	cmp	r3, #88	; 0x58
 800a4ac:	d166      	bne.n	800a57c <_strtod_l+0x124>
 800a4ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4b0:	4650      	mov	r0, sl
 800a4b2:	9301      	str	r3, [sp, #4]
 800a4b4:	ab1a      	add	r3, sp, #104	; 0x68
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	4a8a      	ldr	r2, [pc, #552]	; (800a6e4 <_strtod_l+0x28c>)
 800a4ba:	f8cd b008 	str.w	fp, [sp, #8]
 800a4be:	ab1b      	add	r3, sp, #108	; 0x6c
 800a4c0:	a919      	add	r1, sp, #100	; 0x64
 800a4c2:	f001 fd17 	bl	800bef4 <__gethex>
 800a4c6:	f010 0607 	ands.w	r6, r0, #7
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	d005      	beq.n	800a4da <_strtod_l+0x82>
 800a4ce:	2e06      	cmp	r6, #6
 800a4d0:	d129      	bne.n	800a526 <_strtod_l+0xce>
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	3501      	adds	r5, #1
 800a4d6:	9519      	str	r5, [sp, #100]	; 0x64
 800a4d8:	930a      	str	r3, [sp, #40]	; 0x28
 800a4da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	f040 858a 	bne.w	800aff6 <_strtod_l+0xb9e>
 800a4e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4e4:	b1d3      	cbz	r3, 800a51c <_strtod_l+0xc4>
 800a4e6:	4642      	mov	r2, r8
 800a4e8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a4ec:	4610      	mov	r0, r2
 800a4ee:	4619      	mov	r1, r3
 800a4f0:	b01f      	add	sp, #124	; 0x7c
 800a4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f6:	2a20      	cmp	r2, #32
 800a4f8:	d1cd      	bne.n	800a496 <_strtod_l+0x3e>
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	9319      	str	r3, [sp, #100]	; 0x64
 800a4fe:	e7bf      	b.n	800a480 <_strtod_l+0x28>
 800a500:	2a2d      	cmp	r2, #45	; 0x2d
 800a502:	d1c8      	bne.n	800a496 <_strtod_l+0x3e>
 800a504:	2201      	movs	r2, #1
 800a506:	920a      	str	r2, [sp, #40]	; 0x28
 800a508:	1c5a      	adds	r2, r3, #1
 800a50a:	9219      	str	r2, [sp, #100]	; 0x64
 800a50c:	785b      	ldrb	r3, [r3, #1]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d1c3      	bne.n	800a49a <_strtod_l+0x42>
 800a512:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a514:	9619      	str	r6, [sp, #100]	; 0x64
 800a516:	2b00      	cmp	r3, #0
 800a518:	f040 856b 	bne.w	800aff2 <_strtod_l+0xb9a>
 800a51c:	4642      	mov	r2, r8
 800a51e:	464b      	mov	r3, r9
 800a520:	e7e4      	b.n	800a4ec <_strtod_l+0x94>
 800a522:	2200      	movs	r2, #0
 800a524:	e7ef      	b.n	800a506 <_strtod_l+0xae>
 800a526:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a528:	b13a      	cbz	r2, 800a53a <_strtod_l+0xe2>
 800a52a:	2135      	movs	r1, #53	; 0x35
 800a52c:	a81c      	add	r0, sp, #112	; 0x70
 800a52e:	f002 fc7f 	bl	800ce30 <__copybits>
 800a532:	4650      	mov	r0, sl
 800a534:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a536:	f002 f847 	bl	800c5c8 <_Bfree>
 800a53a:	3e01      	subs	r6, #1
 800a53c:	2e04      	cmp	r6, #4
 800a53e:	d806      	bhi.n	800a54e <_strtod_l+0xf6>
 800a540:	e8df f006 	tbb	[pc, r6]
 800a544:	1714030a 	.word	0x1714030a
 800a548:	0a          	.byte	0x0a
 800a549:	00          	.byte	0x00
 800a54a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800a54e:	0721      	lsls	r1, r4, #28
 800a550:	d5c3      	bpl.n	800a4da <_strtod_l+0x82>
 800a552:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800a556:	e7c0      	b.n	800a4da <_strtod_l+0x82>
 800a558:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a55a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800a55e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a562:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a566:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a56a:	e7f0      	b.n	800a54e <_strtod_l+0xf6>
 800a56c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a6e8 <_strtod_l+0x290>
 800a570:	e7ed      	b.n	800a54e <_strtod_l+0xf6>
 800a572:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a576:	f04f 38ff 	mov.w	r8, #4294967295
 800a57a:	e7e8      	b.n	800a54e <_strtod_l+0xf6>
 800a57c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a57e:	1c5a      	adds	r2, r3, #1
 800a580:	9219      	str	r2, [sp, #100]	; 0x64
 800a582:	785b      	ldrb	r3, [r3, #1]
 800a584:	2b30      	cmp	r3, #48	; 0x30
 800a586:	d0f9      	beq.n	800a57c <_strtod_l+0x124>
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d0a6      	beq.n	800a4da <_strtod_l+0x82>
 800a58c:	2301      	movs	r3, #1
 800a58e:	9307      	str	r3, [sp, #28]
 800a590:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a592:	220a      	movs	r2, #10
 800a594:	9308      	str	r3, [sp, #32]
 800a596:	2300      	movs	r3, #0
 800a598:	469b      	mov	fp, r3
 800a59a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800a59e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a5a0:	7805      	ldrb	r5, [r0, #0]
 800a5a2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800a5a6:	b2d9      	uxtb	r1, r3
 800a5a8:	2909      	cmp	r1, #9
 800a5aa:	d927      	bls.n	800a5fc <_strtod_l+0x1a4>
 800a5ac:	4622      	mov	r2, r4
 800a5ae:	4639      	mov	r1, r7
 800a5b0:	f002 fee4 	bl	800d37c <strncmp>
 800a5b4:	2800      	cmp	r0, #0
 800a5b6:	d033      	beq.n	800a620 <_strtod_l+0x1c8>
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	462a      	mov	r2, r5
 800a5bc:	465c      	mov	r4, fp
 800a5be:	4603      	mov	r3, r0
 800a5c0:	9004      	str	r0, [sp, #16]
 800a5c2:	2a65      	cmp	r2, #101	; 0x65
 800a5c4:	d001      	beq.n	800a5ca <_strtod_l+0x172>
 800a5c6:	2a45      	cmp	r2, #69	; 0x45
 800a5c8:	d114      	bne.n	800a5f4 <_strtod_l+0x19c>
 800a5ca:	b91c      	cbnz	r4, 800a5d4 <_strtod_l+0x17c>
 800a5cc:	9a07      	ldr	r2, [sp, #28]
 800a5ce:	4302      	orrs	r2, r0
 800a5d0:	d09f      	beq.n	800a512 <_strtod_l+0xba>
 800a5d2:	2400      	movs	r4, #0
 800a5d4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a5d6:	1c72      	adds	r2, r6, #1
 800a5d8:	9219      	str	r2, [sp, #100]	; 0x64
 800a5da:	7872      	ldrb	r2, [r6, #1]
 800a5dc:	2a2b      	cmp	r2, #43	; 0x2b
 800a5de:	d079      	beq.n	800a6d4 <_strtod_l+0x27c>
 800a5e0:	2a2d      	cmp	r2, #45	; 0x2d
 800a5e2:	f000 8083 	beq.w	800a6ec <_strtod_l+0x294>
 800a5e6:	2700      	movs	r7, #0
 800a5e8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a5ec:	2909      	cmp	r1, #9
 800a5ee:	f240 8083 	bls.w	800a6f8 <_strtod_l+0x2a0>
 800a5f2:	9619      	str	r6, [sp, #100]	; 0x64
 800a5f4:	2500      	movs	r5, #0
 800a5f6:	e09f      	b.n	800a738 <_strtod_l+0x2e0>
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	e7c8      	b.n	800a58e <_strtod_l+0x136>
 800a5fc:	f1bb 0f08 	cmp.w	fp, #8
 800a600:	bfd5      	itete	le
 800a602:	9906      	ldrle	r1, [sp, #24]
 800a604:	9905      	ldrgt	r1, [sp, #20]
 800a606:	fb02 3301 	mlale	r3, r2, r1, r3
 800a60a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a60e:	f100 0001 	add.w	r0, r0, #1
 800a612:	bfd4      	ite	le
 800a614:	9306      	strle	r3, [sp, #24]
 800a616:	9305      	strgt	r3, [sp, #20]
 800a618:	f10b 0b01 	add.w	fp, fp, #1
 800a61c:	9019      	str	r0, [sp, #100]	; 0x64
 800a61e:	e7be      	b.n	800a59e <_strtod_l+0x146>
 800a620:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a622:	191a      	adds	r2, r3, r4
 800a624:	9219      	str	r2, [sp, #100]	; 0x64
 800a626:	5d1a      	ldrb	r2, [r3, r4]
 800a628:	f1bb 0f00 	cmp.w	fp, #0
 800a62c:	d036      	beq.n	800a69c <_strtod_l+0x244>
 800a62e:	465c      	mov	r4, fp
 800a630:	9004      	str	r0, [sp, #16]
 800a632:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a636:	2b09      	cmp	r3, #9
 800a638:	d912      	bls.n	800a660 <_strtod_l+0x208>
 800a63a:	2301      	movs	r3, #1
 800a63c:	e7c1      	b.n	800a5c2 <_strtod_l+0x16a>
 800a63e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a640:	3001      	adds	r0, #1
 800a642:	1c5a      	adds	r2, r3, #1
 800a644:	9219      	str	r2, [sp, #100]	; 0x64
 800a646:	785a      	ldrb	r2, [r3, #1]
 800a648:	2a30      	cmp	r2, #48	; 0x30
 800a64a:	d0f8      	beq.n	800a63e <_strtod_l+0x1e6>
 800a64c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a650:	2b08      	cmp	r3, #8
 800a652:	f200 84d5 	bhi.w	800b000 <_strtod_l+0xba8>
 800a656:	9004      	str	r0, [sp, #16]
 800a658:	2000      	movs	r0, #0
 800a65a:	4604      	mov	r4, r0
 800a65c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a65e:	9308      	str	r3, [sp, #32]
 800a660:	3a30      	subs	r2, #48	; 0x30
 800a662:	f100 0301 	add.w	r3, r0, #1
 800a666:	d013      	beq.n	800a690 <_strtod_l+0x238>
 800a668:	9904      	ldr	r1, [sp, #16]
 800a66a:	1905      	adds	r5, r0, r4
 800a66c:	4419      	add	r1, r3
 800a66e:	9104      	str	r1, [sp, #16]
 800a670:	4623      	mov	r3, r4
 800a672:	210a      	movs	r1, #10
 800a674:	42ab      	cmp	r3, r5
 800a676:	d113      	bne.n	800a6a0 <_strtod_l+0x248>
 800a678:	1823      	adds	r3, r4, r0
 800a67a:	2b08      	cmp	r3, #8
 800a67c:	f104 0401 	add.w	r4, r4, #1
 800a680:	4404      	add	r4, r0
 800a682:	dc1b      	bgt.n	800a6bc <_strtod_l+0x264>
 800a684:	230a      	movs	r3, #10
 800a686:	9906      	ldr	r1, [sp, #24]
 800a688:	fb03 2301 	mla	r3, r3, r1, r2
 800a68c:	9306      	str	r3, [sp, #24]
 800a68e:	2300      	movs	r3, #0
 800a690:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a692:	4618      	mov	r0, r3
 800a694:	1c51      	adds	r1, r2, #1
 800a696:	9119      	str	r1, [sp, #100]	; 0x64
 800a698:	7852      	ldrb	r2, [r2, #1]
 800a69a:	e7ca      	b.n	800a632 <_strtod_l+0x1da>
 800a69c:	4658      	mov	r0, fp
 800a69e:	e7d3      	b.n	800a648 <_strtod_l+0x1f0>
 800a6a0:	2b08      	cmp	r3, #8
 800a6a2:	dc04      	bgt.n	800a6ae <_strtod_l+0x256>
 800a6a4:	9f06      	ldr	r7, [sp, #24]
 800a6a6:	434f      	muls	r7, r1
 800a6a8:	9706      	str	r7, [sp, #24]
 800a6aa:	3301      	adds	r3, #1
 800a6ac:	e7e2      	b.n	800a674 <_strtod_l+0x21c>
 800a6ae:	1c5f      	adds	r7, r3, #1
 800a6b0:	2f10      	cmp	r7, #16
 800a6b2:	bfde      	ittt	le
 800a6b4:	9f05      	ldrle	r7, [sp, #20]
 800a6b6:	434f      	mulle	r7, r1
 800a6b8:	9705      	strle	r7, [sp, #20]
 800a6ba:	e7f6      	b.n	800a6aa <_strtod_l+0x252>
 800a6bc:	2c10      	cmp	r4, #16
 800a6be:	bfdf      	itttt	le
 800a6c0:	230a      	movle	r3, #10
 800a6c2:	9905      	ldrle	r1, [sp, #20]
 800a6c4:	fb03 2301 	mlale	r3, r3, r1, r2
 800a6c8:	9305      	strle	r3, [sp, #20]
 800a6ca:	e7e0      	b.n	800a68e <_strtod_l+0x236>
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	9304      	str	r3, [sp, #16]
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	e77b      	b.n	800a5cc <_strtod_l+0x174>
 800a6d4:	2700      	movs	r7, #0
 800a6d6:	1cb2      	adds	r2, r6, #2
 800a6d8:	9219      	str	r2, [sp, #100]	; 0x64
 800a6da:	78b2      	ldrb	r2, [r6, #2]
 800a6dc:	e784      	b.n	800a5e8 <_strtod_l+0x190>
 800a6de:	bf00      	nop
 800a6e0:	0800f2b0 	.word	0x0800f2b0
 800a6e4:	0800f068 	.word	0x0800f068
 800a6e8:	7ff00000 	.word	0x7ff00000
 800a6ec:	2701      	movs	r7, #1
 800a6ee:	e7f2      	b.n	800a6d6 <_strtod_l+0x27e>
 800a6f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a6f2:	1c51      	adds	r1, r2, #1
 800a6f4:	9119      	str	r1, [sp, #100]	; 0x64
 800a6f6:	7852      	ldrb	r2, [r2, #1]
 800a6f8:	2a30      	cmp	r2, #48	; 0x30
 800a6fa:	d0f9      	beq.n	800a6f0 <_strtod_l+0x298>
 800a6fc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a700:	2908      	cmp	r1, #8
 800a702:	f63f af77 	bhi.w	800a5f4 <_strtod_l+0x19c>
 800a706:	f04f 0e0a 	mov.w	lr, #10
 800a70a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800a70e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a710:	9209      	str	r2, [sp, #36]	; 0x24
 800a712:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a714:	1c51      	adds	r1, r2, #1
 800a716:	9119      	str	r1, [sp, #100]	; 0x64
 800a718:	7852      	ldrb	r2, [r2, #1]
 800a71a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800a71e:	2d09      	cmp	r5, #9
 800a720:	d935      	bls.n	800a78e <_strtod_l+0x336>
 800a722:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a724:	1b49      	subs	r1, r1, r5
 800a726:	2908      	cmp	r1, #8
 800a728:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800a72c:	dc02      	bgt.n	800a734 <_strtod_l+0x2dc>
 800a72e:	4565      	cmp	r5, ip
 800a730:	bfa8      	it	ge
 800a732:	4665      	movge	r5, ip
 800a734:	b107      	cbz	r7, 800a738 <_strtod_l+0x2e0>
 800a736:	426d      	negs	r5, r5
 800a738:	2c00      	cmp	r4, #0
 800a73a:	d14c      	bne.n	800a7d6 <_strtod_l+0x37e>
 800a73c:	9907      	ldr	r1, [sp, #28]
 800a73e:	4301      	orrs	r1, r0
 800a740:	f47f aecb 	bne.w	800a4da <_strtod_l+0x82>
 800a744:	2b00      	cmp	r3, #0
 800a746:	f47f aee4 	bne.w	800a512 <_strtod_l+0xba>
 800a74a:	2a69      	cmp	r2, #105	; 0x69
 800a74c:	d026      	beq.n	800a79c <_strtod_l+0x344>
 800a74e:	dc23      	bgt.n	800a798 <_strtod_l+0x340>
 800a750:	2a49      	cmp	r2, #73	; 0x49
 800a752:	d023      	beq.n	800a79c <_strtod_l+0x344>
 800a754:	2a4e      	cmp	r2, #78	; 0x4e
 800a756:	f47f aedc 	bne.w	800a512 <_strtod_l+0xba>
 800a75a:	499d      	ldr	r1, [pc, #628]	; (800a9d0 <_strtod_l+0x578>)
 800a75c:	a819      	add	r0, sp, #100	; 0x64
 800a75e:	f001 fe17 	bl	800c390 <__match>
 800a762:	2800      	cmp	r0, #0
 800a764:	f43f aed5 	beq.w	800a512 <_strtod_l+0xba>
 800a768:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a76a:	781b      	ldrb	r3, [r3, #0]
 800a76c:	2b28      	cmp	r3, #40	; 0x28
 800a76e:	d12c      	bne.n	800a7ca <_strtod_l+0x372>
 800a770:	4998      	ldr	r1, [pc, #608]	; (800a9d4 <_strtod_l+0x57c>)
 800a772:	aa1c      	add	r2, sp, #112	; 0x70
 800a774:	a819      	add	r0, sp, #100	; 0x64
 800a776:	f001 fe1f 	bl	800c3b8 <__hexnan>
 800a77a:	2805      	cmp	r0, #5
 800a77c:	d125      	bne.n	800a7ca <_strtod_l+0x372>
 800a77e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a780:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a784:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a788:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a78c:	e6a5      	b.n	800a4da <_strtod_l+0x82>
 800a78e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800a792:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800a796:	e7bc      	b.n	800a712 <_strtod_l+0x2ba>
 800a798:	2a6e      	cmp	r2, #110	; 0x6e
 800a79a:	e7dc      	b.n	800a756 <_strtod_l+0x2fe>
 800a79c:	498e      	ldr	r1, [pc, #568]	; (800a9d8 <_strtod_l+0x580>)
 800a79e:	a819      	add	r0, sp, #100	; 0x64
 800a7a0:	f001 fdf6 	bl	800c390 <__match>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	f43f aeb4 	beq.w	800a512 <_strtod_l+0xba>
 800a7aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7ac:	498b      	ldr	r1, [pc, #556]	; (800a9dc <_strtod_l+0x584>)
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	a819      	add	r0, sp, #100	; 0x64
 800a7b2:	9319      	str	r3, [sp, #100]	; 0x64
 800a7b4:	f001 fdec 	bl	800c390 <__match>
 800a7b8:	b910      	cbnz	r0, 800a7c0 <_strtod_l+0x368>
 800a7ba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7bc:	3301      	adds	r3, #1
 800a7be:	9319      	str	r3, [sp, #100]	; 0x64
 800a7c0:	f04f 0800 	mov.w	r8, #0
 800a7c4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800a9e0 <_strtod_l+0x588>
 800a7c8:	e687      	b.n	800a4da <_strtod_l+0x82>
 800a7ca:	4886      	ldr	r0, [pc, #536]	; (800a9e4 <_strtod_l+0x58c>)
 800a7cc:	f002 fdc0 	bl	800d350 <nan>
 800a7d0:	4680      	mov	r8, r0
 800a7d2:	4689      	mov	r9, r1
 800a7d4:	e681      	b.n	800a4da <_strtod_l+0x82>
 800a7d6:	9b04      	ldr	r3, [sp, #16]
 800a7d8:	f1bb 0f00 	cmp.w	fp, #0
 800a7dc:	bf08      	it	eq
 800a7de:	46a3      	moveq	fp, r4
 800a7e0:	1aeb      	subs	r3, r5, r3
 800a7e2:	2c10      	cmp	r4, #16
 800a7e4:	9806      	ldr	r0, [sp, #24]
 800a7e6:	4626      	mov	r6, r4
 800a7e8:	9307      	str	r3, [sp, #28]
 800a7ea:	bfa8      	it	ge
 800a7ec:	2610      	movge	r6, #16
 800a7ee:	f7f5 fe03 	bl	80003f8 <__aeabi_ui2d>
 800a7f2:	2c09      	cmp	r4, #9
 800a7f4:	4680      	mov	r8, r0
 800a7f6:	4689      	mov	r9, r1
 800a7f8:	dd13      	ble.n	800a822 <_strtod_l+0x3ca>
 800a7fa:	4b7b      	ldr	r3, [pc, #492]	; (800a9e8 <_strtod_l+0x590>)
 800a7fc:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a800:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a804:	f7f5 fe72 	bl	80004ec <__aeabi_dmul>
 800a808:	4680      	mov	r8, r0
 800a80a:	9805      	ldr	r0, [sp, #20]
 800a80c:	4689      	mov	r9, r1
 800a80e:	f7f5 fdf3 	bl	80003f8 <__aeabi_ui2d>
 800a812:	4602      	mov	r2, r0
 800a814:	460b      	mov	r3, r1
 800a816:	4640      	mov	r0, r8
 800a818:	4649      	mov	r1, r9
 800a81a:	f7f5 fcb1 	bl	8000180 <__adddf3>
 800a81e:	4680      	mov	r8, r0
 800a820:	4689      	mov	r9, r1
 800a822:	2c0f      	cmp	r4, #15
 800a824:	dc36      	bgt.n	800a894 <_strtod_l+0x43c>
 800a826:	9b07      	ldr	r3, [sp, #28]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	f43f ae56 	beq.w	800a4da <_strtod_l+0x82>
 800a82e:	dd22      	ble.n	800a876 <_strtod_l+0x41e>
 800a830:	2b16      	cmp	r3, #22
 800a832:	dc09      	bgt.n	800a848 <_strtod_l+0x3f0>
 800a834:	496c      	ldr	r1, [pc, #432]	; (800a9e8 <_strtod_l+0x590>)
 800a836:	4642      	mov	r2, r8
 800a838:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a83c:	464b      	mov	r3, r9
 800a83e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a842:	f7f5 fe53 	bl	80004ec <__aeabi_dmul>
 800a846:	e7c3      	b.n	800a7d0 <_strtod_l+0x378>
 800a848:	9a07      	ldr	r2, [sp, #28]
 800a84a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800a84e:	4293      	cmp	r3, r2
 800a850:	db20      	blt.n	800a894 <_strtod_l+0x43c>
 800a852:	4d65      	ldr	r5, [pc, #404]	; (800a9e8 <_strtod_l+0x590>)
 800a854:	f1c4 040f 	rsb	r4, r4, #15
 800a858:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800a85c:	4642      	mov	r2, r8
 800a85e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a862:	464b      	mov	r3, r9
 800a864:	f7f5 fe42 	bl	80004ec <__aeabi_dmul>
 800a868:	9b07      	ldr	r3, [sp, #28]
 800a86a:	1b1c      	subs	r4, r3, r4
 800a86c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800a870:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a874:	e7e5      	b.n	800a842 <_strtod_l+0x3ea>
 800a876:	9b07      	ldr	r3, [sp, #28]
 800a878:	3316      	adds	r3, #22
 800a87a:	db0b      	blt.n	800a894 <_strtod_l+0x43c>
 800a87c:	9b04      	ldr	r3, [sp, #16]
 800a87e:	4640      	mov	r0, r8
 800a880:	1b5d      	subs	r5, r3, r5
 800a882:	4b59      	ldr	r3, [pc, #356]	; (800a9e8 <_strtod_l+0x590>)
 800a884:	4649      	mov	r1, r9
 800a886:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a88a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a88e:	f7f5 ff57 	bl	8000740 <__aeabi_ddiv>
 800a892:	e79d      	b.n	800a7d0 <_strtod_l+0x378>
 800a894:	9b07      	ldr	r3, [sp, #28]
 800a896:	1ba6      	subs	r6, r4, r6
 800a898:	441e      	add	r6, r3
 800a89a:	2e00      	cmp	r6, #0
 800a89c:	dd74      	ble.n	800a988 <_strtod_l+0x530>
 800a89e:	f016 030f 	ands.w	r3, r6, #15
 800a8a2:	d00a      	beq.n	800a8ba <_strtod_l+0x462>
 800a8a4:	4950      	ldr	r1, [pc, #320]	; (800a9e8 <_strtod_l+0x590>)
 800a8a6:	4642      	mov	r2, r8
 800a8a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a8ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a8b0:	464b      	mov	r3, r9
 800a8b2:	f7f5 fe1b 	bl	80004ec <__aeabi_dmul>
 800a8b6:	4680      	mov	r8, r0
 800a8b8:	4689      	mov	r9, r1
 800a8ba:	f036 060f 	bics.w	r6, r6, #15
 800a8be:	d052      	beq.n	800a966 <_strtod_l+0x50e>
 800a8c0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800a8c4:	dd27      	ble.n	800a916 <_strtod_l+0x4be>
 800a8c6:	f04f 0b00 	mov.w	fp, #0
 800a8ca:	f8cd b010 	str.w	fp, [sp, #16]
 800a8ce:	f8cd b020 	str.w	fp, [sp, #32]
 800a8d2:	f8cd b018 	str.w	fp, [sp, #24]
 800a8d6:	2322      	movs	r3, #34	; 0x22
 800a8d8:	f04f 0800 	mov.w	r8, #0
 800a8dc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800a9e0 <_strtod_l+0x588>
 800a8e0:	f8ca 3000 	str.w	r3, [sl]
 800a8e4:	9b08      	ldr	r3, [sp, #32]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	f43f adf7 	beq.w	800a4da <_strtod_l+0x82>
 800a8ec:	4650      	mov	r0, sl
 800a8ee:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a8f0:	f001 fe6a 	bl	800c5c8 <_Bfree>
 800a8f4:	4650      	mov	r0, sl
 800a8f6:	9906      	ldr	r1, [sp, #24]
 800a8f8:	f001 fe66 	bl	800c5c8 <_Bfree>
 800a8fc:	4650      	mov	r0, sl
 800a8fe:	9904      	ldr	r1, [sp, #16]
 800a900:	f001 fe62 	bl	800c5c8 <_Bfree>
 800a904:	4650      	mov	r0, sl
 800a906:	9908      	ldr	r1, [sp, #32]
 800a908:	f001 fe5e 	bl	800c5c8 <_Bfree>
 800a90c:	4659      	mov	r1, fp
 800a90e:	4650      	mov	r0, sl
 800a910:	f001 fe5a 	bl	800c5c8 <_Bfree>
 800a914:	e5e1      	b.n	800a4da <_strtod_l+0x82>
 800a916:	4b35      	ldr	r3, [pc, #212]	; (800a9ec <_strtod_l+0x594>)
 800a918:	4640      	mov	r0, r8
 800a91a:	9305      	str	r3, [sp, #20]
 800a91c:	2300      	movs	r3, #0
 800a91e:	4649      	mov	r1, r9
 800a920:	461f      	mov	r7, r3
 800a922:	1136      	asrs	r6, r6, #4
 800a924:	2e01      	cmp	r6, #1
 800a926:	dc21      	bgt.n	800a96c <_strtod_l+0x514>
 800a928:	b10b      	cbz	r3, 800a92e <_strtod_l+0x4d6>
 800a92a:	4680      	mov	r8, r0
 800a92c:	4689      	mov	r9, r1
 800a92e:	4b2f      	ldr	r3, [pc, #188]	; (800a9ec <_strtod_l+0x594>)
 800a930:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a934:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a938:	4642      	mov	r2, r8
 800a93a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a93e:	464b      	mov	r3, r9
 800a940:	f7f5 fdd4 	bl	80004ec <__aeabi_dmul>
 800a944:	4b26      	ldr	r3, [pc, #152]	; (800a9e0 <_strtod_l+0x588>)
 800a946:	460a      	mov	r2, r1
 800a948:	400b      	ands	r3, r1
 800a94a:	4929      	ldr	r1, [pc, #164]	; (800a9f0 <_strtod_l+0x598>)
 800a94c:	4680      	mov	r8, r0
 800a94e:	428b      	cmp	r3, r1
 800a950:	d8b9      	bhi.n	800a8c6 <_strtod_l+0x46e>
 800a952:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a956:	428b      	cmp	r3, r1
 800a958:	bf86      	itte	hi
 800a95a:	f04f 38ff 	movhi.w	r8, #4294967295
 800a95e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a9f4 <_strtod_l+0x59c>
 800a962:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a966:	2300      	movs	r3, #0
 800a968:	9305      	str	r3, [sp, #20]
 800a96a:	e07f      	b.n	800aa6c <_strtod_l+0x614>
 800a96c:	07f2      	lsls	r2, r6, #31
 800a96e:	d505      	bpl.n	800a97c <_strtod_l+0x524>
 800a970:	9b05      	ldr	r3, [sp, #20]
 800a972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a976:	f7f5 fdb9 	bl	80004ec <__aeabi_dmul>
 800a97a:	2301      	movs	r3, #1
 800a97c:	9a05      	ldr	r2, [sp, #20]
 800a97e:	3701      	adds	r7, #1
 800a980:	3208      	adds	r2, #8
 800a982:	1076      	asrs	r6, r6, #1
 800a984:	9205      	str	r2, [sp, #20]
 800a986:	e7cd      	b.n	800a924 <_strtod_l+0x4cc>
 800a988:	d0ed      	beq.n	800a966 <_strtod_l+0x50e>
 800a98a:	4276      	negs	r6, r6
 800a98c:	f016 020f 	ands.w	r2, r6, #15
 800a990:	d00a      	beq.n	800a9a8 <_strtod_l+0x550>
 800a992:	4b15      	ldr	r3, [pc, #84]	; (800a9e8 <_strtod_l+0x590>)
 800a994:	4640      	mov	r0, r8
 800a996:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a99a:	4649      	mov	r1, r9
 800a99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a0:	f7f5 fece 	bl	8000740 <__aeabi_ddiv>
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	4689      	mov	r9, r1
 800a9a8:	1136      	asrs	r6, r6, #4
 800a9aa:	d0dc      	beq.n	800a966 <_strtod_l+0x50e>
 800a9ac:	2e1f      	cmp	r6, #31
 800a9ae:	dd23      	ble.n	800a9f8 <_strtod_l+0x5a0>
 800a9b0:	f04f 0b00 	mov.w	fp, #0
 800a9b4:	f8cd b010 	str.w	fp, [sp, #16]
 800a9b8:	f8cd b020 	str.w	fp, [sp, #32]
 800a9bc:	f8cd b018 	str.w	fp, [sp, #24]
 800a9c0:	2322      	movs	r3, #34	; 0x22
 800a9c2:	f04f 0800 	mov.w	r8, #0
 800a9c6:	f04f 0900 	mov.w	r9, #0
 800a9ca:	f8ca 3000 	str.w	r3, [sl]
 800a9ce:	e789      	b.n	800a8e4 <_strtod_l+0x48c>
 800a9d0:	0800f039 	.word	0x0800f039
 800a9d4:	0800f07c 	.word	0x0800f07c
 800a9d8:	0800f031 	.word	0x0800f031
 800a9dc:	0800f1bc 	.word	0x0800f1bc
 800a9e0:	7ff00000 	.word	0x7ff00000
 800a9e4:	0800f468 	.word	0x0800f468
 800a9e8:	0800f348 	.word	0x0800f348
 800a9ec:	0800f320 	.word	0x0800f320
 800a9f0:	7ca00000 	.word	0x7ca00000
 800a9f4:	7fefffff 	.word	0x7fefffff
 800a9f8:	f016 0310 	ands.w	r3, r6, #16
 800a9fc:	bf18      	it	ne
 800a9fe:	236a      	movne	r3, #106	; 0x6a
 800aa00:	4640      	mov	r0, r8
 800aa02:	9305      	str	r3, [sp, #20]
 800aa04:	4649      	mov	r1, r9
 800aa06:	2300      	movs	r3, #0
 800aa08:	4fb0      	ldr	r7, [pc, #704]	; (800accc <_strtod_l+0x874>)
 800aa0a:	07f2      	lsls	r2, r6, #31
 800aa0c:	d504      	bpl.n	800aa18 <_strtod_l+0x5c0>
 800aa0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa12:	f7f5 fd6b 	bl	80004ec <__aeabi_dmul>
 800aa16:	2301      	movs	r3, #1
 800aa18:	1076      	asrs	r6, r6, #1
 800aa1a:	f107 0708 	add.w	r7, r7, #8
 800aa1e:	d1f4      	bne.n	800aa0a <_strtod_l+0x5b2>
 800aa20:	b10b      	cbz	r3, 800aa26 <_strtod_l+0x5ce>
 800aa22:	4680      	mov	r8, r0
 800aa24:	4689      	mov	r9, r1
 800aa26:	9b05      	ldr	r3, [sp, #20]
 800aa28:	b1c3      	cbz	r3, 800aa5c <_strtod_l+0x604>
 800aa2a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800aa2e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	4649      	mov	r1, r9
 800aa36:	dd11      	ble.n	800aa5c <_strtod_l+0x604>
 800aa38:	2b1f      	cmp	r3, #31
 800aa3a:	f340 8127 	ble.w	800ac8c <_strtod_l+0x834>
 800aa3e:	2b34      	cmp	r3, #52	; 0x34
 800aa40:	bfd8      	it	le
 800aa42:	f04f 33ff 	movle.w	r3, #4294967295
 800aa46:	f04f 0800 	mov.w	r8, #0
 800aa4a:	bfcf      	iteee	gt
 800aa4c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800aa50:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800aa54:	fa03 f202 	lslle.w	r2, r3, r2
 800aa58:	ea02 0901 	andle.w	r9, r2, r1
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	2300      	movs	r3, #0
 800aa60:	4640      	mov	r0, r8
 800aa62:	4649      	mov	r1, r9
 800aa64:	f7f5 ffaa 	bl	80009bc <__aeabi_dcmpeq>
 800aa68:	2800      	cmp	r0, #0
 800aa6a:	d1a1      	bne.n	800a9b0 <_strtod_l+0x558>
 800aa6c:	9b06      	ldr	r3, [sp, #24]
 800aa6e:	465a      	mov	r2, fp
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	4650      	mov	r0, sl
 800aa74:	4623      	mov	r3, r4
 800aa76:	9908      	ldr	r1, [sp, #32]
 800aa78:	f001 fe0e 	bl	800c698 <__s2b>
 800aa7c:	9008      	str	r0, [sp, #32]
 800aa7e:	2800      	cmp	r0, #0
 800aa80:	f43f af21 	beq.w	800a8c6 <_strtod_l+0x46e>
 800aa84:	9b04      	ldr	r3, [sp, #16]
 800aa86:	f04f 0b00 	mov.w	fp, #0
 800aa8a:	1b5d      	subs	r5, r3, r5
 800aa8c:	9b07      	ldr	r3, [sp, #28]
 800aa8e:	f8cd b010 	str.w	fp, [sp, #16]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	bfb4      	ite	lt
 800aa96:	462b      	movlt	r3, r5
 800aa98:	2300      	movge	r3, #0
 800aa9a:	930e      	str	r3, [sp, #56]	; 0x38
 800aa9c:	9b07      	ldr	r3, [sp, #28]
 800aa9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aaa2:	9314      	str	r3, [sp, #80]	; 0x50
 800aaa4:	9b08      	ldr	r3, [sp, #32]
 800aaa6:	4650      	mov	r0, sl
 800aaa8:	6859      	ldr	r1, [r3, #4]
 800aaaa:	f001 fd4d 	bl	800c548 <_Balloc>
 800aaae:	9006      	str	r0, [sp, #24]
 800aab0:	2800      	cmp	r0, #0
 800aab2:	f43f af10 	beq.w	800a8d6 <_strtod_l+0x47e>
 800aab6:	9b08      	ldr	r3, [sp, #32]
 800aab8:	300c      	adds	r0, #12
 800aaba:	691a      	ldr	r2, [r3, #16]
 800aabc:	f103 010c 	add.w	r1, r3, #12
 800aac0:	3202      	adds	r2, #2
 800aac2:	0092      	lsls	r2, r2, #2
 800aac4:	f7fe fdf4 	bl	80096b0 <memcpy>
 800aac8:	ab1c      	add	r3, sp, #112	; 0x70
 800aaca:	9301      	str	r3, [sp, #4]
 800aacc:	ab1b      	add	r3, sp, #108	; 0x6c
 800aace:	9300      	str	r3, [sp, #0]
 800aad0:	4642      	mov	r2, r8
 800aad2:	464b      	mov	r3, r9
 800aad4:	4650      	mov	r0, sl
 800aad6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800aada:	f002 f91f 	bl	800cd1c <__d2b>
 800aade:	901a      	str	r0, [sp, #104]	; 0x68
 800aae0:	2800      	cmp	r0, #0
 800aae2:	f43f aef8 	beq.w	800a8d6 <_strtod_l+0x47e>
 800aae6:	2101      	movs	r1, #1
 800aae8:	4650      	mov	r0, sl
 800aaea:	f001 fe6d 	bl	800c7c8 <__i2b>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	9004      	str	r0, [sp, #16]
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	f43f aeef 	beq.w	800a8d6 <_strtod_l+0x47e>
 800aaf8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800aafa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800aafc:	2d00      	cmp	r5, #0
 800aafe:	bfab      	itete	ge
 800ab00:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800ab02:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800ab04:	18ee      	addge	r6, r5, r3
 800ab06:	1b5c      	sublt	r4, r3, r5
 800ab08:	9b05      	ldr	r3, [sp, #20]
 800ab0a:	bfa8      	it	ge
 800ab0c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800ab0e:	eba5 0503 	sub.w	r5, r5, r3
 800ab12:	4415      	add	r5, r2
 800ab14:	4b6e      	ldr	r3, [pc, #440]	; (800acd0 <_strtod_l+0x878>)
 800ab16:	f105 35ff 	add.w	r5, r5, #4294967295
 800ab1a:	bfb8      	it	lt
 800ab1c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800ab1e:	429d      	cmp	r5, r3
 800ab20:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ab24:	f280 80c4 	bge.w	800acb0 <_strtod_l+0x858>
 800ab28:	1b5b      	subs	r3, r3, r5
 800ab2a:	2b1f      	cmp	r3, #31
 800ab2c:	f04f 0701 	mov.w	r7, #1
 800ab30:	eba2 0203 	sub.w	r2, r2, r3
 800ab34:	f300 80b1 	bgt.w	800ac9a <_strtod_l+0x842>
 800ab38:	2500      	movs	r5, #0
 800ab3a:	fa07 f303 	lsl.w	r3, r7, r3
 800ab3e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab40:	18b7      	adds	r7, r6, r2
 800ab42:	9b05      	ldr	r3, [sp, #20]
 800ab44:	42be      	cmp	r6, r7
 800ab46:	4414      	add	r4, r2
 800ab48:	441c      	add	r4, r3
 800ab4a:	4633      	mov	r3, r6
 800ab4c:	bfa8      	it	ge
 800ab4e:	463b      	movge	r3, r7
 800ab50:	42a3      	cmp	r3, r4
 800ab52:	bfa8      	it	ge
 800ab54:	4623      	movge	r3, r4
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	bfc2      	ittt	gt
 800ab5a:	1aff      	subgt	r7, r7, r3
 800ab5c:	1ae4      	subgt	r4, r4, r3
 800ab5e:	1af6      	subgt	r6, r6, r3
 800ab60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	dd17      	ble.n	800ab96 <_strtod_l+0x73e>
 800ab66:	461a      	mov	r2, r3
 800ab68:	4650      	mov	r0, sl
 800ab6a:	9904      	ldr	r1, [sp, #16]
 800ab6c:	f001 feea 	bl	800c944 <__pow5mult>
 800ab70:	9004      	str	r0, [sp, #16]
 800ab72:	2800      	cmp	r0, #0
 800ab74:	f43f aeaf 	beq.w	800a8d6 <_strtod_l+0x47e>
 800ab78:	4601      	mov	r1, r0
 800ab7a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ab7c:	4650      	mov	r0, sl
 800ab7e:	f001 fe39 	bl	800c7f4 <__multiply>
 800ab82:	9009      	str	r0, [sp, #36]	; 0x24
 800ab84:	2800      	cmp	r0, #0
 800ab86:	f43f aea6 	beq.w	800a8d6 <_strtod_l+0x47e>
 800ab8a:	4650      	mov	r0, sl
 800ab8c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ab8e:	f001 fd1b 	bl	800c5c8 <_Bfree>
 800ab92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab94:	931a      	str	r3, [sp, #104]	; 0x68
 800ab96:	2f00      	cmp	r7, #0
 800ab98:	f300 808e 	bgt.w	800acb8 <_strtod_l+0x860>
 800ab9c:	9b07      	ldr	r3, [sp, #28]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	dd08      	ble.n	800abb4 <_strtod_l+0x75c>
 800aba2:	4650      	mov	r0, sl
 800aba4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aba6:	9906      	ldr	r1, [sp, #24]
 800aba8:	f001 fecc 	bl	800c944 <__pow5mult>
 800abac:	9006      	str	r0, [sp, #24]
 800abae:	2800      	cmp	r0, #0
 800abb0:	f43f ae91 	beq.w	800a8d6 <_strtod_l+0x47e>
 800abb4:	2c00      	cmp	r4, #0
 800abb6:	dd08      	ble.n	800abca <_strtod_l+0x772>
 800abb8:	4622      	mov	r2, r4
 800abba:	4650      	mov	r0, sl
 800abbc:	9906      	ldr	r1, [sp, #24]
 800abbe:	f001 ff1b 	bl	800c9f8 <__lshift>
 800abc2:	9006      	str	r0, [sp, #24]
 800abc4:	2800      	cmp	r0, #0
 800abc6:	f43f ae86 	beq.w	800a8d6 <_strtod_l+0x47e>
 800abca:	2e00      	cmp	r6, #0
 800abcc:	dd08      	ble.n	800abe0 <_strtod_l+0x788>
 800abce:	4632      	mov	r2, r6
 800abd0:	4650      	mov	r0, sl
 800abd2:	9904      	ldr	r1, [sp, #16]
 800abd4:	f001 ff10 	bl	800c9f8 <__lshift>
 800abd8:	9004      	str	r0, [sp, #16]
 800abda:	2800      	cmp	r0, #0
 800abdc:	f43f ae7b 	beq.w	800a8d6 <_strtod_l+0x47e>
 800abe0:	4650      	mov	r0, sl
 800abe2:	9a06      	ldr	r2, [sp, #24]
 800abe4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800abe6:	f001 ff93 	bl	800cb10 <__mdiff>
 800abea:	4683      	mov	fp, r0
 800abec:	2800      	cmp	r0, #0
 800abee:	f43f ae72 	beq.w	800a8d6 <_strtod_l+0x47e>
 800abf2:	2400      	movs	r4, #0
 800abf4:	68c3      	ldr	r3, [r0, #12]
 800abf6:	9904      	ldr	r1, [sp, #16]
 800abf8:	60c4      	str	r4, [r0, #12]
 800abfa:	930b      	str	r3, [sp, #44]	; 0x2c
 800abfc:	f001 ff6c 	bl	800cad8 <__mcmp>
 800ac00:	42a0      	cmp	r0, r4
 800ac02:	da6b      	bge.n	800acdc <_strtod_l+0x884>
 800ac04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac06:	ea53 0308 	orrs.w	r3, r3, r8
 800ac0a:	f040 8091 	bne.w	800ad30 <_strtod_l+0x8d8>
 800ac0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	f040 808c 	bne.w	800ad30 <_strtod_l+0x8d8>
 800ac18:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ac1c:	0d1b      	lsrs	r3, r3, #20
 800ac1e:	051b      	lsls	r3, r3, #20
 800ac20:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ac24:	f240 8084 	bls.w	800ad30 <_strtod_l+0x8d8>
 800ac28:	f8db 3014 	ldr.w	r3, [fp, #20]
 800ac2c:	b91b      	cbnz	r3, 800ac36 <_strtod_l+0x7de>
 800ac2e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800ac32:	2b01      	cmp	r3, #1
 800ac34:	dd7c      	ble.n	800ad30 <_strtod_l+0x8d8>
 800ac36:	4659      	mov	r1, fp
 800ac38:	2201      	movs	r2, #1
 800ac3a:	4650      	mov	r0, sl
 800ac3c:	f001 fedc 	bl	800c9f8 <__lshift>
 800ac40:	9904      	ldr	r1, [sp, #16]
 800ac42:	4683      	mov	fp, r0
 800ac44:	f001 ff48 	bl	800cad8 <__mcmp>
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	dd71      	ble.n	800ad30 <_strtod_l+0x8d8>
 800ac4c:	9905      	ldr	r1, [sp, #20]
 800ac4e:	464b      	mov	r3, r9
 800ac50:	4a20      	ldr	r2, [pc, #128]	; (800acd4 <_strtod_l+0x87c>)
 800ac52:	2900      	cmp	r1, #0
 800ac54:	f000 808c 	beq.w	800ad70 <_strtod_l+0x918>
 800ac58:	ea02 0109 	and.w	r1, r2, r9
 800ac5c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ac60:	f300 8086 	bgt.w	800ad70 <_strtod_l+0x918>
 800ac64:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ac68:	f77f aeaa 	ble.w	800a9c0 <_strtod_l+0x568>
 800ac6c:	4640      	mov	r0, r8
 800ac6e:	4649      	mov	r1, r9
 800ac70:	4b19      	ldr	r3, [pc, #100]	; (800acd8 <_strtod_l+0x880>)
 800ac72:	2200      	movs	r2, #0
 800ac74:	f7f5 fc3a 	bl	80004ec <__aeabi_dmul>
 800ac78:	460b      	mov	r3, r1
 800ac7a:	4303      	orrs	r3, r0
 800ac7c:	bf08      	it	eq
 800ac7e:	2322      	moveq	r3, #34	; 0x22
 800ac80:	4680      	mov	r8, r0
 800ac82:	4689      	mov	r9, r1
 800ac84:	bf08      	it	eq
 800ac86:	f8ca 3000 	streq.w	r3, [sl]
 800ac8a:	e62f      	b.n	800a8ec <_strtod_l+0x494>
 800ac8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ac90:	fa02 f303 	lsl.w	r3, r2, r3
 800ac94:	ea03 0808 	and.w	r8, r3, r8
 800ac98:	e6e0      	b.n	800aa5c <_strtod_l+0x604>
 800ac9a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800ac9e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800aca2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800aca6:	35e2      	adds	r5, #226	; 0xe2
 800aca8:	fa07 f505 	lsl.w	r5, r7, r5
 800acac:	970f      	str	r7, [sp, #60]	; 0x3c
 800acae:	e747      	b.n	800ab40 <_strtod_l+0x6e8>
 800acb0:	2301      	movs	r3, #1
 800acb2:	2500      	movs	r5, #0
 800acb4:	930f      	str	r3, [sp, #60]	; 0x3c
 800acb6:	e743      	b.n	800ab40 <_strtod_l+0x6e8>
 800acb8:	463a      	mov	r2, r7
 800acba:	4650      	mov	r0, sl
 800acbc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800acbe:	f001 fe9b 	bl	800c9f8 <__lshift>
 800acc2:	901a      	str	r0, [sp, #104]	; 0x68
 800acc4:	2800      	cmp	r0, #0
 800acc6:	f47f af69 	bne.w	800ab9c <_strtod_l+0x744>
 800acca:	e604      	b.n	800a8d6 <_strtod_l+0x47e>
 800accc:	0800f090 	.word	0x0800f090
 800acd0:	fffffc02 	.word	0xfffffc02
 800acd4:	7ff00000 	.word	0x7ff00000
 800acd8:	39500000 	.word	0x39500000
 800acdc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800ace0:	d165      	bne.n	800adae <_strtod_l+0x956>
 800ace2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ace4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ace8:	b35a      	cbz	r2, 800ad42 <_strtod_l+0x8ea>
 800acea:	4a99      	ldr	r2, [pc, #612]	; (800af50 <_strtod_l+0xaf8>)
 800acec:	4293      	cmp	r3, r2
 800acee:	d12b      	bne.n	800ad48 <_strtod_l+0x8f0>
 800acf0:	9b05      	ldr	r3, [sp, #20]
 800acf2:	4641      	mov	r1, r8
 800acf4:	b303      	cbz	r3, 800ad38 <_strtod_l+0x8e0>
 800acf6:	464a      	mov	r2, r9
 800acf8:	4b96      	ldr	r3, [pc, #600]	; (800af54 <_strtod_l+0xafc>)
 800acfa:	4013      	ands	r3, r2
 800acfc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ad00:	f04f 32ff 	mov.w	r2, #4294967295
 800ad04:	d81b      	bhi.n	800ad3e <_strtod_l+0x8e6>
 800ad06:	0d1b      	lsrs	r3, r3, #20
 800ad08:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ad0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad10:	4299      	cmp	r1, r3
 800ad12:	d119      	bne.n	800ad48 <_strtod_l+0x8f0>
 800ad14:	4b90      	ldr	r3, [pc, #576]	; (800af58 <_strtod_l+0xb00>)
 800ad16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d102      	bne.n	800ad22 <_strtod_l+0x8ca>
 800ad1c:	3101      	adds	r1, #1
 800ad1e:	f43f adda 	beq.w	800a8d6 <_strtod_l+0x47e>
 800ad22:	f04f 0800 	mov.w	r8, #0
 800ad26:	4b8b      	ldr	r3, [pc, #556]	; (800af54 <_strtod_l+0xafc>)
 800ad28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad2a:	401a      	ands	r2, r3
 800ad2c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800ad30:	9b05      	ldr	r3, [sp, #20]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d19a      	bne.n	800ac6c <_strtod_l+0x814>
 800ad36:	e5d9      	b.n	800a8ec <_strtod_l+0x494>
 800ad38:	f04f 33ff 	mov.w	r3, #4294967295
 800ad3c:	e7e8      	b.n	800ad10 <_strtod_l+0x8b8>
 800ad3e:	4613      	mov	r3, r2
 800ad40:	e7e6      	b.n	800ad10 <_strtod_l+0x8b8>
 800ad42:	ea53 0308 	orrs.w	r3, r3, r8
 800ad46:	d081      	beq.n	800ac4c <_strtod_l+0x7f4>
 800ad48:	b1e5      	cbz	r5, 800ad84 <_strtod_l+0x92c>
 800ad4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad4c:	421d      	tst	r5, r3
 800ad4e:	d0ef      	beq.n	800ad30 <_strtod_l+0x8d8>
 800ad50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad52:	4640      	mov	r0, r8
 800ad54:	4649      	mov	r1, r9
 800ad56:	9a05      	ldr	r2, [sp, #20]
 800ad58:	b1c3      	cbz	r3, 800ad8c <_strtod_l+0x934>
 800ad5a:	f7ff fb59 	bl	800a410 <sulp>
 800ad5e:	4602      	mov	r2, r0
 800ad60:	460b      	mov	r3, r1
 800ad62:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad66:	f7f5 fa0b 	bl	8000180 <__adddf3>
 800ad6a:	4680      	mov	r8, r0
 800ad6c:	4689      	mov	r9, r1
 800ad6e:	e7df      	b.n	800ad30 <_strtod_l+0x8d8>
 800ad70:	4013      	ands	r3, r2
 800ad72:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ad76:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800ad7a:	f04f 38ff 	mov.w	r8, #4294967295
 800ad7e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800ad82:	e7d5      	b.n	800ad30 <_strtod_l+0x8d8>
 800ad84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad86:	ea13 0f08 	tst.w	r3, r8
 800ad8a:	e7e0      	b.n	800ad4e <_strtod_l+0x8f6>
 800ad8c:	f7ff fb40 	bl	800a410 <sulp>
 800ad90:	4602      	mov	r2, r0
 800ad92:	460b      	mov	r3, r1
 800ad94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad98:	f7f5 f9f0 	bl	800017c <__aeabi_dsub>
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	2300      	movs	r3, #0
 800ada0:	4680      	mov	r8, r0
 800ada2:	4689      	mov	r9, r1
 800ada4:	f7f5 fe0a 	bl	80009bc <__aeabi_dcmpeq>
 800ada8:	2800      	cmp	r0, #0
 800adaa:	d0c1      	beq.n	800ad30 <_strtod_l+0x8d8>
 800adac:	e608      	b.n	800a9c0 <_strtod_l+0x568>
 800adae:	4658      	mov	r0, fp
 800adb0:	9904      	ldr	r1, [sp, #16]
 800adb2:	f002 f80f 	bl	800cdd4 <__ratio>
 800adb6:	2200      	movs	r2, #0
 800adb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800adbc:	4606      	mov	r6, r0
 800adbe:	460f      	mov	r7, r1
 800adc0:	f7f5 fe10 	bl	80009e4 <__aeabi_dcmple>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	d070      	beq.n	800aeaa <_strtod_l+0xa52>
 800adc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d042      	beq.n	800ae54 <_strtod_l+0x9fc>
 800adce:	2600      	movs	r6, #0
 800add0:	4f62      	ldr	r7, [pc, #392]	; (800af5c <_strtod_l+0xb04>)
 800add2:	4d62      	ldr	r5, [pc, #392]	; (800af5c <_strtod_l+0xb04>)
 800add4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800add6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adda:	0d1b      	lsrs	r3, r3, #20
 800addc:	051b      	lsls	r3, r3, #20
 800adde:	930f      	str	r3, [sp, #60]	; 0x3c
 800ade0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ade2:	4b5f      	ldr	r3, [pc, #380]	; (800af60 <_strtod_l+0xb08>)
 800ade4:	429a      	cmp	r2, r3
 800ade6:	f040 80c3 	bne.w	800af70 <_strtod_l+0xb18>
 800adea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adec:	4640      	mov	r0, r8
 800adee:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800adf2:	4649      	mov	r1, r9
 800adf4:	f001 ff18 	bl	800cc28 <__ulp>
 800adf8:	4602      	mov	r2, r0
 800adfa:	460b      	mov	r3, r1
 800adfc:	4630      	mov	r0, r6
 800adfe:	4639      	mov	r1, r7
 800ae00:	f7f5 fb74 	bl	80004ec <__aeabi_dmul>
 800ae04:	4642      	mov	r2, r8
 800ae06:	464b      	mov	r3, r9
 800ae08:	f7f5 f9ba 	bl	8000180 <__adddf3>
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	4951      	ldr	r1, [pc, #324]	; (800af54 <_strtod_l+0xafc>)
 800ae10:	4a54      	ldr	r2, [pc, #336]	; (800af64 <_strtod_l+0xb0c>)
 800ae12:	4019      	ands	r1, r3
 800ae14:	4291      	cmp	r1, r2
 800ae16:	4680      	mov	r8, r0
 800ae18:	d95d      	bls.n	800aed6 <_strtod_l+0xa7e>
 800ae1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae1c:	4b4e      	ldr	r3, [pc, #312]	; (800af58 <_strtod_l+0xb00>)
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d103      	bne.n	800ae2a <_strtod_l+0x9d2>
 800ae22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae24:	3301      	adds	r3, #1
 800ae26:	f43f ad56 	beq.w	800a8d6 <_strtod_l+0x47e>
 800ae2a:	f04f 38ff 	mov.w	r8, #4294967295
 800ae2e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800af58 <_strtod_l+0xb00>
 800ae32:	4650      	mov	r0, sl
 800ae34:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ae36:	f001 fbc7 	bl	800c5c8 <_Bfree>
 800ae3a:	4650      	mov	r0, sl
 800ae3c:	9906      	ldr	r1, [sp, #24]
 800ae3e:	f001 fbc3 	bl	800c5c8 <_Bfree>
 800ae42:	4650      	mov	r0, sl
 800ae44:	9904      	ldr	r1, [sp, #16]
 800ae46:	f001 fbbf 	bl	800c5c8 <_Bfree>
 800ae4a:	4659      	mov	r1, fp
 800ae4c:	4650      	mov	r0, sl
 800ae4e:	f001 fbbb 	bl	800c5c8 <_Bfree>
 800ae52:	e627      	b.n	800aaa4 <_strtod_l+0x64c>
 800ae54:	f1b8 0f00 	cmp.w	r8, #0
 800ae58:	d119      	bne.n	800ae8e <_strtod_l+0xa36>
 800ae5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ae60:	b9e3      	cbnz	r3, 800ae9c <_strtod_l+0xa44>
 800ae62:	2200      	movs	r2, #0
 800ae64:	4630      	mov	r0, r6
 800ae66:	4639      	mov	r1, r7
 800ae68:	4b3c      	ldr	r3, [pc, #240]	; (800af5c <_strtod_l+0xb04>)
 800ae6a:	f7f5 fdb1 	bl	80009d0 <__aeabi_dcmplt>
 800ae6e:	b9c8      	cbnz	r0, 800aea4 <_strtod_l+0xa4c>
 800ae70:	2200      	movs	r2, #0
 800ae72:	4630      	mov	r0, r6
 800ae74:	4639      	mov	r1, r7
 800ae76:	4b3c      	ldr	r3, [pc, #240]	; (800af68 <_strtod_l+0xb10>)
 800ae78:	f7f5 fb38 	bl	80004ec <__aeabi_dmul>
 800ae7c:	4604      	mov	r4, r0
 800ae7e:	460d      	mov	r5, r1
 800ae80:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800ae84:	9416      	str	r4, [sp, #88]	; 0x58
 800ae86:	9317      	str	r3, [sp, #92]	; 0x5c
 800ae88:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800ae8c:	e7a2      	b.n	800add4 <_strtod_l+0x97c>
 800ae8e:	f1b8 0f01 	cmp.w	r8, #1
 800ae92:	d103      	bne.n	800ae9c <_strtod_l+0xa44>
 800ae94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	f43f ad92 	beq.w	800a9c0 <_strtod_l+0x568>
 800ae9c:	2600      	movs	r6, #0
 800ae9e:	2400      	movs	r4, #0
 800aea0:	4f32      	ldr	r7, [pc, #200]	; (800af6c <_strtod_l+0xb14>)
 800aea2:	e796      	b.n	800add2 <_strtod_l+0x97a>
 800aea4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800aea6:	4d30      	ldr	r5, [pc, #192]	; (800af68 <_strtod_l+0xb10>)
 800aea8:	e7ea      	b.n	800ae80 <_strtod_l+0xa28>
 800aeaa:	4b2f      	ldr	r3, [pc, #188]	; (800af68 <_strtod_l+0xb10>)
 800aeac:	2200      	movs	r2, #0
 800aeae:	4630      	mov	r0, r6
 800aeb0:	4639      	mov	r1, r7
 800aeb2:	f7f5 fb1b 	bl	80004ec <__aeabi_dmul>
 800aeb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aeb8:	4604      	mov	r4, r0
 800aeba:	460d      	mov	r5, r1
 800aebc:	b933      	cbnz	r3, 800aecc <_strtod_l+0xa74>
 800aebe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aec2:	9010      	str	r0, [sp, #64]	; 0x40
 800aec4:	9311      	str	r3, [sp, #68]	; 0x44
 800aec6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800aeca:	e783      	b.n	800add4 <_strtod_l+0x97c>
 800aecc:	4602      	mov	r2, r0
 800aece:	460b      	mov	r3, r1
 800aed0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800aed4:	e7f7      	b.n	800aec6 <_strtod_l+0xa6e>
 800aed6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800aeda:	9b05      	ldr	r3, [sp, #20]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d1a8      	bne.n	800ae32 <_strtod_l+0x9da>
 800aee0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aee4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aee6:	0d1b      	lsrs	r3, r3, #20
 800aee8:	051b      	lsls	r3, r3, #20
 800aeea:	429a      	cmp	r2, r3
 800aeec:	d1a1      	bne.n	800ae32 <_strtod_l+0x9da>
 800aeee:	4620      	mov	r0, r4
 800aef0:	4629      	mov	r1, r5
 800aef2:	f7f6 f917 	bl	8001124 <__aeabi_d2lz>
 800aef6:	f7f5 facb 	bl	8000490 <__aeabi_l2d>
 800aefa:	4602      	mov	r2, r0
 800aefc:	460b      	mov	r3, r1
 800aefe:	4620      	mov	r0, r4
 800af00:	4629      	mov	r1, r5
 800af02:	f7f5 f93b 	bl	800017c <__aeabi_dsub>
 800af06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800af08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af0c:	ea43 0308 	orr.w	r3, r3, r8
 800af10:	4313      	orrs	r3, r2
 800af12:	4604      	mov	r4, r0
 800af14:	460d      	mov	r5, r1
 800af16:	d066      	beq.n	800afe6 <_strtod_l+0xb8e>
 800af18:	a309      	add	r3, pc, #36	; (adr r3, 800af40 <_strtod_l+0xae8>)
 800af1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1e:	f7f5 fd57 	bl	80009d0 <__aeabi_dcmplt>
 800af22:	2800      	cmp	r0, #0
 800af24:	f47f ace2 	bne.w	800a8ec <_strtod_l+0x494>
 800af28:	a307      	add	r3, pc, #28	; (adr r3, 800af48 <_strtod_l+0xaf0>)
 800af2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af2e:	4620      	mov	r0, r4
 800af30:	4629      	mov	r1, r5
 800af32:	f7f5 fd6b 	bl	8000a0c <__aeabi_dcmpgt>
 800af36:	2800      	cmp	r0, #0
 800af38:	f43f af7b 	beq.w	800ae32 <_strtod_l+0x9da>
 800af3c:	e4d6      	b.n	800a8ec <_strtod_l+0x494>
 800af3e:	bf00      	nop
 800af40:	94a03595 	.word	0x94a03595
 800af44:	3fdfffff 	.word	0x3fdfffff
 800af48:	35afe535 	.word	0x35afe535
 800af4c:	3fe00000 	.word	0x3fe00000
 800af50:	000fffff 	.word	0x000fffff
 800af54:	7ff00000 	.word	0x7ff00000
 800af58:	7fefffff 	.word	0x7fefffff
 800af5c:	3ff00000 	.word	0x3ff00000
 800af60:	7fe00000 	.word	0x7fe00000
 800af64:	7c9fffff 	.word	0x7c9fffff
 800af68:	3fe00000 	.word	0x3fe00000
 800af6c:	bff00000 	.word	0xbff00000
 800af70:	9b05      	ldr	r3, [sp, #20]
 800af72:	b313      	cbz	r3, 800afba <_strtod_l+0xb62>
 800af74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af76:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800af7a:	d81e      	bhi.n	800afba <_strtod_l+0xb62>
 800af7c:	a326      	add	r3, pc, #152	; (adr r3, 800b018 <_strtod_l+0xbc0>)
 800af7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af82:	4620      	mov	r0, r4
 800af84:	4629      	mov	r1, r5
 800af86:	f7f5 fd2d 	bl	80009e4 <__aeabi_dcmple>
 800af8a:	b190      	cbz	r0, 800afb2 <_strtod_l+0xb5a>
 800af8c:	4629      	mov	r1, r5
 800af8e:	4620      	mov	r0, r4
 800af90:	f7f5 fd84 	bl	8000a9c <__aeabi_d2uiz>
 800af94:	2801      	cmp	r0, #1
 800af96:	bf38      	it	cc
 800af98:	2001      	movcc	r0, #1
 800af9a:	f7f5 fa2d 	bl	80003f8 <__aeabi_ui2d>
 800af9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afa0:	4604      	mov	r4, r0
 800afa2:	460d      	mov	r5, r1
 800afa4:	b9d3      	cbnz	r3, 800afdc <_strtod_l+0xb84>
 800afa6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800afaa:	9012      	str	r0, [sp, #72]	; 0x48
 800afac:	9313      	str	r3, [sp, #76]	; 0x4c
 800afae:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800afb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800afb4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800afb8:	1a9f      	subs	r7, r3, r2
 800afba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afbe:	f001 fe33 	bl	800cc28 <__ulp>
 800afc2:	4602      	mov	r2, r0
 800afc4:	460b      	mov	r3, r1
 800afc6:	4630      	mov	r0, r6
 800afc8:	4639      	mov	r1, r7
 800afca:	f7f5 fa8f 	bl	80004ec <__aeabi_dmul>
 800afce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800afd2:	f7f5 f8d5 	bl	8000180 <__adddf3>
 800afd6:	4680      	mov	r8, r0
 800afd8:	4689      	mov	r9, r1
 800afda:	e77e      	b.n	800aeda <_strtod_l+0xa82>
 800afdc:	4602      	mov	r2, r0
 800afde:	460b      	mov	r3, r1
 800afe0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800afe4:	e7e3      	b.n	800afae <_strtod_l+0xb56>
 800afe6:	a30e      	add	r3, pc, #56	; (adr r3, 800b020 <_strtod_l+0xbc8>)
 800afe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afec:	f7f5 fcf0 	bl	80009d0 <__aeabi_dcmplt>
 800aff0:	e7a1      	b.n	800af36 <_strtod_l+0xade>
 800aff2:	2300      	movs	r3, #0
 800aff4:	930a      	str	r3, [sp, #40]	; 0x28
 800aff6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aff8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800affa:	6013      	str	r3, [r2, #0]
 800affc:	f7ff ba71 	b.w	800a4e2 <_strtod_l+0x8a>
 800b000:	2a65      	cmp	r2, #101	; 0x65
 800b002:	f43f ab63 	beq.w	800a6cc <_strtod_l+0x274>
 800b006:	2a45      	cmp	r2, #69	; 0x45
 800b008:	f43f ab60 	beq.w	800a6cc <_strtod_l+0x274>
 800b00c:	2301      	movs	r3, #1
 800b00e:	f7ff bb95 	b.w	800a73c <_strtod_l+0x2e4>
 800b012:	bf00      	nop
 800b014:	f3af 8000 	nop.w
 800b018:	ffc00000 	.word	0xffc00000
 800b01c:	41dfffff 	.word	0x41dfffff
 800b020:	94a03595 	.word	0x94a03595
 800b024:	3fcfffff 	.word	0x3fcfffff

0800b028 <_strtod_r>:
 800b028:	4b01      	ldr	r3, [pc, #4]	; (800b030 <_strtod_r+0x8>)
 800b02a:	f7ff ba15 	b.w	800a458 <_strtod_l>
 800b02e:	bf00      	nop
 800b030:	20000090 	.word	0x20000090

0800b034 <_strtol_l.constprop.0>:
 800b034:	2b01      	cmp	r3, #1
 800b036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b03a:	4680      	mov	r8, r0
 800b03c:	d001      	beq.n	800b042 <_strtol_l.constprop.0+0xe>
 800b03e:	2b24      	cmp	r3, #36	; 0x24
 800b040:	d906      	bls.n	800b050 <_strtol_l.constprop.0+0x1c>
 800b042:	f7fe fb0b 	bl	800965c <__errno>
 800b046:	2316      	movs	r3, #22
 800b048:	6003      	str	r3, [r0, #0]
 800b04a:	2000      	movs	r0, #0
 800b04c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b050:	460d      	mov	r5, r1
 800b052:	4f35      	ldr	r7, [pc, #212]	; (800b128 <_strtol_l.constprop.0+0xf4>)
 800b054:	4628      	mov	r0, r5
 800b056:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b05a:	5de6      	ldrb	r6, [r4, r7]
 800b05c:	f016 0608 	ands.w	r6, r6, #8
 800b060:	d1f8      	bne.n	800b054 <_strtol_l.constprop.0+0x20>
 800b062:	2c2d      	cmp	r4, #45	; 0x2d
 800b064:	d12f      	bne.n	800b0c6 <_strtol_l.constprop.0+0x92>
 800b066:	2601      	movs	r6, #1
 800b068:	782c      	ldrb	r4, [r5, #0]
 800b06a:	1c85      	adds	r5, r0, #2
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d057      	beq.n	800b120 <_strtol_l.constprop.0+0xec>
 800b070:	2b10      	cmp	r3, #16
 800b072:	d109      	bne.n	800b088 <_strtol_l.constprop.0+0x54>
 800b074:	2c30      	cmp	r4, #48	; 0x30
 800b076:	d107      	bne.n	800b088 <_strtol_l.constprop.0+0x54>
 800b078:	7828      	ldrb	r0, [r5, #0]
 800b07a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b07e:	2858      	cmp	r0, #88	; 0x58
 800b080:	d149      	bne.n	800b116 <_strtol_l.constprop.0+0xe2>
 800b082:	2310      	movs	r3, #16
 800b084:	786c      	ldrb	r4, [r5, #1]
 800b086:	3502      	adds	r5, #2
 800b088:	2700      	movs	r7, #0
 800b08a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800b08e:	f10e 3eff 	add.w	lr, lr, #4294967295
 800b092:	fbbe f9f3 	udiv	r9, lr, r3
 800b096:	4638      	mov	r0, r7
 800b098:	fb03 ea19 	mls	sl, r3, r9, lr
 800b09c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b0a0:	f1bc 0f09 	cmp.w	ip, #9
 800b0a4:	d814      	bhi.n	800b0d0 <_strtol_l.constprop.0+0x9c>
 800b0a6:	4664      	mov	r4, ip
 800b0a8:	42a3      	cmp	r3, r4
 800b0aa:	dd22      	ble.n	800b0f2 <_strtol_l.constprop.0+0xbe>
 800b0ac:	2f00      	cmp	r7, #0
 800b0ae:	db1d      	blt.n	800b0ec <_strtol_l.constprop.0+0xb8>
 800b0b0:	4581      	cmp	r9, r0
 800b0b2:	d31b      	bcc.n	800b0ec <_strtol_l.constprop.0+0xb8>
 800b0b4:	d101      	bne.n	800b0ba <_strtol_l.constprop.0+0x86>
 800b0b6:	45a2      	cmp	sl, r4
 800b0b8:	db18      	blt.n	800b0ec <_strtol_l.constprop.0+0xb8>
 800b0ba:	2701      	movs	r7, #1
 800b0bc:	fb00 4003 	mla	r0, r0, r3, r4
 800b0c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b0c4:	e7ea      	b.n	800b09c <_strtol_l.constprop.0+0x68>
 800b0c6:	2c2b      	cmp	r4, #43	; 0x2b
 800b0c8:	bf04      	itt	eq
 800b0ca:	782c      	ldrbeq	r4, [r5, #0]
 800b0cc:	1c85      	addeq	r5, r0, #2
 800b0ce:	e7cd      	b.n	800b06c <_strtol_l.constprop.0+0x38>
 800b0d0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b0d4:	f1bc 0f19 	cmp.w	ip, #25
 800b0d8:	d801      	bhi.n	800b0de <_strtol_l.constprop.0+0xaa>
 800b0da:	3c37      	subs	r4, #55	; 0x37
 800b0dc:	e7e4      	b.n	800b0a8 <_strtol_l.constprop.0+0x74>
 800b0de:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b0e2:	f1bc 0f19 	cmp.w	ip, #25
 800b0e6:	d804      	bhi.n	800b0f2 <_strtol_l.constprop.0+0xbe>
 800b0e8:	3c57      	subs	r4, #87	; 0x57
 800b0ea:	e7dd      	b.n	800b0a8 <_strtol_l.constprop.0+0x74>
 800b0ec:	f04f 37ff 	mov.w	r7, #4294967295
 800b0f0:	e7e6      	b.n	800b0c0 <_strtol_l.constprop.0+0x8c>
 800b0f2:	2f00      	cmp	r7, #0
 800b0f4:	da07      	bge.n	800b106 <_strtol_l.constprop.0+0xd2>
 800b0f6:	2322      	movs	r3, #34	; 0x22
 800b0f8:	4670      	mov	r0, lr
 800b0fa:	f8c8 3000 	str.w	r3, [r8]
 800b0fe:	2a00      	cmp	r2, #0
 800b100:	d0a4      	beq.n	800b04c <_strtol_l.constprop.0+0x18>
 800b102:	1e69      	subs	r1, r5, #1
 800b104:	e005      	b.n	800b112 <_strtol_l.constprop.0+0xde>
 800b106:	b106      	cbz	r6, 800b10a <_strtol_l.constprop.0+0xd6>
 800b108:	4240      	negs	r0, r0
 800b10a:	2a00      	cmp	r2, #0
 800b10c:	d09e      	beq.n	800b04c <_strtol_l.constprop.0+0x18>
 800b10e:	2f00      	cmp	r7, #0
 800b110:	d1f7      	bne.n	800b102 <_strtol_l.constprop.0+0xce>
 800b112:	6011      	str	r1, [r2, #0]
 800b114:	e79a      	b.n	800b04c <_strtol_l.constprop.0+0x18>
 800b116:	2430      	movs	r4, #48	; 0x30
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d1b5      	bne.n	800b088 <_strtol_l.constprop.0+0x54>
 800b11c:	2308      	movs	r3, #8
 800b11e:	e7b3      	b.n	800b088 <_strtol_l.constprop.0+0x54>
 800b120:	2c30      	cmp	r4, #48	; 0x30
 800b122:	d0a9      	beq.n	800b078 <_strtol_l.constprop.0+0x44>
 800b124:	230a      	movs	r3, #10
 800b126:	e7af      	b.n	800b088 <_strtol_l.constprop.0+0x54>
 800b128:	0800f0b9 	.word	0x0800f0b9

0800b12c <_strtol_r>:
 800b12c:	f7ff bf82 	b.w	800b034 <_strtol_l.constprop.0>

0800b130 <quorem>:
 800b130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b134:	6903      	ldr	r3, [r0, #16]
 800b136:	690c      	ldr	r4, [r1, #16]
 800b138:	4607      	mov	r7, r0
 800b13a:	42a3      	cmp	r3, r4
 800b13c:	f2c0 8082 	blt.w	800b244 <quorem+0x114>
 800b140:	3c01      	subs	r4, #1
 800b142:	f100 0514 	add.w	r5, r0, #20
 800b146:	f101 0814 	add.w	r8, r1, #20
 800b14a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b14e:	9301      	str	r3, [sp, #4]
 800b150:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b154:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b158:	3301      	adds	r3, #1
 800b15a:	429a      	cmp	r2, r3
 800b15c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b160:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b164:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b168:	d331      	bcc.n	800b1ce <quorem+0x9e>
 800b16a:	f04f 0e00 	mov.w	lr, #0
 800b16e:	4640      	mov	r0, r8
 800b170:	46ac      	mov	ip, r5
 800b172:	46f2      	mov	sl, lr
 800b174:	f850 2b04 	ldr.w	r2, [r0], #4
 800b178:	b293      	uxth	r3, r2
 800b17a:	fb06 e303 	mla	r3, r6, r3, lr
 800b17e:	0c12      	lsrs	r2, r2, #16
 800b180:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b184:	b29b      	uxth	r3, r3
 800b186:	fb06 e202 	mla	r2, r6, r2, lr
 800b18a:	ebaa 0303 	sub.w	r3, sl, r3
 800b18e:	f8dc a000 	ldr.w	sl, [ip]
 800b192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b196:	fa1f fa8a 	uxth.w	sl, sl
 800b19a:	4453      	add	r3, sl
 800b19c:	f8dc a000 	ldr.w	sl, [ip]
 800b1a0:	b292      	uxth	r2, r2
 800b1a2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b1a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b1aa:	b29b      	uxth	r3, r3
 800b1ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1b0:	4581      	cmp	r9, r0
 800b1b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b1b6:	f84c 3b04 	str.w	r3, [ip], #4
 800b1ba:	d2db      	bcs.n	800b174 <quorem+0x44>
 800b1bc:	f855 300b 	ldr.w	r3, [r5, fp]
 800b1c0:	b92b      	cbnz	r3, 800b1ce <quorem+0x9e>
 800b1c2:	9b01      	ldr	r3, [sp, #4]
 800b1c4:	3b04      	subs	r3, #4
 800b1c6:	429d      	cmp	r5, r3
 800b1c8:	461a      	mov	r2, r3
 800b1ca:	d32f      	bcc.n	800b22c <quorem+0xfc>
 800b1cc:	613c      	str	r4, [r7, #16]
 800b1ce:	4638      	mov	r0, r7
 800b1d0:	f001 fc82 	bl	800cad8 <__mcmp>
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	db25      	blt.n	800b224 <quorem+0xf4>
 800b1d8:	4628      	mov	r0, r5
 800b1da:	f04f 0c00 	mov.w	ip, #0
 800b1de:	3601      	adds	r6, #1
 800b1e0:	f858 1b04 	ldr.w	r1, [r8], #4
 800b1e4:	f8d0 e000 	ldr.w	lr, [r0]
 800b1e8:	b28b      	uxth	r3, r1
 800b1ea:	ebac 0303 	sub.w	r3, ip, r3
 800b1ee:	fa1f f28e 	uxth.w	r2, lr
 800b1f2:	4413      	add	r3, r2
 800b1f4:	0c0a      	lsrs	r2, r1, #16
 800b1f6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b1fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b1fe:	b29b      	uxth	r3, r3
 800b200:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b204:	45c1      	cmp	r9, r8
 800b206:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b20a:	f840 3b04 	str.w	r3, [r0], #4
 800b20e:	d2e7      	bcs.n	800b1e0 <quorem+0xb0>
 800b210:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b214:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b218:	b922      	cbnz	r2, 800b224 <quorem+0xf4>
 800b21a:	3b04      	subs	r3, #4
 800b21c:	429d      	cmp	r5, r3
 800b21e:	461a      	mov	r2, r3
 800b220:	d30a      	bcc.n	800b238 <quorem+0x108>
 800b222:	613c      	str	r4, [r7, #16]
 800b224:	4630      	mov	r0, r6
 800b226:	b003      	add	sp, #12
 800b228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b22c:	6812      	ldr	r2, [r2, #0]
 800b22e:	3b04      	subs	r3, #4
 800b230:	2a00      	cmp	r2, #0
 800b232:	d1cb      	bne.n	800b1cc <quorem+0x9c>
 800b234:	3c01      	subs	r4, #1
 800b236:	e7c6      	b.n	800b1c6 <quorem+0x96>
 800b238:	6812      	ldr	r2, [r2, #0]
 800b23a:	3b04      	subs	r3, #4
 800b23c:	2a00      	cmp	r2, #0
 800b23e:	d1f0      	bne.n	800b222 <quorem+0xf2>
 800b240:	3c01      	subs	r4, #1
 800b242:	e7eb      	b.n	800b21c <quorem+0xec>
 800b244:	2000      	movs	r0, #0
 800b246:	e7ee      	b.n	800b226 <quorem+0xf6>

0800b248 <_dtoa_r>:
 800b248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b24c:	4616      	mov	r6, r2
 800b24e:	461f      	mov	r7, r3
 800b250:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b252:	b099      	sub	sp, #100	; 0x64
 800b254:	4605      	mov	r5, r0
 800b256:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b25a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800b25e:	b974      	cbnz	r4, 800b27e <_dtoa_r+0x36>
 800b260:	2010      	movs	r0, #16
 800b262:	f001 f949 	bl	800c4f8 <malloc>
 800b266:	4602      	mov	r2, r0
 800b268:	6268      	str	r0, [r5, #36]	; 0x24
 800b26a:	b920      	cbnz	r0, 800b276 <_dtoa_r+0x2e>
 800b26c:	21ea      	movs	r1, #234	; 0xea
 800b26e:	4ba8      	ldr	r3, [pc, #672]	; (800b510 <_dtoa_r+0x2c8>)
 800b270:	48a8      	ldr	r0, [pc, #672]	; (800b514 <_dtoa_r+0x2cc>)
 800b272:	f002 f8a5 	bl	800d3c0 <__assert_func>
 800b276:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b27a:	6004      	str	r4, [r0, #0]
 800b27c:	60c4      	str	r4, [r0, #12]
 800b27e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b280:	6819      	ldr	r1, [r3, #0]
 800b282:	b151      	cbz	r1, 800b29a <_dtoa_r+0x52>
 800b284:	685a      	ldr	r2, [r3, #4]
 800b286:	2301      	movs	r3, #1
 800b288:	4093      	lsls	r3, r2
 800b28a:	604a      	str	r2, [r1, #4]
 800b28c:	608b      	str	r3, [r1, #8]
 800b28e:	4628      	mov	r0, r5
 800b290:	f001 f99a 	bl	800c5c8 <_Bfree>
 800b294:	2200      	movs	r2, #0
 800b296:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b298:	601a      	str	r2, [r3, #0]
 800b29a:	1e3b      	subs	r3, r7, #0
 800b29c:	bfaf      	iteee	ge
 800b29e:	2300      	movge	r3, #0
 800b2a0:	2201      	movlt	r2, #1
 800b2a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b2a6:	9305      	strlt	r3, [sp, #20]
 800b2a8:	bfa8      	it	ge
 800b2aa:	f8c8 3000 	strge.w	r3, [r8]
 800b2ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800b2b2:	4b99      	ldr	r3, [pc, #612]	; (800b518 <_dtoa_r+0x2d0>)
 800b2b4:	bfb8      	it	lt
 800b2b6:	f8c8 2000 	strlt.w	r2, [r8]
 800b2ba:	ea33 0309 	bics.w	r3, r3, r9
 800b2be:	d119      	bne.n	800b2f4 <_dtoa_r+0xac>
 800b2c0:	f242 730f 	movw	r3, #9999	; 0x270f
 800b2c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b2c6:	6013      	str	r3, [r2, #0]
 800b2c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2cc:	4333      	orrs	r3, r6
 800b2ce:	f000 857f 	beq.w	800bdd0 <_dtoa_r+0xb88>
 800b2d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b2d4:	b953      	cbnz	r3, 800b2ec <_dtoa_r+0xa4>
 800b2d6:	4b91      	ldr	r3, [pc, #580]	; (800b51c <_dtoa_r+0x2d4>)
 800b2d8:	e022      	b.n	800b320 <_dtoa_r+0xd8>
 800b2da:	4b91      	ldr	r3, [pc, #580]	; (800b520 <_dtoa_r+0x2d8>)
 800b2dc:	9303      	str	r3, [sp, #12]
 800b2de:	3308      	adds	r3, #8
 800b2e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b2e2:	6013      	str	r3, [r2, #0]
 800b2e4:	9803      	ldr	r0, [sp, #12]
 800b2e6:	b019      	add	sp, #100	; 0x64
 800b2e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2ec:	4b8b      	ldr	r3, [pc, #556]	; (800b51c <_dtoa_r+0x2d4>)
 800b2ee:	9303      	str	r3, [sp, #12]
 800b2f0:	3303      	adds	r3, #3
 800b2f2:	e7f5      	b.n	800b2e0 <_dtoa_r+0x98>
 800b2f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b2f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800b2fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b300:	2200      	movs	r2, #0
 800b302:	2300      	movs	r3, #0
 800b304:	f7f5 fb5a 	bl	80009bc <__aeabi_dcmpeq>
 800b308:	4680      	mov	r8, r0
 800b30a:	b158      	cbz	r0, 800b324 <_dtoa_r+0xdc>
 800b30c:	2301      	movs	r3, #1
 800b30e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b310:	6013      	str	r3, [r2, #0]
 800b312:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b314:	2b00      	cmp	r3, #0
 800b316:	f000 8558 	beq.w	800bdca <_dtoa_r+0xb82>
 800b31a:	4882      	ldr	r0, [pc, #520]	; (800b524 <_dtoa_r+0x2dc>)
 800b31c:	6018      	str	r0, [r3, #0]
 800b31e:	1e43      	subs	r3, r0, #1
 800b320:	9303      	str	r3, [sp, #12]
 800b322:	e7df      	b.n	800b2e4 <_dtoa_r+0x9c>
 800b324:	ab16      	add	r3, sp, #88	; 0x58
 800b326:	9301      	str	r3, [sp, #4]
 800b328:	ab17      	add	r3, sp, #92	; 0x5c
 800b32a:	9300      	str	r3, [sp, #0]
 800b32c:	4628      	mov	r0, r5
 800b32e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b332:	f001 fcf3 	bl	800cd1c <__d2b>
 800b336:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b33a:	4683      	mov	fp, r0
 800b33c:	2c00      	cmp	r4, #0
 800b33e:	d07f      	beq.n	800b440 <_dtoa_r+0x1f8>
 800b340:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b344:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b346:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b34a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b34e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b352:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b356:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800b35a:	2200      	movs	r2, #0
 800b35c:	4b72      	ldr	r3, [pc, #456]	; (800b528 <_dtoa_r+0x2e0>)
 800b35e:	f7f4 ff0d 	bl	800017c <__aeabi_dsub>
 800b362:	a365      	add	r3, pc, #404	; (adr r3, 800b4f8 <_dtoa_r+0x2b0>)
 800b364:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b368:	f7f5 f8c0 	bl	80004ec <__aeabi_dmul>
 800b36c:	a364      	add	r3, pc, #400	; (adr r3, 800b500 <_dtoa_r+0x2b8>)
 800b36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b372:	f7f4 ff05 	bl	8000180 <__adddf3>
 800b376:	4606      	mov	r6, r0
 800b378:	4620      	mov	r0, r4
 800b37a:	460f      	mov	r7, r1
 800b37c:	f7f5 f84c 	bl	8000418 <__aeabi_i2d>
 800b380:	a361      	add	r3, pc, #388	; (adr r3, 800b508 <_dtoa_r+0x2c0>)
 800b382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b386:	f7f5 f8b1 	bl	80004ec <__aeabi_dmul>
 800b38a:	4602      	mov	r2, r0
 800b38c:	460b      	mov	r3, r1
 800b38e:	4630      	mov	r0, r6
 800b390:	4639      	mov	r1, r7
 800b392:	f7f4 fef5 	bl	8000180 <__adddf3>
 800b396:	4606      	mov	r6, r0
 800b398:	460f      	mov	r7, r1
 800b39a:	f7f5 fb57 	bl	8000a4c <__aeabi_d2iz>
 800b39e:	2200      	movs	r2, #0
 800b3a0:	4682      	mov	sl, r0
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	4630      	mov	r0, r6
 800b3a6:	4639      	mov	r1, r7
 800b3a8:	f7f5 fb12 	bl	80009d0 <__aeabi_dcmplt>
 800b3ac:	b148      	cbz	r0, 800b3c2 <_dtoa_r+0x17a>
 800b3ae:	4650      	mov	r0, sl
 800b3b0:	f7f5 f832 	bl	8000418 <__aeabi_i2d>
 800b3b4:	4632      	mov	r2, r6
 800b3b6:	463b      	mov	r3, r7
 800b3b8:	f7f5 fb00 	bl	80009bc <__aeabi_dcmpeq>
 800b3bc:	b908      	cbnz	r0, 800b3c2 <_dtoa_r+0x17a>
 800b3be:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b3c2:	f1ba 0f16 	cmp.w	sl, #22
 800b3c6:	d858      	bhi.n	800b47a <_dtoa_r+0x232>
 800b3c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b3cc:	4b57      	ldr	r3, [pc, #348]	; (800b52c <_dtoa_r+0x2e4>)
 800b3ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d6:	f7f5 fafb 	bl	80009d0 <__aeabi_dcmplt>
 800b3da:	2800      	cmp	r0, #0
 800b3dc:	d04f      	beq.n	800b47e <_dtoa_r+0x236>
 800b3de:	2300      	movs	r3, #0
 800b3e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b3e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b3e8:	1b1c      	subs	r4, r3, r4
 800b3ea:	1e63      	subs	r3, r4, #1
 800b3ec:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ee:	bf49      	itett	mi
 800b3f0:	f1c4 0301 	rsbmi	r3, r4, #1
 800b3f4:	2300      	movpl	r3, #0
 800b3f6:	9306      	strmi	r3, [sp, #24]
 800b3f8:	2300      	movmi	r3, #0
 800b3fa:	bf54      	ite	pl
 800b3fc:	9306      	strpl	r3, [sp, #24]
 800b3fe:	9309      	strmi	r3, [sp, #36]	; 0x24
 800b400:	f1ba 0f00 	cmp.w	sl, #0
 800b404:	db3d      	blt.n	800b482 <_dtoa_r+0x23a>
 800b406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b408:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800b40c:	4453      	add	r3, sl
 800b40e:	9309      	str	r3, [sp, #36]	; 0x24
 800b410:	2300      	movs	r3, #0
 800b412:	930a      	str	r3, [sp, #40]	; 0x28
 800b414:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b416:	2b09      	cmp	r3, #9
 800b418:	f200 808c 	bhi.w	800b534 <_dtoa_r+0x2ec>
 800b41c:	2b05      	cmp	r3, #5
 800b41e:	bfc4      	itt	gt
 800b420:	3b04      	subgt	r3, #4
 800b422:	9322      	strgt	r3, [sp, #136]	; 0x88
 800b424:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b426:	bfc8      	it	gt
 800b428:	2400      	movgt	r4, #0
 800b42a:	f1a3 0302 	sub.w	r3, r3, #2
 800b42e:	bfd8      	it	le
 800b430:	2401      	movle	r4, #1
 800b432:	2b03      	cmp	r3, #3
 800b434:	f200 808a 	bhi.w	800b54c <_dtoa_r+0x304>
 800b438:	e8df f003 	tbb	[pc, r3]
 800b43c:	5b4d4f2d 	.word	0x5b4d4f2d
 800b440:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800b444:	441c      	add	r4, r3
 800b446:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800b44a:	2b20      	cmp	r3, #32
 800b44c:	bfc3      	ittte	gt
 800b44e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b452:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800b456:	fa09 f303 	lslgt.w	r3, r9, r3
 800b45a:	f1c3 0320 	rsble	r3, r3, #32
 800b45e:	bfc6      	itte	gt
 800b460:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b464:	4318      	orrgt	r0, r3
 800b466:	fa06 f003 	lslle.w	r0, r6, r3
 800b46a:	f7f4 ffc5 	bl	80003f8 <__aeabi_ui2d>
 800b46e:	2301      	movs	r3, #1
 800b470:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b474:	3c01      	subs	r4, #1
 800b476:	9313      	str	r3, [sp, #76]	; 0x4c
 800b478:	e76f      	b.n	800b35a <_dtoa_r+0x112>
 800b47a:	2301      	movs	r3, #1
 800b47c:	e7b2      	b.n	800b3e4 <_dtoa_r+0x19c>
 800b47e:	900f      	str	r0, [sp, #60]	; 0x3c
 800b480:	e7b1      	b.n	800b3e6 <_dtoa_r+0x19e>
 800b482:	9b06      	ldr	r3, [sp, #24]
 800b484:	eba3 030a 	sub.w	r3, r3, sl
 800b488:	9306      	str	r3, [sp, #24]
 800b48a:	f1ca 0300 	rsb	r3, sl, #0
 800b48e:	930a      	str	r3, [sp, #40]	; 0x28
 800b490:	2300      	movs	r3, #0
 800b492:	930e      	str	r3, [sp, #56]	; 0x38
 800b494:	e7be      	b.n	800b414 <_dtoa_r+0x1cc>
 800b496:	2300      	movs	r3, #0
 800b498:	930b      	str	r3, [sp, #44]	; 0x2c
 800b49a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	dc58      	bgt.n	800b552 <_dtoa_r+0x30a>
 800b4a0:	f04f 0901 	mov.w	r9, #1
 800b4a4:	464b      	mov	r3, r9
 800b4a6:	f8cd 9020 	str.w	r9, [sp, #32]
 800b4aa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800b4b2:	6042      	str	r2, [r0, #4]
 800b4b4:	2204      	movs	r2, #4
 800b4b6:	f102 0614 	add.w	r6, r2, #20
 800b4ba:	429e      	cmp	r6, r3
 800b4bc:	6841      	ldr	r1, [r0, #4]
 800b4be:	d94e      	bls.n	800b55e <_dtoa_r+0x316>
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	f001 f841 	bl	800c548 <_Balloc>
 800b4c6:	9003      	str	r0, [sp, #12]
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	d14c      	bne.n	800b566 <_dtoa_r+0x31e>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b4d2:	4b17      	ldr	r3, [pc, #92]	; (800b530 <_dtoa_r+0x2e8>)
 800b4d4:	e6cc      	b.n	800b270 <_dtoa_r+0x28>
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	e7de      	b.n	800b498 <_dtoa_r+0x250>
 800b4da:	2300      	movs	r3, #0
 800b4dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800b4de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b4e0:	eb0a 0903 	add.w	r9, sl, r3
 800b4e4:	f109 0301 	add.w	r3, r9, #1
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	9308      	str	r3, [sp, #32]
 800b4ec:	bfb8      	it	lt
 800b4ee:	2301      	movlt	r3, #1
 800b4f0:	e7dd      	b.n	800b4ae <_dtoa_r+0x266>
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	e7f2      	b.n	800b4dc <_dtoa_r+0x294>
 800b4f6:	bf00      	nop
 800b4f8:	636f4361 	.word	0x636f4361
 800b4fc:	3fd287a7 	.word	0x3fd287a7
 800b500:	8b60c8b3 	.word	0x8b60c8b3
 800b504:	3fc68a28 	.word	0x3fc68a28
 800b508:	509f79fb 	.word	0x509f79fb
 800b50c:	3fd34413 	.word	0x3fd34413
 800b510:	0800f1c6 	.word	0x0800f1c6
 800b514:	0800f1dd 	.word	0x0800f1dd
 800b518:	7ff00000 	.word	0x7ff00000
 800b51c:	0800f1c2 	.word	0x0800f1c2
 800b520:	0800f1b9 	.word	0x0800f1b9
 800b524:	0800f03d 	.word	0x0800f03d
 800b528:	3ff80000 	.word	0x3ff80000
 800b52c:	0800f348 	.word	0x0800f348
 800b530:	0800f238 	.word	0x0800f238
 800b534:	2401      	movs	r4, #1
 800b536:	2300      	movs	r3, #0
 800b538:	940b      	str	r4, [sp, #44]	; 0x2c
 800b53a:	9322      	str	r3, [sp, #136]	; 0x88
 800b53c:	f04f 39ff 	mov.w	r9, #4294967295
 800b540:	2200      	movs	r2, #0
 800b542:	2312      	movs	r3, #18
 800b544:	f8cd 9020 	str.w	r9, [sp, #32]
 800b548:	9223      	str	r2, [sp, #140]	; 0x8c
 800b54a:	e7b0      	b.n	800b4ae <_dtoa_r+0x266>
 800b54c:	2301      	movs	r3, #1
 800b54e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b550:	e7f4      	b.n	800b53c <_dtoa_r+0x2f4>
 800b552:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800b556:	464b      	mov	r3, r9
 800b558:	f8cd 9020 	str.w	r9, [sp, #32]
 800b55c:	e7a7      	b.n	800b4ae <_dtoa_r+0x266>
 800b55e:	3101      	adds	r1, #1
 800b560:	6041      	str	r1, [r0, #4]
 800b562:	0052      	lsls	r2, r2, #1
 800b564:	e7a7      	b.n	800b4b6 <_dtoa_r+0x26e>
 800b566:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b568:	9a03      	ldr	r2, [sp, #12]
 800b56a:	601a      	str	r2, [r3, #0]
 800b56c:	9b08      	ldr	r3, [sp, #32]
 800b56e:	2b0e      	cmp	r3, #14
 800b570:	f200 80a8 	bhi.w	800b6c4 <_dtoa_r+0x47c>
 800b574:	2c00      	cmp	r4, #0
 800b576:	f000 80a5 	beq.w	800b6c4 <_dtoa_r+0x47c>
 800b57a:	f1ba 0f00 	cmp.w	sl, #0
 800b57e:	dd34      	ble.n	800b5ea <_dtoa_r+0x3a2>
 800b580:	4a9a      	ldr	r2, [pc, #616]	; (800b7ec <_dtoa_r+0x5a4>)
 800b582:	f00a 030f 	and.w	r3, sl, #15
 800b586:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b58a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800b58e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b592:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b596:	ea4f 142a 	mov.w	r4, sl, asr #4
 800b59a:	d016      	beq.n	800b5ca <_dtoa_r+0x382>
 800b59c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b5a0:	4b93      	ldr	r3, [pc, #588]	; (800b7f0 <_dtoa_r+0x5a8>)
 800b5a2:	2703      	movs	r7, #3
 800b5a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b5a8:	f7f5 f8ca 	bl	8000740 <__aeabi_ddiv>
 800b5ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5b0:	f004 040f 	and.w	r4, r4, #15
 800b5b4:	4e8e      	ldr	r6, [pc, #568]	; (800b7f0 <_dtoa_r+0x5a8>)
 800b5b6:	b954      	cbnz	r4, 800b5ce <_dtoa_r+0x386>
 800b5b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b5bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5c0:	f7f5 f8be 	bl	8000740 <__aeabi_ddiv>
 800b5c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b5c8:	e029      	b.n	800b61e <_dtoa_r+0x3d6>
 800b5ca:	2702      	movs	r7, #2
 800b5cc:	e7f2      	b.n	800b5b4 <_dtoa_r+0x36c>
 800b5ce:	07e1      	lsls	r1, r4, #31
 800b5d0:	d508      	bpl.n	800b5e4 <_dtoa_r+0x39c>
 800b5d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b5d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b5da:	f7f4 ff87 	bl	80004ec <__aeabi_dmul>
 800b5de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b5e2:	3701      	adds	r7, #1
 800b5e4:	1064      	asrs	r4, r4, #1
 800b5e6:	3608      	adds	r6, #8
 800b5e8:	e7e5      	b.n	800b5b6 <_dtoa_r+0x36e>
 800b5ea:	f000 80a5 	beq.w	800b738 <_dtoa_r+0x4f0>
 800b5ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b5f2:	f1ca 0400 	rsb	r4, sl, #0
 800b5f6:	4b7d      	ldr	r3, [pc, #500]	; (800b7ec <_dtoa_r+0x5a4>)
 800b5f8:	f004 020f 	and.w	r2, r4, #15
 800b5fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b604:	f7f4 ff72 	bl	80004ec <__aeabi_dmul>
 800b608:	2702      	movs	r7, #2
 800b60a:	2300      	movs	r3, #0
 800b60c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b610:	4e77      	ldr	r6, [pc, #476]	; (800b7f0 <_dtoa_r+0x5a8>)
 800b612:	1124      	asrs	r4, r4, #4
 800b614:	2c00      	cmp	r4, #0
 800b616:	f040 8084 	bne.w	800b722 <_dtoa_r+0x4da>
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d1d2      	bne.n	800b5c4 <_dtoa_r+0x37c>
 800b61e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b620:	2b00      	cmp	r3, #0
 800b622:	f000 808b 	beq.w	800b73c <_dtoa_r+0x4f4>
 800b626:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b62a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b62e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b632:	2200      	movs	r2, #0
 800b634:	4b6f      	ldr	r3, [pc, #444]	; (800b7f4 <_dtoa_r+0x5ac>)
 800b636:	f7f5 f9cb 	bl	80009d0 <__aeabi_dcmplt>
 800b63a:	2800      	cmp	r0, #0
 800b63c:	d07e      	beq.n	800b73c <_dtoa_r+0x4f4>
 800b63e:	9b08      	ldr	r3, [sp, #32]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d07b      	beq.n	800b73c <_dtoa_r+0x4f4>
 800b644:	f1b9 0f00 	cmp.w	r9, #0
 800b648:	dd38      	ble.n	800b6bc <_dtoa_r+0x474>
 800b64a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b64e:	2200      	movs	r2, #0
 800b650:	4b69      	ldr	r3, [pc, #420]	; (800b7f8 <_dtoa_r+0x5b0>)
 800b652:	f7f4 ff4b 	bl	80004ec <__aeabi_dmul>
 800b656:	464c      	mov	r4, r9
 800b658:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b65c:	f10a 38ff 	add.w	r8, sl, #4294967295
 800b660:	3701      	adds	r7, #1
 800b662:	4638      	mov	r0, r7
 800b664:	f7f4 fed8 	bl	8000418 <__aeabi_i2d>
 800b668:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b66c:	f7f4 ff3e 	bl	80004ec <__aeabi_dmul>
 800b670:	2200      	movs	r2, #0
 800b672:	4b62      	ldr	r3, [pc, #392]	; (800b7fc <_dtoa_r+0x5b4>)
 800b674:	f7f4 fd84 	bl	8000180 <__adddf3>
 800b678:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b67c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b680:	9611      	str	r6, [sp, #68]	; 0x44
 800b682:	2c00      	cmp	r4, #0
 800b684:	d15d      	bne.n	800b742 <_dtoa_r+0x4fa>
 800b686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b68a:	2200      	movs	r2, #0
 800b68c:	4b5c      	ldr	r3, [pc, #368]	; (800b800 <_dtoa_r+0x5b8>)
 800b68e:	f7f4 fd75 	bl	800017c <__aeabi_dsub>
 800b692:	4602      	mov	r2, r0
 800b694:	460b      	mov	r3, r1
 800b696:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b69a:	4633      	mov	r3, r6
 800b69c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b69e:	f7f5 f9b5 	bl	8000a0c <__aeabi_dcmpgt>
 800b6a2:	2800      	cmp	r0, #0
 800b6a4:	f040 829c 	bne.w	800bbe0 <_dtoa_r+0x998>
 800b6a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b6ae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b6b2:	f7f5 f98d 	bl	80009d0 <__aeabi_dcmplt>
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	f040 8290 	bne.w	800bbdc <_dtoa_r+0x994>
 800b6bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b6c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b6c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	f2c0 8152 	blt.w	800b970 <_dtoa_r+0x728>
 800b6cc:	f1ba 0f0e 	cmp.w	sl, #14
 800b6d0:	f300 814e 	bgt.w	800b970 <_dtoa_r+0x728>
 800b6d4:	4b45      	ldr	r3, [pc, #276]	; (800b7ec <_dtoa_r+0x5a4>)
 800b6d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b6da:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b6de:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b6e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	f280 80db 	bge.w	800b8a0 <_dtoa_r+0x658>
 800b6ea:	9b08      	ldr	r3, [sp, #32]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	f300 80d7 	bgt.w	800b8a0 <_dtoa_r+0x658>
 800b6f2:	f040 8272 	bne.w	800bbda <_dtoa_r+0x992>
 800b6f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6fa:	2200      	movs	r2, #0
 800b6fc:	4b40      	ldr	r3, [pc, #256]	; (800b800 <_dtoa_r+0x5b8>)
 800b6fe:	f7f4 fef5 	bl	80004ec <__aeabi_dmul>
 800b702:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b706:	f7f5 f977 	bl	80009f8 <__aeabi_dcmpge>
 800b70a:	9c08      	ldr	r4, [sp, #32]
 800b70c:	4626      	mov	r6, r4
 800b70e:	2800      	cmp	r0, #0
 800b710:	f040 8248 	bne.w	800bba4 <_dtoa_r+0x95c>
 800b714:	2331      	movs	r3, #49	; 0x31
 800b716:	9f03      	ldr	r7, [sp, #12]
 800b718:	f10a 0a01 	add.w	sl, sl, #1
 800b71c:	f807 3b01 	strb.w	r3, [r7], #1
 800b720:	e244      	b.n	800bbac <_dtoa_r+0x964>
 800b722:	07e2      	lsls	r2, r4, #31
 800b724:	d505      	bpl.n	800b732 <_dtoa_r+0x4ea>
 800b726:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b72a:	f7f4 fedf 	bl	80004ec <__aeabi_dmul>
 800b72e:	2301      	movs	r3, #1
 800b730:	3701      	adds	r7, #1
 800b732:	1064      	asrs	r4, r4, #1
 800b734:	3608      	adds	r6, #8
 800b736:	e76d      	b.n	800b614 <_dtoa_r+0x3cc>
 800b738:	2702      	movs	r7, #2
 800b73a:	e770      	b.n	800b61e <_dtoa_r+0x3d6>
 800b73c:	46d0      	mov	r8, sl
 800b73e:	9c08      	ldr	r4, [sp, #32]
 800b740:	e78f      	b.n	800b662 <_dtoa_r+0x41a>
 800b742:	9903      	ldr	r1, [sp, #12]
 800b744:	4b29      	ldr	r3, [pc, #164]	; (800b7ec <_dtoa_r+0x5a4>)
 800b746:	4421      	add	r1, r4
 800b748:	9112      	str	r1, [sp, #72]	; 0x48
 800b74a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b74c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b750:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b754:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b758:	2900      	cmp	r1, #0
 800b75a:	d055      	beq.n	800b808 <_dtoa_r+0x5c0>
 800b75c:	2000      	movs	r0, #0
 800b75e:	4929      	ldr	r1, [pc, #164]	; (800b804 <_dtoa_r+0x5bc>)
 800b760:	f7f4 ffee 	bl	8000740 <__aeabi_ddiv>
 800b764:	463b      	mov	r3, r7
 800b766:	4632      	mov	r2, r6
 800b768:	f7f4 fd08 	bl	800017c <__aeabi_dsub>
 800b76c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b770:	9f03      	ldr	r7, [sp, #12]
 800b772:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b776:	f7f5 f969 	bl	8000a4c <__aeabi_d2iz>
 800b77a:	4604      	mov	r4, r0
 800b77c:	f7f4 fe4c 	bl	8000418 <__aeabi_i2d>
 800b780:	4602      	mov	r2, r0
 800b782:	460b      	mov	r3, r1
 800b784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b788:	f7f4 fcf8 	bl	800017c <__aeabi_dsub>
 800b78c:	4602      	mov	r2, r0
 800b78e:	460b      	mov	r3, r1
 800b790:	3430      	adds	r4, #48	; 0x30
 800b792:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b796:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b79a:	f807 4b01 	strb.w	r4, [r7], #1
 800b79e:	f7f5 f917 	bl	80009d0 <__aeabi_dcmplt>
 800b7a2:	2800      	cmp	r0, #0
 800b7a4:	d174      	bne.n	800b890 <_dtoa_r+0x648>
 800b7a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	4911      	ldr	r1, [pc, #68]	; (800b7f4 <_dtoa_r+0x5ac>)
 800b7ae:	f7f4 fce5 	bl	800017c <__aeabi_dsub>
 800b7b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b7b6:	f7f5 f90b 	bl	80009d0 <__aeabi_dcmplt>
 800b7ba:	2800      	cmp	r0, #0
 800b7bc:	f040 80b7 	bne.w	800b92e <_dtoa_r+0x6e6>
 800b7c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b7c2:	429f      	cmp	r7, r3
 800b7c4:	f43f af7a 	beq.w	800b6bc <_dtoa_r+0x474>
 800b7c8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	4b0a      	ldr	r3, [pc, #40]	; (800b7f8 <_dtoa_r+0x5b0>)
 800b7d0:	f7f4 fe8c 	bl	80004ec <__aeabi_dmul>
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b7da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7de:	4b06      	ldr	r3, [pc, #24]	; (800b7f8 <_dtoa_r+0x5b0>)
 800b7e0:	f7f4 fe84 	bl	80004ec <__aeabi_dmul>
 800b7e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7e8:	e7c3      	b.n	800b772 <_dtoa_r+0x52a>
 800b7ea:	bf00      	nop
 800b7ec:	0800f348 	.word	0x0800f348
 800b7f0:	0800f320 	.word	0x0800f320
 800b7f4:	3ff00000 	.word	0x3ff00000
 800b7f8:	40240000 	.word	0x40240000
 800b7fc:	401c0000 	.word	0x401c0000
 800b800:	40140000 	.word	0x40140000
 800b804:	3fe00000 	.word	0x3fe00000
 800b808:	4630      	mov	r0, r6
 800b80a:	4639      	mov	r1, r7
 800b80c:	f7f4 fe6e 	bl	80004ec <__aeabi_dmul>
 800b810:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b812:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b816:	9c03      	ldr	r4, [sp, #12]
 800b818:	9314      	str	r3, [sp, #80]	; 0x50
 800b81a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b81e:	f7f5 f915 	bl	8000a4c <__aeabi_d2iz>
 800b822:	9015      	str	r0, [sp, #84]	; 0x54
 800b824:	f7f4 fdf8 	bl	8000418 <__aeabi_i2d>
 800b828:	4602      	mov	r2, r0
 800b82a:	460b      	mov	r3, r1
 800b82c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b830:	f7f4 fca4 	bl	800017c <__aeabi_dsub>
 800b834:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b836:	4606      	mov	r6, r0
 800b838:	3330      	adds	r3, #48	; 0x30
 800b83a:	f804 3b01 	strb.w	r3, [r4], #1
 800b83e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b840:	460f      	mov	r7, r1
 800b842:	429c      	cmp	r4, r3
 800b844:	f04f 0200 	mov.w	r2, #0
 800b848:	d124      	bne.n	800b894 <_dtoa_r+0x64c>
 800b84a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b84e:	4bb0      	ldr	r3, [pc, #704]	; (800bb10 <_dtoa_r+0x8c8>)
 800b850:	f7f4 fc96 	bl	8000180 <__adddf3>
 800b854:	4602      	mov	r2, r0
 800b856:	460b      	mov	r3, r1
 800b858:	4630      	mov	r0, r6
 800b85a:	4639      	mov	r1, r7
 800b85c:	f7f5 f8d6 	bl	8000a0c <__aeabi_dcmpgt>
 800b860:	2800      	cmp	r0, #0
 800b862:	d163      	bne.n	800b92c <_dtoa_r+0x6e4>
 800b864:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b868:	2000      	movs	r0, #0
 800b86a:	49a9      	ldr	r1, [pc, #676]	; (800bb10 <_dtoa_r+0x8c8>)
 800b86c:	f7f4 fc86 	bl	800017c <__aeabi_dsub>
 800b870:	4602      	mov	r2, r0
 800b872:	460b      	mov	r3, r1
 800b874:	4630      	mov	r0, r6
 800b876:	4639      	mov	r1, r7
 800b878:	f7f5 f8aa 	bl	80009d0 <__aeabi_dcmplt>
 800b87c:	2800      	cmp	r0, #0
 800b87e:	f43f af1d 	beq.w	800b6bc <_dtoa_r+0x474>
 800b882:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b884:	1e7b      	subs	r3, r7, #1
 800b886:	9314      	str	r3, [sp, #80]	; 0x50
 800b888:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b88c:	2b30      	cmp	r3, #48	; 0x30
 800b88e:	d0f8      	beq.n	800b882 <_dtoa_r+0x63a>
 800b890:	46c2      	mov	sl, r8
 800b892:	e03b      	b.n	800b90c <_dtoa_r+0x6c4>
 800b894:	4b9f      	ldr	r3, [pc, #636]	; (800bb14 <_dtoa_r+0x8cc>)
 800b896:	f7f4 fe29 	bl	80004ec <__aeabi_dmul>
 800b89a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b89e:	e7bc      	b.n	800b81a <_dtoa_r+0x5d2>
 800b8a0:	9f03      	ldr	r7, [sp, #12]
 800b8a2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800b8a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8aa:	4640      	mov	r0, r8
 800b8ac:	4649      	mov	r1, r9
 800b8ae:	f7f4 ff47 	bl	8000740 <__aeabi_ddiv>
 800b8b2:	f7f5 f8cb 	bl	8000a4c <__aeabi_d2iz>
 800b8b6:	4604      	mov	r4, r0
 800b8b8:	f7f4 fdae 	bl	8000418 <__aeabi_i2d>
 800b8bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8c0:	f7f4 fe14 	bl	80004ec <__aeabi_dmul>
 800b8c4:	4602      	mov	r2, r0
 800b8c6:	460b      	mov	r3, r1
 800b8c8:	4640      	mov	r0, r8
 800b8ca:	4649      	mov	r1, r9
 800b8cc:	f7f4 fc56 	bl	800017c <__aeabi_dsub>
 800b8d0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b8d4:	f807 6b01 	strb.w	r6, [r7], #1
 800b8d8:	9e03      	ldr	r6, [sp, #12]
 800b8da:	f8dd c020 	ldr.w	ip, [sp, #32]
 800b8de:	1bbe      	subs	r6, r7, r6
 800b8e0:	45b4      	cmp	ip, r6
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	d136      	bne.n	800b956 <_dtoa_r+0x70e>
 800b8e8:	f7f4 fc4a 	bl	8000180 <__adddf3>
 800b8ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8f0:	4680      	mov	r8, r0
 800b8f2:	4689      	mov	r9, r1
 800b8f4:	f7f5 f88a 	bl	8000a0c <__aeabi_dcmpgt>
 800b8f8:	bb58      	cbnz	r0, 800b952 <_dtoa_r+0x70a>
 800b8fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b8fe:	4640      	mov	r0, r8
 800b900:	4649      	mov	r1, r9
 800b902:	f7f5 f85b 	bl	80009bc <__aeabi_dcmpeq>
 800b906:	b108      	cbz	r0, 800b90c <_dtoa_r+0x6c4>
 800b908:	07e1      	lsls	r1, r4, #31
 800b90a:	d422      	bmi.n	800b952 <_dtoa_r+0x70a>
 800b90c:	4628      	mov	r0, r5
 800b90e:	4659      	mov	r1, fp
 800b910:	f000 fe5a 	bl	800c5c8 <_Bfree>
 800b914:	2300      	movs	r3, #0
 800b916:	703b      	strb	r3, [r7, #0]
 800b918:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b91a:	f10a 0001 	add.w	r0, sl, #1
 800b91e:	6018      	str	r0, [r3, #0]
 800b920:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b922:	2b00      	cmp	r3, #0
 800b924:	f43f acde 	beq.w	800b2e4 <_dtoa_r+0x9c>
 800b928:	601f      	str	r7, [r3, #0]
 800b92a:	e4db      	b.n	800b2e4 <_dtoa_r+0x9c>
 800b92c:	4627      	mov	r7, r4
 800b92e:	463b      	mov	r3, r7
 800b930:	461f      	mov	r7, r3
 800b932:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b936:	2a39      	cmp	r2, #57	; 0x39
 800b938:	d107      	bne.n	800b94a <_dtoa_r+0x702>
 800b93a:	9a03      	ldr	r2, [sp, #12]
 800b93c:	429a      	cmp	r2, r3
 800b93e:	d1f7      	bne.n	800b930 <_dtoa_r+0x6e8>
 800b940:	2230      	movs	r2, #48	; 0x30
 800b942:	9903      	ldr	r1, [sp, #12]
 800b944:	f108 0801 	add.w	r8, r8, #1
 800b948:	700a      	strb	r2, [r1, #0]
 800b94a:	781a      	ldrb	r2, [r3, #0]
 800b94c:	3201      	adds	r2, #1
 800b94e:	701a      	strb	r2, [r3, #0]
 800b950:	e79e      	b.n	800b890 <_dtoa_r+0x648>
 800b952:	46d0      	mov	r8, sl
 800b954:	e7eb      	b.n	800b92e <_dtoa_r+0x6e6>
 800b956:	2200      	movs	r2, #0
 800b958:	4b6e      	ldr	r3, [pc, #440]	; (800bb14 <_dtoa_r+0x8cc>)
 800b95a:	f7f4 fdc7 	bl	80004ec <__aeabi_dmul>
 800b95e:	2200      	movs	r2, #0
 800b960:	2300      	movs	r3, #0
 800b962:	4680      	mov	r8, r0
 800b964:	4689      	mov	r9, r1
 800b966:	f7f5 f829 	bl	80009bc <__aeabi_dcmpeq>
 800b96a:	2800      	cmp	r0, #0
 800b96c:	d09b      	beq.n	800b8a6 <_dtoa_r+0x65e>
 800b96e:	e7cd      	b.n	800b90c <_dtoa_r+0x6c4>
 800b970:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b972:	2a00      	cmp	r2, #0
 800b974:	f000 80d0 	beq.w	800bb18 <_dtoa_r+0x8d0>
 800b978:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b97a:	2a01      	cmp	r2, #1
 800b97c:	f300 80ae 	bgt.w	800badc <_dtoa_r+0x894>
 800b980:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b982:	2a00      	cmp	r2, #0
 800b984:	f000 80a6 	beq.w	800bad4 <_dtoa_r+0x88c>
 800b988:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b98c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b98e:	9f06      	ldr	r7, [sp, #24]
 800b990:	9a06      	ldr	r2, [sp, #24]
 800b992:	2101      	movs	r1, #1
 800b994:	441a      	add	r2, r3
 800b996:	9206      	str	r2, [sp, #24]
 800b998:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b99a:	4628      	mov	r0, r5
 800b99c:	441a      	add	r2, r3
 800b99e:	9209      	str	r2, [sp, #36]	; 0x24
 800b9a0:	f000 ff12 	bl	800c7c8 <__i2b>
 800b9a4:	4606      	mov	r6, r0
 800b9a6:	2f00      	cmp	r7, #0
 800b9a8:	dd0c      	ble.n	800b9c4 <_dtoa_r+0x77c>
 800b9aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	dd09      	ble.n	800b9c4 <_dtoa_r+0x77c>
 800b9b0:	42bb      	cmp	r3, r7
 800b9b2:	bfa8      	it	ge
 800b9b4:	463b      	movge	r3, r7
 800b9b6:	9a06      	ldr	r2, [sp, #24]
 800b9b8:	1aff      	subs	r7, r7, r3
 800b9ba:	1ad2      	subs	r2, r2, r3
 800b9bc:	9206      	str	r2, [sp, #24]
 800b9be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b9c0:	1ad3      	subs	r3, r2, r3
 800b9c2:	9309      	str	r3, [sp, #36]	; 0x24
 800b9c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9c6:	b1f3      	cbz	r3, 800ba06 <_dtoa_r+0x7be>
 800b9c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	f000 80a8 	beq.w	800bb20 <_dtoa_r+0x8d8>
 800b9d0:	2c00      	cmp	r4, #0
 800b9d2:	dd10      	ble.n	800b9f6 <_dtoa_r+0x7ae>
 800b9d4:	4631      	mov	r1, r6
 800b9d6:	4622      	mov	r2, r4
 800b9d8:	4628      	mov	r0, r5
 800b9da:	f000 ffb3 	bl	800c944 <__pow5mult>
 800b9de:	465a      	mov	r2, fp
 800b9e0:	4601      	mov	r1, r0
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	4628      	mov	r0, r5
 800b9e6:	f000 ff05 	bl	800c7f4 <__multiply>
 800b9ea:	4680      	mov	r8, r0
 800b9ec:	4659      	mov	r1, fp
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	f000 fdea 	bl	800c5c8 <_Bfree>
 800b9f4:	46c3      	mov	fp, r8
 800b9f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b9f8:	1b1a      	subs	r2, r3, r4
 800b9fa:	d004      	beq.n	800ba06 <_dtoa_r+0x7be>
 800b9fc:	4659      	mov	r1, fp
 800b9fe:	4628      	mov	r0, r5
 800ba00:	f000 ffa0 	bl	800c944 <__pow5mult>
 800ba04:	4683      	mov	fp, r0
 800ba06:	2101      	movs	r1, #1
 800ba08:	4628      	mov	r0, r5
 800ba0a:	f000 fedd 	bl	800c7c8 <__i2b>
 800ba0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba10:	4604      	mov	r4, r0
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	f340 8086 	ble.w	800bb24 <_dtoa_r+0x8dc>
 800ba18:	461a      	mov	r2, r3
 800ba1a:	4601      	mov	r1, r0
 800ba1c:	4628      	mov	r0, r5
 800ba1e:	f000 ff91 	bl	800c944 <__pow5mult>
 800ba22:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ba24:	4604      	mov	r4, r0
 800ba26:	2b01      	cmp	r3, #1
 800ba28:	dd7f      	ble.n	800bb2a <_dtoa_r+0x8e2>
 800ba2a:	f04f 0800 	mov.w	r8, #0
 800ba2e:	6923      	ldr	r3, [r4, #16]
 800ba30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ba34:	6918      	ldr	r0, [r3, #16]
 800ba36:	f000 fe79 	bl	800c72c <__hi0bits>
 800ba3a:	f1c0 0020 	rsb	r0, r0, #32
 800ba3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba40:	4418      	add	r0, r3
 800ba42:	f010 001f 	ands.w	r0, r0, #31
 800ba46:	f000 8092 	beq.w	800bb6e <_dtoa_r+0x926>
 800ba4a:	f1c0 0320 	rsb	r3, r0, #32
 800ba4e:	2b04      	cmp	r3, #4
 800ba50:	f340 808a 	ble.w	800bb68 <_dtoa_r+0x920>
 800ba54:	f1c0 001c 	rsb	r0, r0, #28
 800ba58:	9b06      	ldr	r3, [sp, #24]
 800ba5a:	4407      	add	r7, r0
 800ba5c:	4403      	add	r3, r0
 800ba5e:	9306      	str	r3, [sp, #24]
 800ba60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba62:	4403      	add	r3, r0
 800ba64:	9309      	str	r3, [sp, #36]	; 0x24
 800ba66:	9b06      	ldr	r3, [sp, #24]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	dd05      	ble.n	800ba78 <_dtoa_r+0x830>
 800ba6c:	4659      	mov	r1, fp
 800ba6e:	461a      	mov	r2, r3
 800ba70:	4628      	mov	r0, r5
 800ba72:	f000 ffc1 	bl	800c9f8 <__lshift>
 800ba76:	4683      	mov	fp, r0
 800ba78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	dd05      	ble.n	800ba8a <_dtoa_r+0x842>
 800ba7e:	4621      	mov	r1, r4
 800ba80:	461a      	mov	r2, r3
 800ba82:	4628      	mov	r0, r5
 800ba84:	f000 ffb8 	bl	800c9f8 <__lshift>
 800ba88:	4604      	mov	r4, r0
 800ba8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d070      	beq.n	800bb72 <_dtoa_r+0x92a>
 800ba90:	4621      	mov	r1, r4
 800ba92:	4658      	mov	r0, fp
 800ba94:	f001 f820 	bl	800cad8 <__mcmp>
 800ba98:	2800      	cmp	r0, #0
 800ba9a:	da6a      	bge.n	800bb72 <_dtoa_r+0x92a>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	4659      	mov	r1, fp
 800baa0:	220a      	movs	r2, #10
 800baa2:	4628      	mov	r0, r5
 800baa4:	f000 fdb2 	bl	800c60c <__multadd>
 800baa8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800baaa:	4683      	mov	fp, r0
 800baac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	f000 8194 	beq.w	800bdde <_dtoa_r+0xb96>
 800bab6:	4631      	mov	r1, r6
 800bab8:	2300      	movs	r3, #0
 800baba:	220a      	movs	r2, #10
 800babc:	4628      	mov	r0, r5
 800babe:	f000 fda5 	bl	800c60c <__multadd>
 800bac2:	f1b9 0f00 	cmp.w	r9, #0
 800bac6:	4606      	mov	r6, r0
 800bac8:	f300 8093 	bgt.w	800bbf2 <_dtoa_r+0x9aa>
 800bacc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bace:	2b02      	cmp	r3, #2
 800bad0:	dc57      	bgt.n	800bb82 <_dtoa_r+0x93a>
 800bad2:	e08e      	b.n	800bbf2 <_dtoa_r+0x9aa>
 800bad4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bad6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800bada:	e757      	b.n	800b98c <_dtoa_r+0x744>
 800badc:	9b08      	ldr	r3, [sp, #32]
 800bade:	1e5c      	subs	r4, r3, #1
 800bae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bae2:	42a3      	cmp	r3, r4
 800bae4:	bfb7      	itett	lt
 800bae6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bae8:	1b1c      	subge	r4, r3, r4
 800baea:	1ae2      	sublt	r2, r4, r3
 800baec:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800baee:	bfbe      	ittt	lt
 800baf0:	940a      	strlt	r4, [sp, #40]	; 0x28
 800baf2:	189b      	addlt	r3, r3, r2
 800baf4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800baf6:	9b08      	ldr	r3, [sp, #32]
 800baf8:	bfb8      	it	lt
 800bafa:	2400      	movlt	r4, #0
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	bfbb      	ittet	lt
 800bb00:	9b06      	ldrlt	r3, [sp, #24]
 800bb02:	9a08      	ldrlt	r2, [sp, #32]
 800bb04:	9f06      	ldrge	r7, [sp, #24]
 800bb06:	1a9f      	sublt	r7, r3, r2
 800bb08:	bfac      	ite	ge
 800bb0a:	9b08      	ldrge	r3, [sp, #32]
 800bb0c:	2300      	movlt	r3, #0
 800bb0e:	e73f      	b.n	800b990 <_dtoa_r+0x748>
 800bb10:	3fe00000 	.word	0x3fe00000
 800bb14:	40240000 	.word	0x40240000
 800bb18:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bb1a:	9f06      	ldr	r7, [sp, #24]
 800bb1c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800bb1e:	e742      	b.n	800b9a6 <_dtoa_r+0x75e>
 800bb20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bb22:	e76b      	b.n	800b9fc <_dtoa_r+0x7b4>
 800bb24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bb26:	2b01      	cmp	r3, #1
 800bb28:	dc19      	bgt.n	800bb5e <_dtoa_r+0x916>
 800bb2a:	9b04      	ldr	r3, [sp, #16]
 800bb2c:	b9bb      	cbnz	r3, 800bb5e <_dtoa_r+0x916>
 800bb2e:	9b05      	ldr	r3, [sp, #20]
 800bb30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb34:	b99b      	cbnz	r3, 800bb5e <_dtoa_r+0x916>
 800bb36:	9b05      	ldr	r3, [sp, #20]
 800bb38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bb3c:	0d1b      	lsrs	r3, r3, #20
 800bb3e:	051b      	lsls	r3, r3, #20
 800bb40:	b183      	cbz	r3, 800bb64 <_dtoa_r+0x91c>
 800bb42:	f04f 0801 	mov.w	r8, #1
 800bb46:	9b06      	ldr	r3, [sp, #24]
 800bb48:	3301      	adds	r3, #1
 800bb4a:	9306      	str	r3, [sp, #24]
 800bb4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb4e:	3301      	adds	r3, #1
 800bb50:	9309      	str	r3, [sp, #36]	; 0x24
 800bb52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	f47f af6a 	bne.w	800ba2e <_dtoa_r+0x7e6>
 800bb5a:	2001      	movs	r0, #1
 800bb5c:	e76f      	b.n	800ba3e <_dtoa_r+0x7f6>
 800bb5e:	f04f 0800 	mov.w	r8, #0
 800bb62:	e7f6      	b.n	800bb52 <_dtoa_r+0x90a>
 800bb64:	4698      	mov	r8, r3
 800bb66:	e7f4      	b.n	800bb52 <_dtoa_r+0x90a>
 800bb68:	f43f af7d 	beq.w	800ba66 <_dtoa_r+0x81e>
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	301c      	adds	r0, #28
 800bb70:	e772      	b.n	800ba58 <_dtoa_r+0x810>
 800bb72:	9b08      	ldr	r3, [sp, #32]
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	dc36      	bgt.n	800bbe6 <_dtoa_r+0x99e>
 800bb78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bb7a:	2b02      	cmp	r3, #2
 800bb7c:	dd33      	ble.n	800bbe6 <_dtoa_r+0x99e>
 800bb7e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb82:	f1b9 0f00 	cmp.w	r9, #0
 800bb86:	d10d      	bne.n	800bba4 <_dtoa_r+0x95c>
 800bb88:	4621      	mov	r1, r4
 800bb8a:	464b      	mov	r3, r9
 800bb8c:	2205      	movs	r2, #5
 800bb8e:	4628      	mov	r0, r5
 800bb90:	f000 fd3c 	bl	800c60c <__multadd>
 800bb94:	4601      	mov	r1, r0
 800bb96:	4604      	mov	r4, r0
 800bb98:	4658      	mov	r0, fp
 800bb9a:	f000 ff9d 	bl	800cad8 <__mcmp>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	f73f adb8 	bgt.w	800b714 <_dtoa_r+0x4cc>
 800bba4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bba6:	9f03      	ldr	r7, [sp, #12]
 800bba8:	ea6f 0a03 	mvn.w	sl, r3
 800bbac:	f04f 0800 	mov.w	r8, #0
 800bbb0:	4621      	mov	r1, r4
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	f000 fd08 	bl	800c5c8 <_Bfree>
 800bbb8:	2e00      	cmp	r6, #0
 800bbba:	f43f aea7 	beq.w	800b90c <_dtoa_r+0x6c4>
 800bbbe:	f1b8 0f00 	cmp.w	r8, #0
 800bbc2:	d005      	beq.n	800bbd0 <_dtoa_r+0x988>
 800bbc4:	45b0      	cmp	r8, r6
 800bbc6:	d003      	beq.n	800bbd0 <_dtoa_r+0x988>
 800bbc8:	4641      	mov	r1, r8
 800bbca:	4628      	mov	r0, r5
 800bbcc:	f000 fcfc 	bl	800c5c8 <_Bfree>
 800bbd0:	4631      	mov	r1, r6
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	f000 fcf8 	bl	800c5c8 <_Bfree>
 800bbd8:	e698      	b.n	800b90c <_dtoa_r+0x6c4>
 800bbda:	2400      	movs	r4, #0
 800bbdc:	4626      	mov	r6, r4
 800bbde:	e7e1      	b.n	800bba4 <_dtoa_r+0x95c>
 800bbe0:	46c2      	mov	sl, r8
 800bbe2:	4626      	mov	r6, r4
 800bbe4:	e596      	b.n	800b714 <_dtoa_r+0x4cc>
 800bbe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bbe8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	f000 80fd 	beq.w	800bdec <_dtoa_r+0xba4>
 800bbf2:	2f00      	cmp	r7, #0
 800bbf4:	dd05      	ble.n	800bc02 <_dtoa_r+0x9ba>
 800bbf6:	4631      	mov	r1, r6
 800bbf8:	463a      	mov	r2, r7
 800bbfa:	4628      	mov	r0, r5
 800bbfc:	f000 fefc 	bl	800c9f8 <__lshift>
 800bc00:	4606      	mov	r6, r0
 800bc02:	f1b8 0f00 	cmp.w	r8, #0
 800bc06:	d05c      	beq.n	800bcc2 <_dtoa_r+0xa7a>
 800bc08:	4628      	mov	r0, r5
 800bc0a:	6871      	ldr	r1, [r6, #4]
 800bc0c:	f000 fc9c 	bl	800c548 <_Balloc>
 800bc10:	4607      	mov	r7, r0
 800bc12:	b928      	cbnz	r0, 800bc20 <_dtoa_r+0x9d8>
 800bc14:	4602      	mov	r2, r0
 800bc16:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bc1a:	4b7f      	ldr	r3, [pc, #508]	; (800be18 <_dtoa_r+0xbd0>)
 800bc1c:	f7ff bb28 	b.w	800b270 <_dtoa_r+0x28>
 800bc20:	6932      	ldr	r2, [r6, #16]
 800bc22:	f106 010c 	add.w	r1, r6, #12
 800bc26:	3202      	adds	r2, #2
 800bc28:	0092      	lsls	r2, r2, #2
 800bc2a:	300c      	adds	r0, #12
 800bc2c:	f7fd fd40 	bl	80096b0 <memcpy>
 800bc30:	2201      	movs	r2, #1
 800bc32:	4639      	mov	r1, r7
 800bc34:	4628      	mov	r0, r5
 800bc36:	f000 fedf 	bl	800c9f8 <__lshift>
 800bc3a:	46b0      	mov	r8, r6
 800bc3c:	4606      	mov	r6, r0
 800bc3e:	9b03      	ldr	r3, [sp, #12]
 800bc40:	3301      	adds	r3, #1
 800bc42:	9308      	str	r3, [sp, #32]
 800bc44:	9b03      	ldr	r3, [sp, #12]
 800bc46:	444b      	add	r3, r9
 800bc48:	930a      	str	r3, [sp, #40]	; 0x28
 800bc4a:	9b04      	ldr	r3, [sp, #16]
 800bc4c:	f003 0301 	and.w	r3, r3, #1
 800bc50:	9309      	str	r3, [sp, #36]	; 0x24
 800bc52:	9b08      	ldr	r3, [sp, #32]
 800bc54:	4621      	mov	r1, r4
 800bc56:	3b01      	subs	r3, #1
 800bc58:	4658      	mov	r0, fp
 800bc5a:	9304      	str	r3, [sp, #16]
 800bc5c:	f7ff fa68 	bl	800b130 <quorem>
 800bc60:	4603      	mov	r3, r0
 800bc62:	4641      	mov	r1, r8
 800bc64:	3330      	adds	r3, #48	; 0x30
 800bc66:	9006      	str	r0, [sp, #24]
 800bc68:	4658      	mov	r0, fp
 800bc6a:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc6c:	f000 ff34 	bl	800cad8 <__mcmp>
 800bc70:	4632      	mov	r2, r6
 800bc72:	4681      	mov	r9, r0
 800bc74:	4621      	mov	r1, r4
 800bc76:	4628      	mov	r0, r5
 800bc78:	f000 ff4a 	bl	800cb10 <__mdiff>
 800bc7c:	68c2      	ldr	r2, [r0, #12]
 800bc7e:	4607      	mov	r7, r0
 800bc80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc82:	bb02      	cbnz	r2, 800bcc6 <_dtoa_r+0xa7e>
 800bc84:	4601      	mov	r1, r0
 800bc86:	4658      	mov	r0, fp
 800bc88:	f000 ff26 	bl	800cad8 <__mcmp>
 800bc8c:	4602      	mov	r2, r0
 800bc8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc90:	4639      	mov	r1, r7
 800bc92:	4628      	mov	r0, r5
 800bc94:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800bc98:	f000 fc96 	bl	800c5c8 <_Bfree>
 800bc9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bc9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bca0:	9f08      	ldr	r7, [sp, #32]
 800bca2:	ea43 0102 	orr.w	r1, r3, r2
 800bca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bca8:	430b      	orrs	r3, r1
 800bcaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcac:	d10d      	bne.n	800bcca <_dtoa_r+0xa82>
 800bcae:	2b39      	cmp	r3, #57	; 0x39
 800bcb0:	d029      	beq.n	800bd06 <_dtoa_r+0xabe>
 800bcb2:	f1b9 0f00 	cmp.w	r9, #0
 800bcb6:	dd01      	ble.n	800bcbc <_dtoa_r+0xa74>
 800bcb8:	9b06      	ldr	r3, [sp, #24]
 800bcba:	3331      	adds	r3, #49	; 0x31
 800bcbc:	9a04      	ldr	r2, [sp, #16]
 800bcbe:	7013      	strb	r3, [r2, #0]
 800bcc0:	e776      	b.n	800bbb0 <_dtoa_r+0x968>
 800bcc2:	4630      	mov	r0, r6
 800bcc4:	e7b9      	b.n	800bc3a <_dtoa_r+0x9f2>
 800bcc6:	2201      	movs	r2, #1
 800bcc8:	e7e2      	b.n	800bc90 <_dtoa_r+0xa48>
 800bcca:	f1b9 0f00 	cmp.w	r9, #0
 800bcce:	db06      	blt.n	800bcde <_dtoa_r+0xa96>
 800bcd0:	9922      	ldr	r1, [sp, #136]	; 0x88
 800bcd2:	ea41 0909 	orr.w	r9, r1, r9
 800bcd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bcd8:	ea59 0101 	orrs.w	r1, r9, r1
 800bcdc:	d120      	bne.n	800bd20 <_dtoa_r+0xad8>
 800bcde:	2a00      	cmp	r2, #0
 800bce0:	ddec      	ble.n	800bcbc <_dtoa_r+0xa74>
 800bce2:	4659      	mov	r1, fp
 800bce4:	2201      	movs	r2, #1
 800bce6:	4628      	mov	r0, r5
 800bce8:	9308      	str	r3, [sp, #32]
 800bcea:	f000 fe85 	bl	800c9f8 <__lshift>
 800bcee:	4621      	mov	r1, r4
 800bcf0:	4683      	mov	fp, r0
 800bcf2:	f000 fef1 	bl	800cad8 <__mcmp>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	9b08      	ldr	r3, [sp, #32]
 800bcfa:	dc02      	bgt.n	800bd02 <_dtoa_r+0xaba>
 800bcfc:	d1de      	bne.n	800bcbc <_dtoa_r+0xa74>
 800bcfe:	07da      	lsls	r2, r3, #31
 800bd00:	d5dc      	bpl.n	800bcbc <_dtoa_r+0xa74>
 800bd02:	2b39      	cmp	r3, #57	; 0x39
 800bd04:	d1d8      	bne.n	800bcb8 <_dtoa_r+0xa70>
 800bd06:	2339      	movs	r3, #57	; 0x39
 800bd08:	9a04      	ldr	r2, [sp, #16]
 800bd0a:	7013      	strb	r3, [r2, #0]
 800bd0c:	463b      	mov	r3, r7
 800bd0e:	461f      	mov	r7, r3
 800bd10:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800bd14:	3b01      	subs	r3, #1
 800bd16:	2a39      	cmp	r2, #57	; 0x39
 800bd18:	d050      	beq.n	800bdbc <_dtoa_r+0xb74>
 800bd1a:	3201      	adds	r2, #1
 800bd1c:	701a      	strb	r2, [r3, #0]
 800bd1e:	e747      	b.n	800bbb0 <_dtoa_r+0x968>
 800bd20:	2a00      	cmp	r2, #0
 800bd22:	dd03      	ble.n	800bd2c <_dtoa_r+0xae4>
 800bd24:	2b39      	cmp	r3, #57	; 0x39
 800bd26:	d0ee      	beq.n	800bd06 <_dtoa_r+0xabe>
 800bd28:	3301      	adds	r3, #1
 800bd2a:	e7c7      	b.n	800bcbc <_dtoa_r+0xa74>
 800bd2c:	9a08      	ldr	r2, [sp, #32]
 800bd2e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bd30:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bd34:	428a      	cmp	r2, r1
 800bd36:	d02a      	beq.n	800bd8e <_dtoa_r+0xb46>
 800bd38:	4659      	mov	r1, fp
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	220a      	movs	r2, #10
 800bd3e:	4628      	mov	r0, r5
 800bd40:	f000 fc64 	bl	800c60c <__multadd>
 800bd44:	45b0      	cmp	r8, r6
 800bd46:	4683      	mov	fp, r0
 800bd48:	f04f 0300 	mov.w	r3, #0
 800bd4c:	f04f 020a 	mov.w	r2, #10
 800bd50:	4641      	mov	r1, r8
 800bd52:	4628      	mov	r0, r5
 800bd54:	d107      	bne.n	800bd66 <_dtoa_r+0xb1e>
 800bd56:	f000 fc59 	bl	800c60c <__multadd>
 800bd5a:	4680      	mov	r8, r0
 800bd5c:	4606      	mov	r6, r0
 800bd5e:	9b08      	ldr	r3, [sp, #32]
 800bd60:	3301      	adds	r3, #1
 800bd62:	9308      	str	r3, [sp, #32]
 800bd64:	e775      	b.n	800bc52 <_dtoa_r+0xa0a>
 800bd66:	f000 fc51 	bl	800c60c <__multadd>
 800bd6a:	4631      	mov	r1, r6
 800bd6c:	4680      	mov	r8, r0
 800bd6e:	2300      	movs	r3, #0
 800bd70:	220a      	movs	r2, #10
 800bd72:	4628      	mov	r0, r5
 800bd74:	f000 fc4a 	bl	800c60c <__multadd>
 800bd78:	4606      	mov	r6, r0
 800bd7a:	e7f0      	b.n	800bd5e <_dtoa_r+0xb16>
 800bd7c:	f1b9 0f00 	cmp.w	r9, #0
 800bd80:	bfcc      	ite	gt
 800bd82:	464f      	movgt	r7, r9
 800bd84:	2701      	movle	r7, #1
 800bd86:	f04f 0800 	mov.w	r8, #0
 800bd8a:	9a03      	ldr	r2, [sp, #12]
 800bd8c:	4417      	add	r7, r2
 800bd8e:	4659      	mov	r1, fp
 800bd90:	2201      	movs	r2, #1
 800bd92:	4628      	mov	r0, r5
 800bd94:	9308      	str	r3, [sp, #32]
 800bd96:	f000 fe2f 	bl	800c9f8 <__lshift>
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	4683      	mov	fp, r0
 800bd9e:	f000 fe9b 	bl	800cad8 <__mcmp>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	dcb2      	bgt.n	800bd0c <_dtoa_r+0xac4>
 800bda6:	d102      	bne.n	800bdae <_dtoa_r+0xb66>
 800bda8:	9b08      	ldr	r3, [sp, #32]
 800bdaa:	07db      	lsls	r3, r3, #31
 800bdac:	d4ae      	bmi.n	800bd0c <_dtoa_r+0xac4>
 800bdae:	463b      	mov	r3, r7
 800bdb0:	461f      	mov	r7, r3
 800bdb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdb6:	2a30      	cmp	r2, #48	; 0x30
 800bdb8:	d0fa      	beq.n	800bdb0 <_dtoa_r+0xb68>
 800bdba:	e6f9      	b.n	800bbb0 <_dtoa_r+0x968>
 800bdbc:	9a03      	ldr	r2, [sp, #12]
 800bdbe:	429a      	cmp	r2, r3
 800bdc0:	d1a5      	bne.n	800bd0e <_dtoa_r+0xac6>
 800bdc2:	2331      	movs	r3, #49	; 0x31
 800bdc4:	f10a 0a01 	add.w	sl, sl, #1
 800bdc8:	e779      	b.n	800bcbe <_dtoa_r+0xa76>
 800bdca:	4b14      	ldr	r3, [pc, #80]	; (800be1c <_dtoa_r+0xbd4>)
 800bdcc:	f7ff baa8 	b.w	800b320 <_dtoa_r+0xd8>
 800bdd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	f47f aa81 	bne.w	800b2da <_dtoa_r+0x92>
 800bdd8:	4b11      	ldr	r3, [pc, #68]	; (800be20 <_dtoa_r+0xbd8>)
 800bdda:	f7ff baa1 	b.w	800b320 <_dtoa_r+0xd8>
 800bdde:	f1b9 0f00 	cmp.w	r9, #0
 800bde2:	dc03      	bgt.n	800bdec <_dtoa_r+0xba4>
 800bde4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bde6:	2b02      	cmp	r3, #2
 800bde8:	f73f aecb 	bgt.w	800bb82 <_dtoa_r+0x93a>
 800bdec:	9f03      	ldr	r7, [sp, #12]
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4658      	mov	r0, fp
 800bdf2:	f7ff f99d 	bl	800b130 <quorem>
 800bdf6:	9a03      	ldr	r2, [sp, #12]
 800bdf8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800bdfc:	f807 3b01 	strb.w	r3, [r7], #1
 800be00:	1aba      	subs	r2, r7, r2
 800be02:	4591      	cmp	r9, r2
 800be04:	ddba      	ble.n	800bd7c <_dtoa_r+0xb34>
 800be06:	4659      	mov	r1, fp
 800be08:	2300      	movs	r3, #0
 800be0a:	220a      	movs	r2, #10
 800be0c:	4628      	mov	r0, r5
 800be0e:	f000 fbfd 	bl	800c60c <__multadd>
 800be12:	4683      	mov	fp, r0
 800be14:	e7eb      	b.n	800bdee <_dtoa_r+0xba6>
 800be16:	bf00      	nop
 800be18:	0800f238 	.word	0x0800f238
 800be1c:	0800f03c 	.word	0x0800f03c
 800be20:	0800f1b9 	.word	0x0800f1b9

0800be24 <rshift>:
 800be24:	6903      	ldr	r3, [r0, #16]
 800be26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800be2a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800be2e:	f100 0414 	add.w	r4, r0, #20
 800be32:	ea4f 1261 	mov.w	r2, r1, asr #5
 800be36:	dd46      	ble.n	800bec6 <rshift+0xa2>
 800be38:	f011 011f 	ands.w	r1, r1, #31
 800be3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800be40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800be44:	d10c      	bne.n	800be60 <rshift+0x3c>
 800be46:	4629      	mov	r1, r5
 800be48:	f100 0710 	add.w	r7, r0, #16
 800be4c:	42b1      	cmp	r1, r6
 800be4e:	d335      	bcc.n	800bebc <rshift+0x98>
 800be50:	1a9b      	subs	r3, r3, r2
 800be52:	009b      	lsls	r3, r3, #2
 800be54:	1eea      	subs	r2, r5, #3
 800be56:	4296      	cmp	r6, r2
 800be58:	bf38      	it	cc
 800be5a:	2300      	movcc	r3, #0
 800be5c:	4423      	add	r3, r4
 800be5e:	e015      	b.n	800be8c <rshift+0x68>
 800be60:	46a1      	mov	r9, r4
 800be62:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800be66:	f1c1 0820 	rsb	r8, r1, #32
 800be6a:	40cf      	lsrs	r7, r1
 800be6c:	f105 0e04 	add.w	lr, r5, #4
 800be70:	4576      	cmp	r6, lr
 800be72:	46f4      	mov	ip, lr
 800be74:	d816      	bhi.n	800bea4 <rshift+0x80>
 800be76:	1a9a      	subs	r2, r3, r2
 800be78:	0092      	lsls	r2, r2, #2
 800be7a:	3a04      	subs	r2, #4
 800be7c:	3501      	adds	r5, #1
 800be7e:	42ae      	cmp	r6, r5
 800be80:	bf38      	it	cc
 800be82:	2200      	movcc	r2, #0
 800be84:	18a3      	adds	r3, r4, r2
 800be86:	50a7      	str	r7, [r4, r2]
 800be88:	b107      	cbz	r7, 800be8c <rshift+0x68>
 800be8a:	3304      	adds	r3, #4
 800be8c:	42a3      	cmp	r3, r4
 800be8e:	eba3 0204 	sub.w	r2, r3, r4
 800be92:	bf08      	it	eq
 800be94:	2300      	moveq	r3, #0
 800be96:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800be9a:	6102      	str	r2, [r0, #16]
 800be9c:	bf08      	it	eq
 800be9e:	6143      	streq	r3, [r0, #20]
 800bea0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bea4:	f8dc c000 	ldr.w	ip, [ip]
 800bea8:	fa0c fc08 	lsl.w	ip, ip, r8
 800beac:	ea4c 0707 	orr.w	r7, ip, r7
 800beb0:	f849 7b04 	str.w	r7, [r9], #4
 800beb4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800beb8:	40cf      	lsrs	r7, r1
 800beba:	e7d9      	b.n	800be70 <rshift+0x4c>
 800bebc:	f851 cb04 	ldr.w	ip, [r1], #4
 800bec0:	f847 cf04 	str.w	ip, [r7, #4]!
 800bec4:	e7c2      	b.n	800be4c <rshift+0x28>
 800bec6:	4623      	mov	r3, r4
 800bec8:	e7e0      	b.n	800be8c <rshift+0x68>

0800beca <__hexdig_fun>:
 800beca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bece:	2b09      	cmp	r3, #9
 800bed0:	d802      	bhi.n	800bed8 <__hexdig_fun+0xe>
 800bed2:	3820      	subs	r0, #32
 800bed4:	b2c0      	uxtb	r0, r0
 800bed6:	4770      	bx	lr
 800bed8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bedc:	2b05      	cmp	r3, #5
 800bede:	d801      	bhi.n	800bee4 <__hexdig_fun+0x1a>
 800bee0:	3847      	subs	r0, #71	; 0x47
 800bee2:	e7f7      	b.n	800bed4 <__hexdig_fun+0xa>
 800bee4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bee8:	2b05      	cmp	r3, #5
 800beea:	d801      	bhi.n	800bef0 <__hexdig_fun+0x26>
 800beec:	3827      	subs	r0, #39	; 0x27
 800beee:	e7f1      	b.n	800bed4 <__hexdig_fun+0xa>
 800bef0:	2000      	movs	r0, #0
 800bef2:	4770      	bx	lr

0800bef4 <__gethex>:
 800bef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef8:	b08b      	sub	sp, #44	; 0x2c
 800befa:	9305      	str	r3, [sp, #20]
 800befc:	4bb2      	ldr	r3, [pc, #712]	; (800c1c8 <__gethex+0x2d4>)
 800befe:	9002      	str	r0, [sp, #8]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	468b      	mov	fp, r1
 800bf04:	4618      	mov	r0, r3
 800bf06:	4690      	mov	r8, r2
 800bf08:	9303      	str	r3, [sp, #12]
 800bf0a:	f7f4 f92b 	bl	8000164 <strlen>
 800bf0e:	4682      	mov	sl, r0
 800bf10:	9b03      	ldr	r3, [sp, #12]
 800bf12:	f8db 2000 	ldr.w	r2, [fp]
 800bf16:	4403      	add	r3, r0
 800bf18:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bf1c:	9306      	str	r3, [sp, #24]
 800bf1e:	1c93      	adds	r3, r2, #2
 800bf20:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bf24:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bf28:	32fe      	adds	r2, #254	; 0xfe
 800bf2a:	18d1      	adds	r1, r2, r3
 800bf2c:	461f      	mov	r7, r3
 800bf2e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bf32:	9101      	str	r1, [sp, #4]
 800bf34:	2830      	cmp	r0, #48	; 0x30
 800bf36:	d0f8      	beq.n	800bf2a <__gethex+0x36>
 800bf38:	f7ff ffc7 	bl	800beca <__hexdig_fun>
 800bf3c:	4604      	mov	r4, r0
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	d13a      	bne.n	800bfb8 <__gethex+0xc4>
 800bf42:	4652      	mov	r2, sl
 800bf44:	4638      	mov	r0, r7
 800bf46:	9903      	ldr	r1, [sp, #12]
 800bf48:	f001 fa18 	bl	800d37c <strncmp>
 800bf4c:	4605      	mov	r5, r0
 800bf4e:	2800      	cmp	r0, #0
 800bf50:	d166      	bne.n	800c020 <__gethex+0x12c>
 800bf52:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bf56:	eb07 060a 	add.w	r6, r7, sl
 800bf5a:	f7ff ffb6 	bl	800beca <__hexdig_fun>
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	d060      	beq.n	800c024 <__gethex+0x130>
 800bf62:	4633      	mov	r3, r6
 800bf64:	7818      	ldrb	r0, [r3, #0]
 800bf66:	461f      	mov	r7, r3
 800bf68:	2830      	cmp	r0, #48	; 0x30
 800bf6a:	f103 0301 	add.w	r3, r3, #1
 800bf6e:	d0f9      	beq.n	800bf64 <__gethex+0x70>
 800bf70:	f7ff ffab 	bl	800beca <__hexdig_fun>
 800bf74:	2301      	movs	r3, #1
 800bf76:	fab0 f480 	clz	r4, r0
 800bf7a:	4635      	mov	r5, r6
 800bf7c:	0964      	lsrs	r4, r4, #5
 800bf7e:	9301      	str	r3, [sp, #4]
 800bf80:	463a      	mov	r2, r7
 800bf82:	4616      	mov	r6, r2
 800bf84:	7830      	ldrb	r0, [r6, #0]
 800bf86:	3201      	adds	r2, #1
 800bf88:	f7ff ff9f 	bl	800beca <__hexdig_fun>
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	d1f8      	bne.n	800bf82 <__gethex+0x8e>
 800bf90:	4652      	mov	r2, sl
 800bf92:	4630      	mov	r0, r6
 800bf94:	9903      	ldr	r1, [sp, #12]
 800bf96:	f001 f9f1 	bl	800d37c <strncmp>
 800bf9a:	b980      	cbnz	r0, 800bfbe <__gethex+0xca>
 800bf9c:	b94d      	cbnz	r5, 800bfb2 <__gethex+0xbe>
 800bf9e:	eb06 050a 	add.w	r5, r6, sl
 800bfa2:	462a      	mov	r2, r5
 800bfa4:	4616      	mov	r6, r2
 800bfa6:	7830      	ldrb	r0, [r6, #0]
 800bfa8:	3201      	adds	r2, #1
 800bfaa:	f7ff ff8e 	bl	800beca <__hexdig_fun>
 800bfae:	2800      	cmp	r0, #0
 800bfb0:	d1f8      	bne.n	800bfa4 <__gethex+0xb0>
 800bfb2:	1bad      	subs	r5, r5, r6
 800bfb4:	00ad      	lsls	r5, r5, #2
 800bfb6:	e004      	b.n	800bfc2 <__gethex+0xce>
 800bfb8:	2400      	movs	r4, #0
 800bfba:	4625      	mov	r5, r4
 800bfbc:	e7e0      	b.n	800bf80 <__gethex+0x8c>
 800bfbe:	2d00      	cmp	r5, #0
 800bfc0:	d1f7      	bne.n	800bfb2 <__gethex+0xbe>
 800bfc2:	7833      	ldrb	r3, [r6, #0]
 800bfc4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bfc8:	2b50      	cmp	r3, #80	; 0x50
 800bfca:	d139      	bne.n	800c040 <__gethex+0x14c>
 800bfcc:	7873      	ldrb	r3, [r6, #1]
 800bfce:	2b2b      	cmp	r3, #43	; 0x2b
 800bfd0:	d02a      	beq.n	800c028 <__gethex+0x134>
 800bfd2:	2b2d      	cmp	r3, #45	; 0x2d
 800bfd4:	d02c      	beq.n	800c030 <__gethex+0x13c>
 800bfd6:	f04f 0900 	mov.w	r9, #0
 800bfda:	1c71      	adds	r1, r6, #1
 800bfdc:	7808      	ldrb	r0, [r1, #0]
 800bfde:	f7ff ff74 	bl	800beca <__hexdig_fun>
 800bfe2:	1e43      	subs	r3, r0, #1
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	2b18      	cmp	r3, #24
 800bfe8:	d82a      	bhi.n	800c040 <__gethex+0x14c>
 800bfea:	f1a0 0210 	sub.w	r2, r0, #16
 800bfee:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bff2:	f7ff ff6a 	bl	800beca <__hexdig_fun>
 800bff6:	1e43      	subs	r3, r0, #1
 800bff8:	b2db      	uxtb	r3, r3
 800bffa:	2b18      	cmp	r3, #24
 800bffc:	d91b      	bls.n	800c036 <__gethex+0x142>
 800bffe:	f1b9 0f00 	cmp.w	r9, #0
 800c002:	d000      	beq.n	800c006 <__gethex+0x112>
 800c004:	4252      	negs	r2, r2
 800c006:	4415      	add	r5, r2
 800c008:	f8cb 1000 	str.w	r1, [fp]
 800c00c:	b1d4      	cbz	r4, 800c044 <__gethex+0x150>
 800c00e:	9b01      	ldr	r3, [sp, #4]
 800c010:	2b00      	cmp	r3, #0
 800c012:	bf14      	ite	ne
 800c014:	2700      	movne	r7, #0
 800c016:	2706      	moveq	r7, #6
 800c018:	4638      	mov	r0, r7
 800c01a:	b00b      	add	sp, #44	; 0x2c
 800c01c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c020:	463e      	mov	r6, r7
 800c022:	4625      	mov	r5, r4
 800c024:	2401      	movs	r4, #1
 800c026:	e7cc      	b.n	800bfc2 <__gethex+0xce>
 800c028:	f04f 0900 	mov.w	r9, #0
 800c02c:	1cb1      	adds	r1, r6, #2
 800c02e:	e7d5      	b.n	800bfdc <__gethex+0xe8>
 800c030:	f04f 0901 	mov.w	r9, #1
 800c034:	e7fa      	b.n	800c02c <__gethex+0x138>
 800c036:	230a      	movs	r3, #10
 800c038:	fb03 0202 	mla	r2, r3, r2, r0
 800c03c:	3a10      	subs	r2, #16
 800c03e:	e7d6      	b.n	800bfee <__gethex+0xfa>
 800c040:	4631      	mov	r1, r6
 800c042:	e7e1      	b.n	800c008 <__gethex+0x114>
 800c044:	4621      	mov	r1, r4
 800c046:	1bf3      	subs	r3, r6, r7
 800c048:	3b01      	subs	r3, #1
 800c04a:	2b07      	cmp	r3, #7
 800c04c:	dc0a      	bgt.n	800c064 <__gethex+0x170>
 800c04e:	9802      	ldr	r0, [sp, #8]
 800c050:	f000 fa7a 	bl	800c548 <_Balloc>
 800c054:	4604      	mov	r4, r0
 800c056:	b940      	cbnz	r0, 800c06a <__gethex+0x176>
 800c058:	4602      	mov	r2, r0
 800c05a:	21de      	movs	r1, #222	; 0xde
 800c05c:	4b5b      	ldr	r3, [pc, #364]	; (800c1cc <__gethex+0x2d8>)
 800c05e:	485c      	ldr	r0, [pc, #368]	; (800c1d0 <__gethex+0x2dc>)
 800c060:	f001 f9ae 	bl	800d3c0 <__assert_func>
 800c064:	3101      	adds	r1, #1
 800c066:	105b      	asrs	r3, r3, #1
 800c068:	e7ef      	b.n	800c04a <__gethex+0x156>
 800c06a:	f04f 0b00 	mov.w	fp, #0
 800c06e:	f100 0914 	add.w	r9, r0, #20
 800c072:	f1ca 0301 	rsb	r3, sl, #1
 800c076:	f8cd 9010 	str.w	r9, [sp, #16]
 800c07a:	f8cd b004 	str.w	fp, [sp, #4]
 800c07e:	9308      	str	r3, [sp, #32]
 800c080:	42b7      	cmp	r7, r6
 800c082:	d33f      	bcc.n	800c104 <__gethex+0x210>
 800c084:	9f04      	ldr	r7, [sp, #16]
 800c086:	9b01      	ldr	r3, [sp, #4]
 800c088:	f847 3b04 	str.w	r3, [r7], #4
 800c08c:	eba7 0709 	sub.w	r7, r7, r9
 800c090:	10bf      	asrs	r7, r7, #2
 800c092:	6127      	str	r7, [r4, #16]
 800c094:	4618      	mov	r0, r3
 800c096:	f000 fb49 	bl	800c72c <__hi0bits>
 800c09a:	017f      	lsls	r7, r7, #5
 800c09c:	f8d8 6000 	ldr.w	r6, [r8]
 800c0a0:	1a3f      	subs	r7, r7, r0
 800c0a2:	42b7      	cmp	r7, r6
 800c0a4:	dd62      	ble.n	800c16c <__gethex+0x278>
 800c0a6:	1bbf      	subs	r7, r7, r6
 800c0a8:	4639      	mov	r1, r7
 800c0aa:	4620      	mov	r0, r4
 800c0ac:	f000 fee3 	bl	800ce76 <__any_on>
 800c0b0:	4682      	mov	sl, r0
 800c0b2:	b1a8      	cbz	r0, 800c0e0 <__gethex+0x1ec>
 800c0b4:	f04f 0a01 	mov.w	sl, #1
 800c0b8:	1e7b      	subs	r3, r7, #1
 800c0ba:	1159      	asrs	r1, r3, #5
 800c0bc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c0c0:	f003 021f 	and.w	r2, r3, #31
 800c0c4:	fa0a f202 	lsl.w	r2, sl, r2
 800c0c8:	420a      	tst	r2, r1
 800c0ca:	d009      	beq.n	800c0e0 <__gethex+0x1ec>
 800c0cc:	4553      	cmp	r3, sl
 800c0ce:	dd05      	ble.n	800c0dc <__gethex+0x1e8>
 800c0d0:	4620      	mov	r0, r4
 800c0d2:	1eb9      	subs	r1, r7, #2
 800c0d4:	f000 fecf 	bl	800ce76 <__any_on>
 800c0d8:	2800      	cmp	r0, #0
 800c0da:	d144      	bne.n	800c166 <__gethex+0x272>
 800c0dc:	f04f 0a02 	mov.w	sl, #2
 800c0e0:	4639      	mov	r1, r7
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f7ff fe9e 	bl	800be24 <rshift>
 800c0e8:	443d      	add	r5, r7
 800c0ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c0ee:	42ab      	cmp	r3, r5
 800c0f0:	da4a      	bge.n	800c188 <__gethex+0x294>
 800c0f2:	4621      	mov	r1, r4
 800c0f4:	9802      	ldr	r0, [sp, #8]
 800c0f6:	f000 fa67 	bl	800c5c8 <_Bfree>
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c0fe:	27a3      	movs	r7, #163	; 0xa3
 800c100:	6013      	str	r3, [r2, #0]
 800c102:	e789      	b.n	800c018 <__gethex+0x124>
 800c104:	1e73      	subs	r3, r6, #1
 800c106:	9a06      	ldr	r2, [sp, #24]
 800c108:	9307      	str	r3, [sp, #28]
 800c10a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c10e:	4293      	cmp	r3, r2
 800c110:	d019      	beq.n	800c146 <__gethex+0x252>
 800c112:	f1bb 0f20 	cmp.w	fp, #32
 800c116:	d107      	bne.n	800c128 <__gethex+0x234>
 800c118:	9b04      	ldr	r3, [sp, #16]
 800c11a:	9a01      	ldr	r2, [sp, #4]
 800c11c:	f843 2b04 	str.w	r2, [r3], #4
 800c120:	9304      	str	r3, [sp, #16]
 800c122:	2300      	movs	r3, #0
 800c124:	469b      	mov	fp, r3
 800c126:	9301      	str	r3, [sp, #4]
 800c128:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c12c:	f7ff fecd 	bl	800beca <__hexdig_fun>
 800c130:	9b01      	ldr	r3, [sp, #4]
 800c132:	f000 000f 	and.w	r0, r0, #15
 800c136:	fa00 f00b 	lsl.w	r0, r0, fp
 800c13a:	4303      	orrs	r3, r0
 800c13c:	9301      	str	r3, [sp, #4]
 800c13e:	f10b 0b04 	add.w	fp, fp, #4
 800c142:	9b07      	ldr	r3, [sp, #28]
 800c144:	e00d      	b.n	800c162 <__gethex+0x26e>
 800c146:	9a08      	ldr	r2, [sp, #32]
 800c148:	1e73      	subs	r3, r6, #1
 800c14a:	4413      	add	r3, r2
 800c14c:	42bb      	cmp	r3, r7
 800c14e:	d3e0      	bcc.n	800c112 <__gethex+0x21e>
 800c150:	4618      	mov	r0, r3
 800c152:	4652      	mov	r2, sl
 800c154:	9903      	ldr	r1, [sp, #12]
 800c156:	9309      	str	r3, [sp, #36]	; 0x24
 800c158:	f001 f910 	bl	800d37c <strncmp>
 800c15c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c15e:	2800      	cmp	r0, #0
 800c160:	d1d7      	bne.n	800c112 <__gethex+0x21e>
 800c162:	461e      	mov	r6, r3
 800c164:	e78c      	b.n	800c080 <__gethex+0x18c>
 800c166:	f04f 0a03 	mov.w	sl, #3
 800c16a:	e7b9      	b.n	800c0e0 <__gethex+0x1ec>
 800c16c:	da09      	bge.n	800c182 <__gethex+0x28e>
 800c16e:	1bf7      	subs	r7, r6, r7
 800c170:	4621      	mov	r1, r4
 800c172:	463a      	mov	r2, r7
 800c174:	9802      	ldr	r0, [sp, #8]
 800c176:	f000 fc3f 	bl	800c9f8 <__lshift>
 800c17a:	4604      	mov	r4, r0
 800c17c:	1bed      	subs	r5, r5, r7
 800c17e:	f100 0914 	add.w	r9, r0, #20
 800c182:	f04f 0a00 	mov.w	sl, #0
 800c186:	e7b0      	b.n	800c0ea <__gethex+0x1f6>
 800c188:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c18c:	42a8      	cmp	r0, r5
 800c18e:	dd72      	ble.n	800c276 <__gethex+0x382>
 800c190:	1b45      	subs	r5, r0, r5
 800c192:	42ae      	cmp	r6, r5
 800c194:	dc35      	bgt.n	800c202 <__gethex+0x30e>
 800c196:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c19a:	2b02      	cmp	r3, #2
 800c19c:	d029      	beq.n	800c1f2 <__gethex+0x2fe>
 800c19e:	2b03      	cmp	r3, #3
 800c1a0:	d02b      	beq.n	800c1fa <__gethex+0x306>
 800c1a2:	2b01      	cmp	r3, #1
 800c1a4:	d11c      	bne.n	800c1e0 <__gethex+0x2ec>
 800c1a6:	42ae      	cmp	r6, r5
 800c1a8:	d11a      	bne.n	800c1e0 <__gethex+0x2ec>
 800c1aa:	2e01      	cmp	r6, #1
 800c1ac:	d112      	bne.n	800c1d4 <__gethex+0x2e0>
 800c1ae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c1b2:	9a05      	ldr	r2, [sp, #20]
 800c1b4:	2762      	movs	r7, #98	; 0x62
 800c1b6:	6013      	str	r3, [r2, #0]
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	6123      	str	r3, [r4, #16]
 800c1bc:	f8c9 3000 	str.w	r3, [r9]
 800c1c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1c2:	601c      	str	r4, [r3, #0]
 800c1c4:	e728      	b.n	800c018 <__gethex+0x124>
 800c1c6:	bf00      	nop
 800c1c8:	0800f2b0 	.word	0x0800f2b0
 800c1cc:	0800f238 	.word	0x0800f238
 800c1d0:	0800f249 	.word	0x0800f249
 800c1d4:	4620      	mov	r0, r4
 800c1d6:	1e71      	subs	r1, r6, #1
 800c1d8:	f000 fe4d 	bl	800ce76 <__any_on>
 800c1dc:	2800      	cmp	r0, #0
 800c1de:	d1e6      	bne.n	800c1ae <__gethex+0x2ba>
 800c1e0:	4621      	mov	r1, r4
 800c1e2:	9802      	ldr	r0, [sp, #8]
 800c1e4:	f000 f9f0 	bl	800c5c8 <_Bfree>
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c1ec:	2750      	movs	r7, #80	; 0x50
 800c1ee:	6013      	str	r3, [r2, #0]
 800c1f0:	e712      	b.n	800c018 <__gethex+0x124>
 800c1f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d1f3      	bne.n	800c1e0 <__gethex+0x2ec>
 800c1f8:	e7d9      	b.n	800c1ae <__gethex+0x2ba>
 800c1fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d1d6      	bne.n	800c1ae <__gethex+0x2ba>
 800c200:	e7ee      	b.n	800c1e0 <__gethex+0x2ec>
 800c202:	1e6f      	subs	r7, r5, #1
 800c204:	f1ba 0f00 	cmp.w	sl, #0
 800c208:	d132      	bne.n	800c270 <__gethex+0x37c>
 800c20a:	b127      	cbz	r7, 800c216 <__gethex+0x322>
 800c20c:	4639      	mov	r1, r7
 800c20e:	4620      	mov	r0, r4
 800c210:	f000 fe31 	bl	800ce76 <__any_on>
 800c214:	4682      	mov	sl, r0
 800c216:	2101      	movs	r1, #1
 800c218:	117b      	asrs	r3, r7, #5
 800c21a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c21e:	f007 071f 	and.w	r7, r7, #31
 800c222:	fa01 f707 	lsl.w	r7, r1, r7
 800c226:	421f      	tst	r7, r3
 800c228:	f04f 0702 	mov.w	r7, #2
 800c22c:	4629      	mov	r1, r5
 800c22e:	4620      	mov	r0, r4
 800c230:	bf18      	it	ne
 800c232:	f04a 0a02 	orrne.w	sl, sl, #2
 800c236:	1b76      	subs	r6, r6, r5
 800c238:	f7ff fdf4 	bl	800be24 <rshift>
 800c23c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c240:	f1ba 0f00 	cmp.w	sl, #0
 800c244:	d048      	beq.n	800c2d8 <__gethex+0x3e4>
 800c246:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c24a:	2b02      	cmp	r3, #2
 800c24c:	d015      	beq.n	800c27a <__gethex+0x386>
 800c24e:	2b03      	cmp	r3, #3
 800c250:	d017      	beq.n	800c282 <__gethex+0x38e>
 800c252:	2b01      	cmp	r3, #1
 800c254:	d109      	bne.n	800c26a <__gethex+0x376>
 800c256:	f01a 0f02 	tst.w	sl, #2
 800c25a:	d006      	beq.n	800c26a <__gethex+0x376>
 800c25c:	f8d9 0000 	ldr.w	r0, [r9]
 800c260:	ea4a 0a00 	orr.w	sl, sl, r0
 800c264:	f01a 0f01 	tst.w	sl, #1
 800c268:	d10e      	bne.n	800c288 <__gethex+0x394>
 800c26a:	f047 0710 	orr.w	r7, r7, #16
 800c26e:	e033      	b.n	800c2d8 <__gethex+0x3e4>
 800c270:	f04f 0a01 	mov.w	sl, #1
 800c274:	e7cf      	b.n	800c216 <__gethex+0x322>
 800c276:	2701      	movs	r7, #1
 800c278:	e7e2      	b.n	800c240 <__gethex+0x34c>
 800c27a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c27c:	f1c3 0301 	rsb	r3, r3, #1
 800c280:	9315      	str	r3, [sp, #84]	; 0x54
 800c282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c284:	2b00      	cmp	r3, #0
 800c286:	d0f0      	beq.n	800c26a <__gethex+0x376>
 800c288:	f04f 0c00 	mov.w	ip, #0
 800c28c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c290:	f104 0314 	add.w	r3, r4, #20
 800c294:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c298:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c29c:	4618      	mov	r0, r3
 800c29e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2a2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c2a6:	d01c      	beq.n	800c2e2 <__gethex+0x3ee>
 800c2a8:	3201      	adds	r2, #1
 800c2aa:	6002      	str	r2, [r0, #0]
 800c2ac:	2f02      	cmp	r7, #2
 800c2ae:	f104 0314 	add.w	r3, r4, #20
 800c2b2:	d13d      	bne.n	800c330 <__gethex+0x43c>
 800c2b4:	f8d8 2000 	ldr.w	r2, [r8]
 800c2b8:	3a01      	subs	r2, #1
 800c2ba:	42b2      	cmp	r2, r6
 800c2bc:	d10a      	bne.n	800c2d4 <__gethex+0x3e0>
 800c2be:	2201      	movs	r2, #1
 800c2c0:	1171      	asrs	r1, r6, #5
 800c2c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2c6:	f006 061f 	and.w	r6, r6, #31
 800c2ca:	fa02 f606 	lsl.w	r6, r2, r6
 800c2ce:	421e      	tst	r6, r3
 800c2d0:	bf18      	it	ne
 800c2d2:	4617      	movne	r7, r2
 800c2d4:	f047 0720 	orr.w	r7, r7, #32
 800c2d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c2da:	601c      	str	r4, [r3, #0]
 800c2dc:	9b05      	ldr	r3, [sp, #20]
 800c2de:	601d      	str	r5, [r3, #0]
 800c2e0:	e69a      	b.n	800c018 <__gethex+0x124>
 800c2e2:	4299      	cmp	r1, r3
 800c2e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800c2e8:	d8d8      	bhi.n	800c29c <__gethex+0x3a8>
 800c2ea:	68a3      	ldr	r3, [r4, #8]
 800c2ec:	459b      	cmp	fp, r3
 800c2ee:	db17      	blt.n	800c320 <__gethex+0x42c>
 800c2f0:	6861      	ldr	r1, [r4, #4]
 800c2f2:	9802      	ldr	r0, [sp, #8]
 800c2f4:	3101      	adds	r1, #1
 800c2f6:	f000 f927 	bl	800c548 <_Balloc>
 800c2fa:	4681      	mov	r9, r0
 800c2fc:	b918      	cbnz	r0, 800c306 <__gethex+0x412>
 800c2fe:	4602      	mov	r2, r0
 800c300:	2184      	movs	r1, #132	; 0x84
 800c302:	4b19      	ldr	r3, [pc, #100]	; (800c368 <__gethex+0x474>)
 800c304:	e6ab      	b.n	800c05e <__gethex+0x16a>
 800c306:	6922      	ldr	r2, [r4, #16]
 800c308:	f104 010c 	add.w	r1, r4, #12
 800c30c:	3202      	adds	r2, #2
 800c30e:	0092      	lsls	r2, r2, #2
 800c310:	300c      	adds	r0, #12
 800c312:	f7fd f9cd 	bl	80096b0 <memcpy>
 800c316:	4621      	mov	r1, r4
 800c318:	9802      	ldr	r0, [sp, #8]
 800c31a:	f000 f955 	bl	800c5c8 <_Bfree>
 800c31e:	464c      	mov	r4, r9
 800c320:	6923      	ldr	r3, [r4, #16]
 800c322:	1c5a      	adds	r2, r3, #1
 800c324:	6122      	str	r2, [r4, #16]
 800c326:	2201      	movs	r2, #1
 800c328:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c32c:	615a      	str	r2, [r3, #20]
 800c32e:	e7bd      	b.n	800c2ac <__gethex+0x3b8>
 800c330:	6922      	ldr	r2, [r4, #16]
 800c332:	455a      	cmp	r2, fp
 800c334:	dd0b      	ble.n	800c34e <__gethex+0x45a>
 800c336:	2101      	movs	r1, #1
 800c338:	4620      	mov	r0, r4
 800c33a:	f7ff fd73 	bl	800be24 <rshift>
 800c33e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c342:	3501      	adds	r5, #1
 800c344:	42ab      	cmp	r3, r5
 800c346:	f6ff aed4 	blt.w	800c0f2 <__gethex+0x1fe>
 800c34a:	2701      	movs	r7, #1
 800c34c:	e7c2      	b.n	800c2d4 <__gethex+0x3e0>
 800c34e:	f016 061f 	ands.w	r6, r6, #31
 800c352:	d0fa      	beq.n	800c34a <__gethex+0x456>
 800c354:	4453      	add	r3, sl
 800c356:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c35a:	f000 f9e7 	bl	800c72c <__hi0bits>
 800c35e:	f1c6 0620 	rsb	r6, r6, #32
 800c362:	42b0      	cmp	r0, r6
 800c364:	dbe7      	blt.n	800c336 <__gethex+0x442>
 800c366:	e7f0      	b.n	800c34a <__gethex+0x456>
 800c368:	0800f238 	.word	0x0800f238

0800c36c <L_shift>:
 800c36c:	f1c2 0208 	rsb	r2, r2, #8
 800c370:	0092      	lsls	r2, r2, #2
 800c372:	b570      	push	{r4, r5, r6, lr}
 800c374:	f1c2 0620 	rsb	r6, r2, #32
 800c378:	6843      	ldr	r3, [r0, #4]
 800c37a:	6804      	ldr	r4, [r0, #0]
 800c37c:	fa03 f506 	lsl.w	r5, r3, r6
 800c380:	432c      	orrs	r4, r5
 800c382:	40d3      	lsrs	r3, r2
 800c384:	6004      	str	r4, [r0, #0]
 800c386:	f840 3f04 	str.w	r3, [r0, #4]!
 800c38a:	4288      	cmp	r0, r1
 800c38c:	d3f4      	bcc.n	800c378 <L_shift+0xc>
 800c38e:	bd70      	pop	{r4, r5, r6, pc}

0800c390 <__match>:
 800c390:	b530      	push	{r4, r5, lr}
 800c392:	6803      	ldr	r3, [r0, #0]
 800c394:	3301      	adds	r3, #1
 800c396:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c39a:	b914      	cbnz	r4, 800c3a2 <__match+0x12>
 800c39c:	6003      	str	r3, [r0, #0]
 800c39e:	2001      	movs	r0, #1
 800c3a0:	bd30      	pop	{r4, r5, pc}
 800c3a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3a6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c3aa:	2d19      	cmp	r5, #25
 800c3ac:	bf98      	it	ls
 800c3ae:	3220      	addls	r2, #32
 800c3b0:	42a2      	cmp	r2, r4
 800c3b2:	d0f0      	beq.n	800c396 <__match+0x6>
 800c3b4:	2000      	movs	r0, #0
 800c3b6:	e7f3      	b.n	800c3a0 <__match+0x10>

0800c3b8 <__hexnan>:
 800c3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3bc:	2500      	movs	r5, #0
 800c3be:	680b      	ldr	r3, [r1, #0]
 800c3c0:	4682      	mov	sl, r0
 800c3c2:	115e      	asrs	r6, r3, #5
 800c3c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c3c8:	f013 031f 	ands.w	r3, r3, #31
 800c3cc:	bf18      	it	ne
 800c3ce:	3604      	addne	r6, #4
 800c3d0:	1f37      	subs	r7, r6, #4
 800c3d2:	46b9      	mov	r9, r7
 800c3d4:	463c      	mov	r4, r7
 800c3d6:	46ab      	mov	fp, r5
 800c3d8:	b087      	sub	sp, #28
 800c3da:	4690      	mov	r8, r2
 800c3dc:	6802      	ldr	r2, [r0, #0]
 800c3de:	9301      	str	r3, [sp, #4]
 800c3e0:	f846 5c04 	str.w	r5, [r6, #-4]
 800c3e4:	9502      	str	r5, [sp, #8]
 800c3e6:	7851      	ldrb	r1, [r2, #1]
 800c3e8:	1c53      	adds	r3, r2, #1
 800c3ea:	9303      	str	r3, [sp, #12]
 800c3ec:	b341      	cbz	r1, 800c440 <__hexnan+0x88>
 800c3ee:	4608      	mov	r0, r1
 800c3f0:	9205      	str	r2, [sp, #20]
 800c3f2:	9104      	str	r1, [sp, #16]
 800c3f4:	f7ff fd69 	bl	800beca <__hexdig_fun>
 800c3f8:	2800      	cmp	r0, #0
 800c3fa:	d14f      	bne.n	800c49c <__hexnan+0xe4>
 800c3fc:	9904      	ldr	r1, [sp, #16]
 800c3fe:	9a05      	ldr	r2, [sp, #20]
 800c400:	2920      	cmp	r1, #32
 800c402:	d818      	bhi.n	800c436 <__hexnan+0x7e>
 800c404:	9b02      	ldr	r3, [sp, #8]
 800c406:	459b      	cmp	fp, r3
 800c408:	dd13      	ble.n	800c432 <__hexnan+0x7a>
 800c40a:	454c      	cmp	r4, r9
 800c40c:	d206      	bcs.n	800c41c <__hexnan+0x64>
 800c40e:	2d07      	cmp	r5, #7
 800c410:	dc04      	bgt.n	800c41c <__hexnan+0x64>
 800c412:	462a      	mov	r2, r5
 800c414:	4649      	mov	r1, r9
 800c416:	4620      	mov	r0, r4
 800c418:	f7ff ffa8 	bl	800c36c <L_shift>
 800c41c:	4544      	cmp	r4, r8
 800c41e:	d950      	bls.n	800c4c2 <__hexnan+0x10a>
 800c420:	2300      	movs	r3, #0
 800c422:	f1a4 0904 	sub.w	r9, r4, #4
 800c426:	f844 3c04 	str.w	r3, [r4, #-4]
 800c42a:	461d      	mov	r5, r3
 800c42c:	464c      	mov	r4, r9
 800c42e:	f8cd b008 	str.w	fp, [sp, #8]
 800c432:	9a03      	ldr	r2, [sp, #12]
 800c434:	e7d7      	b.n	800c3e6 <__hexnan+0x2e>
 800c436:	2929      	cmp	r1, #41	; 0x29
 800c438:	d156      	bne.n	800c4e8 <__hexnan+0x130>
 800c43a:	3202      	adds	r2, #2
 800c43c:	f8ca 2000 	str.w	r2, [sl]
 800c440:	f1bb 0f00 	cmp.w	fp, #0
 800c444:	d050      	beq.n	800c4e8 <__hexnan+0x130>
 800c446:	454c      	cmp	r4, r9
 800c448:	d206      	bcs.n	800c458 <__hexnan+0xa0>
 800c44a:	2d07      	cmp	r5, #7
 800c44c:	dc04      	bgt.n	800c458 <__hexnan+0xa0>
 800c44e:	462a      	mov	r2, r5
 800c450:	4649      	mov	r1, r9
 800c452:	4620      	mov	r0, r4
 800c454:	f7ff ff8a 	bl	800c36c <L_shift>
 800c458:	4544      	cmp	r4, r8
 800c45a:	d934      	bls.n	800c4c6 <__hexnan+0x10e>
 800c45c:	4623      	mov	r3, r4
 800c45e:	f1a8 0204 	sub.w	r2, r8, #4
 800c462:	f853 1b04 	ldr.w	r1, [r3], #4
 800c466:	429f      	cmp	r7, r3
 800c468:	f842 1f04 	str.w	r1, [r2, #4]!
 800c46c:	d2f9      	bcs.n	800c462 <__hexnan+0xaa>
 800c46e:	1b3b      	subs	r3, r7, r4
 800c470:	f023 0303 	bic.w	r3, r3, #3
 800c474:	3304      	adds	r3, #4
 800c476:	3401      	adds	r4, #1
 800c478:	3e03      	subs	r6, #3
 800c47a:	42b4      	cmp	r4, r6
 800c47c:	bf88      	it	hi
 800c47e:	2304      	movhi	r3, #4
 800c480:	2200      	movs	r2, #0
 800c482:	4443      	add	r3, r8
 800c484:	f843 2b04 	str.w	r2, [r3], #4
 800c488:	429f      	cmp	r7, r3
 800c48a:	d2fb      	bcs.n	800c484 <__hexnan+0xcc>
 800c48c:	683b      	ldr	r3, [r7, #0]
 800c48e:	b91b      	cbnz	r3, 800c498 <__hexnan+0xe0>
 800c490:	4547      	cmp	r7, r8
 800c492:	d127      	bne.n	800c4e4 <__hexnan+0x12c>
 800c494:	2301      	movs	r3, #1
 800c496:	603b      	str	r3, [r7, #0]
 800c498:	2005      	movs	r0, #5
 800c49a:	e026      	b.n	800c4ea <__hexnan+0x132>
 800c49c:	3501      	adds	r5, #1
 800c49e:	2d08      	cmp	r5, #8
 800c4a0:	f10b 0b01 	add.w	fp, fp, #1
 800c4a4:	dd06      	ble.n	800c4b4 <__hexnan+0xfc>
 800c4a6:	4544      	cmp	r4, r8
 800c4a8:	d9c3      	bls.n	800c432 <__hexnan+0x7a>
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	2501      	movs	r5, #1
 800c4ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4b2:	3c04      	subs	r4, #4
 800c4b4:	6822      	ldr	r2, [r4, #0]
 800c4b6:	f000 000f 	and.w	r0, r0, #15
 800c4ba:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c4be:	6022      	str	r2, [r4, #0]
 800c4c0:	e7b7      	b.n	800c432 <__hexnan+0x7a>
 800c4c2:	2508      	movs	r5, #8
 800c4c4:	e7b5      	b.n	800c432 <__hexnan+0x7a>
 800c4c6:	9b01      	ldr	r3, [sp, #4]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d0df      	beq.n	800c48c <__hexnan+0xd4>
 800c4cc:	f04f 32ff 	mov.w	r2, #4294967295
 800c4d0:	f1c3 0320 	rsb	r3, r3, #32
 800c4d4:	fa22 f303 	lsr.w	r3, r2, r3
 800c4d8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c4dc:	401a      	ands	r2, r3
 800c4de:	f846 2c04 	str.w	r2, [r6, #-4]
 800c4e2:	e7d3      	b.n	800c48c <__hexnan+0xd4>
 800c4e4:	3f04      	subs	r7, #4
 800c4e6:	e7d1      	b.n	800c48c <__hexnan+0xd4>
 800c4e8:	2004      	movs	r0, #4
 800c4ea:	b007      	add	sp, #28
 800c4ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c4f0 <_localeconv_r>:
 800c4f0:	4800      	ldr	r0, [pc, #0]	; (800c4f4 <_localeconv_r+0x4>)
 800c4f2:	4770      	bx	lr
 800c4f4:	20000180 	.word	0x20000180

0800c4f8 <malloc>:
 800c4f8:	4b02      	ldr	r3, [pc, #8]	; (800c504 <malloc+0xc>)
 800c4fa:	4601      	mov	r1, r0
 800c4fc:	6818      	ldr	r0, [r3, #0]
 800c4fe:	f000 bd57 	b.w	800cfb0 <_malloc_r>
 800c502:	bf00      	nop
 800c504:	20000028 	.word	0x20000028

0800c508 <__ascii_mbtowc>:
 800c508:	b082      	sub	sp, #8
 800c50a:	b901      	cbnz	r1, 800c50e <__ascii_mbtowc+0x6>
 800c50c:	a901      	add	r1, sp, #4
 800c50e:	b142      	cbz	r2, 800c522 <__ascii_mbtowc+0x1a>
 800c510:	b14b      	cbz	r3, 800c526 <__ascii_mbtowc+0x1e>
 800c512:	7813      	ldrb	r3, [r2, #0]
 800c514:	600b      	str	r3, [r1, #0]
 800c516:	7812      	ldrb	r2, [r2, #0]
 800c518:	1e10      	subs	r0, r2, #0
 800c51a:	bf18      	it	ne
 800c51c:	2001      	movne	r0, #1
 800c51e:	b002      	add	sp, #8
 800c520:	4770      	bx	lr
 800c522:	4610      	mov	r0, r2
 800c524:	e7fb      	b.n	800c51e <__ascii_mbtowc+0x16>
 800c526:	f06f 0001 	mvn.w	r0, #1
 800c52a:	e7f8      	b.n	800c51e <__ascii_mbtowc+0x16>

0800c52c <memchr>:
 800c52c:	4603      	mov	r3, r0
 800c52e:	b510      	push	{r4, lr}
 800c530:	b2c9      	uxtb	r1, r1
 800c532:	4402      	add	r2, r0
 800c534:	4293      	cmp	r3, r2
 800c536:	4618      	mov	r0, r3
 800c538:	d101      	bne.n	800c53e <memchr+0x12>
 800c53a:	2000      	movs	r0, #0
 800c53c:	e003      	b.n	800c546 <memchr+0x1a>
 800c53e:	7804      	ldrb	r4, [r0, #0]
 800c540:	3301      	adds	r3, #1
 800c542:	428c      	cmp	r4, r1
 800c544:	d1f6      	bne.n	800c534 <memchr+0x8>
 800c546:	bd10      	pop	{r4, pc}

0800c548 <_Balloc>:
 800c548:	b570      	push	{r4, r5, r6, lr}
 800c54a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c54c:	4604      	mov	r4, r0
 800c54e:	460d      	mov	r5, r1
 800c550:	b976      	cbnz	r6, 800c570 <_Balloc+0x28>
 800c552:	2010      	movs	r0, #16
 800c554:	f7ff ffd0 	bl	800c4f8 <malloc>
 800c558:	4602      	mov	r2, r0
 800c55a:	6260      	str	r0, [r4, #36]	; 0x24
 800c55c:	b920      	cbnz	r0, 800c568 <_Balloc+0x20>
 800c55e:	2166      	movs	r1, #102	; 0x66
 800c560:	4b17      	ldr	r3, [pc, #92]	; (800c5c0 <_Balloc+0x78>)
 800c562:	4818      	ldr	r0, [pc, #96]	; (800c5c4 <_Balloc+0x7c>)
 800c564:	f000 ff2c 	bl	800d3c0 <__assert_func>
 800c568:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c56c:	6006      	str	r6, [r0, #0]
 800c56e:	60c6      	str	r6, [r0, #12]
 800c570:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c572:	68f3      	ldr	r3, [r6, #12]
 800c574:	b183      	cbz	r3, 800c598 <_Balloc+0x50>
 800c576:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c578:	68db      	ldr	r3, [r3, #12]
 800c57a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c57e:	b9b8      	cbnz	r0, 800c5b0 <_Balloc+0x68>
 800c580:	2101      	movs	r1, #1
 800c582:	fa01 f605 	lsl.w	r6, r1, r5
 800c586:	1d72      	adds	r2, r6, #5
 800c588:	4620      	mov	r0, r4
 800c58a:	0092      	lsls	r2, r2, #2
 800c58c:	f000 fc94 	bl	800ceb8 <_calloc_r>
 800c590:	b160      	cbz	r0, 800c5ac <_Balloc+0x64>
 800c592:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c596:	e00e      	b.n	800c5b6 <_Balloc+0x6e>
 800c598:	2221      	movs	r2, #33	; 0x21
 800c59a:	2104      	movs	r1, #4
 800c59c:	4620      	mov	r0, r4
 800c59e:	f000 fc8b 	bl	800ceb8 <_calloc_r>
 800c5a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5a4:	60f0      	str	r0, [r6, #12]
 800c5a6:	68db      	ldr	r3, [r3, #12]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d1e4      	bne.n	800c576 <_Balloc+0x2e>
 800c5ac:	2000      	movs	r0, #0
 800c5ae:	bd70      	pop	{r4, r5, r6, pc}
 800c5b0:	6802      	ldr	r2, [r0, #0]
 800c5b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c5bc:	e7f7      	b.n	800c5ae <_Balloc+0x66>
 800c5be:	bf00      	nop
 800c5c0:	0800f1c6 	.word	0x0800f1c6
 800c5c4:	0800f2c4 	.word	0x0800f2c4

0800c5c8 <_Bfree>:
 800c5c8:	b570      	push	{r4, r5, r6, lr}
 800c5ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c5cc:	4605      	mov	r5, r0
 800c5ce:	460c      	mov	r4, r1
 800c5d0:	b976      	cbnz	r6, 800c5f0 <_Bfree+0x28>
 800c5d2:	2010      	movs	r0, #16
 800c5d4:	f7ff ff90 	bl	800c4f8 <malloc>
 800c5d8:	4602      	mov	r2, r0
 800c5da:	6268      	str	r0, [r5, #36]	; 0x24
 800c5dc:	b920      	cbnz	r0, 800c5e8 <_Bfree+0x20>
 800c5de:	218a      	movs	r1, #138	; 0x8a
 800c5e0:	4b08      	ldr	r3, [pc, #32]	; (800c604 <_Bfree+0x3c>)
 800c5e2:	4809      	ldr	r0, [pc, #36]	; (800c608 <_Bfree+0x40>)
 800c5e4:	f000 feec 	bl	800d3c0 <__assert_func>
 800c5e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c5ec:	6006      	str	r6, [r0, #0]
 800c5ee:	60c6      	str	r6, [r0, #12]
 800c5f0:	b13c      	cbz	r4, 800c602 <_Bfree+0x3a>
 800c5f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c5f4:	6862      	ldr	r2, [r4, #4]
 800c5f6:	68db      	ldr	r3, [r3, #12]
 800c5f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c5fc:	6021      	str	r1, [r4, #0]
 800c5fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c602:	bd70      	pop	{r4, r5, r6, pc}
 800c604:	0800f1c6 	.word	0x0800f1c6
 800c608:	0800f2c4 	.word	0x0800f2c4

0800c60c <__multadd>:
 800c60c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c610:	4607      	mov	r7, r0
 800c612:	460c      	mov	r4, r1
 800c614:	461e      	mov	r6, r3
 800c616:	2000      	movs	r0, #0
 800c618:	690d      	ldr	r5, [r1, #16]
 800c61a:	f101 0c14 	add.w	ip, r1, #20
 800c61e:	f8dc 3000 	ldr.w	r3, [ip]
 800c622:	3001      	adds	r0, #1
 800c624:	b299      	uxth	r1, r3
 800c626:	fb02 6101 	mla	r1, r2, r1, r6
 800c62a:	0c1e      	lsrs	r6, r3, #16
 800c62c:	0c0b      	lsrs	r3, r1, #16
 800c62e:	fb02 3306 	mla	r3, r2, r6, r3
 800c632:	b289      	uxth	r1, r1
 800c634:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c638:	4285      	cmp	r5, r0
 800c63a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c63e:	f84c 1b04 	str.w	r1, [ip], #4
 800c642:	dcec      	bgt.n	800c61e <__multadd+0x12>
 800c644:	b30e      	cbz	r6, 800c68a <__multadd+0x7e>
 800c646:	68a3      	ldr	r3, [r4, #8]
 800c648:	42ab      	cmp	r3, r5
 800c64a:	dc19      	bgt.n	800c680 <__multadd+0x74>
 800c64c:	6861      	ldr	r1, [r4, #4]
 800c64e:	4638      	mov	r0, r7
 800c650:	3101      	adds	r1, #1
 800c652:	f7ff ff79 	bl	800c548 <_Balloc>
 800c656:	4680      	mov	r8, r0
 800c658:	b928      	cbnz	r0, 800c666 <__multadd+0x5a>
 800c65a:	4602      	mov	r2, r0
 800c65c:	21b5      	movs	r1, #181	; 0xb5
 800c65e:	4b0c      	ldr	r3, [pc, #48]	; (800c690 <__multadd+0x84>)
 800c660:	480c      	ldr	r0, [pc, #48]	; (800c694 <__multadd+0x88>)
 800c662:	f000 fead 	bl	800d3c0 <__assert_func>
 800c666:	6922      	ldr	r2, [r4, #16]
 800c668:	f104 010c 	add.w	r1, r4, #12
 800c66c:	3202      	adds	r2, #2
 800c66e:	0092      	lsls	r2, r2, #2
 800c670:	300c      	adds	r0, #12
 800c672:	f7fd f81d 	bl	80096b0 <memcpy>
 800c676:	4621      	mov	r1, r4
 800c678:	4638      	mov	r0, r7
 800c67a:	f7ff ffa5 	bl	800c5c8 <_Bfree>
 800c67e:	4644      	mov	r4, r8
 800c680:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c684:	3501      	adds	r5, #1
 800c686:	615e      	str	r6, [r3, #20]
 800c688:	6125      	str	r5, [r4, #16]
 800c68a:	4620      	mov	r0, r4
 800c68c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c690:	0800f238 	.word	0x0800f238
 800c694:	0800f2c4 	.word	0x0800f2c4

0800c698 <__s2b>:
 800c698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c69c:	4615      	mov	r5, r2
 800c69e:	2209      	movs	r2, #9
 800c6a0:	461f      	mov	r7, r3
 800c6a2:	3308      	adds	r3, #8
 800c6a4:	460c      	mov	r4, r1
 800c6a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800c6aa:	4606      	mov	r6, r0
 800c6ac:	2201      	movs	r2, #1
 800c6ae:	2100      	movs	r1, #0
 800c6b0:	429a      	cmp	r2, r3
 800c6b2:	db09      	blt.n	800c6c8 <__s2b+0x30>
 800c6b4:	4630      	mov	r0, r6
 800c6b6:	f7ff ff47 	bl	800c548 <_Balloc>
 800c6ba:	b940      	cbnz	r0, 800c6ce <__s2b+0x36>
 800c6bc:	4602      	mov	r2, r0
 800c6be:	21ce      	movs	r1, #206	; 0xce
 800c6c0:	4b18      	ldr	r3, [pc, #96]	; (800c724 <__s2b+0x8c>)
 800c6c2:	4819      	ldr	r0, [pc, #100]	; (800c728 <__s2b+0x90>)
 800c6c4:	f000 fe7c 	bl	800d3c0 <__assert_func>
 800c6c8:	0052      	lsls	r2, r2, #1
 800c6ca:	3101      	adds	r1, #1
 800c6cc:	e7f0      	b.n	800c6b0 <__s2b+0x18>
 800c6ce:	9b08      	ldr	r3, [sp, #32]
 800c6d0:	2d09      	cmp	r5, #9
 800c6d2:	6143      	str	r3, [r0, #20]
 800c6d4:	f04f 0301 	mov.w	r3, #1
 800c6d8:	6103      	str	r3, [r0, #16]
 800c6da:	dd16      	ble.n	800c70a <__s2b+0x72>
 800c6dc:	f104 0909 	add.w	r9, r4, #9
 800c6e0:	46c8      	mov	r8, r9
 800c6e2:	442c      	add	r4, r5
 800c6e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c6e8:	4601      	mov	r1, r0
 800c6ea:	220a      	movs	r2, #10
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	3b30      	subs	r3, #48	; 0x30
 800c6f0:	f7ff ff8c 	bl	800c60c <__multadd>
 800c6f4:	45a0      	cmp	r8, r4
 800c6f6:	d1f5      	bne.n	800c6e4 <__s2b+0x4c>
 800c6f8:	f1a5 0408 	sub.w	r4, r5, #8
 800c6fc:	444c      	add	r4, r9
 800c6fe:	1b2d      	subs	r5, r5, r4
 800c700:	1963      	adds	r3, r4, r5
 800c702:	42bb      	cmp	r3, r7
 800c704:	db04      	blt.n	800c710 <__s2b+0x78>
 800c706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c70a:	2509      	movs	r5, #9
 800c70c:	340a      	adds	r4, #10
 800c70e:	e7f6      	b.n	800c6fe <__s2b+0x66>
 800c710:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c714:	4601      	mov	r1, r0
 800c716:	220a      	movs	r2, #10
 800c718:	4630      	mov	r0, r6
 800c71a:	3b30      	subs	r3, #48	; 0x30
 800c71c:	f7ff ff76 	bl	800c60c <__multadd>
 800c720:	e7ee      	b.n	800c700 <__s2b+0x68>
 800c722:	bf00      	nop
 800c724:	0800f238 	.word	0x0800f238
 800c728:	0800f2c4 	.word	0x0800f2c4

0800c72c <__hi0bits>:
 800c72c:	0c02      	lsrs	r2, r0, #16
 800c72e:	0412      	lsls	r2, r2, #16
 800c730:	4603      	mov	r3, r0
 800c732:	b9ca      	cbnz	r2, 800c768 <__hi0bits+0x3c>
 800c734:	0403      	lsls	r3, r0, #16
 800c736:	2010      	movs	r0, #16
 800c738:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c73c:	bf04      	itt	eq
 800c73e:	021b      	lsleq	r3, r3, #8
 800c740:	3008      	addeq	r0, #8
 800c742:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c746:	bf04      	itt	eq
 800c748:	011b      	lsleq	r3, r3, #4
 800c74a:	3004      	addeq	r0, #4
 800c74c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c750:	bf04      	itt	eq
 800c752:	009b      	lsleq	r3, r3, #2
 800c754:	3002      	addeq	r0, #2
 800c756:	2b00      	cmp	r3, #0
 800c758:	db05      	blt.n	800c766 <__hi0bits+0x3a>
 800c75a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c75e:	f100 0001 	add.w	r0, r0, #1
 800c762:	bf08      	it	eq
 800c764:	2020      	moveq	r0, #32
 800c766:	4770      	bx	lr
 800c768:	2000      	movs	r0, #0
 800c76a:	e7e5      	b.n	800c738 <__hi0bits+0xc>

0800c76c <__lo0bits>:
 800c76c:	6803      	ldr	r3, [r0, #0]
 800c76e:	4602      	mov	r2, r0
 800c770:	f013 0007 	ands.w	r0, r3, #7
 800c774:	d00b      	beq.n	800c78e <__lo0bits+0x22>
 800c776:	07d9      	lsls	r1, r3, #31
 800c778:	d421      	bmi.n	800c7be <__lo0bits+0x52>
 800c77a:	0798      	lsls	r0, r3, #30
 800c77c:	bf49      	itett	mi
 800c77e:	085b      	lsrmi	r3, r3, #1
 800c780:	089b      	lsrpl	r3, r3, #2
 800c782:	2001      	movmi	r0, #1
 800c784:	6013      	strmi	r3, [r2, #0]
 800c786:	bf5c      	itt	pl
 800c788:	2002      	movpl	r0, #2
 800c78a:	6013      	strpl	r3, [r2, #0]
 800c78c:	4770      	bx	lr
 800c78e:	b299      	uxth	r1, r3
 800c790:	b909      	cbnz	r1, 800c796 <__lo0bits+0x2a>
 800c792:	2010      	movs	r0, #16
 800c794:	0c1b      	lsrs	r3, r3, #16
 800c796:	b2d9      	uxtb	r1, r3
 800c798:	b909      	cbnz	r1, 800c79e <__lo0bits+0x32>
 800c79a:	3008      	adds	r0, #8
 800c79c:	0a1b      	lsrs	r3, r3, #8
 800c79e:	0719      	lsls	r1, r3, #28
 800c7a0:	bf04      	itt	eq
 800c7a2:	091b      	lsreq	r3, r3, #4
 800c7a4:	3004      	addeq	r0, #4
 800c7a6:	0799      	lsls	r1, r3, #30
 800c7a8:	bf04      	itt	eq
 800c7aa:	089b      	lsreq	r3, r3, #2
 800c7ac:	3002      	addeq	r0, #2
 800c7ae:	07d9      	lsls	r1, r3, #31
 800c7b0:	d403      	bmi.n	800c7ba <__lo0bits+0x4e>
 800c7b2:	085b      	lsrs	r3, r3, #1
 800c7b4:	f100 0001 	add.w	r0, r0, #1
 800c7b8:	d003      	beq.n	800c7c2 <__lo0bits+0x56>
 800c7ba:	6013      	str	r3, [r2, #0]
 800c7bc:	4770      	bx	lr
 800c7be:	2000      	movs	r0, #0
 800c7c0:	4770      	bx	lr
 800c7c2:	2020      	movs	r0, #32
 800c7c4:	4770      	bx	lr
	...

0800c7c8 <__i2b>:
 800c7c8:	b510      	push	{r4, lr}
 800c7ca:	460c      	mov	r4, r1
 800c7cc:	2101      	movs	r1, #1
 800c7ce:	f7ff febb 	bl	800c548 <_Balloc>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	b928      	cbnz	r0, 800c7e2 <__i2b+0x1a>
 800c7d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c7da:	4b04      	ldr	r3, [pc, #16]	; (800c7ec <__i2b+0x24>)
 800c7dc:	4804      	ldr	r0, [pc, #16]	; (800c7f0 <__i2b+0x28>)
 800c7de:	f000 fdef 	bl	800d3c0 <__assert_func>
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	6144      	str	r4, [r0, #20]
 800c7e6:	6103      	str	r3, [r0, #16]
 800c7e8:	bd10      	pop	{r4, pc}
 800c7ea:	bf00      	nop
 800c7ec:	0800f238 	.word	0x0800f238
 800c7f0:	0800f2c4 	.word	0x0800f2c4

0800c7f4 <__multiply>:
 800c7f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f8:	4691      	mov	r9, r2
 800c7fa:	690a      	ldr	r2, [r1, #16]
 800c7fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c800:	460c      	mov	r4, r1
 800c802:	429a      	cmp	r2, r3
 800c804:	bfbe      	ittt	lt
 800c806:	460b      	movlt	r3, r1
 800c808:	464c      	movlt	r4, r9
 800c80a:	4699      	movlt	r9, r3
 800c80c:	6927      	ldr	r7, [r4, #16]
 800c80e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c812:	68a3      	ldr	r3, [r4, #8]
 800c814:	6861      	ldr	r1, [r4, #4]
 800c816:	eb07 060a 	add.w	r6, r7, sl
 800c81a:	42b3      	cmp	r3, r6
 800c81c:	b085      	sub	sp, #20
 800c81e:	bfb8      	it	lt
 800c820:	3101      	addlt	r1, #1
 800c822:	f7ff fe91 	bl	800c548 <_Balloc>
 800c826:	b930      	cbnz	r0, 800c836 <__multiply+0x42>
 800c828:	4602      	mov	r2, r0
 800c82a:	f240 115d 	movw	r1, #349	; 0x15d
 800c82e:	4b43      	ldr	r3, [pc, #268]	; (800c93c <__multiply+0x148>)
 800c830:	4843      	ldr	r0, [pc, #268]	; (800c940 <__multiply+0x14c>)
 800c832:	f000 fdc5 	bl	800d3c0 <__assert_func>
 800c836:	f100 0514 	add.w	r5, r0, #20
 800c83a:	462b      	mov	r3, r5
 800c83c:	2200      	movs	r2, #0
 800c83e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c842:	4543      	cmp	r3, r8
 800c844:	d321      	bcc.n	800c88a <__multiply+0x96>
 800c846:	f104 0314 	add.w	r3, r4, #20
 800c84a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c84e:	f109 0314 	add.w	r3, r9, #20
 800c852:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c856:	9202      	str	r2, [sp, #8]
 800c858:	1b3a      	subs	r2, r7, r4
 800c85a:	3a15      	subs	r2, #21
 800c85c:	f022 0203 	bic.w	r2, r2, #3
 800c860:	3204      	adds	r2, #4
 800c862:	f104 0115 	add.w	r1, r4, #21
 800c866:	428f      	cmp	r7, r1
 800c868:	bf38      	it	cc
 800c86a:	2204      	movcc	r2, #4
 800c86c:	9201      	str	r2, [sp, #4]
 800c86e:	9a02      	ldr	r2, [sp, #8]
 800c870:	9303      	str	r3, [sp, #12]
 800c872:	429a      	cmp	r2, r3
 800c874:	d80c      	bhi.n	800c890 <__multiply+0x9c>
 800c876:	2e00      	cmp	r6, #0
 800c878:	dd03      	ble.n	800c882 <__multiply+0x8e>
 800c87a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d059      	beq.n	800c936 <__multiply+0x142>
 800c882:	6106      	str	r6, [r0, #16]
 800c884:	b005      	add	sp, #20
 800c886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c88a:	f843 2b04 	str.w	r2, [r3], #4
 800c88e:	e7d8      	b.n	800c842 <__multiply+0x4e>
 800c890:	f8b3 a000 	ldrh.w	sl, [r3]
 800c894:	f1ba 0f00 	cmp.w	sl, #0
 800c898:	d023      	beq.n	800c8e2 <__multiply+0xee>
 800c89a:	46a9      	mov	r9, r5
 800c89c:	f04f 0c00 	mov.w	ip, #0
 800c8a0:	f104 0e14 	add.w	lr, r4, #20
 800c8a4:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c8a8:	f8d9 1000 	ldr.w	r1, [r9]
 800c8ac:	fa1f fb82 	uxth.w	fp, r2
 800c8b0:	b289      	uxth	r1, r1
 800c8b2:	fb0a 110b 	mla	r1, sl, fp, r1
 800c8b6:	4461      	add	r1, ip
 800c8b8:	f8d9 c000 	ldr.w	ip, [r9]
 800c8bc:	0c12      	lsrs	r2, r2, #16
 800c8be:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c8c2:	fb0a c202 	mla	r2, sl, r2, ip
 800c8c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c8ca:	b289      	uxth	r1, r1
 800c8cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c8d0:	4577      	cmp	r7, lr
 800c8d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c8d6:	f849 1b04 	str.w	r1, [r9], #4
 800c8da:	d8e3      	bhi.n	800c8a4 <__multiply+0xb0>
 800c8dc:	9a01      	ldr	r2, [sp, #4]
 800c8de:	f845 c002 	str.w	ip, [r5, r2]
 800c8e2:	9a03      	ldr	r2, [sp, #12]
 800c8e4:	3304      	adds	r3, #4
 800c8e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c8ea:	f1b9 0f00 	cmp.w	r9, #0
 800c8ee:	d020      	beq.n	800c932 <__multiply+0x13e>
 800c8f0:	46ae      	mov	lr, r5
 800c8f2:	f04f 0a00 	mov.w	sl, #0
 800c8f6:	6829      	ldr	r1, [r5, #0]
 800c8f8:	f104 0c14 	add.w	ip, r4, #20
 800c8fc:	f8bc b000 	ldrh.w	fp, [ip]
 800c900:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c904:	b289      	uxth	r1, r1
 800c906:	fb09 220b 	mla	r2, r9, fp, r2
 800c90a:	4492      	add	sl, r2
 800c90c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c910:	f84e 1b04 	str.w	r1, [lr], #4
 800c914:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c918:	f8be 1000 	ldrh.w	r1, [lr]
 800c91c:	0c12      	lsrs	r2, r2, #16
 800c91e:	fb09 1102 	mla	r1, r9, r2, r1
 800c922:	4567      	cmp	r7, ip
 800c924:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c928:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c92c:	d8e6      	bhi.n	800c8fc <__multiply+0x108>
 800c92e:	9a01      	ldr	r2, [sp, #4]
 800c930:	50a9      	str	r1, [r5, r2]
 800c932:	3504      	adds	r5, #4
 800c934:	e79b      	b.n	800c86e <__multiply+0x7a>
 800c936:	3e01      	subs	r6, #1
 800c938:	e79d      	b.n	800c876 <__multiply+0x82>
 800c93a:	bf00      	nop
 800c93c:	0800f238 	.word	0x0800f238
 800c940:	0800f2c4 	.word	0x0800f2c4

0800c944 <__pow5mult>:
 800c944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c948:	4615      	mov	r5, r2
 800c94a:	f012 0203 	ands.w	r2, r2, #3
 800c94e:	4606      	mov	r6, r0
 800c950:	460f      	mov	r7, r1
 800c952:	d007      	beq.n	800c964 <__pow5mult+0x20>
 800c954:	4c25      	ldr	r4, [pc, #148]	; (800c9ec <__pow5mult+0xa8>)
 800c956:	3a01      	subs	r2, #1
 800c958:	2300      	movs	r3, #0
 800c95a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c95e:	f7ff fe55 	bl	800c60c <__multadd>
 800c962:	4607      	mov	r7, r0
 800c964:	10ad      	asrs	r5, r5, #2
 800c966:	d03d      	beq.n	800c9e4 <__pow5mult+0xa0>
 800c968:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c96a:	b97c      	cbnz	r4, 800c98c <__pow5mult+0x48>
 800c96c:	2010      	movs	r0, #16
 800c96e:	f7ff fdc3 	bl	800c4f8 <malloc>
 800c972:	4602      	mov	r2, r0
 800c974:	6270      	str	r0, [r6, #36]	; 0x24
 800c976:	b928      	cbnz	r0, 800c984 <__pow5mult+0x40>
 800c978:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c97c:	4b1c      	ldr	r3, [pc, #112]	; (800c9f0 <__pow5mult+0xac>)
 800c97e:	481d      	ldr	r0, [pc, #116]	; (800c9f4 <__pow5mult+0xb0>)
 800c980:	f000 fd1e 	bl	800d3c0 <__assert_func>
 800c984:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c988:	6004      	str	r4, [r0, #0]
 800c98a:	60c4      	str	r4, [r0, #12]
 800c98c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c990:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c994:	b94c      	cbnz	r4, 800c9aa <__pow5mult+0x66>
 800c996:	f240 2171 	movw	r1, #625	; 0x271
 800c99a:	4630      	mov	r0, r6
 800c99c:	f7ff ff14 	bl	800c7c8 <__i2b>
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	4604      	mov	r4, r0
 800c9a4:	f8c8 0008 	str.w	r0, [r8, #8]
 800c9a8:	6003      	str	r3, [r0, #0]
 800c9aa:	f04f 0900 	mov.w	r9, #0
 800c9ae:	07eb      	lsls	r3, r5, #31
 800c9b0:	d50a      	bpl.n	800c9c8 <__pow5mult+0x84>
 800c9b2:	4639      	mov	r1, r7
 800c9b4:	4622      	mov	r2, r4
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	f7ff ff1c 	bl	800c7f4 <__multiply>
 800c9bc:	4680      	mov	r8, r0
 800c9be:	4639      	mov	r1, r7
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	f7ff fe01 	bl	800c5c8 <_Bfree>
 800c9c6:	4647      	mov	r7, r8
 800c9c8:	106d      	asrs	r5, r5, #1
 800c9ca:	d00b      	beq.n	800c9e4 <__pow5mult+0xa0>
 800c9cc:	6820      	ldr	r0, [r4, #0]
 800c9ce:	b938      	cbnz	r0, 800c9e0 <__pow5mult+0x9c>
 800c9d0:	4622      	mov	r2, r4
 800c9d2:	4621      	mov	r1, r4
 800c9d4:	4630      	mov	r0, r6
 800c9d6:	f7ff ff0d 	bl	800c7f4 <__multiply>
 800c9da:	6020      	str	r0, [r4, #0]
 800c9dc:	f8c0 9000 	str.w	r9, [r0]
 800c9e0:	4604      	mov	r4, r0
 800c9e2:	e7e4      	b.n	800c9ae <__pow5mult+0x6a>
 800c9e4:	4638      	mov	r0, r7
 800c9e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9ea:	bf00      	nop
 800c9ec:	0800f410 	.word	0x0800f410
 800c9f0:	0800f1c6 	.word	0x0800f1c6
 800c9f4:	0800f2c4 	.word	0x0800f2c4

0800c9f8 <__lshift>:
 800c9f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9fc:	460c      	mov	r4, r1
 800c9fe:	4607      	mov	r7, r0
 800ca00:	4691      	mov	r9, r2
 800ca02:	6923      	ldr	r3, [r4, #16]
 800ca04:	6849      	ldr	r1, [r1, #4]
 800ca06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ca0a:	68a3      	ldr	r3, [r4, #8]
 800ca0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca10:	f108 0601 	add.w	r6, r8, #1
 800ca14:	42b3      	cmp	r3, r6
 800ca16:	db0b      	blt.n	800ca30 <__lshift+0x38>
 800ca18:	4638      	mov	r0, r7
 800ca1a:	f7ff fd95 	bl	800c548 <_Balloc>
 800ca1e:	4605      	mov	r5, r0
 800ca20:	b948      	cbnz	r0, 800ca36 <__lshift+0x3e>
 800ca22:	4602      	mov	r2, r0
 800ca24:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ca28:	4b29      	ldr	r3, [pc, #164]	; (800cad0 <__lshift+0xd8>)
 800ca2a:	482a      	ldr	r0, [pc, #168]	; (800cad4 <__lshift+0xdc>)
 800ca2c:	f000 fcc8 	bl	800d3c0 <__assert_func>
 800ca30:	3101      	adds	r1, #1
 800ca32:	005b      	lsls	r3, r3, #1
 800ca34:	e7ee      	b.n	800ca14 <__lshift+0x1c>
 800ca36:	2300      	movs	r3, #0
 800ca38:	f100 0114 	add.w	r1, r0, #20
 800ca3c:	f100 0210 	add.w	r2, r0, #16
 800ca40:	4618      	mov	r0, r3
 800ca42:	4553      	cmp	r3, sl
 800ca44:	db37      	blt.n	800cab6 <__lshift+0xbe>
 800ca46:	6920      	ldr	r0, [r4, #16]
 800ca48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca4c:	f104 0314 	add.w	r3, r4, #20
 800ca50:	f019 091f 	ands.w	r9, r9, #31
 800ca54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ca5c:	d02f      	beq.n	800cabe <__lshift+0xc6>
 800ca5e:	468a      	mov	sl, r1
 800ca60:	f04f 0c00 	mov.w	ip, #0
 800ca64:	f1c9 0e20 	rsb	lr, r9, #32
 800ca68:	681a      	ldr	r2, [r3, #0]
 800ca6a:	fa02 f209 	lsl.w	r2, r2, r9
 800ca6e:	ea42 020c 	orr.w	r2, r2, ip
 800ca72:	f84a 2b04 	str.w	r2, [sl], #4
 800ca76:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca7a:	4298      	cmp	r0, r3
 800ca7c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ca80:	d8f2      	bhi.n	800ca68 <__lshift+0x70>
 800ca82:	1b03      	subs	r3, r0, r4
 800ca84:	3b15      	subs	r3, #21
 800ca86:	f023 0303 	bic.w	r3, r3, #3
 800ca8a:	3304      	adds	r3, #4
 800ca8c:	f104 0215 	add.w	r2, r4, #21
 800ca90:	4290      	cmp	r0, r2
 800ca92:	bf38      	it	cc
 800ca94:	2304      	movcc	r3, #4
 800ca96:	f841 c003 	str.w	ip, [r1, r3]
 800ca9a:	f1bc 0f00 	cmp.w	ip, #0
 800ca9e:	d001      	beq.n	800caa4 <__lshift+0xac>
 800caa0:	f108 0602 	add.w	r6, r8, #2
 800caa4:	3e01      	subs	r6, #1
 800caa6:	4638      	mov	r0, r7
 800caa8:	4621      	mov	r1, r4
 800caaa:	612e      	str	r6, [r5, #16]
 800caac:	f7ff fd8c 	bl	800c5c8 <_Bfree>
 800cab0:	4628      	mov	r0, r5
 800cab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cab6:	f842 0f04 	str.w	r0, [r2, #4]!
 800caba:	3301      	adds	r3, #1
 800cabc:	e7c1      	b.n	800ca42 <__lshift+0x4a>
 800cabe:	3904      	subs	r1, #4
 800cac0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cac4:	4298      	cmp	r0, r3
 800cac6:	f841 2f04 	str.w	r2, [r1, #4]!
 800caca:	d8f9      	bhi.n	800cac0 <__lshift+0xc8>
 800cacc:	e7ea      	b.n	800caa4 <__lshift+0xac>
 800cace:	bf00      	nop
 800cad0:	0800f238 	.word	0x0800f238
 800cad4:	0800f2c4 	.word	0x0800f2c4

0800cad8 <__mcmp>:
 800cad8:	4603      	mov	r3, r0
 800cada:	690a      	ldr	r2, [r1, #16]
 800cadc:	6900      	ldr	r0, [r0, #16]
 800cade:	b530      	push	{r4, r5, lr}
 800cae0:	1a80      	subs	r0, r0, r2
 800cae2:	d10d      	bne.n	800cb00 <__mcmp+0x28>
 800cae4:	3314      	adds	r3, #20
 800cae6:	3114      	adds	r1, #20
 800cae8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800caec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800caf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800caf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800caf8:	4295      	cmp	r5, r2
 800cafa:	d002      	beq.n	800cb02 <__mcmp+0x2a>
 800cafc:	d304      	bcc.n	800cb08 <__mcmp+0x30>
 800cafe:	2001      	movs	r0, #1
 800cb00:	bd30      	pop	{r4, r5, pc}
 800cb02:	42a3      	cmp	r3, r4
 800cb04:	d3f4      	bcc.n	800caf0 <__mcmp+0x18>
 800cb06:	e7fb      	b.n	800cb00 <__mcmp+0x28>
 800cb08:	f04f 30ff 	mov.w	r0, #4294967295
 800cb0c:	e7f8      	b.n	800cb00 <__mcmp+0x28>
	...

0800cb10 <__mdiff>:
 800cb10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb14:	460d      	mov	r5, r1
 800cb16:	4607      	mov	r7, r0
 800cb18:	4611      	mov	r1, r2
 800cb1a:	4628      	mov	r0, r5
 800cb1c:	4614      	mov	r4, r2
 800cb1e:	f7ff ffdb 	bl	800cad8 <__mcmp>
 800cb22:	1e06      	subs	r6, r0, #0
 800cb24:	d111      	bne.n	800cb4a <__mdiff+0x3a>
 800cb26:	4631      	mov	r1, r6
 800cb28:	4638      	mov	r0, r7
 800cb2a:	f7ff fd0d 	bl	800c548 <_Balloc>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	b928      	cbnz	r0, 800cb3e <__mdiff+0x2e>
 800cb32:	f240 2132 	movw	r1, #562	; 0x232
 800cb36:	4b3a      	ldr	r3, [pc, #232]	; (800cc20 <__mdiff+0x110>)
 800cb38:	483a      	ldr	r0, [pc, #232]	; (800cc24 <__mdiff+0x114>)
 800cb3a:	f000 fc41 	bl	800d3c0 <__assert_func>
 800cb3e:	2301      	movs	r3, #1
 800cb40:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cb44:	4610      	mov	r0, r2
 800cb46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb4a:	bfa4      	itt	ge
 800cb4c:	4623      	movge	r3, r4
 800cb4e:	462c      	movge	r4, r5
 800cb50:	4638      	mov	r0, r7
 800cb52:	6861      	ldr	r1, [r4, #4]
 800cb54:	bfa6      	itte	ge
 800cb56:	461d      	movge	r5, r3
 800cb58:	2600      	movge	r6, #0
 800cb5a:	2601      	movlt	r6, #1
 800cb5c:	f7ff fcf4 	bl	800c548 <_Balloc>
 800cb60:	4602      	mov	r2, r0
 800cb62:	b918      	cbnz	r0, 800cb6c <__mdiff+0x5c>
 800cb64:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cb68:	4b2d      	ldr	r3, [pc, #180]	; (800cc20 <__mdiff+0x110>)
 800cb6a:	e7e5      	b.n	800cb38 <__mdiff+0x28>
 800cb6c:	f102 0814 	add.w	r8, r2, #20
 800cb70:	46c2      	mov	sl, r8
 800cb72:	f04f 0c00 	mov.w	ip, #0
 800cb76:	6927      	ldr	r7, [r4, #16]
 800cb78:	60c6      	str	r6, [r0, #12]
 800cb7a:	692e      	ldr	r6, [r5, #16]
 800cb7c:	f104 0014 	add.w	r0, r4, #20
 800cb80:	f105 0914 	add.w	r9, r5, #20
 800cb84:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800cb88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cb8c:	3410      	adds	r4, #16
 800cb8e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800cb92:	f859 3b04 	ldr.w	r3, [r9], #4
 800cb96:	fa1f f18b 	uxth.w	r1, fp
 800cb9a:	448c      	add	ip, r1
 800cb9c:	b299      	uxth	r1, r3
 800cb9e:	0c1b      	lsrs	r3, r3, #16
 800cba0:	ebac 0101 	sub.w	r1, ip, r1
 800cba4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800cba8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cbac:	b289      	uxth	r1, r1
 800cbae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800cbb2:	454e      	cmp	r6, r9
 800cbb4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cbb8:	f84a 3b04 	str.w	r3, [sl], #4
 800cbbc:	d8e7      	bhi.n	800cb8e <__mdiff+0x7e>
 800cbbe:	1b73      	subs	r3, r6, r5
 800cbc0:	3b15      	subs	r3, #21
 800cbc2:	f023 0303 	bic.w	r3, r3, #3
 800cbc6:	3515      	adds	r5, #21
 800cbc8:	3304      	adds	r3, #4
 800cbca:	42ae      	cmp	r6, r5
 800cbcc:	bf38      	it	cc
 800cbce:	2304      	movcc	r3, #4
 800cbd0:	4418      	add	r0, r3
 800cbd2:	4443      	add	r3, r8
 800cbd4:	461e      	mov	r6, r3
 800cbd6:	4605      	mov	r5, r0
 800cbd8:	4575      	cmp	r5, lr
 800cbda:	d30e      	bcc.n	800cbfa <__mdiff+0xea>
 800cbdc:	f10e 0103 	add.w	r1, lr, #3
 800cbe0:	1a09      	subs	r1, r1, r0
 800cbe2:	f021 0103 	bic.w	r1, r1, #3
 800cbe6:	3803      	subs	r0, #3
 800cbe8:	4586      	cmp	lr, r0
 800cbea:	bf38      	it	cc
 800cbec:	2100      	movcc	r1, #0
 800cbee:	4419      	add	r1, r3
 800cbf0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800cbf4:	b18b      	cbz	r3, 800cc1a <__mdiff+0x10a>
 800cbf6:	6117      	str	r7, [r2, #16]
 800cbf8:	e7a4      	b.n	800cb44 <__mdiff+0x34>
 800cbfa:	f855 8b04 	ldr.w	r8, [r5], #4
 800cbfe:	fa1f f188 	uxth.w	r1, r8
 800cc02:	4461      	add	r1, ip
 800cc04:	140c      	asrs	r4, r1, #16
 800cc06:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cc0a:	b289      	uxth	r1, r1
 800cc0c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800cc10:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800cc14:	f846 1b04 	str.w	r1, [r6], #4
 800cc18:	e7de      	b.n	800cbd8 <__mdiff+0xc8>
 800cc1a:	3f01      	subs	r7, #1
 800cc1c:	e7e8      	b.n	800cbf0 <__mdiff+0xe0>
 800cc1e:	bf00      	nop
 800cc20:	0800f238 	.word	0x0800f238
 800cc24:	0800f2c4 	.word	0x0800f2c4

0800cc28 <__ulp>:
 800cc28:	4b11      	ldr	r3, [pc, #68]	; (800cc70 <__ulp+0x48>)
 800cc2a:	400b      	ands	r3, r1
 800cc2c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	dd02      	ble.n	800cc3a <__ulp+0x12>
 800cc34:	2000      	movs	r0, #0
 800cc36:	4619      	mov	r1, r3
 800cc38:	4770      	bx	lr
 800cc3a:	425b      	negs	r3, r3
 800cc3c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800cc40:	f04f 0000 	mov.w	r0, #0
 800cc44:	f04f 0100 	mov.w	r1, #0
 800cc48:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cc4c:	da04      	bge.n	800cc58 <__ulp+0x30>
 800cc4e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800cc52:	fa43 f102 	asr.w	r1, r3, r2
 800cc56:	4770      	bx	lr
 800cc58:	f1a2 0314 	sub.w	r3, r2, #20
 800cc5c:	2b1e      	cmp	r3, #30
 800cc5e:	bfd6      	itet	le
 800cc60:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800cc64:	2301      	movgt	r3, #1
 800cc66:	fa22 f303 	lsrle.w	r3, r2, r3
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	4770      	bx	lr
 800cc6e:	bf00      	nop
 800cc70:	7ff00000 	.word	0x7ff00000

0800cc74 <__b2d>:
 800cc74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc78:	6907      	ldr	r7, [r0, #16]
 800cc7a:	f100 0914 	add.w	r9, r0, #20
 800cc7e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800cc82:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800cc86:	f1a7 0804 	sub.w	r8, r7, #4
 800cc8a:	4630      	mov	r0, r6
 800cc8c:	f7ff fd4e 	bl	800c72c <__hi0bits>
 800cc90:	f1c0 0320 	rsb	r3, r0, #32
 800cc94:	280a      	cmp	r0, #10
 800cc96:	600b      	str	r3, [r1, #0]
 800cc98:	491f      	ldr	r1, [pc, #124]	; (800cd18 <__b2d+0xa4>)
 800cc9a:	dc17      	bgt.n	800cccc <__b2d+0x58>
 800cc9c:	45c1      	cmp	r9, r8
 800cc9e:	bf28      	it	cs
 800cca0:	2200      	movcs	r2, #0
 800cca2:	f1c0 0c0b 	rsb	ip, r0, #11
 800cca6:	fa26 f30c 	lsr.w	r3, r6, ip
 800ccaa:	bf38      	it	cc
 800ccac:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800ccb0:	ea43 0501 	orr.w	r5, r3, r1
 800ccb4:	f100 0315 	add.w	r3, r0, #21
 800ccb8:	fa06 f303 	lsl.w	r3, r6, r3
 800ccbc:	fa22 f20c 	lsr.w	r2, r2, ip
 800ccc0:	ea43 0402 	orr.w	r4, r3, r2
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	4629      	mov	r1, r5
 800ccc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cccc:	45c1      	cmp	r9, r8
 800ccce:	bf2e      	itee	cs
 800ccd0:	2200      	movcs	r2, #0
 800ccd2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800ccd6:	f1a7 0808 	subcc.w	r8, r7, #8
 800ccda:	f1b0 030b 	subs.w	r3, r0, #11
 800ccde:	d016      	beq.n	800cd0e <__b2d+0x9a>
 800cce0:	f1c3 0720 	rsb	r7, r3, #32
 800cce4:	fa22 f107 	lsr.w	r1, r2, r7
 800cce8:	45c8      	cmp	r8, r9
 800ccea:	fa06 f603 	lsl.w	r6, r6, r3
 800ccee:	ea46 0601 	orr.w	r6, r6, r1
 800ccf2:	bf94      	ite	ls
 800ccf4:	2100      	movls	r1, #0
 800ccf6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800ccfa:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800ccfe:	fa02 f003 	lsl.w	r0, r2, r3
 800cd02:	40f9      	lsrs	r1, r7
 800cd04:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cd08:	ea40 0401 	orr.w	r4, r0, r1
 800cd0c:	e7da      	b.n	800ccc4 <__b2d+0x50>
 800cd0e:	4614      	mov	r4, r2
 800cd10:	ea46 0501 	orr.w	r5, r6, r1
 800cd14:	e7d6      	b.n	800ccc4 <__b2d+0x50>
 800cd16:	bf00      	nop
 800cd18:	3ff00000 	.word	0x3ff00000

0800cd1c <__d2b>:
 800cd1c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800cd20:	2101      	movs	r1, #1
 800cd22:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800cd26:	4690      	mov	r8, r2
 800cd28:	461d      	mov	r5, r3
 800cd2a:	f7ff fc0d 	bl	800c548 <_Balloc>
 800cd2e:	4604      	mov	r4, r0
 800cd30:	b930      	cbnz	r0, 800cd40 <__d2b+0x24>
 800cd32:	4602      	mov	r2, r0
 800cd34:	f240 310a 	movw	r1, #778	; 0x30a
 800cd38:	4b24      	ldr	r3, [pc, #144]	; (800cdcc <__d2b+0xb0>)
 800cd3a:	4825      	ldr	r0, [pc, #148]	; (800cdd0 <__d2b+0xb4>)
 800cd3c:	f000 fb40 	bl	800d3c0 <__assert_func>
 800cd40:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800cd44:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800cd48:	bb2d      	cbnz	r5, 800cd96 <__d2b+0x7a>
 800cd4a:	9301      	str	r3, [sp, #4]
 800cd4c:	f1b8 0300 	subs.w	r3, r8, #0
 800cd50:	d026      	beq.n	800cda0 <__d2b+0x84>
 800cd52:	4668      	mov	r0, sp
 800cd54:	9300      	str	r3, [sp, #0]
 800cd56:	f7ff fd09 	bl	800c76c <__lo0bits>
 800cd5a:	9900      	ldr	r1, [sp, #0]
 800cd5c:	b1f0      	cbz	r0, 800cd9c <__d2b+0x80>
 800cd5e:	9a01      	ldr	r2, [sp, #4]
 800cd60:	f1c0 0320 	rsb	r3, r0, #32
 800cd64:	fa02 f303 	lsl.w	r3, r2, r3
 800cd68:	430b      	orrs	r3, r1
 800cd6a:	40c2      	lsrs	r2, r0
 800cd6c:	6163      	str	r3, [r4, #20]
 800cd6e:	9201      	str	r2, [sp, #4]
 800cd70:	9b01      	ldr	r3, [sp, #4]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	bf14      	ite	ne
 800cd76:	2102      	movne	r1, #2
 800cd78:	2101      	moveq	r1, #1
 800cd7a:	61a3      	str	r3, [r4, #24]
 800cd7c:	6121      	str	r1, [r4, #16]
 800cd7e:	b1c5      	cbz	r5, 800cdb2 <__d2b+0x96>
 800cd80:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cd84:	4405      	add	r5, r0
 800cd86:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cd8a:	603d      	str	r5, [r7, #0]
 800cd8c:	6030      	str	r0, [r6, #0]
 800cd8e:	4620      	mov	r0, r4
 800cd90:	b002      	add	sp, #8
 800cd92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd9a:	e7d6      	b.n	800cd4a <__d2b+0x2e>
 800cd9c:	6161      	str	r1, [r4, #20]
 800cd9e:	e7e7      	b.n	800cd70 <__d2b+0x54>
 800cda0:	a801      	add	r0, sp, #4
 800cda2:	f7ff fce3 	bl	800c76c <__lo0bits>
 800cda6:	2101      	movs	r1, #1
 800cda8:	9b01      	ldr	r3, [sp, #4]
 800cdaa:	6121      	str	r1, [r4, #16]
 800cdac:	6163      	str	r3, [r4, #20]
 800cdae:	3020      	adds	r0, #32
 800cdb0:	e7e5      	b.n	800cd7e <__d2b+0x62>
 800cdb2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800cdb6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cdba:	6038      	str	r0, [r7, #0]
 800cdbc:	6918      	ldr	r0, [r3, #16]
 800cdbe:	f7ff fcb5 	bl	800c72c <__hi0bits>
 800cdc2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800cdc6:	6031      	str	r1, [r6, #0]
 800cdc8:	e7e1      	b.n	800cd8e <__d2b+0x72>
 800cdca:	bf00      	nop
 800cdcc:	0800f238 	.word	0x0800f238
 800cdd0:	0800f2c4 	.word	0x0800f2c4

0800cdd4 <__ratio>:
 800cdd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd8:	4688      	mov	r8, r1
 800cdda:	4669      	mov	r1, sp
 800cddc:	4681      	mov	r9, r0
 800cdde:	f7ff ff49 	bl	800cc74 <__b2d>
 800cde2:	460f      	mov	r7, r1
 800cde4:	4604      	mov	r4, r0
 800cde6:	460d      	mov	r5, r1
 800cde8:	4640      	mov	r0, r8
 800cdea:	a901      	add	r1, sp, #4
 800cdec:	f7ff ff42 	bl	800cc74 <__b2d>
 800cdf0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cdf4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cdf8:	468b      	mov	fp, r1
 800cdfa:	eba3 0c02 	sub.w	ip, r3, r2
 800cdfe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ce02:	1a9b      	subs	r3, r3, r2
 800ce04:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	bfd5      	itete	le
 800ce0c:	460a      	movle	r2, r1
 800ce0e:	462a      	movgt	r2, r5
 800ce10:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce14:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ce18:	bfd8      	it	le
 800ce1a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ce1e:	465b      	mov	r3, fp
 800ce20:	4602      	mov	r2, r0
 800ce22:	4639      	mov	r1, r7
 800ce24:	4620      	mov	r0, r4
 800ce26:	f7f3 fc8b 	bl	8000740 <__aeabi_ddiv>
 800ce2a:	b003      	add	sp, #12
 800ce2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ce30 <__copybits>:
 800ce30:	3901      	subs	r1, #1
 800ce32:	b570      	push	{r4, r5, r6, lr}
 800ce34:	1149      	asrs	r1, r1, #5
 800ce36:	6914      	ldr	r4, [r2, #16]
 800ce38:	3101      	adds	r1, #1
 800ce3a:	f102 0314 	add.w	r3, r2, #20
 800ce3e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ce42:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ce46:	1f05      	subs	r5, r0, #4
 800ce48:	42a3      	cmp	r3, r4
 800ce4a:	d30c      	bcc.n	800ce66 <__copybits+0x36>
 800ce4c:	1aa3      	subs	r3, r4, r2
 800ce4e:	3b11      	subs	r3, #17
 800ce50:	f023 0303 	bic.w	r3, r3, #3
 800ce54:	3211      	adds	r2, #17
 800ce56:	42a2      	cmp	r2, r4
 800ce58:	bf88      	it	hi
 800ce5a:	2300      	movhi	r3, #0
 800ce5c:	4418      	add	r0, r3
 800ce5e:	2300      	movs	r3, #0
 800ce60:	4288      	cmp	r0, r1
 800ce62:	d305      	bcc.n	800ce70 <__copybits+0x40>
 800ce64:	bd70      	pop	{r4, r5, r6, pc}
 800ce66:	f853 6b04 	ldr.w	r6, [r3], #4
 800ce6a:	f845 6f04 	str.w	r6, [r5, #4]!
 800ce6e:	e7eb      	b.n	800ce48 <__copybits+0x18>
 800ce70:	f840 3b04 	str.w	r3, [r0], #4
 800ce74:	e7f4      	b.n	800ce60 <__copybits+0x30>

0800ce76 <__any_on>:
 800ce76:	f100 0214 	add.w	r2, r0, #20
 800ce7a:	6900      	ldr	r0, [r0, #16]
 800ce7c:	114b      	asrs	r3, r1, #5
 800ce7e:	4298      	cmp	r0, r3
 800ce80:	b510      	push	{r4, lr}
 800ce82:	db11      	blt.n	800cea8 <__any_on+0x32>
 800ce84:	dd0a      	ble.n	800ce9c <__any_on+0x26>
 800ce86:	f011 011f 	ands.w	r1, r1, #31
 800ce8a:	d007      	beq.n	800ce9c <__any_on+0x26>
 800ce8c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ce90:	fa24 f001 	lsr.w	r0, r4, r1
 800ce94:	fa00 f101 	lsl.w	r1, r0, r1
 800ce98:	428c      	cmp	r4, r1
 800ce9a:	d10b      	bne.n	800ceb4 <__any_on+0x3e>
 800ce9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cea0:	4293      	cmp	r3, r2
 800cea2:	d803      	bhi.n	800ceac <__any_on+0x36>
 800cea4:	2000      	movs	r0, #0
 800cea6:	bd10      	pop	{r4, pc}
 800cea8:	4603      	mov	r3, r0
 800ceaa:	e7f7      	b.n	800ce9c <__any_on+0x26>
 800ceac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ceb0:	2900      	cmp	r1, #0
 800ceb2:	d0f5      	beq.n	800cea0 <__any_on+0x2a>
 800ceb4:	2001      	movs	r0, #1
 800ceb6:	e7f6      	b.n	800cea6 <__any_on+0x30>

0800ceb8 <_calloc_r>:
 800ceb8:	b570      	push	{r4, r5, r6, lr}
 800ceba:	fba1 5402 	umull	r5, r4, r1, r2
 800cebe:	b934      	cbnz	r4, 800cece <_calloc_r+0x16>
 800cec0:	4629      	mov	r1, r5
 800cec2:	f000 f875 	bl	800cfb0 <_malloc_r>
 800cec6:	4606      	mov	r6, r0
 800cec8:	b928      	cbnz	r0, 800ced6 <_calloc_r+0x1e>
 800ceca:	4630      	mov	r0, r6
 800cecc:	bd70      	pop	{r4, r5, r6, pc}
 800cece:	220c      	movs	r2, #12
 800ced0:	2600      	movs	r6, #0
 800ced2:	6002      	str	r2, [r0, #0]
 800ced4:	e7f9      	b.n	800ceca <_calloc_r+0x12>
 800ced6:	462a      	mov	r2, r5
 800ced8:	4621      	mov	r1, r4
 800ceda:	f7fc fbf7 	bl	80096cc <memset>
 800cede:	e7f4      	b.n	800ceca <_calloc_r+0x12>

0800cee0 <_free_r>:
 800cee0:	b538      	push	{r3, r4, r5, lr}
 800cee2:	4605      	mov	r5, r0
 800cee4:	2900      	cmp	r1, #0
 800cee6:	d040      	beq.n	800cf6a <_free_r+0x8a>
 800cee8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ceec:	1f0c      	subs	r4, r1, #4
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	bfb8      	it	lt
 800cef2:	18e4      	addlt	r4, r4, r3
 800cef4:	f000 faae 	bl	800d454 <__malloc_lock>
 800cef8:	4a1c      	ldr	r2, [pc, #112]	; (800cf6c <_free_r+0x8c>)
 800cefa:	6813      	ldr	r3, [r2, #0]
 800cefc:	b933      	cbnz	r3, 800cf0c <_free_r+0x2c>
 800cefe:	6063      	str	r3, [r4, #4]
 800cf00:	6014      	str	r4, [r2, #0]
 800cf02:	4628      	mov	r0, r5
 800cf04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf08:	f000 baaa 	b.w	800d460 <__malloc_unlock>
 800cf0c:	42a3      	cmp	r3, r4
 800cf0e:	d908      	bls.n	800cf22 <_free_r+0x42>
 800cf10:	6820      	ldr	r0, [r4, #0]
 800cf12:	1821      	adds	r1, r4, r0
 800cf14:	428b      	cmp	r3, r1
 800cf16:	bf01      	itttt	eq
 800cf18:	6819      	ldreq	r1, [r3, #0]
 800cf1a:	685b      	ldreq	r3, [r3, #4]
 800cf1c:	1809      	addeq	r1, r1, r0
 800cf1e:	6021      	streq	r1, [r4, #0]
 800cf20:	e7ed      	b.n	800cefe <_free_r+0x1e>
 800cf22:	461a      	mov	r2, r3
 800cf24:	685b      	ldr	r3, [r3, #4]
 800cf26:	b10b      	cbz	r3, 800cf2c <_free_r+0x4c>
 800cf28:	42a3      	cmp	r3, r4
 800cf2a:	d9fa      	bls.n	800cf22 <_free_r+0x42>
 800cf2c:	6811      	ldr	r1, [r2, #0]
 800cf2e:	1850      	adds	r0, r2, r1
 800cf30:	42a0      	cmp	r0, r4
 800cf32:	d10b      	bne.n	800cf4c <_free_r+0x6c>
 800cf34:	6820      	ldr	r0, [r4, #0]
 800cf36:	4401      	add	r1, r0
 800cf38:	1850      	adds	r0, r2, r1
 800cf3a:	4283      	cmp	r3, r0
 800cf3c:	6011      	str	r1, [r2, #0]
 800cf3e:	d1e0      	bne.n	800cf02 <_free_r+0x22>
 800cf40:	6818      	ldr	r0, [r3, #0]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	4401      	add	r1, r0
 800cf46:	6011      	str	r1, [r2, #0]
 800cf48:	6053      	str	r3, [r2, #4]
 800cf4a:	e7da      	b.n	800cf02 <_free_r+0x22>
 800cf4c:	d902      	bls.n	800cf54 <_free_r+0x74>
 800cf4e:	230c      	movs	r3, #12
 800cf50:	602b      	str	r3, [r5, #0]
 800cf52:	e7d6      	b.n	800cf02 <_free_r+0x22>
 800cf54:	6820      	ldr	r0, [r4, #0]
 800cf56:	1821      	adds	r1, r4, r0
 800cf58:	428b      	cmp	r3, r1
 800cf5a:	bf01      	itttt	eq
 800cf5c:	6819      	ldreq	r1, [r3, #0]
 800cf5e:	685b      	ldreq	r3, [r3, #4]
 800cf60:	1809      	addeq	r1, r1, r0
 800cf62:	6021      	streq	r1, [r4, #0]
 800cf64:	6063      	str	r3, [r4, #4]
 800cf66:	6054      	str	r4, [r2, #4]
 800cf68:	e7cb      	b.n	800cf02 <_free_r+0x22>
 800cf6a:	bd38      	pop	{r3, r4, r5, pc}
 800cf6c:	20003c0c 	.word	0x20003c0c

0800cf70 <sbrk_aligned>:
 800cf70:	b570      	push	{r4, r5, r6, lr}
 800cf72:	4e0e      	ldr	r6, [pc, #56]	; (800cfac <sbrk_aligned+0x3c>)
 800cf74:	460c      	mov	r4, r1
 800cf76:	6831      	ldr	r1, [r6, #0]
 800cf78:	4605      	mov	r5, r0
 800cf7a:	b911      	cbnz	r1, 800cf82 <sbrk_aligned+0x12>
 800cf7c:	f000 f9ee 	bl	800d35c <_sbrk_r>
 800cf80:	6030      	str	r0, [r6, #0]
 800cf82:	4621      	mov	r1, r4
 800cf84:	4628      	mov	r0, r5
 800cf86:	f000 f9e9 	bl	800d35c <_sbrk_r>
 800cf8a:	1c43      	adds	r3, r0, #1
 800cf8c:	d00a      	beq.n	800cfa4 <sbrk_aligned+0x34>
 800cf8e:	1cc4      	adds	r4, r0, #3
 800cf90:	f024 0403 	bic.w	r4, r4, #3
 800cf94:	42a0      	cmp	r0, r4
 800cf96:	d007      	beq.n	800cfa8 <sbrk_aligned+0x38>
 800cf98:	1a21      	subs	r1, r4, r0
 800cf9a:	4628      	mov	r0, r5
 800cf9c:	f000 f9de 	bl	800d35c <_sbrk_r>
 800cfa0:	3001      	adds	r0, #1
 800cfa2:	d101      	bne.n	800cfa8 <sbrk_aligned+0x38>
 800cfa4:	f04f 34ff 	mov.w	r4, #4294967295
 800cfa8:	4620      	mov	r0, r4
 800cfaa:	bd70      	pop	{r4, r5, r6, pc}
 800cfac:	20003c10 	.word	0x20003c10

0800cfb0 <_malloc_r>:
 800cfb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfb4:	1ccd      	adds	r5, r1, #3
 800cfb6:	f025 0503 	bic.w	r5, r5, #3
 800cfba:	3508      	adds	r5, #8
 800cfbc:	2d0c      	cmp	r5, #12
 800cfbe:	bf38      	it	cc
 800cfc0:	250c      	movcc	r5, #12
 800cfc2:	2d00      	cmp	r5, #0
 800cfc4:	4607      	mov	r7, r0
 800cfc6:	db01      	blt.n	800cfcc <_malloc_r+0x1c>
 800cfc8:	42a9      	cmp	r1, r5
 800cfca:	d905      	bls.n	800cfd8 <_malloc_r+0x28>
 800cfcc:	230c      	movs	r3, #12
 800cfce:	2600      	movs	r6, #0
 800cfd0:	603b      	str	r3, [r7, #0]
 800cfd2:	4630      	mov	r0, r6
 800cfd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfd8:	4e2e      	ldr	r6, [pc, #184]	; (800d094 <_malloc_r+0xe4>)
 800cfda:	f000 fa3b 	bl	800d454 <__malloc_lock>
 800cfde:	6833      	ldr	r3, [r6, #0]
 800cfe0:	461c      	mov	r4, r3
 800cfe2:	bb34      	cbnz	r4, 800d032 <_malloc_r+0x82>
 800cfe4:	4629      	mov	r1, r5
 800cfe6:	4638      	mov	r0, r7
 800cfe8:	f7ff ffc2 	bl	800cf70 <sbrk_aligned>
 800cfec:	1c43      	adds	r3, r0, #1
 800cfee:	4604      	mov	r4, r0
 800cff0:	d14d      	bne.n	800d08e <_malloc_r+0xde>
 800cff2:	6834      	ldr	r4, [r6, #0]
 800cff4:	4626      	mov	r6, r4
 800cff6:	2e00      	cmp	r6, #0
 800cff8:	d140      	bne.n	800d07c <_malloc_r+0xcc>
 800cffa:	6823      	ldr	r3, [r4, #0]
 800cffc:	4631      	mov	r1, r6
 800cffe:	4638      	mov	r0, r7
 800d000:	eb04 0803 	add.w	r8, r4, r3
 800d004:	f000 f9aa 	bl	800d35c <_sbrk_r>
 800d008:	4580      	cmp	r8, r0
 800d00a:	d13a      	bne.n	800d082 <_malloc_r+0xd2>
 800d00c:	6821      	ldr	r1, [r4, #0]
 800d00e:	3503      	adds	r5, #3
 800d010:	1a6d      	subs	r5, r5, r1
 800d012:	f025 0503 	bic.w	r5, r5, #3
 800d016:	3508      	adds	r5, #8
 800d018:	2d0c      	cmp	r5, #12
 800d01a:	bf38      	it	cc
 800d01c:	250c      	movcc	r5, #12
 800d01e:	4638      	mov	r0, r7
 800d020:	4629      	mov	r1, r5
 800d022:	f7ff ffa5 	bl	800cf70 <sbrk_aligned>
 800d026:	3001      	adds	r0, #1
 800d028:	d02b      	beq.n	800d082 <_malloc_r+0xd2>
 800d02a:	6823      	ldr	r3, [r4, #0]
 800d02c:	442b      	add	r3, r5
 800d02e:	6023      	str	r3, [r4, #0]
 800d030:	e00e      	b.n	800d050 <_malloc_r+0xa0>
 800d032:	6822      	ldr	r2, [r4, #0]
 800d034:	1b52      	subs	r2, r2, r5
 800d036:	d41e      	bmi.n	800d076 <_malloc_r+0xc6>
 800d038:	2a0b      	cmp	r2, #11
 800d03a:	d916      	bls.n	800d06a <_malloc_r+0xba>
 800d03c:	1961      	adds	r1, r4, r5
 800d03e:	42a3      	cmp	r3, r4
 800d040:	6025      	str	r5, [r4, #0]
 800d042:	bf18      	it	ne
 800d044:	6059      	strne	r1, [r3, #4]
 800d046:	6863      	ldr	r3, [r4, #4]
 800d048:	bf08      	it	eq
 800d04a:	6031      	streq	r1, [r6, #0]
 800d04c:	5162      	str	r2, [r4, r5]
 800d04e:	604b      	str	r3, [r1, #4]
 800d050:	4638      	mov	r0, r7
 800d052:	f104 060b 	add.w	r6, r4, #11
 800d056:	f000 fa03 	bl	800d460 <__malloc_unlock>
 800d05a:	f026 0607 	bic.w	r6, r6, #7
 800d05e:	1d23      	adds	r3, r4, #4
 800d060:	1af2      	subs	r2, r6, r3
 800d062:	d0b6      	beq.n	800cfd2 <_malloc_r+0x22>
 800d064:	1b9b      	subs	r3, r3, r6
 800d066:	50a3      	str	r3, [r4, r2]
 800d068:	e7b3      	b.n	800cfd2 <_malloc_r+0x22>
 800d06a:	6862      	ldr	r2, [r4, #4]
 800d06c:	42a3      	cmp	r3, r4
 800d06e:	bf0c      	ite	eq
 800d070:	6032      	streq	r2, [r6, #0]
 800d072:	605a      	strne	r2, [r3, #4]
 800d074:	e7ec      	b.n	800d050 <_malloc_r+0xa0>
 800d076:	4623      	mov	r3, r4
 800d078:	6864      	ldr	r4, [r4, #4]
 800d07a:	e7b2      	b.n	800cfe2 <_malloc_r+0x32>
 800d07c:	4634      	mov	r4, r6
 800d07e:	6876      	ldr	r6, [r6, #4]
 800d080:	e7b9      	b.n	800cff6 <_malloc_r+0x46>
 800d082:	230c      	movs	r3, #12
 800d084:	4638      	mov	r0, r7
 800d086:	603b      	str	r3, [r7, #0]
 800d088:	f000 f9ea 	bl	800d460 <__malloc_unlock>
 800d08c:	e7a1      	b.n	800cfd2 <_malloc_r+0x22>
 800d08e:	6025      	str	r5, [r4, #0]
 800d090:	e7de      	b.n	800d050 <_malloc_r+0xa0>
 800d092:	bf00      	nop
 800d094:	20003c0c 	.word	0x20003c0c

0800d098 <__ssputs_r>:
 800d098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d09c:	688e      	ldr	r6, [r1, #8]
 800d09e:	4682      	mov	sl, r0
 800d0a0:	429e      	cmp	r6, r3
 800d0a2:	460c      	mov	r4, r1
 800d0a4:	4690      	mov	r8, r2
 800d0a6:	461f      	mov	r7, r3
 800d0a8:	d838      	bhi.n	800d11c <__ssputs_r+0x84>
 800d0aa:	898a      	ldrh	r2, [r1, #12]
 800d0ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d0b0:	d032      	beq.n	800d118 <__ssputs_r+0x80>
 800d0b2:	6825      	ldr	r5, [r4, #0]
 800d0b4:	6909      	ldr	r1, [r1, #16]
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	eba5 0901 	sub.w	r9, r5, r1
 800d0bc:	6965      	ldr	r5, [r4, #20]
 800d0be:	444b      	add	r3, r9
 800d0c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0c8:	106d      	asrs	r5, r5, #1
 800d0ca:	429d      	cmp	r5, r3
 800d0cc:	bf38      	it	cc
 800d0ce:	461d      	movcc	r5, r3
 800d0d0:	0553      	lsls	r3, r2, #21
 800d0d2:	d531      	bpl.n	800d138 <__ssputs_r+0xa0>
 800d0d4:	4629      	mov	r1, r5
 800d0d6:	f7ff ff6b 	bl	800cfb0 <_malloc_r>
 800d0da:	4606      	mov	r6, r0
 800d0dc:	b950      	cbnz	r0, 800d0f4 <__ssputs_r+0x5c>
 800d0de:	230c      	movs	r3, #12
 800d0e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e4:	f8ca 3000 	str.w	r3, [sl]
 800d0e8:	89a3      	ldrh	r3, [r4, #12]
 800d0ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0ee:	81a3      	strh	r3, [r4, #12]
 800d0f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0f4:	464a      	mov	r2, r9
 800d0f6:	6921      	ldr	r1, [r4, #16]
 800d0f8:	f7fc fada 	bl	80096b0 <memcpy>
 800d0fc:	89a3      	ldrh	r3, [r4, #12]
 800d0fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d102:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d106:	81a3      	strh	r3, [r4, #12]
 800d108:	6126      	str	r6, [r4, #16]
 800d10a:	444e      	add	r6, r9
 800d10c:	6026      	str	r6, [r4, #0]
 800d10e:	463e      	mov	r6, r7
 800d110:	6165      	str	r5, [r4, #20]
 800d112:	eba5 0509 	sub.w	r5, r5, r9
 800d116:	60a5      	str	r5, [r4, #8]
 800d118:	42be      	cmp	r6, r7
 800d11a:	d900      	bls.n	800d11e <__ssputs_r+0x86>
 800d11c:	463e      	mov	r6, r7
 800d11e:	4632      	mov	r2, r6
 800d120:	4641      	mov	r1, r8
 800d122:	6820      	ldr	r0, [r4, #0]
 800d124:	f000 f97c 	bl	800d420 <memmove>
 800d128:	68a3      	ldr	r3, [r4, #8]
 800d12a:	2000      	movs	r0, #0
 800d12c:	1b9b      	subs	r3, r3, r6
 800d12e:	60a3      	str	r3, [r4, #8]
 800d130:	6823      	ldr	r3, [r4, #0]
 800d132:	4433      	add	r3, r6
 800d134:	6023      	str	r3, [r4, #0]
 800d136:	e7db      	b.n	800d0f0 <__ssputs_r+0x58>
 800d138:	462a      	mov	r2, r5
 800d13a:	f000 f997 	bl	800d46c <_realloc_r>
 800d13e:	4606      	mov	r6, r0
 800d140:	2800      	cmp	r0, #0
 800d142:	d1e1      	bne.n	800d108 <__ssputs_r+0x70>
 800d144:	4650      	mov	r0, sl
 800d146:	6921      	ldr	r1, [r4, #16]
 800d148:	f7ff feca 	bl	800cee0 <_free_r>
 800d14c:	e7c7      	b.n	800d0de <__ssputs_r+0x46>
	...

0800d150 <_svfiprintf_r>:
 800d150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d154:	4698      	mov	r8, r3
 800d156:	898b      	ldrh	r3, [r1, #12]
 800d158:	4607      	mov	r7, r0
 800d15a:	061b      	lsls	r3, r3, #24
 800d15c:	460d      	mov	r5, r1
 800d15e:	4614      	mov	r4, r2
 800d160:	b09d      	sub	sp, #116	; 0x74
 800d162:	d50e      	bpl.n	800d182 <_svfiprintf_r+0x32>
 800d164:	690b      	ldr	r3, [r1, #16]
 800d166:	b963      	cbnz	r3, 800d182 <_svfiprintf_r+0x32>
 800d168:	2140      	movs	r1, #64	; 0x40
 800d16a:	f7ff ff21 	bl	800cfb0 <_malloc_r>
 800d16e:	6028      	str	r0, [r5, #0]
 800d170:	6128      	str	r0, [r5, #16]
 800d172:	b920      	cbnz	r0, 800d17e <_svfiprintf_r+0x2e>
 800d174:	230c      	movs	r3, #12
 800d176:	603b      	str	r3, [r7, #0]
 800d178:	f04f 30ff 	mov.w	r0, #4294967295
 800d17c:	e0d1      	b.n	800d322 <_svfiprintf_r+0x1d2>
 800d17e:	2340      	movs	r3, #64	; 0x40
 800d180:	616b      	str	r3, [r5, #20]
 800d182:	2300      	movs	r3, #0
 800d184:	9309      	str	r3, [sp, #36]	; 0x24
 800d186:	2320      	movs	r3, #32
 800d188:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d18c:	2330      	movs	r3, #48	; 0x30
 800d18e:	f04f 0901 	mov.w	r9, #1
 800d192:	f8cd 800c 	str.w	r8, [sp, #12]
 800d196:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d33c <_svfiprintf_r+0x1ec>
 800d19a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d19e:	4623      	mov	r3, r4
 800d1a0:	469a      	mov	sl, r3
 800d1a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1a6:	b10a      	cbz	r2, 800d1ac <_svfiprintf_r+0x5c>
 800d1a8:	2a25      	cmp	r2, #37	; 0x25
 800d1aa:	d1f9      	bne.n	800d1a0 <_svfiprintf_r+0x50>
 800d1ac:	ebba 0b04 	subs.w	fp, sl, r4
 800d1b0:	d00b      	beq.n	800d1ca <_svfiprintf_r+0x7a>
 800d1b2:	465b      	mov	r3, fp
 800d1b4:	4622      	mov	r2, r4
 800d1b6:	4629      	mov	r1, r5
 800d1b8:	4638      	mov	r0, r7
 800d1ba:	f7ff ff6d 	bl	800d098 <__ssputs_r>
 800d1be:	3001      	adds	r0, #1
 800d1c0:	f000 80aa 	beq.w	800d318 <_svfiprintf_r+0x1c8>
 800d1c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d1c6:	445a      	add	r2, fp
 800d1c8:	9209      	str	r2, [sp, #36]	; 0x24
 800d1ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	f000 80a2 	beq.w	800d318 <_svfiprintf_r+0x1c8>
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d1da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1de:	f10a 0a01 	add.w	sl, sl, #1
 800d1e2:	9304      	str	r3, [sp, #16]
 800d1e4:	9307      	str	r3, [sp, #28]
 800d1e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d1ea:	931a      	str	r3, [sp, #104]	; 0x68
 800d1ec:	4654      	mov	r4, sl
 800d1ee:	2205      	movs	r2, #5
 800d1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1f4:	4851      	ldr	r0, [pc, #324]	; (800d33c <_svfiprintf_r+0x1ec>)
 800d1f6:	f7ff f999 	bl	800c52c <memchr>
 800d1fa:	9a04      	ldr	r2, [sp, #16]
 800d1fc:	b9d8      	cbnz	r0, 800d236 <_svfiprintf_r+0xe6>
 800d1fe:	06d0      	lsls	r0, r2, #27
 800d200:	bf44      	itt	mi
 800d202:	2320      	movmi	r3, #32
 800d204:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d208:	0711      	lsls	r1, r2, #28
 800d20a:	bf44      	itt	mi
 800d20c:	232b      	movmi	r3, #43	; 0x2b
 800d20e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d212:	f89a 3000 	ldrb.w	r3, [sl]
 800d216:	2b2a      	cmp	r3, #42	; 0x2a
 800d218:	d015      	beq.n	800d246 <_svfiprintf_r+0xf6>
 800d21a:	4654      	mov	r4, sl
 800d21c:	2000      	movs	r0, #0
 800d21e:	f04f 0c0a 	mov.w	ip, #10
 800d222:	9a07      	ldr	r2, [sp, #28]
 800d224:	4621      	mov	r1, r4
 800d226:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d22a:	3b30      	subs	r3, #48	; 0x30
 800d22c:	2b09      	cmp	r3, #9
 800d22e:	d94e      	bls.n	800d2ce <_svfiprintf_r+0x17e>
 800d230:	b1b0      	cbz	r0, 800d260 <_svfiprintf_r+0x110>
 800d232:	9207      	str	r2, [sp, #28]
 800d234:	e014      	b.n	800d260 <_svfiprintf_r+0x110>
 800d236:	eba0 0308 	sub.w	r3, r0, r8
 800d23a:	fa09 f303 	lsl.w	r3, r9, r3
 800d23e:	4313      	orrs	r3, r2
 800d240:	46a2      	mov	sl, r4
 800d242:	9304      	str	r3, [sp, #16]
 800d244:	e7d2      	b.n	800d1ec <_svfiprintf_r+0x9c>
 800d246:	9b03      	ldr	r3, [sp, #12]
 800d248:	1d19      	adds	r1, r3, #4
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	9103      	str	r1, [sp, #12]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	bfbb      	ittet	lt
 800d252:	425b      	neglt	r3, r3
 800d254:	f042 0202 	orrlt.w	r2, r2, #2
 800d258:	9307      	strge	r3, [sp, #28]
 800d25a:	9307      	strlt	r3, [sp, #28]
 800d25c:	bfb8      	it	lt
 800d25e:	9204      	strlt	r2, [sp, #16]
 800d260:	7823      	ldrb	r3, [r4, #0]
 800d262:	2b2e      	cmp	r3, #46	; 0x2e
 800d264:	d10c      	bne.n	800d280 <_svfiprintf_r+0x130>
 800d266:	7863      	ldrb	r3, [r4, #1]
 800d268:	2b2a      	cmp	r3, #42	; 0x2a
 800d26a:	d135      	bne.n	800d2d8 <_svfiprintf_r+0x188>
 800d26c:	9b03      	ldr	r3, [sp, #12]
 800d26e:	3402      	adds	r4, #2
 800d270:	1d1a      	adds	r2, r3, #4
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	9203      	str	r2, [sp, #12]
 800d276:	2b00      	cmp	r3, #0
 800d278:	bfb8      	it	lt
 800d27a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d27e:	9305      	str	r3, [sp, #20]
 800d280:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800d340 <_svfiprintf_r+0x1f0>
 800d284:	2203      	movs	r2, #3
 800d286:	4650      	mov	r0, sl
 800d288:	7821      	ldrb	r1, [r4, #0]
 800d28a:	f7ff f94f 	bl	800c52c <memchr>
 800d28e:	b140      	cbz	r0, 800d2a2 <_svfiprintf_r+0x152>
 800d290:	2340      	movs	r3, #64	; 0x40
 800d292:	eba0 000a 	sub.w	r0, r0, sl
 800d296:	fa03 f000 	lsl.w	r0, r3, r0
 800d29a:	9b04      	ldr	r3, [sp, #16]
 800d29c:	3401      	adds	r4, #1
 800d29e:	4303      	orrs	r3, r0
 800d2a0:	9304      	str	r3, [sp, #16]
 800d2a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2a6:	2206      	movs	r2, #6
 800d2a8:	4826      	ldr	r0, [pc, #152]	; (800d344 <_svfiprintf_r+0x1f4>)
 800d2aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d2ae:	f7ff f93d 	bl	800c52c <memchr>
 800d2b2:	2800      	cmp	r0, #0
 800d2b4:	d038      	beq.n	800d328 <_svfiprintf_r+0x1d8>
 800d2b6:	4b24      	ldr	r3, [pc, #144]	; (800d348 <_svfiprintf_r+0x1f8>)
 800d2b8:	bb1b      	cbnz	r3, 800d302 <_svfiprintf_r+0x1b2>
 800d2ba:	9b03      	ldr	r3, [sp, #12]
 800d2bc:	3307      	adds	r3, #7
 800d2be:	f023 0307 	bic.w	r3, r3, #7
 800d2c2:	3308      	adds	r3, #8
 800d2c4:	9303      	str	r3, [sp, #12]
 800d2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2c8:	4433      	add	r3, r6
 800d2ca:	9309      	str	r3, [sp, #36]	; 0x24
 800d2cc:	e767      	b.n	800d19e <_svfiprintf_r+0x4e>
 800d2ce:	460c      	mov	r4, r1
 800d2d0:	2001      	movs	r0, #1
 800d2d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2d6:	e7a5      	b.n	800d224 <_svfiprintf_r+0xd4>
 800d2d8:	2300      	movs	r3, #0
 800d2da:	f04f 0c0a 	mov.w	ip, #10
 800d2de:	4619      	mov	r1, r3
 800d2e0:	3401      	adds	r4, #1
 800d2e2:	9305      	str	r3, [sp, #20]
 800d2e4:	4620      	mov	r0, r4
 800d2e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2ea:	3a30      	subs	r2, #48	; 0x30
 800d2ec:	2a09      	cmp	r2, #9
 800d2ee:	d903      	bls.n	800d2f8 <_svfiprintf_r+0x1a8>
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d0c5      	beq.n	800d280 <_svfiprintf_r+0x130>
 800d2f4:	9105      	str	r1, [sp, #20]
 800d2f6:	e7c3      	b.n	800d280 <_svfiprintf_r+0x130>
 800d2f8:	4604      	mov	r4, r0
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800d300:	e7f0      	b.n	800d2e4 <_svfiprintf_r+0x194>
 800d302:	ab03      	add	r3, sp, #12
 800d304:	9300      	str	r3, [sp, #0]
 800d306:	462a      	mov	r2, r5
 800d308:	4638      	mov	r0, r7
 800d30a:	4b10      	ldr	r3, [pc, #64]	; (800d34c <_svfiprintf_r+0x1fc>)
 800d30c:	a904      	add	r1, sp, #16
 800d30e:	f7fc fa83 	bl	8009818 <_printf_float>
 800d312:	1c42      	adds	r2, r0, #1
 800d314:	4606      	mov	r6, r0
 800d316:	d1d6      	bne.n	800d2c6 <_svfiprintf_r+0x176>
 800d318:	89ab      	ldrh	r3, [r5, #12]
 800d31a:	065b      	lsls	r3, r3, #25
 800d31c:	f53f af2c 	bmi.w	800d178 <_svfiprintf_r+0x28>
 800d320:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d322:	b01d      	add	sp, #116	; 0x74
 800d324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d328:	ab03      	add	r3, sp, #12
 800d32a:	9300      	str	r3, [sp, #0]
 800d32c:	462a      	mov	r2, r5
 800d32e:	4638      	mov	r0, r7
 800d330:	4b06      	ldr	r3, [pc, #24]	; (800d34c <_svfiprintf_r+0x1fc>)
 800d332:	a904      	add	r1, sp, #16
 800d334:	f7fc fd0c 	bl	8009d50 <_printf_i>
 800d338:	e7eb      	b.n	800d312 <_svfiprintf_r+0x1c2>
 800d33a:	bf00      	nop
 800d33c:	0800f41c 	.word	0x0800f41c
 800d340:	0800f422 	.word	0x0800f422
 800d344:	0800f426 	.word	0x0800f426
 800d348:	08009819 	.word	0x08009819
 800d34c:	0800d099 	.word	0x0800d099

0800d350 <nan>:
 800d350:	2000      	movs	r0, #0
 800d352:	4901      	ldr	r1, [pc, #4]	; (800d358 <nan+0x8>)
 800d354:	4770      	bx	lr
 800d356:	bf00      	nop
 800d358:	7ff80000 	.word	0x7ff80000

0800d35c <_sbrk_r>:
 800d35c:	b538      	push	{r3, r4, r5, lr}
 800d35e:	2300      	movs	r3, #0
 800d360:	4d05      	ldr	r5, [pc, #20]	; (800d378 <_sbrk_r+0x1c>)
 800d362:	4604      	mov	r4, r0
 800d364:	4608      	mov	r0, r1
 800d366:	602b      	str	r3, [r5, #0]
 800d368:	f7f5 fea4 	bl	80030b4 <_sbrk>
 800d36c:	1c43      	adds	r3, r0, #1
 800d36e:	d102      	bne.n	800d376 <_sbrk_r+0x1a>
 800d370:	682b      	ldr	r3, [r5, #0]
 800d372:	b103      	cbz	r3, 800d376 <_sbrk_r+0x1a>
 800d374:	6023      	str	r3, [r4, #0]
 800d376:	bd38      	pop	{r3, r4, r5, pc}
 800d378:	20003c14 	.word	0x20003c14

0800d37c <strncmp>:
 800d37c:	4603      	mov	r3, r0
 800d37e:	b510      	push	{r4, lr}
 800d380:	b172      	cbz	r2, 800d3a0 <strncmp+0x24>
 800d382:	3901      	subs	r1, #1
 800d384:	1884      	adds	r4, r0, r2
 800d386:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d38a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d38e:	4290      	cmp	r0, r2
 800d390:	d101      	bne.n	800d396 <strncmp+0x1a>
 800d392:	42a3      	cmp	r3, r4
 800d394:	d101      	bne.n	800d39a <strncmp+0x1e>
 800d396:	1a80      	subs	r0, r0, r2
 800d398:	bd10      	pop	{r4, pc}
 800d39a:	2800      	cmp	r0, #0
 800d39c:	d1f3      	bne.n	800d386 <strncmp+0xa>
 800d39e:	e7fa      	b.n	800d396 <strncmp+0x1a>
 800d3a0:	4610      	mov	r0, r2
 800d3a2:	e7f9      	b.n	800d398 <strncmp+0x1c>

0800d3a4 <__ascii_wctomb>:
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	4608      	mov	r0, r1
 800d3a8:	b141      	cbz	r1, 800d3bc <__ascii_wctomb+0x18>
 800d3aa:	2aff      	cmp	r2, #255	; 0xff
 800d3ac:	d904      	bls.n	800d3b8 <__ascii_wctomb+0x14>
 800d3ae:	228a      	movs	r2, #138	; 0x8a
 800d3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b4:	601a      	str	r2, [r3, #0]
 800d3b6:	4770      	bx	lr
 800d3b8:	2001      	movs	r0, #1
 800d3ba:	700a      	strb	r2, [r1, #0]
 800d3bc:	4770      	bx	lr
	...

0800d3c0 <__assert_func>:
 800d3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d3c2:	4614      	mov	r4, r2
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	4b09      	ldr	r3, [pc, #36]	; (800d3ec <__assert_func+0x2c>)
 800d3c8:	4605      	mov	r5, r0
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	68d8      	ldr	r0, [r3, #12]
 800d3ce:	b14c      	cbz	r4, 800d3e4 <__assert_func+0x24>
 800d3d0:	4b07      	ldr	r3, [pc, #28]	; (800d3f0 <__assert_func+0x30>)
 800d3d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d3d6:	9100      	str	r1, [sp, #0]
 800d3d8:	462b      	mov	r3, r5
 800d3da:	4906      	ldr	r1, [pc, #24]	; (800d3f4 <__assert_func+0x34>)
 800d3dc:	f000 f80e 	bl	800d3fc <fiprintf>
 800d3e0:	f000 fa8a 	bl	800d8f8 <abort>
 800d3e4:	4b04      	ldr	r3, [pc, #16]	; (800d3f8 <__assert_func+0x38>)
 800d3e6:	461c      	mov	r4, r3
 800d3e8:	e7f3      	b.n	800d3d2 <__assert_func+0x12>
 800d3ea:	bf00      	nop
 800d3ec:	20000028 	.word	0x20000028
 800d3f0:	0800f42d 	.word	0x0800f42d
 800d3f4:	0800f43a 	.word	0x0800f43a
 800d3f8:	0800f468 	.word	0x0800f468

0800d3fc <fiprintf>:
 800d3fc:	b40e      	push	{r1, r2, r3}
 800d3fe:	b503      	push	{r0, r1, lr}
 800d400:	4601      	mov	r1, r0
 800d402:	ab03      	add	r3, sp, #12
 800d404:	4805      	ldr	r0, [pc, #20]	; (800d41c <fiprintf+0x20>)
 800d406:	f853 2b04 	ldr.w	r2, [r3], #4
 800d40a:	6800      	ldr	r0, [r0, #0]
 800d40c:	9301      	str	r3, [sp, #4]
 800d40e:	f000 f883 	bl	800d518 <_vfiprintf_r>
 800d412:	b002      	add	sp, #8
 800d414:	f85d eb04 	ldr.w	lr, [sp], #4
 800d418:	b003      	add	sp, #12
 800d41a:	4770      	bx	lr
 800d41c:	20000028 	.word	0x20000028

0800d420 <memmove>:
 800d420:	4288      	cmp	r0, r1
 800d422:	b510      	push	{r4, lr}
 800d424:	eb01 0402 	add.w	r4, r1, r2
 800d428:	d902      	bls.n	800d430 <memmove+0x10>
 800d42a:	4284      	cmp	r4, r0
 800d42c:	4623      	mov	r3, r4
 800d42e:	d807      	bhi.n	800d440 <memmove+0x20>
 800d430:	1e43      	subs	r3, r0, #1
 800d432:	42a1      	cmp	r1, r4
 800d434:	d008      	beq.n	800d448 <memmove+0x28>
 800d436:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d43a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d43e:	e7f8      	b.n	800d432 <memmove+0x12>
 800d440:	4601      	mov	r1, r0
 800d442:	4402      	add	r2, r0
 800d444:	428a      	cmp	r2, r1
 800d446:	d100      	bne.n	800d44a <memmove+0x2a>
 800d448:	bd10      	pop	{r4, pc}
 800d44a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d44e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d452:	e7f7      	b.n	800d444 <memmove+0x24>

0800d454 <__malloc_lock>:
 800d454:	4801      	ldr	r0, [pc, #4]	; (800d45c <__malloc_lock+0x8>)
 800d456:	f000 bc0b 	b.w	800dc70 <__retarget_lock_acquire_recursive>
 800d45a:	bf00      	nop
 800d45c:	20003c18 	.word	0x20003c18

0800d460 <__malloc_unlock>:
 800d460:	4801      	ldr	r0, [pc, #4]	; (800d468 <__malloc_unlock+0x8>)
 800d462:	f000 bc06 	b.w	800dc72 <__retarget_lock_release_recursive>
 800d466:	bf00      	nop
 800d468:	20003c18 	.word	0x20003c18

0800d46c <_realloc_r>:
 800d46c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d470:	4680      	mov	r8, r0
 800d472:	4614      	mov	r4, r2
 800d474:	460e      	mov	r6, r1
 800d476:	b921      	cbnz	r1, 800d482 <_realloc_r+0x16>
 800d478:	4611      	mov	r1, r2
 800d47a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d47e:	f7ff bd97 	b.w	800cfb0 <_malloc_r>
 800d482:	b92a      	cbnz	r2, 800d490 <_realloc_r+0x24>
 800d484:	f7ff fd2c 	bl	800cee0 <_free_r>
 800d488:	4625      	mov	r5, r4
 800d48a:	4628      	mov	r0, r5
 800d48c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d490:	f000 fc56 	bl	800dd40 <_malloc_usable_size_r>
 800d494:	4284      	cmp	r4, r0
 800d496:	4607      	mov	r7, r0
 800d498:	d802      	bhi.n	800d4a0 <_realloc_r+0x34>
 800d49a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d49e:	d812      	bhi.n	800d4c6 <_realloc_r+0x5a>
 800d4a0:	4621      	mov	r1, r4
 800d4a2:	4640      	mov	r0, r8
 800d4a4:	f7ff fd84 	bl	800cfb0 <_malloc_r>
 800d4a8:	4605      	mov	r5, r0
 800d4aa:	2800      	cmp	r0, #0
 800d4ac:	d0ed      	beq.n	800d48a <_realloc_r+0x1e>
 800d4ae:	42bc      	cmp	r4, r7
 800d4b0:	4622      	mov	r2, r4
 800d4b2:	4631      	mov	r1, r6
 800d4b4:	bf28      	it	cs
 800d4b6:	463a      	movcs	r2, r7
 800d4b8:	f7fc f8fa 	bl	80096b0 <memcpy>
 800d4bc:	4631      	mov	r1, r6
 800d4be:	4640      	mov	r0, r8
 800d4c0:	f7ff fd0e 	bl	800cee0 <_free_r>
 800d4c4:	e7e1      	b.n	800d48a <_realloc_r+0x1e>
 800d4c6:	4635      	mov	r5, r6
 800d4c8:	e7df      	b.n	800d48a <_realloc_r+0x1e>

0800d4ca <__sfputc_r>:
 800d4ca:	6893      	ldr	r3, [r2, #8]
 800d4cc:	b410      	push	{r4}
 800d4ce:	3b01      	subs	r3, #1
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	6093      	str	r3, [r2, #8]
 800d4d4:	da07      	bge.n	800d4e6 <__sfputc_r+0x1c>
 800d4d6:	6994      	ldr	r4, [r2, #24]
 800d4d8:	42a3      	cmp	r3, r4
 800d4da:	db01      	blt.n	800d4e0 <__sfputc_r+0x16>
 800d4dc:	290a      	cmp	r1, #10
 800d4de:	d102      	bne.n	800d4e6 <__sfputc_r+0x1c>
 800d4e0:	bc10      	pop	{r4}
 800d4e2:	f000 b949 	b.w	800d778 <__swbuf_r>
 800d4e6:	6813      	ldr	r3, [r2, #0]
 800d4e8:	1c58      	adds	r0, r3, #1
 800d4ea:	6010      	str	r0, [r2, #0]
 800d4ec:	7019      	strb	r1, [r3, #0]
 800d4ee:	4608      	mov	r0, r1
 800d4f0:	bc10      	pop	{r4}
 800d4f2:	4770      	bx	lr

0800d4f4 <__sfputs_r>:
 800d4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4f6:	4606      	mov	r6, r0
 800d4f8:	460f      	mov	r7, r1
 800d4fa:	4614      	mov	r4, r2
 800d4fc:	18d5      	adds	r5, r2, r3
 800d4fe:	42ac      	cmp	r4, r5
 800d500:	d101      	bne.n	800d506 <__sfputs_r+0x12>
 800d502:	2000      	movs	r0, #0
 800d504:	e007      	b.n	800d516 <__sfputs_r+0x22>
 800d506:	463a      	mov	r2, r7
 800d508:	4630      	mov	r0, r6
 800d50a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d50e:	f7ff ffdc 	bl	800d4ca <__sfputc_r>
 800d512:	1c43      	adds	r3, r0, #1
 800d514:	d1f3      	bne.n	800d4fe <__sfputs_r+0xa>
 800d516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d518 <_vfiprintf_r>:
 800d518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d51c:	460d      	mov	r5, r1
 800d51e:	4614      	mov	r4, r2
 800d520:	4698      	mov	r8, r3
 800d522:	4606      	mov	r6, r0
 800d524:	b09d      	sub	sp, #116	; 0x74
 800d526:	b118      	cbz	r0, 800d530 <_vfiprintf_r+0x18>
 800d528:	6983      	ldr	r3, [r0, #24]
 800d52a:	b90b      	cbnz	r3, 800d530 <_vfiprintf_r+0x18>
 800d52c:	f000 fb02 	bl	800db34 <__sinit>
 800d530:	4b89      	ldr	r3, [pc, #548]	; (800d758 <_vfiprintf_r+0x240>)
 800d532:	429d      	cmp	r5, r3
 800d534:	d11b      	bne.n	800d56e <_vfiprintf_r+0x56>
 800d536:	6875      	ldr	r5, [r6, #4]
 800d538:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d53a:	07d9      	lsls	r1, r3, #31
 800d53c:	d405      	bmi.n	800d54a <_vfiprintf_r+0x32>
 800d53e:	89ab      	ldrh	r3, [r5, #12]
 800d540:	059a      	lsls	r2, r3, #22
 800d542:	d402      	bmi.n	800d54a <_vfiprintf_r+0x32>
 800d544:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d546:	f000 fb93 	bl	800dc70 <__retarget_lock_acquire_recursive>
 800d54a:	89ab      	ldrh	r3, [r5, #12]
 800d54c:	071b      	lsls	r3, r3, #28
 800d54e:	d501      	bpl.n	800d554 <_vfiprintf_r+0x3c>
 800d550:	692b      	ldr	r3, [r5, #16]
 800d552:	b9eb      	cbnz	r3, 800d590 <_vfiprintf_r+0x78>
 800d554:	4629      	mov	r1, r5
 800d556:	4630      	mov	r0, r6
 800d558:	f000 f960 	bl	800d81c <__swsetup_r>
 800d55c:	b1c0      	cbz	r0, 800d590 <_vfiprintf_r+0x78>
 800d55e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d560:	07dc      	lsls	r4, r3, #31
 800d562:	d50e      	bpl.n	800d582 <_vfiprintf_r+0x6a>
 800d564:	f04f 30ff 	mov.w	r0, #4294967295
 800d568:	b01d      	add	sp, #116	; 0x74
 800d56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d56e:	4b7b      	ldr	r3, [pc, #492]	; (800d75c <_vfiprintf_r+0x244>)
 800d570:	429d      	cmp	r5, r3
 800d572:	d101      	bne.n	800d578 <_vfiprintf_r+0x60>
 800d574:	68b5      	ldr	r5, [r6, #8]
 800d576:	e7df      	b.n	800d538 <_vfiprintf_r+0x20>
 800d578:	4b79      	ldr	r3, [pc, #484]	; (800d760 <_vfiprintf_r+0x248>)
 800d57a:	429d      	cmp	r5, r3
 800d57c:	bf08      	it	eq
 800d57e:	68f5      	ldreq	r5, [r6, #12]
 800d580:	e7da      	b.n	800d538 <_vfiprintf_r+0x20>
 800d582:	89ab      	ldrh	r3, [r5, #12]
 800d584:	0598      	lsls	r0, r3, #22
 800d586:	d4ed      	bmi.n	800d564 <_vfiprintf_r+0x4c>
 800d588:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d58a:	f000 fb72 	bl	800dc72 <__retarget_lock_release_recursive>
 800d58e:	e7e9      	b.n	800d564 <_vfiprintf_r+0x4c>
 800d590:	2300      	movs	r3, #0
 800d592:	9309      	str	r3, [sp, #36]	; 0x24
 800d594:	2320      	movs	r3, #32
 800d596:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d59a:	2330      	movs	r3, #48	; 0x30
 800d59c:	f04f 0901 	mov.w	r9, #1
 800d5a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5a4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800d764 <_vfiprintf_r+0x24c>
 800d5a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d5ac:	4623      	mov	r3, r4
 800d5ae:	469a      	mov	sl, r3
 800d5b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5b4:	b10a      	cbz	r2, 800d5ba <_vfiprintf_r+0xa2>
 800d5b6:	2a25      	cmp	r2, #37	; 0x25
 800d5b8:	d1f9      	bne.n	800d5ae <_vfiprintf_r+0x96>
 800d5ba:	ebba 0b04 	subs.w	fp, sl, r4
 800d5be:	d00b      	beq.n	800d5d8 <_vfiprintf_r+0xc0>
 800d5c0:	465b      	mov	r3, fp
 800d5c2:	4622      	mov	r2, r4
 800d5c4:	4629      	mov	r1, r5
 800d5c6:	4630      	mov	r0, r6
 800d5c8:	f7ff ff94 	bl	800d4f4 <__sfputs_r>
 800d5cc:	3001      	adds	r0, #1
 800d5ce:	f000 80aa 	beq.w	800d726 <_vfiprintf_r+0x20e>
 800d5d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5d4:	445a      	add	r2, fp
 800d5d6:	9209      	str	r2, [sp, #36]	; 0x24
 800d5d8:	f89a 3000 	ldrb.w	r3, [sl]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	f000 80a2 	beq.w	800d726 <_vfiprintf_r+0x20e>
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d5e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5ec:	f10a 0a01 	add.w	sl, sl, #1
 800d5f0:	9304      	str	r3, [sp, #16]
 800d5f2:	9307      	str	r3, [sp, #28]
 800d5f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d5f8:	931a      	str	r3, [sp, #104]	; 0x68
 800d5fa:	4654      	mov	r4, sl
 800d5fc:	2205      	movs	r2, #5
 800d5fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d602:	4858      	ldr	r0, [pc, #352]	; (800d764 <_vfiprintf_r+0x24c>)
 800d604:	f7fe ff92 	bl	800c52c <memchr>
 800d608:	9a04      	ldr	r2, [sp, #16]
 800d60a:	b9d8      	cbnz	r0, 800d644 <_vfiprintf_r+0x12c>
 800d60c:	06d1      	lsls	r1, r2, #27
 800d60e:	bf44      	itt	mi
 800d610:	2320      	movmi	r3, #32
 800d612:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d616:	0713      	lsls	r3, r2, #28
 800d618:	bf44      	itt	mi
 800d61a:	232b      	movmi	r3, #43	; 0x2b
 800d61c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d620:	f89a 3000 	ldrb.w	r3, [sl]
 800d624:	2b2a      	cmp	r3, #42	; 0x2a
 800d626:	d015      	beq.n	800d654 <_vfiprintf_r+0x13c>
 800d628:	4654      	mov	r4, sl
 800d62a:	2000      	movs	r0, #0
 800d62c:	f04f 0c0a 	mov.w	ip, #10
 800d630:	9a07      	ldr	r2, [sp, #28]
 800d632:	4621      	mov	r1, r4
 800d634:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d638:	3b30      	subs	r3, #48	; 0x30
 800d63a:	2b09      	cmp	r3, #9
 800d63c:	d94e      	bls.n	800d6dc <_vfiprintf_r+0x1c4>
 800d63e:	b1b0      	cbz	r0, 800d66e <_vfiprintf_r+0x156>
 800d640:	9207      	str	r2, [sp, #28]
 800d642:	e014      	b.n	800d66e <_vfiprintf_r+0x156>
 800d644:	eba0 0308 	sub.w	r3, r0, r8
 800d648:	fa09 f303 	lsl.w	r3, r9, r3
 800d64c:	4313      	orrs	r3, r2
 800d64e:	46a2      	mov	sl, r4
 800d650:	9304      	str	r3, [sp, #16]
 800d652:	e7d2      	b.n	800d5fa <_vfiprintf_r+0xe2>
 800d654:	9b03      	ldr	r3, [sp, #12]
 800d656:	1d19      	adds	r1, r3, #4
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	9103      	str	r1, [sp, #12]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	bfbb      	ittet	lt
 800d660:	425b      	neglt	r3, r3
 800d662:	f042 0202 	orrlt.w	r2, r2, #2
 800d666:	9307      	strge	r3, [sp, #28]
 800d668:	9307      	strlt	r3, [sp, #28]
 800d66a:	bfb8      	it	lt
 800d66c:	9204      	strlt	r2, [sp, #16]
 800d66e:	7823      	ldrb	r3, [r4, #0]
 800d670:	2b2e      	cmp	r3, #46	; 0x2e
 800d672:	d10c      	bne.n	800d68e <_vfiprintf_r+0x176>
 800d674:	7863      	ldrb	r3, [r4, #1]
 800d676:	2b2a      	cmp	r3, #42	; 0x2a
 800d678:	d135      	bne.n	800d6e6 <_vfiprintf_r+0x1ce>
 800d67a:	9b03      	ldr	r3, [sp, #12]
 800d67c:	3402      	adds	r4, #2
 800d67e:	1d1a      	adds	r2, r3, #4
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	9203      	str	r2, [sp, #12]
 800d684:	2b00      	cmp	r3, #0
 800d686:	bfb8      	it	lt
 800d688:	f04f 33ff 	movlt.w	r3, #4294967295
 800d68c:	9305      	str	r3, [sp, #20]
 800d68e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800d768 <_vfiprintf_r+0x250>
 800d692:	2203      	movs	r2, #3
 800d694:	4650      	mov	r0, sl
 800d696:	7821      	ldrb	r1, [r4, #0]
 800d698:	f7fe ff48 	bl	800c52c <memchr>
 800d69c:	b140      	cbz	r0, 800d6b0 <_vfiprintf_r+0x198>
 800d69e:	2340      	movs	r3, #64	; 0x40
 800d6a0:	eba0 000a 	sub.w	r0, r0, sl
 800d6a4:	fa03 f000 	lsl.w	r0, r3, r0
 800d6a8:	9b04      	ldr	r3, [sp, #16]
 800d6aa:	3401      	adds	r4, #1
 800d6ac:	4303      	orrs	r3, r0
 800d6ae:	9304      	str	r3, [sp, #16]
 800d6b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6b4:	2206      	movs	r2, #6
 800d6b6:	482d      	ldr	r0, [pc, #180]	; (800d76c <_vfiprintf_r+0x254>)
 800d6b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d6bc:	f7fe ff36 	bl	800c52c <memchr>
 800d6c0:	2800      	cmp	r0, #0
 800d6c2:	d03f      	beq.n	800d744 <_vfiprintf_r+0x22c>
 800d6c4:	4b2a      	ldr	r3, [pc, #168]	; (800d770 <_vfiprintf_r+0x258>)
 800d6c6:	bb1b      	cbnz	r3, 800d710 <_vfiprintf_r+0x1f8>
 800d6c8:	9b03      	ldr	r3, [sp, #12]
 800d6ca:	3307      	adds	r3, #7
 800d6cc:	f023 0307 	bic.w	r3, r3, #7
 800d6d0:	3308      	adds	r3, #8
 800d6d2:	9303      	str	r3, [sp, #12]
 800d6d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d6d6:	443b      	add	r3, r7
 800d6d8:	9309      	str	r3, [sp, #36]	; 0x24
 800d6da:	e767      	b.n	800d5ac <_vfiprintf_r+0x94>
 800d6dc:	460c      	mov	r4, r1
 800d6de:	2001      	movs	r0, #1
 800d6e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d6e4:	e7a5      	b.n	800d632 <_vfiprintf_r+0x11a>
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	f04f 0c0a 	mov.w	ip, #10
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	3401      	adds	r4, #1
 800d6f0:	9305      	str	r3, [sp, #20]
 800d6f2:	4620      	mov	r0, r4
 800d6f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6f8:	3a30      	subs	r2, #48	; 0x30
 800d6fa:	2a09      	cmp	r2, #9
 800d6fc:	d903      	bls.n	800d706 <_vfiprintf_r+0x1ee>
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d0c5      	beq.n	800d68e <_vfiprintf_r+0x176>
 800d702:	9105      	str	r1, [sp, #20]
 800d704:	e7c3      	b.n	800d68e <_vfiprintf_r+0x176>
 800d706:	4604      	mov	r4, r0
 800d708:	2301      	movs	r3, #1
 800d70a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d70e:	e7f0      	b.n	800d6f2 <_vfiprintf_r+0x1da>
 800d710:	ab03      	add	r3, sp, #12
 800d712:	9300      	str	r3, [sp, #0]
 800d714:	462a      	mov	r2, r5
 800d716:	4630      	mov	r0, r6
 800d718:	4b16      	ldr	r3, [pc, #88]	; (800d774 <_vfiprintf_r+0x25c>)
 800d71a:	a904      	add	r1, sp, #16
 800d71c:	f7fc f87c 	bl	8009818 <_printf_float>
 800d720:	4607      	mov	r7, r0
 800d722:	1c78      	adds	r0, r7, #1
 800d724:	d1d6      	bne.n	800d6d4 <_vfiprintf_r+0x1bc>
 800d726:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d728:	07d9      	lsls	r1, r3, #31
 800d72a:	d405      	bmi.n	800d738 <_vfiprintf_r+0x220>
 800d72c:	89ab      	ldrh	r3, [r5, #12]
 800d72e:	059a      	lsls	r2, r3, #22
 800d730:	d402      	bmi.n	800d738 <_vfiprintf_r+0x220>
 800d732:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d734:	f000 fa9d 	bl	800dc72 <__retarget_lock_release_recursive>
 800d738:	89ab      	ldrh	r3, [r5, #12]
 800d73a:	065b      	lsls	r3, r3, #25
 800d73c:	f53f af12 	bmi.w	800d564 <_vfiprintf_r+0x4c>
 800d740:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d742:	e711      	b.n	800d568 <_vfiprintf_r+0x50>
 800d744:	ab03      	add	r3, sp, #12
 800d746:	9300      	str	r3, [sp, #0]
 800d748:	462a      	mov	r2, r5
 800d74a:	4630      	mov	r0, r6
 800d74c:	4b09      	ldr	r3, [pc, #36]	; (800d774 <_vfiprintf_r+0x25c>)
 800d74e:	a904      	add	r1, sp, #16
 800d750:	f7fc fafe 	bl	8009d50 <_printf_i>
 800d754:	e7e4      	b.n	800d720 <_vfiprintf_r+0x208>
 800d756:	bf00      	nop
 800d758:	0800f48c 	.word	0x0800f48c
 800d75c:	0800f4ac 	.word	0x0800f4ac
 800d760:	0800f46c 	.word	0x0800f46c
 800d764:	0800f41c 	.word	0x0800f41c
 800d768:	0800f422 	.word	0x0800f422
 800d76c:	0800f426 	.word	0x0800f426
 800d770:	08009819 	.word	0x08009819
 800d774:	0800d4f5 	.word	0x0800d4f5

0800d778 <__swbuf_r>:
 800d778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d77a:	460e      	mov	r6, r1
 800d77c:	4614      	mov	r4, r2
 800d77e:	4605      	mov	r5, r0
 800d780:	b118      	cbz	r0, 800d78a <__swbuf_r+0x12>
 800d782:	6983      	ldr	r3, [r0, #24]
 800d784:	b90b      	cbnz	r3, 800d78a <__swbuf_r+0x12>
 800d786:	f000 f9d5 	bl	800db34 <__sinit>
 800d78a:	4b21      	ldr	r3, [pc, #132]	; (800d810 <__swbuf_r+0x98>)
 800d78c:	429c      	cmp	r4, r3
 800d78e:	d12b      	bne.n	800d7e8 <__swbuf_r+0x70>
 800d790:	686c      	ldr	r4, [r5, #4]
 800d792:	69a3      	ldr	r3, [r4, #24]
 800d794:	60a3      	str	r3, [r4, #8]
 800d796:	89a3      	ldrh	r3, [r4, #12]
 800d798:	071a      	lsls	r2, r3, #28
 800d79a:	d52f      	bpl.n	800d7fc <__swbuf_r+0x84>
 800d79c:	6923      	ldr	r3, [r4, #16]
 800d79e:	b36b      	cbz	r3, 800d7fc <__swbuf_r+0x84>
 800d7a0:	6923      	ldr	r3, [r4, #16]
 800d7a2:	6820      	ldr	r0, [r4, #0]
 800d7a4:	b2f6      	uxtb	r6, r6
 800d7a6:	1ac0      	subs	r0, r0, r3
 800d7a8:	6963      	ldr	r3, [r4, #20]
 800d7aa:	4637      	mov	r7, r6
 800d7ac:	4283      	cmp	r3, r0
 800d7ae:	dc04      	bgt.n	800d7ba <__swbuf_r+0x42>
 800d7b0:	4621      	mov	r1, r4
 800d7b2:	4628      	mov	r0, r5
 800d7b4:	f000 f92a 	bl	800da0c <_fflush_r>
 800d7b8:	bb30      	cbnz	r0, 800d808 <__swbuf_r+0x90>
 800d7ba:	68a3      	ldr	r3, [r4, #8]
 800d7bc:	3001      	adds	r0, #1
 800d7be:	3b01      	subs	r3, #1
 800d7c0:	60a3      	str	r3, [r4, #8]
 800d7c2:	6823      	ldr	r3, [r4, #0]
 800d7c4:	1c5a      	adds	r2, r3, #1
 800d7c6:	6022      	str	r2, [r4, #0]
 800d7c8:	701e      	strb	r6, [r3, #0]
 800d7ca:	6963      	ldr	r3, [r4, #20]
 800d7cc:	4283      	cmp	r3, r0
 800d7ce:	d004      	beq.n	800d7da <__swbuf_r+0x62>
 800d7d0:	89a3      	ldrh	r3, [r4, #12]
 800d7d2:	07db      	lsls	r3, r3, #31
 800d7d4:	d506      	bpl.n	800d7e4 <__swbuf_r+0x6c>
 800d7d6:	2e0a      	cmp	r6, #10
 800d7d8:	d104      	bne.n	800d7e4 <__swbuf_r+0x6c>
 800d7da:	4621      	mov	r1, r4
 800d7dc:	4628      	mov	r0, r5
 800d7de:	f000 f915 	bl	800da0c <_fflush_r>
 800d7e2:	b988      	cbnz	r0, 800d808 <__swbuf_r+0x90>
 800d7e4:	4638      	mov	r0, r7
 800d7e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7e8:	4b0a      	ldr	r3, [pc, #40]	; (800d814 <__swbuf_r+0x9c>)
 800d7ea:	429c      	cmp	r4, r3
 800d7ec:	d101      	bne.n	800d7f2 <__swbuf_r+0x7a>
 800d7ee:	68ac      	ldr	r4, [r5, #8]
 800d7f0:	e7cf      	b.n	800d792 <__swbuf_r+0x1a>
 800d7f2:	4b09      	ldr	r3, [pc, #36]	; (800d818 <__swbuf_r+0xa0>)
 800d7f4:	429c      	cmp	r4, r3
 800d7f6:	bf08      	it	eq
 800d7f8:	68ec      	ldreq	r4, [r5, #12]
 800d7fa:	e7ca      	b.n	800d792 <__swbuf_r+0x1a>
 800d7fc:	4621      	mov	r1, r4
 800d7fe:	4628      	mov	r0, r5
 800d800:	f000 f80c 	bl	800d81c <__swsetup_r>
 800d804:	2800      	cmp	r0, #0
 800d806:	d0cb      	beq.n	800d7a0 <__swbuf_r+0x28>
 800d808:	f04f 37ff 	mov.w	r7, #4294967295
 800d80c:	e7ea      	b.n	800d7e4 <__swbuf_r+0x6c>
 800d80e:	bf00      	nop
 800d810:	0800f48c 	.word	0x0800f48c
 800d814:	0800f4ac 	.word	0x0800f4ac
 800d818:	0800f46c 	.word	0x0800f46c

0800d81c <__swsetup_r>:
 800d81c:	4b32      	ldr	r3, [pc, #200]	; (800d8e8 <__swsetup_r+0xcc>)
 800d81e:	b570      	push	{r4, r5, r6, lr}
 800d820:	681d      	ldr	r5, [r3, #0]
 800d822:	4606      	mov	r6, r0
 800d824:	460c      	mov	r4, r1
 800d826:	b125      	cbz	r5, 800d832 <__swsetup_r+0x16>
 800d828:	69ab      	ldr	r3, [r5, #24]
 800d82a:	b913      	cbnz	r3, 800d832 <__swsetup_r+0x16>
 800d82c:	4628      	mov	r0, r5
 800d82e:	f000 f981 	bl	800db34 <__sinit>
 800d832:	4b2e      	ldr	r3, [pc, #184]	; (800d8ec <__swsetup_r+0xd0>)
 800d834:	429c      	cmp	r4, r3
 800d836:	d10f      	bne.n	800d858 <__swsetup_r+0x3c>
 800d838:	686c      	ldr	r4, [r5, #4]
 800d83a:	89a3      	ldrh	r3, [r4, #12]
 800d83c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d840:	0719      	lsls	r1, r3, #28
 800d842:	d42c      	bmi.n	800d89e <__swsetup_r+0x82>
 800d844:	06dd      	lsls	r5, r3, #27
 800d846:	d411      	bmi.n	800d86c <__swsetup_r+0x50>
 800d848:	2309      	movs	r3, #9
 800d84a:	6033      	str	r3, [r6, #0]
 800d84c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d850:	f04f 30ff 	mov.w	r0, #4294967295
 800d854:	81a3      	strh	r3, [r4, #12]
 800d856:	e03e      	b.n	800d8d6 <__swsetup_r+0xba>
 800d858:	4b25      	ldr	r3, [pc, #148]	; (800d8f0 <__swsetup_r+0xd4>)
 800d85a:	429c      	cmp	r4, r3
 800d85c:	d101      	bne.n	800d862 <__swsetup_r+0x46>
 800d85e:	68ac      	ldr	r4, [r5, #8]
 800d860:	e7eb      	b.n	800d83a <__swsetup_r+0x1e>
 800d862:	4b24      	ldr	r3, [pc, #144]	; (800d8f4 <__swsetup_r+0xd8>)
 800d864:	429c      	cmp	r4, r3
 800d866:	bf08      	it	eq
 800d868:	68ec      	ldreq	r4, [r5, #12]
 800d86a:	e7e6      	b.n	800d83a <__swsetup_r+0x1e>
 800d86c:	0758      	lsls	r0, r3, #29
 800d86e:	d512      	bpl.n	800d896 <__swsetup_r+0x7a>
 800d870:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d872:	b141      	cbz	r1, 800d886 <__swsetup_r+0x6a>
 800d874:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d878:	4299      	cmp	r1, r3
 800d87a:	d002      	beq.n	800d882 <__swsetup_r+0x66>
 800d87c:	4630      	mov	r0, r6
 800d87e:	f7ff fb2f 	bl	800cee0 <_free_r>
 800d882:	2300      	movs	r3, #0
 800d884:	6363      	str	r3, [r4, #52]	; 0x34
 800d886:	89a3      	ldrh	r3, [r4, #12]
 800d888:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d88c:	81a3      	strh	r3, [r4, #12]
 800d88e:	2300      	movs	r3, #0
 800d890:	6063      	str	r3, [r4, #4]
 800d892:	6923      	ldr	r3, [r4, #16]
 800d894:	6023      	str	r3, [r4, #0]
 800d896:	89a3      	ldrh	r3, [r4, #12]
 800d898:	f043 0308 	orr.w	r3, r3, #8
 800d89c:	81a3      	strh	r3, [r4, #12]
 800d89e:	6923      	ldr	r3, [r4, #16]
 800d8a0:	b94b      	cbnz	r3, 800d8b6 <__swsetup_r+0x9a>
 800d8a2:	89a3      	ldrh	r3, [r4, #12]
 800d8a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d8a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8ac:	d003      	beq.n	800d8b6 <__swsetup_r+0x9a>
 800d8ae:	4621      	mov	r1, r4
 800d8b0:	4630      	mov	r0, r6
 800d8b2:	f000 fa05 	bl	800dcc0 <__smakebuf_r>
 800d8b6:	89a0      	ldrh	r0, [r4, #12]
 800d8b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d8bc:	f010 0301 	ands.w	r3, r0, #1
 800d8c0:	d00a      	beq.n	800d8d8 <__swsetup_r+0xbc>
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	60a3      	str	r3, [r4, #8]
 800d8c6:	6963      	ldr	r3, [r4, #20]
 800d8c8:	425b      	negs	r3, r3
 800d8ca:	61a3      	str	r3, [r4, #24]
 800d8cc:	6923      	ldr	r3, [r4, #16]
 800d8ce:	b943      	cbnz	r3, 800d8e2 <__swsetup_r+0xc6>
 800d8d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d8d4:	d1ba      	bne.n	800d84c <__swsetup_r+0x30>
 800d8d6:	bd70      	pop	{r4, r5, r6, pc}
 800d8d8:	0781      	lsls	r1, r0, #30
 800d8da:	bf58      	it	pl
 800d8dc:	6963      	ldrpl	r3, [r4, #20]
 800d8de:	60a3      	str	r3, [r4, #8]
 800d8e0:	e7f4      	b.n	800d8cc <__swsetup_r+0xb0>
 800d8e2:	2000      	movs	r0, #0
 800d8e4:	e7f7      	b.n	800d8d6 <__swsetup_r+0xba>
 800d8e6:	bf00      	nop
 800d8e8:	20000028 	.word	0x20000028
 800d8ec:	0800f48c 	.word	0x0800f48c
 800d8f0:	0800f4ac 	.word	0x0800f4ac
 800d8f4:	0800f46c 	.word	0x0800f46c

0800d8f8 <abort>:
 800d8f8:	2006      	movs	r0, #6
 800d8fa:	b508      	push	{r3, lr}
 800d8fc:	f000 fa50 	bl	800dda0 <raise>
 800d900:	2001      	movs	r0, #1
 800d902:	f7f5 fb64 	bl	8002fce <_exit>
	...

0800d908 <__sflush_r>:
 800d908:	898a      	ldrh	r2, [r1, #12]
 800d90a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d90c:	4605      	mov	r5, r0
 800d90e:	0710      	lsls	r0, r2, #28
 800d910:	460c      	mov	r4, r1
 800d912:	d457      	bmi.n	800d9c4 <__sflush_r+0xbc>
 800d914:	684b      	ldr	r3, [r1, #4]
 800d916:	2b00      	cmp	r3, #0
 800d918:	dc04      	bgt.n	800d924 <__sflush_r+0x1c>
 800d91a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	dc01      	bgt.n	800d924 <__sflush_r+0x1c>
 800d920:	2000      	movs	r0, #0
 800d922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d924:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d926:	2e00      	cmp	r6, #0
 800d928:	d0fa      	beq.n	800d920 <__sflush_r+0x18>
 800d92a:	2300      	movs	r3, #0
 800d92c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d930:	682f      	ldr	r7, [r5, #0]
 800d932:	602b      	str	r3, [r5, #0]
 800d934:	d032      	beq.n	800d99c <__sflush_r+0x94>
 800d936:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d938:	89a3      	ldrh	r3, [r4, #12]
 800d93a:	075a      	lsls	r2, r3, #29
 800d93c:	d505      	bpl.n	800d94a <__sflush_r+0x42>
 800d93e:	6863      	ldr	r3, [r4, #4]
 800d940:	1ac0      	subs	r0, r0, r3
 800d942:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d944:	b10b      	cbz	r3, 800d94a <__sflush_r+0x42>
 800d946:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d948:	1ac0      	subs	r0, r0, r3
 800d94a:	2300      	movs	r3, #0
 800d94c:	4602      	mov	r2, r0
 800d94e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d950:	4628      	mov	r0, r5
 800d952:	6a21      	ldr	r1, [r4, #32]
 800d954:	47b0      	blx	r6
 800d956:	1c43      	adds	r3, r0, #1
 800d958:	89a3      	ldrh	r3, [r4, #12]
 800d95a:	d106      	bne.n	800d96a <__sflush_r+0x62>
 800d95c:	6829      	ldr	r1, [r5, #0]
 800d95e:	291d      	cmp	r1, #29
 800d960:	d82c      	bhi.n	800d9bc <__sflush_r+0xb4>
 800d962:	4a29      	ldr	r2, [pc, #164]	; (800da08 <__sflush_r+0x100>)
 800d964:	40ca      	lsrs	r2, r1
 800d966:	07d6      	lsls	r6, r2, #31
 800d968:	d528      	bpl.n	800d9bc <__sflush_r+0xb4>
 800d96a:	2200      	movs	r2, #0
 800d96c:	6062      	str	r2, [r4, #4]
 800d96e:	6922      	ldr	r2, [r4, #16]
 800d970:	04d9      	lsls	r1, r3, #19
 800d972:	6022      	str	r2, [r4, #0]
 800d974:	d504      	bpl.n	800d980 <__sflush_r+0x78>
 800d976:	1c42      	adds	r2, r0, #1
 800d978:	d101      	bne.n	800d97e <__sflush_r+0x76>
 800d97a:	682b      	ldr	r3, [r5, #0]
 800d97c:	b903      	cbnz	r3, 800d980 <__sflush_r+0x78>
 800d97e:	6560      	str	r0, [r4, #84]	; 0x54
 800d980:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d982:	602f      	str	r7, [r5, #0]
 800d984:	2900      	cmp	r1, #0
 800d986:	d0cb      	beq.n	800d920 <__sflush_r+0x18>
 800d988:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d98c:	4299      	cmp	r1, r3
 800d98e:	d002      	beq.n	800d996 <__sflush_r+0x8e>
 800d990:	4628      	mov	r0, r5
 800d992:	f7ff faa5 	bl	800cee0 <_free_r>
 800d996:	2000      	movs	r0, #0
 800d998:	6360      	str	r0, [r4, #52]	; 0x34
 800d99a:	e7c2      	b.n	800d922 <__sflush_r+0x1a>
 800d99c:	6a21      	ldr	r1, [r4, #32]
 800d99e:	2301      	movs	r3, #1
 800d9a0:	4628      	mov	r0, r5
 800d9a2:	47b0      	blx	r6
 800d9a4:	1c41      	adds	r1, r0, #1
 800d9a6:	d1c7      	bne.n	800d938 <__sflush_r+0x30>
 800d9a8:	682b      	ldr	r3, [r5, #0]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d0c4      	beq.n	800d938 <__sflush_r+0x30>
 800d9ae:	2b1d      	cmp	r3, #29
 800d9b0:	d001      	beq.n	800d9b6 <__sflush_r+0xae>
 800d9b2:	2b16      	cmp	r3, #22
 800d9b4:	d101      	bne.n	800d9ba <__sflush_r+0xb2>
 800d9b6:	602f      	str	r7, [r5, #0]
 800d9b8:	e7b2      	b.n	800d920 <__sflush_r+0x18>
 800d9ba:	89a3      	ldrh	r3, [r4, #12]
 800d9bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9c0:	81a3      	strh	r3, [r4, #12]
 800d9c2:	e7ae      	b.n	800d922 <__sflush_r+0x1a>
 800d9c4:	690f      	ldr	r7, [r1, #16]
 800d9c6:	2f00      	cmp	r7, #0
 800d9c8:	d0aa      	beq.n	800d920 <__sflush_r+0x18>
 800d9ca:	0793      	lsls	r3, r2, #30
 800d9cc:	bf18      	it	ne
 800d9ce:	2300      	movne	r3, #0
 800d9d0:	680e      	ldr	r6, [r1, #0]
 800d9d2:	bf08      	it	eq
 800d9d4:	694b      	ldreq	r3, [r1, #20]
 800d9d6:	1bf6      	subs	r6, r6, r7
 800d9d8:	600f      	str	r7, [r1, #0]
 800d9da:	608b      	str	r3, [r1, #8]
 800d9dc:	2e00      	cmp	r6, #0
 800d9de:	dd9f      	ble.n	800d920 <__sflush_r+0x18>
 800d9e0:	4633      	mov	r3, r6
 800d9e2:	463a      	mov	r2, r7
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	6a21      	ldr	r1, [r4, #32]
 800d9e8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800d9ec:	47e0      	blx	ip
 800d9ee:	2800      	cmp	r0, #0
 800d9f0:	dc06      	bgt.n	800da00 <__sflush_r+0xf8>
 800d9f2:	89a3      	ldrh	r3, [r4, #12]
 800d9f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9fc:	81a3      	strh	r3, [r4, #12]
 800d9fe:	e790      	b.n	800d922 <__sflush_r+0x1a>
 800da00:	4407      	add	r7, r0
 800da02:	1a36      	subs	r6, r6, r0
 800da04:	e7ea      	b.n	800d9dc <__sflush_r+0xd4>
 800da06:	bf00      	nop
 800da08:	20400001 	.word	0x20400001

0800da0c <_fflush_r>:
 800da0c:	b538      	push	{r3, r4, r5, lr}
 800da0e:	690b      	ldr	r3, [r1, #16]
 800da10:	4605      	mov	r5, r0
 800da12:	460c      	mov	r4, r1
 800da14:	b913      	cbnz	r3, 800da1c <_fflush_r+0x10>
 800da16:	2500      	movs	r5, #0
 800da18:	4628      	mov	r0, r5
 800da1a:	bd38      	pop	{r3, r4, r5, pc}
 800da1c:	b118      	cbz	r0, 800da26 <_fflush_r+0x1a>
 800da1e:	6983      	ldr	r3, [r0, #24]
 800da20:	b90b      	cbnz	r3, 800da26 <_fflush_r+0x1a>
 800da22:	f000 f887 	bl	800db34 <__sinit>
 800da26:	4b14      	ldr	r3, [pc, #80]	; (800da78 <_fflush_r+0x6c>)
 800da28:	429c      	cmp	r4, r3
 800da2a:	d11b      	bne.n	800da64 <_fflush_r+0x58>
 800da2c:	686c      	ldr	r4, [r5, #4]
 800da2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d0ef      	beq.n	800da16 <_fflush_r+0xa>
 800da36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800da38:	07d0      	lsls	r0, r2, #31
 800da3a:	d404      	bmi.n	800da46 <_fflush_r+0x3a>
 800da3c:	0599      	lsls	r1, r3, #22
 800da3e:	d402      	bmi.n	800da46 <_fflush_r+0x3a>
 800da40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da42:	f000 f915 	bl	800dc70 <__retarget_lock_acquire_recursive>
 800da46:	4628      	mov	r0, r5
 800da48:	4621      	mov	r1, r4
 800da4a:	f7ff ff5d 	bl	800d908 <__sflush_r>
 800da4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da50:	4605      	mov	r5, r0
 800da52:	07da      	lsls	r2, r3, #31
 800da54:	d4e0      	bmi.n	800da18 <_fflush_r+0xc>
 800da56:	89a3      	ldrh	r3, [r4, #12]
 800da58:	059b      	lsls	r3, r3, #22
 800da5a:	d4dd      	bmi.n	800da18 <_fflush_r+0xc>
 800da5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da5e:	f000 f908 	bl	800dc72 <__retarget_lock_release_recursive>
 800da62:	e7d9      	b.n	800da18 <_fflush_r+0xc>
 800da64:	4b05      	ldr	r3, [pc, #20]	; (800da7c <_fflush_r+0x70>)
 800da66:	429c      	cmp	r4, r3
 800da68:	d101      	bne.n	800da6e <_fflush_r+0x62>
 800da6a:	68ac      	ldr	r4, [r5, #8]
 800da6c:	e7df      	b.n	800da2e <_fflush_r+0x22>
 800da6e:	4b04      	ldr	r3, [pc, #16]	; (800da80 <_fflush_r+0x74>)
 800da70:	429c      	cmp	r4, r3
 800da72:	bf08      	it	eq
 800da74:	68ec      	ldreq	r4, [r5, #12]
 800da76:	e7da      	b.n	800da2e <_fflush_r+0x22>
 800da78:	0800f48c 	.word	0x0800f48c
 800da7c:	0800f4ac 	.word	0x0800f4ac
 800da80:	0800f46c 	.word	0x0800f46c

0800da84 <std>:
 800da84:	2300      	movs	r3, #0
 800da86:	b510      	push	{r4, lr}
 800da88:	4604      	mov	r4, r0
 800da8a:	e9c0 3300 	strd	r3, r3, [r0]
 800da8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da92:	6083      	str	r3, [r0, #8]
 800da94:	8181      	strh	r1, [r0, #12]
 800da96:	6643      	str	r3, [r0, #100]	; 0x64
 800da98:	81c2      	strh	r2, [r0, #14]
 800da9a:	6183      	str	r3, [r0, #24]
 800da9c:	4619      	mov	r1, r3
 800da9e:	2208      	movs	r2, #8
 800daa0:	305c      	adds	r0, #92	; 0x5c
 800daa2:	f7fb fe13 	bl	80096cc <memset>
 800daa6:	4b05      	ldr	r3, [pc, #20]	; (800dabc <std+0x38>)
 800daa8:	6224      	str	r4, [r4, #32]
 800daaa:	6263      	str	r3, [r4, #36]	; 0x24
 800daac:	4b04      	ldr	r3, [pc, #16]	; (800dac0 <std+0x3c>)
 800daae:	62a3      	str	r3, [r4, #40]	; 0x28
 800dab0:	4b04      	ldr	r3, [pc, #16]	; (800dac4 <std+0x40>)
 800dab2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800dab4:	4b04      	ldr	r3, [pc, #16]	; (800dac8 <std+0x44>)
 800dab6:	6323      	str	r3, [r4, #48]	; 0x30
 800dab8:	bd10      	pop	{r4, pc}
 800daba:	bf00      	nop
 800dabc:	0800ddd9 	.word	0x0800ddd9
 800dac0:	0800ddfb 	.word	0x0800ddfb
 800dac4:	0800de33 	.word	0x0800de33
 800dac8:	0800de57 	.word	0x0800de57

0800dacc <_cleanup_r>:
 800dacc:	4901      	ldr	r1, [pc, #4]	; (800dad4 <_cleanup_r+0x8>)
 800dace:	f000 b8af 	b.w	800dc30 <_fwalk_reent>
 800dad2:	bf00      	nop
 800dad4:	0800da0d 	.word	0x0800da0d

0800dad8 <__sfmoreglue>:
 800dad8:	2268      	movs	r2, #104	; 0x68
 800dada:	b570      	push	{r4, r5, r6, lr}
 800dadc:	1e4d      	subs	r5, r1, #1
 800dade:	4355      	muls	r5, r2
 800dae0:	460e      	mov	r6, r1
 800dae2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800dae6:	f7ff fa63 	bl	800cfb0 <_malloc_r>
 800daea:	4604      	mov	r4, r0
 800daec:	b140      	cbz	r0, 800db00 <__sfmoreglue+0x28>
 800daee:	2100      	movs	r1, #0
 800daf0:	e9c0 1600 	strd	r1, r6, [r0]
 800daf4:	300c      	adds	r0, #12
 800daf6:	60a0      	str	r0, [r4, #8]
 800daf8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dafc:	f7fb fde6 	bl	80096cc <memset>
 800db00:	4620      	mov	r0, r4
 800db02:	bd70      	pop	{r4, r5, r6, pc}

0800db04 <__sfp_lock_acquire>:
 800db04:	4801      	ldr	r0, [pc, #4]	; (800db0c <__sfp_lock_acquire+0x8>)
 800db06:	f000 b8b3 	b.w	800dc70 <__retarget_lock_acquire_recursive>
 800db0a:	bf00      	nop
 800db0c:	20003c19 	.word	0x20003c19

0800db10 <__sfp_lock_release>:
 800db10:	4801      	ldr	r0, [pc, #4]	; (800db18 <__sfp_lock_release+0x8>)
 800db12:	f000 b8ae 	b.w	800dc72 <__retarget_lock_release_recursive>
 800db16:	bf00      	nop
 800db18:	20003c19 	.word	0x20003c19

0800db1c <__sinit_lock_acquire>:
 800db1c:	4801      	ldr	r0, [pc, #4]	; (800db24 <__sinit_lock_acquire+0x8>)
 800db1e:	f000 b8a7 	b.w	800dc70 <__retarget_lock_acquire_recursive>
 800db22:	bf00      	nop
 800db24:	20003c1a 	.word	0x20003c1a

0800db28 <__sinit_lock_release>:
 800db28:	4801      	ldr	r0, [pc, #4]	; (800db30 <__sinit_lock_release+0x8>)
 800db2a:	f000 b8a2 	b.w	800dc72 <__retarget_lock_release_recursive>
 800db2e:	bf00      	nop
 800db30:	20003c1a 	.word	0x20003c1a

0800db34 <__sinit>:
 800db34:	b510      	push	{r4, lr}
 800db36:	4604      	mov	r4, r0
 800db38:	f7ff fff0 	bl	800db1c <__sinit_lock_acquire>
 800db3c:	69a3      	ldr	r3, [r4, #24]
 800db3e:	b11b      	cbz	r3, 800db48 <__sinit+0x14>
 800db40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db44:	f7ff bff0 	b.w	800db28 <__sinit_lock_release>
 800db48:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800db4c:	6523      	str	r3, [r4, #80]	; 0x50
 800db4e:	4b13      	ldr	r3, [pc, #76]	; (800db9c <__sinit+0x68>)
 800db50:	4a13      	ldr	r2, [pc, #76]	; (800dba0 <__sinit+0x6c>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	62a2      	str	r2, [r4, #40]	; 0x28
 800db56:	42a3      	cmp	r3, r4
 800db58:	bf08      	it	eq
 800db5a:	2301      	moveq	r3, #1
 800db5c:	4620      	mov	r0, r4
 800db5e:	bf08      	it	eq
 800db60:	61a3      	streq	r3, [r4, #24]
 800db62:	f000 f81f 	bl	800dba4 <__sfp>
 800db66:	6060      	str	r0, [r4, #4]
 800db68:	4620      	mov	r0, r4
 800db6a:	f000 f81b 	bl	800dba4 <__sfp>
 800db6e:	60a0      	str	r0, [r4, #8]
 800db70:	4620      	mov	r0, r4
 800db72:	f000 f817 	bl	800dba4 <__sfp>
 800db76:	2200      	movs	r2, #0
 800db78:	2104      	movs	r1, #4
 800db7a:	60e0      	str	r0, [r4, #12]
 800db7c:	6860      	ldr	r0, [r4, #4]
 800db7e:	f7ff ff81 	bl	800da84 <std>
 800db82:	2201      	movs	r2, #1
 800db84:	2109      	movs	r1, #9
 800db86:	68a0      	ldr	r0, [r4, #8]
 800db88:	f7ff ff7c 	bl	800da84 <std>
 800db8c:	2202      	movs	r2, #2
 800db8e:	2112      	movs	r1, #18
 800db90:	68e0      	ldr	r0, [r4, #12]
 800db92:	f7ff ff77 	bl	800da84 <std>
 800db96:	2301      	movs	r3, #1
 800db98:	61a3      	str	r3, [r4, #24]
 800db9a:	e7d1      	b.n	800db40 <__sinit+0xc>
 800db9c:	0800f028 	.word	0x0800f028
 800dba0:	0800dacd 	.word	0x0800dacd

0800dba4 <__sfp>:
 800dba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dba6:	4607      	mov	r7, r0
 800dba8:	f7ff ffac 	bl	800db04 <__sfp_lock_acquire>
 800dbac:	4b1e      	ldr	r3, [pc, #120]	; (800dc28 <__sfp+0x84>)
 800dbae:	681e      	ldr	r6, [r3, #0]
 800dbb0:	69b3      	ldr	r3, [r6, #24]
 800dbb2:	b913      	cbnz	r3, 800dbba <__sfp+0x16>
 800dbb4:	4630      	mov	r0, r6
 800dbb6:	f7ff ffbd 	bl	800db34 <__sinit>
 800dbba:	3648      	adds	r6, #72	; 0x48
 800dbbc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dbc0:	3b01      	subs	r3, #1
 800dbc2:	d503      	bpl.n	800dbcc <__sfp+0x28>
 800dbc4:	6833      	ldr	r3, [r6, #0]
 800dbc6:	b30b      	cbz	r3, 800dc0c <__sfp+0x68>
 800dbc8:	6836      	ldr	r6, [r6, #0]
 800dbca:	e7f7      	b.n	800dbbc <__sfp+0x18>
 800dbcc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dbd0:	b9d5      	cbnz	r5, 800dc08 <__sfp+0x64>
 800dbd2:	4b16      	ldr	r3, [pc, #88]	; (800dc2c <__sfp+0x88>)
 800dbd4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dbd8:	60e3      	str	r3, [r4, #12]
 800dbda:	6665      	str	r5, [r4, #100]	; 0x64
 800dbdc:	f000 f847 	bl	800dc6e <__retarget_lock_init_recursive>
 800dbe0:	f7ff ff96 	bl	800db10 <__sfp_lock_release>
 800dbe4:	2208      	movs	r2, #8
 800dbe6:	4629      	mov	r1, r5
 800dbe8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dbec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dbf0:	6025      	str	r5, [r4, #0]
 800dbf2:	61a5      	str	r5, [r4, #24]
 800dbf4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dbf8:	f7fb fd68 	bl	80096cc <memset>
 800dbfc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dc00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dc04:	4620      	mov	r0, r4
 800dc06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc08:	3468      	adds	r4, #104	; 0x68
 800dc0a:	e7d9      	b.n	800dbc0 <__sfp+0x1c>
 800dc0c:	2104      	movs	r1, #4
 800dc0e:	4638      	mov	r0, r7
 800dc10:	f7ff ff62 	bl	800dad8 <__sfmoreglue>
 800dc14:	4604      	mov	r4, r0
 800dc16:	6030      	str	r0, [r6, #0]
 800dc18:	2800      	cmp	r0, #0
 800dc1a:	d1d5      	bne.n	800dbc8 <__sfp+0x24>
 800dc1c:	f7ff ff78 	bl	800db10 <__sfp_lock_release>
 800dc20:	230c      	movs	r3, #12
 800dc22:	603b      	str	r3, [r7, #0]
 800dc24:	e7ee      	b.n	800dc04 <__sfp+0x60>
 800dc26:	bf00      	nop
 800dc28:	0800f028 	.word	0x0800f028
 800dc2c:	ffff0001 	.word	0xffff0001

0800dc30 <_fwalk_reent>:
 800dc30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc34:	4606      	mov	r6, r0
 800dc36:	4688      	mov	r8, r1
 800dc38:	2700      	movs	r7, #0
 800dc3a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dc3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dc42:	f1b9 0901 	subs.w	r9, r9, #1
 800dc46:	d505      	bpl.n	800dc54 <_fwalk_reent+0x24>
 800dc48:	6824      	ldr	r4, [r4, #0]
 800dc4a:	2c00      	cmp	r4, #0
 800dc4c:	d1f7      	bne.n	800dc3e <_fwalk_reent+0xe>
 800dc4e:	4638      	mov	r0, r7
 800dc50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc54:	89ab      	ldrh	r3, [r5, #12]
 800dc56:	2b01      	cmp	r3, #1
 800dc58:	d907      	bls.n	800dc6a <_fwalk_reent+0x3a>
 800dc5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dc5e:	3301      	adds	r3, #1
 800dc60:	d003      	beq.n	800dc6a <_fwalk_reent+0x3a>
 800dc62:	4629      	mov	r1, r5
 800dc64:	4630      	mov	r0, r6
 800dc66:	47c0      	blx	r8
 800dc68:	4307      	orrs	r7, r0
 800dc6a:	3568      	adds	r5, #104	; 0x68
 800dc6c:	e7e9      	b.n	800dc42 <_fwalk_reent+0x12>

0800dc6e <__retarget_lock_init_recursive>:
 800dc6e:	4770      	bx	lr

0800dc70 <__retarget_lock_acquire_recursive>:
 800dc70:	4770      	bx	lr

0800dc72 <__retarget_lock_release_recursive>:
 800dc72:	4770      	bx	lr

0800dc74 <__swhatbuf_r>:
 800dc74:	b570      	push	{r4, r5, r6, lr}
 800dc76:	460e      	mov	r6, r1
 800dc78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc7c:	4614      	mov	r4, r2
 800dc7e:	2900      	cmp	r1, #0
 800dc80:	461d      	mov	r5, r3
 800dc82:	b096      	sub	sp, #88	; 0x58
 800dc84:	da08      	bge.n	800dc98 <__swhatbuf_r+0x24>
 800dc86:	2200      	movs	r2, #0
 800dc88:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800dc8c:	602a      	str	r2, [r5, #0]
 800dc8e:	061a      	lsls	r2, r3, #24
 800dc90:	d410      	bmi.n	800dcb4 <__swhatbuf_r+0x40>
 800dc92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc96:	e00e      	b.n	800dcb6 <__swhatbuf_r+0x42>
 800dc98:	466a      	mov	r2, sp
 800dc9a:	f000 f903 	bl	800dea4 <_fstat_r>
 800dc9e:	2800      	cmp	r0, #0
 800dca0:	dbf1      	blt.n	800dc86 <__swhatbuf_r+0x12>
 800dca2:	9a01      	ldr	r2, [sp, #4]
 800dca4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dca8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dcac:	425a      	negs	r2, r3
 800dcae:	415a      	adcs	r2, r3
 800dcb0:	602a      	str	r2, [r5, #0]
 800dcb2:	e7ee      	b.n	800dc92 <__swhatbuf_r+0x1e>
 800dcb4:	2340      	movs	r3, #64	; 0x40
 800dcb6:	2000      	movs	r0, #0
 800dcb8:	6023      	str	r3, [r4, #0]
 800dcba:	b016      	add	sp, #88	; 0x58
 800dcbc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dcc0 <__smakebuf_r>:
 800dcc0:	898b      	ldrh	r3, [r1, #12]
 800dcc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dcc4:	079d      	lsls	r5, r3, #30
 800dcc6:	4606      	mov	r6, r0
 800dcc8:	460c      	mov	r4, r1
 800dcca:	d507      	bpl.n	800dcdc <__smakebuf_r+0x1c>
 800dccc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dcd0:	6023      	str	r3, [r4, #0]
 800dcd2:	6123      	str	r3, [r4, #16]
 800dcd4:	2301      	movs	r3, #1
 800dcd6:	6163      	str	r3, [r4, #20]
 800dcd8:	b002      	add	sp, #8
 800dcda:	bd70      	pop	{r4, r5, r6, pc}
 800dcdc:	466a      	mov	r2, sp
 800dcde:	ab01      	add	r3, sp, #4
 800dce0:	f7ff ffc8 	bl	800dc74 <__swhatbuf_r>
 800dce4:	9900      	ldr	r1, [sp, #0]
 800dce6:	4605      	mov	r5, r0
 800dce8:	4630      	mov	r0, r6
 800dcea:	f7ff f961 	bl	800cfb0 <_malloc_r>
 800dcee:	b948      	cbnz	r0, 800dd04 <__smakebuf_r+0x44>
 800dcf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcf4:	059a      	lsls	r2, r3, #22
 800dcf6:	d4ef      	bmi.n	800dcd8 <__smakebuf_r+0x18>
 800dcf8:	f023 0303 	bic.w	r3, r3, #3
 800dcfc:	f043 0302 	orr.w	r3, r3, #2
 800dd00:	81a3      	strh	r3, [r4, #12]
 800dd02:	e7e3      	b.n	800dccc <__smakebuf_r+0xc>
 800dd04:	4b0d      	ldr	r3, [pc, #52]	; (800dd3c <__smakebuf_r+0x7c>)
 800dd06:	62b3      	str	r3, [r6, #40]	; 0x28
 800dd08:	89a3      	ldrh	r3, [r4, #12]
 800dd0a:	6020      	str	r0, [r4, #0]
 800dd0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd10:	81a3      	strh	r3, [r4, #12]
 800dd12:	9b00      	ldr	r3, [sp, #0]
 800dd14:	6120      	str	r0, [r4, #16]
 800dd16:	6163      	str	r3, [r4, #20]
 800dd18:	9b01      	ldr	r3, [sp, #4]
 800dd1a:	b15b      	cbz	r3, 800dd34 <__smakebuf_r+0x74>
 800dd1c:	4630      	mov	r0, r6
 800dd1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd22:	f000 f8d1 	bl	800dec8 <_isatty_r>
 800dd26:	b128      	cbz	r0, 800dd34 <__smakebuf_r+0x74>
 800dd28:	89a3      	ldrh	r3, [r4, #12]
 800dd2a:	f023 0303 	bic.w	r3, r3, #3
 800dd2e:	f043 0301 	orr.w	r3, r3, #1
 800dd32:	81a3      	strh	r3, [r4, #12]
 800dd34:	89a0      	ldrh	r0, [r4, #12]
 800dd36:	4305      	orrs	r5, r0
 800dd38:	81a5      	strh	r5, [r4, #12]
 800dd3a:	e7cd      	b.n	800dcd8 <__smakebuf_r+0x18>
 800dd3c:	0800dacd 	.word	0x0800dacd

0800dd40 <_malloc_usable_size_r>:
 800dd40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd44:	1f18      	subs	r0, r3, #4
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	bfbc      	itt	lt
 800dd4a:	580b      	ldrlt	r3, [r1, r0]
 800dd4c:	18c0      	addlt	r0, r0, r3
 800dd4e:	4770      	bx	lr

0800dd50 <_raise_r>:
 800dd50:	291f      	cmp	r1, #31
 800dd52:	b538      	push	{r3, r4, r5, lr}
 800dd54:	4604      	mov	r4, r0
 800dd56:	460d      	mov	r5, r1
 800dd58:	d904      	bls.n	800dd64 <_raise_r+0x14>
 800dd5a:	2316      	movs	r3, #22
 800dd5c:	6003      	str	r3, [r0, #0]
 800dd5e:	f04f 30ff 	mov.w	r0, #4294967295
 800dd62:	bd38      	pop	{r3, r4, r5, pc}
 800dd64:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dd66:	b112      	cbz	r2, 800dd6e <_raise_r+0x1e>
 800dd68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd6c:	b94b      	cbnz	r3, 800dd82 <_raise_r+0x32>
 800dd6e:	4620      	mov	r0, r4
 800dd70:	f000 f830 	bl	800ddd4 <_getpid_r>
 800dd74:	462a      	mov	r2, r5
 800dd76:	4601      	mov	r1, r0
 800dd78:	4620      	mov	r0, r4
 800dd7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd7e:	f000 b817 	b.w	800ddb0 <_kill_r>
 800dd82:	2b01      	cmp	r3, #1
 800dd84:	d00a      	beq.n	800dd9c <_raise_r+0x4c>
 800dd86:	1c59      	adds	r1, r3, #1
 800dd88:	d103      	bne.n	800dd92 <_raise_r+0x42>
 800dd8a:	2316      	movs	r3, #22
 800dd8c:	6003      	str	r3, [r0, #0]
 800dd8e:	2001      	movs	r0, #1
 800dd90:	e7e7      	b.n	800dd62 <_raise_r+0x12>
 800dd92:	2400      	movs	r4, #0
 800dd94:	4628      	mov	r0, r5
 800dd96:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dd9a:	4798      	blx	r3
 800dd9c:	2000      	movs	r0, #0
 800dd9e:	e7e0      	b.n	800dd62 <_raise_r+0x12>

0800dda0 <raise>:
 800dda0:	4b02      	ldr	r3, [pc, #8]	; (800ddac <raise+0xc>)
 800dda2:	4601      	mov	r1, r0
 800dda4:	6818      	ldr	r0, [r3, #0]
 800dda6:	f7ff bfd3 	b.w	800dd50 <_raise_r>
 800ddaa:	bf00      	nop
 800ddac:	20000028 	.word	0x20000028

0800ddb0 <_kill_r>:
 800ddb0:	b538      	push	{r3, r4, r5, lr}
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	4d06      	ldr	r5, [pc, #24]	; (800ddd0 <_kill_r+0x20>)
 800ddb6:	4604      	mov	r4, r0
 800ddb8:	4608      	mov	r0, r1
 800ddba:	4611      	mov	r1, r2
 800ddbc:	602b      	str	r3, [r5, #0]
 800ddbe:	f7f5 f8f6 	bl	8002fae <_kill>
 800ddc2:	1c43      	adds	r3, r0, #1
 800ddc4:	d102      	bne.n	800ddcc <_kill_r+0x1c>
 800ddc6:	682b      	ldr	r3, [r5, #0]
 800ddc8:	b103      	cbz	r3, 800ddcc <_kill_r+0x1c>
 800ddca:	6023      	str	r3, [r4, #0]
 800ddcc:	bd38      	pop	{r3, r4, r5, pc}
 800ddce:	bf00      	nop
 800ddd0:	20003c14 	.word	0x20003c14

0800ddd4 <_getpid_r>:
 800ddd4:	f7f5 b8e4 	b.w	8002fa0 <_getpid>

0800ddd8 <__sread>:
 800ddd8:	b510      	push	{r4, lr}
 800ddda:	460c      	mov	r4, r1
 800dddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dde0:	f000 f894 	bl	800df0c <_read_r>
 800dde4:	2800      	cmp	r0, #0
 800dde6:	bfab      	itete	ge
 800dde8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ddea:	89a3      	ldrhlt	r3, [r4, #12]
 800ddec:	181b      	addge	r3, r3, r0
 800ddee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ddf2:	bfac      	ite	ge
 800ddf4:	6563      	strge	r3, [r4, #84]	; 0x54
 800ddf6:	81a3      	strhlt	r3, [r4, #12]
 800ddf8:	bd10      	pop	{r4, pc}

0800ddfa <__swrite>:
 800ddfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddfe:	461f      	mov	r7, r3
 800de00:	898b      	ldrh	r3, [r1, #12]
 800de02:	4605      	mov	r5, r0
 800de04:	05db      	lsls	r3, r3, #23
 800de06:	460c      	mov	r4, r1
 800de08:	4616      	mov	r6, r2
 800de0a:	d505      	bpl.n	800de18 <__swrite+0x1e>
 800de0c:	2302      	movs	r3, #2
 800de0e:	2200      	movs	r2, #0
 800de10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de14:	f000 f868 	bl	800dee8 <_lseek_r>
 800de18:	89a3      	ldrh	r3, [r4, #12]
 800de1a:	4632      	mov	r2, r6
 800de1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800de20:	81a3      	strh	r3, [r4, #12]
 800de22:	4628      	mov	r0, r5
 800de24:	463b      	mov	r3, r7
 800de26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de2e:	f000 b817 	b.w	800de60 <_write_r>

0800de32 <__sseek>:
 800de32:	b510      	push	{r4, lr}
 800de34:	460c      	mov	r4, r1
 800de36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de3a:	f000 f855 	bl	800dee8 <_lseek_r>
 800de3e:	1c43      	adds	r3, r0, #1
 800de40:	89a3      	ldrh	r3, [r4, #12]
 800de42:	bf15      	itete	ne
 800de44:	6560      	strne	r0, [r4, #84]	; 0x54
 800de46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800de4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800de4e:	81a3      	strheq	r3, [r4, #12]
 800de50:	bf18      	it	ne
 800de52:	81a3      	strhne	r3, [r4, #12]
 800de54:	bd10      	pop	{r4, pc}

0800de56 <__sclose>:
 800de56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de5a:	f000 b813 	b.w	800de84 <_close_r>
	...

0800de60 <_write_r>:
 800de60:	b538      	push	{r3, r4, r5, lr}
 800de62:	4604      	mov	r4, r0
 800de64:	4608      	mov	r0, r1
 800de66:	4611      	mov	r1, r2
 800de68:	2200      	movs	r2, #0
 800de6a:	4d05      	ldr	r5, [pc, #20]	; (800de80 <_write_r+0x20>)
 800de6c:	602a      	str	r2, [r5, #0]
 800de6e:	461a      	mov	r2, r3
 800de70:	f7f5 f8d4 	bl	800301c <_write>
 800de74:	1c43      	adds	r3, r0, #1
 800de76:	d102      	bne.n	800de7e <_write_r+0x1e>
 800de78:	682b      	ldr	r3, [r5, #0]
 800de7a:	b103      	cbz	r3, 800de7e <_write_r+0x1e>
 800de7c:	6023      	str	r3, [r4, #0]
 800de7e:	bd38      	pop	{r3, r4, r5, pc}
 800de80:	20003c14 	.word	0x20003c14

0800de84 <_close_r>:
 800de84:	b538      	push	{r3, r4, r5, lr}
 800de86:	2300      	movs	r3, #0
 800de88:	4d05      	ldr	r5, [pc, #20]	; (800dea0 <_close_r+0x1c>)
 800de8a:	4604      	mov	r4, r0
 800de8c:	4608      	mov	r0, r1
 800de8e:	602b      	str	r3, [r5, #0]
 800de90:	f7f5 f8e0 	bl	8003054 <_close>
 800de94:	1c43      	adds	r3, r0, #1
 800de96:	d102      	bne.n	800de9e <_close_r+0x1a>
 800de98:	682b      	ldr	r3, [r5, #0]
 800de9a:	b103      	cbz	r3, 800de9e <_close_r+0x1a>
 800de9c:	6023      	str	r3, [r4, #0]
 800de9e:	bd38      	pop	{r3, r4, r5, pc}
 800dea0:	20003c14 	.word	0x20003c14

0800dea4 <_fstat_r>:
 800dea4:	b538      	push	{r3, r4, r5, lr}
 800dea6:	2300      	movs	r3, #0
 800dea8:	4d06      	ldr	r5, [pc, #24]	; (800dec4 <_fstat_r+0x20>)
 800deaa:	4604      	mov	r4, r0
 800deac:	4608      	mov	r0, r1
 800deae:	4611      	mov	r1, r2
 800deb0:	602b      	str	r3, [r5, #0]
 800deb2:	f7f5 f8da 	bl	800306a <_fstat>
 800deb6:	1c43      	adds	r3, r0, #1
 800deb8:	d102      	bne.n	800dec0 <_fstat_r+0x1c>
 800deba:	682b      	ldr	r3, [r5, #0]
 800debc:	b103      	cbz	r3, 800dec0 <_fstat_r+0x1c>
 800debe:	6023      	str	r3, [r4, #0]
 800dec0:	bd38      	pop	{r3, r4, r5, pc}
 800dec2:	bf00      	nop
 800dec4:	20003c14 	.word	0x20003c14

0800dec8 <_isatty_r>:
 800dec8:	b538      	push	{r3, r4, r5, lr}
 800deca:	2300      	movs	r3, #0
 800decc:	4d05      	ldr	r5, [pc, #20]	; (800dee4 <_isatty_r+0x1c>)
 800dece:	4604      	mov	r4, r0
 800ded0:	4608      	mov	r0, r1
 800ded2:	602b      	str	r3, [r5, #0]
 800ded4:	f7f5 f8d8 	bl	8003088 <_isatty>
 800ded8:	1c43      	adds	r3, r0, #1
 800deda:	d102      	bne.n	800dee2 <_isatty_r+0x1a>
 800dedc:	682b      	ldr	r3, [r5, #0]
 800dede:	b103      	cbz	r3, 800dee2 <_isatty_r+0x1a>
 800dee0:	6023      	str	r3, [r4, #0]
 800dee2:	bd38      	pop	{r3, r4, r5, pc}
 800dee4:	20003c14 	.word	0x20003c14

0800dee8 <_lseek_r>:
 800dee8:	b538      	push	{r3, r4, r5, lr}
 800deea:	4604      	mov	r4, r0
 800deec:	4608      	mov	r0, r1
 800deee:	4611      	mov	r1, r2
 800def0:	2200      	movs	r2, #0
 800def2:	4d05      	ldr	r5, [pc, #20]	; (800df08 <_lseek_r+0x20>)
 800def4:	602a      	str	r2, [r5, #0]
 800def6:	461a      	mov	r2, r3
 800def8:	f7f5 f8d0 	bl	800309c <_lseek>
 800defc:	1c43      	adds	r3, r0, #1
 800defe:	d102      	bne.n	800df06 <_lseek_r+0x1e>
 800df00:	682b      	ldr	r3, [r5, #0]
 800df02:	b103      	cbz	r3, 800df06 <_lseek_r+0x1e>
 800df04:	6023      	str	r3, [r4, #0]
 800df06:	bd38      	pop	{r3, r4, r5, pc}
 800df08:	20003c14 	.word	0x20003c14

0800df0c <_read_r>:
 800df0c:	b538      	push	{r3, r4, r5, lr}
 800df0e:	4604      	mov	r4, r0
 800df10:	4608      	mov	r0, r1
 800df12:	4611      	mov	r1, r2
 800df14:	2200      	movs	r2, #0
 800df16:	4d05      	ldr	r5, [pc, #20]	; (800df2c <_read_r+0x20>)
 800df18:	602a      	str	r2, [r5, #0]
 800df1a:	461a      	mov	r2, r3
 800df1c:	f7f5 f861 	bl	8002fe2 <_read>
 800df20:	1c43      	adds	r3, r0, #1
 800df22:	d102      	bne.n	800df2a <_read_r+0x1e>
 800df24:	682b      	ldr	r3, [r5, #0]
 800df26:	b103      	cbz	r3, 800df2a <_read_r+0x1e>
 800df28:	6023      	str	r3, [r4, #0]
 800df2a:	bd38      	pop	{r3, r4, r5, pc}
 800df2c:	20003c14 	.word	0x20003c14

0800df30 <_init>:
 800df30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df32:	bf00      	nop
 800df34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df36:	bc08      	pop	{r3}
 800df38:	469e      	mov	lr, r3
 800df3a:	4770      	bx	lr

0800df3c <_fini>:
 800df3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df3e:	bf00      	nop
 800df40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df42:	bc08      	pop	{r3}
 800df44:	469e      	mov	lr, r3
 800df46:	4770      	bx	lr
