Warning: Design 'FC' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : FC
Version: S-2021.06
Date   : Thu Nov 11 20:56:02 2021
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'FC' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed32hvt_tt0p85v25c (File: /cae/apps/data/saed32_edk-2018/lib/stdcell_hvt/db_nldm/saed32hvt_tt0p85v25c.db)

Number of ports:                        18785
Number of nets:                        100587
Number of cells:                        72504
Number of combinational cells:          54332
Number of sequential cells:             18164
Number of macros/black boxes:               0
Number of buf/inv:                      11827
Number of references:                      53

Combinational area:             131963.255791
Buf/Inv area:                    17900.124703
Noncombinational area:          129263.740102
Macro/Black Box area:                0.000000
Net Interconnect area:          171053.925470

Total cell area:                261226.995893
Total area:                     432280.921363

Information: This design contains black box (unknown) components. (RPT-8)
1
