Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Oct  4 21:18:12 2025
| Host         : DESKTOP-C5JARVU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top2_timing_summary_routed.rpt -pb top2_timing_summary_routed.pb -rpx top2_timing_summary_routed.rpx -warn_on_violation
| Design       : top2
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (430)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (430)
--------------------------------------------------
 There are 430 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  439          inf        0.000                      0                  439           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           439 Endpoints
Min Delay           439 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.461ns (25.459%)  route 4.277ns (74.541%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.563     5.738    dataflow/is_ready[0]
    SLICE_X0Y4           FDRE                                         r  dataflow/pipeline_reg_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.461ns (25.459%)  route 4.277ns (74.541%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.563     5.738    dataflow/is_ready[0]
    SLICE_X0Y4           FDRE                                         r  dataflow/pipeline_reg_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.461ns (25.459%)  route 4.277ns (74.541%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.563     5.738    dataflow/is_ready[0]
    SLICE_X0Y4           FDRE                                         r  dataflow/pipeline_reg_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.461ns (25.459%)  route 4.277ns (74.541%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.563     5.738    dataflow/is_ready[0]
    SLICE_X0Y4           FDRE                                         r  dataflow/pipeline_reg_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.461ns (25.459%)  route 4.277ns (74.541%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.563     5.738    dataflow/is_ready[0]
    SLICE_X0Y4           FDRE                                         r  dataflow/pipeline_reg_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 1.461ns (25.459%)  route 4.277ns (74.541%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.563     5.738    dataflow/is_ready[0]
    SLICE_X0Y4           FDRE                                         r  dataflow/pipeline_reg_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            controlflow/valid_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.506ns  (logic 1.461ns (26.533%)  route 4.045ns (73.467%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.331     5.506    controlflow/is_ready[0]
    SLICE_X0Y7           FDRE                                         r  controlflow/valid_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.506ns  (logic 1.461ns (26.533%)  route 4.045ns (73.467%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.331     5.506    dataflow/is_ready[0]
    SLICE_X0Y7           FDRE                                         r  dataflow/pipeline_reg_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/pipeline_reg_reg[0][7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.506ns  (logic 1.461ns (26.533%)  route 4.045ns (73.467%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.344     4.612    controlflow/is_ready[6]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.124     4.736 r  controlflow/genblk1[1].pipeline_reg[1][7]_i_1/O
                         net (fo=10, routed)          0.315     5.051    controlflow/is_ready[1]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  controlflow/pipeline_reg[0][7]_i_1/O
                         net (fo=9, routed)           0.331     5.506    dataflow/is_ready[0]
    SLICE_X0Y7           FDRE                                         r  dataflow/pipeline_reg_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_out_ready
                            (input port)
  Destination:            dataflow/genblk1[3].pipeline_reg_reg[3][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.321ns  (logic 1.337ns (25.124%)  route 3.984ns (74.876%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  fifo_out_ready (IN)
                         net (fo=0)                   0.000     0.000    fifo_out_ready
    V12                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  fifo_out_ready_IBUF_inst/O
                         net (fo=6, routed)           1.136     2.100    controlflow/fifo_out_ready_IBUF
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     2.224 r  controlflow/genblk1[11].pipeline_reg[11][7]_i_1/O
                         net (fo=14, routed)          0.920     3.144    controlflow/is_ready[11]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.268 r  controlflow/genblk1[6].pipeline_reg[6][7]_i_1/O
                         net (fo=14, routed)          1.304     4.572    controlflow/is_ready[6]
    SLICE_X2Y6           LUT4 (Prop_lut4_I1_O)        0.124     4.696 r  controlflow/genblk1[3].pipeline_reg[3][7]_i_1/O
                         net (fo=9, routed)           0.625     5.321    dataflow/is_ready[3]
    SLICE_X1Y4           FDRE                                         r  dataflow/genblk1[3].pipeline_reg_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controlflow/genblk1[11].valid_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlflow/genblk1[12].valid_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.017%)  route 0.113ns (46.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  controlflow/genblk1[11].valid_out_reg[11]/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  controlflow/genblk1[11].valid_out_reg[11]/Q
                         net (fo=2, routed)           0.113     0.241    controlflow/valid_stage[11]
    SLICE_X1Y11          FDRE                                         r  controlflow/genblk1[12].valid_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataflow/genblk1[14].pipeline_reg_reg[14][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataflow/genblk1[15].pipeline_reg_reg[15][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.467%)  route 0.082ns (30.533%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  dataflow/genblk1[14].pipeline_reg_reg[14][0]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dataflow/genblk1[14].pipeline_reg_reg[14][0]/Q
                         net (fo=7, routed)           0.082     0.223    dataflow/genblk1[14].pipeline_reg_reg[14][0]
    SLICE_X0Y12          LUT1 (Prop_lut1_I0_O)        0.045     0.268 r  dataflow/_inferred__13/genblk1[15].pipeline_reg[15][0]_i_1/O
                         net (fo=1, routed)           0.000     0.268    dataflow/_inferred__13/genblk1[15].pipeline_reg[15][0]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  dataflow/genblk1[15].pipeline_reg_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataflow/genblk1[1].pipeline_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataflow/genblk1[2].pipeline_reg_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  dataflow/genblk1[1].pipeline_reg_reg[1][6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataflow/genblk1[1].pipeline_reg_reg[1][6]/Q
                         net (fo=2, routed)           0.086     0.227    dataflow/genblk1[1].pipeline_reg_reg[1][6]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.272 r  dataflow/_inferred__0/genblk1[2].pipeline_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.000     0.272    dataflow/_inferred__0/genblk1[2].pipeline_reg[2][6]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  dataflow/genblk1[2].pipeline_reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataflow/genblk1[1].pipeline_reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataflow/genblk1[2].pipeline_reg_reg[2][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  dataflow/genblk1[1].pipeline_reg_reg[1][6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataflow/genblk1[1].pipeline_reg_reg[1][6]/Q
                         net (fo=2, routed)           0.086     0.227    dataflow/genblk1[1].pipeline_reg_reg[1][6]
    SLICE_X1Y5           LUT3 (Prop_lut3_I1_O)        0.048     0.275 r  dataflow/_inferred__0/genblk1[2].pipeline_reg[2][7]_i_2/O
                         net (fo=1, routed)           0.000     0.275    dataflow/_inferred__0/genblk1[2].pipeline_reg[2][7]_i_2_n_0
    SLICE_X1Y5           FDRE                                         r  dataflow/genblk1[2].pipeline_reg_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlflow/genblk1[7].valid_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlflow/genblk1[8].valid_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.536%)  route 0.147ns (53.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  controlflow/genblk1[7].valid_out_reg[7]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  controlflow/genblk1[7].valid_out_reg[7]/Q
                         net (fo=3, routed)           0.147     0.275    controlflow/valid_stage[7]
    SLICE_X5Y9           FDRE                                         r  controlflow/genblk1[8].valid_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controlflow/genblk1[10].valid_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            controlflow/genblk1[11].valid_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.442%)  route 0.148ns (53.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  controlflow/genblk1[10].valid_out_reg[10]/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  controlflow/genblk1[10].valid_out_reg[10]/Q
                         net (fo=6, routed)           0.148     0.276    controlflow/valid_stage[10]
    SLICE_X3Y11          FDRE                                         r  controlflow/genblk1[11].valid_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataflow/genblk1[9].pipeline_reg_reg[9][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataflow/genblk1[10].pipeline_reg_reg[10][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  dataflow/genblk1[9].pipeline_reg_reg[9][6]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dataflow/genblk1[9].pipeline_reg_reg[9][6]/Q
                         net (fo=2, routed)           0.082     0.246    dataflow/genblk1[9].pipeline_reg_reg[9][6]
    SLICE_X3Y9           LUT2 (Prop_lut2_I1_O)        0.045     0.291 r  dataflow/_inferred__8/genblk1[10].pipeline_reg[10][6]_i_1/O
                         net (fo=1, routed)           0.000     0.291    dataflow/_inferred__8/genblk1[10].pipeline_reg[10][6]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  dataflow/genblk1[10].pipeline_reg_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataflow/genblk1[9].pipeline_reg_reg[9][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataflow/genblk1[10].pipeline_reg_reg[10][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  dataflow/genblk1[9].pipeline_reg_reg[9][6]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dataflow/genblk1[9].pipeline_reg_reg[9][6]/Q
                         net (fo=2, routed)           0.082     0.246    dataflow/genblk1[9].pipeline_reg_reg[9][6]
    SLICE_X3Y9           LUT3 (Prop_lut3_I1_O)        0.048     0.294 r  dataflow/_inferred__8/genblk1[10].pipeline_reg[10][7]_i_2/O
                         net (fo=1, routed)           0.000     0.294    dataflow/_inferred__8/genblk1[10].pipeline_reg[10][7]_i_2_n_0
    SLICE_X3Y9           FDRE                                         r  dataflow/genblk1[10].pipeline_reg_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataflow/genblk1[14].pipeline_reg_reg[14][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataflow/genblk1[15].pipeline_reg_reg[15][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  dataflow/genblk1[14].pipeline_reg_reg[14][1]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataflow/genblk1[14].pipeline_reg_reg[14][1]/Q
                         net (fo=6, routed)           0.109     0.250    dataflow/genblk1[14].pipeline_reg_reg[14][1]
    SLICE_X0Y12          LUT2 (Prop_lut2_I1_O)        0.045     0.295 r  dataflow/_inferred__13/genblk1[15].pipeline_reg[15][1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    dataflow/_inferred__13/genblk1[15].pipeline_reg[15][1]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  dataflow/genblk1[15].pipeline_reg_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataflow/genblk1[7].pipeline_reg_reg[7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dataflow/genblk1[8].pipeline_reg_reg[8][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  dataflow/genblk1[7].pipeline_reg_reg[7][1]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dataflow/genblk1[7].pipeline_reg_reg[7][1]/Q
                         net (fo=6, routed)           0.110     0.251    dataflow/genblk1[7].pipeline_reg_reg[7][1]
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.045     0.296 r  dataflow/_inferred__6/genblk1[8].pipeline_reg[8][5]_i_1/O
                         net (fo=1, routed)           0.000     0.296    dataflow/_inferred__6/genblk1[8].pipeline_reg[8][5]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  dataflow/genblk1[8].pipeline_reg_reg[8][5]/D
  -------------------------------------------------------------------    -------------------





