# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_4.ip_user_files/bd/mux4x1/ipshared/9540/src/notGate_3bit.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ip/mux4x1_notGate_3bit_0_0/sim/mux4x1_notGate_3bit_0_0.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ip/mux4x1_notGate_3bit_0_1/sim/mux4x1_notGate_3bit_0_1.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ipshared/95d3/src/andGate_3bit.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ip/mux4x1_andGate_3bit_0_0/sim/mux4x1_andGate_3bit_0_0.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ip/mux4x1_andGate_3bit_0_1/sim/mux4x1_andGate_3bit_0_1.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ip/mux4x1_andGate_3bit_0_2/sim/mux4x1_andGate_3bit_0_2.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ip/mux4x1_andGate_3bit_0_3/sim/mux4x1_andGate_3bit_0_3.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ipshared/124e/src/orGate_3bit_2.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/ip/mux4x1_orGate_3bit_2_0_0/sim/mux4x1_orGate_3bit_2_0_0.v" \
"../../../../project_4.ip_user_files/bd/mux4x1/sim/mux4x1.v" \
"../../../../project_4.srcs/sim_1/new/mux4x1_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
