Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Mar 31 15:35:34 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/Gsm_LPC_Analysis_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                   Instance                                  |                                      Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                |                                                                            (top) |       2654 |       2597 |      48 |    9 | 1635 |      2 |      0 |    0 |         40 |
|   bd_0_i                                                                    |                                                                             bd_0 |       2654 |       2597 |      48 |    9 | 1635 |      2 |      0 |    0 |         40 |
|     hls_inst                                                                |                                                                  bd_0_hls_inst_0 |       2654 |       2597 |      48 |    9 | 1635 |      2 |      0 |    0 |         40 |
|       (hls_inst)                                                            |                                                                  bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                  |                                                 bd_0_hls_inst_0_Gsm_LPC_Analysis |       2654 |       2597 |      48 |    9 | 1635 |      2 |      0 |    0 |         40 |
|         (inst)                                                              |                                                 bd_0_hls_inst_0_Gsm_LPC_Analysis |          1 |          1 |       0 |    0 |   12 |      0 |      0 |    0 |          0 |
|         L_ACF_U                                                             |                             bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W |        194 |        194 |       0 |    0 |    0 |      2 |      0 |    0 |          0 |
|         bitoff_U                                                            |                              bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R |         27 |         27 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|         grp_Autocorrelation_fu_40                                           |                                 bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation |       1569 |       1560 |       0 |    9 | 1195 |      0 |      0 |    0 |         34 |
|           (grp_Autocorrelation_fu_40)                                       |                                 bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation |        824 |        824 |       0 |    0 | 1165 |      0 |      0 |    0 |          4 |
|           am_addmul_16s_16s_16s_33_4_1_U30                                  |                    bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U         |         bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_32 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_16s_33_4_1_U39                                  |                  bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8 |         67 |         67 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U         |            bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 |         67 |         67 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_16s_32s_33_4_1_U28                          |            bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U | bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_31 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           ama_addmuladd_16s_16s_16s_32s_33_4_1_U29                          |          bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U |    bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           ama_addmuladd_16s_16s_16s_33s_34_4_1_U38                          |            bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U | bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_30 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_16s_33s_34_4_1_U40                          |         bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U | bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_29 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_16s_33s_34_4_1_U41                          |         bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U |    bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532               |        bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1 |         65 |         56 |       0 |    9 |   30 |      0 |      0 |    0 |          1 |
|             (grp_Autocorrelation_Pipeline_VITIS_LOOP_65_1_fu_532)           |        bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_65_1 |         33 |         24 |       0 |    9 |   28 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                        |          bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init |         32 |         32 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             mac_muladd_16s_15ns_15ns_31_4_1_U1                              |                 bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|               Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U    |         bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16s_32s_33_4_1_U31                                 |                   bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_28 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U32                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_27 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U33                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 |         26 |         26 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_26 |         26 |         26 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U34                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_25 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U35                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_32s_33_4_1_U42                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16 |         63 |         63 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U        |           bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 |         63 |         63 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_16s_33s_33_4_1_U36                                 |                   bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U        |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_23 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16s_33s_33_4_1_U37                                 |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U        |           bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U10                                            |                              bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 |        109 |        109 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U16                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 |         67 |         67 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U20                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_19 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U21                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_20 |         72 |         72 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U22                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_21 |         70 |         70 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_16s_32_1_1_U23                                            |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_22 |        193 |        193 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_Quantization_and_coding_fu_65                                   |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding |        217 |        217 |       0 |    0 |   76 |      0 |      0 |    0 |          3 |
|           (grp_Quantization_and_coding_fu_65)                               |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding |        173 |        173 |       0 |    0 |   76 |      0 |      0 |    0 |          0 |
|           mul_16s_15ns_31_1_1_U61                                           |                             bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 |         13 |         13 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_15ns_31_1_1_U62                                           |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6 |         14 |         14 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mul_16s_15ns_31_1_1_U63                                           |                           bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_Reflection_coefficients_fu_50                                   |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients |        535 |        487 |      48 |    0 |  323 |      0 |      0 |    0 |          3 |
|           (grp_Reflection_coefficients_fu_50)                               |                         bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients |        214 |        214 |       0 |    0 |  275 |      0 |      0 |    0 |          0 |
|           ACF_U                                                             |       bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W |         21 |          5 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|           K_U                                                               |     bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0 |         26 |         10 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|           P_U                                                               |     bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 |         72 |         56 |      16 |    0 |   16 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_16s_15ns_31_4_1_U52                                |                  bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U       |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5 |         60 |         60 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16s_15ns_31_4_1_U53                                |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2 |         92 |         92 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U       |        bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4 |         92 |         92 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16s_15ns_31_4_1_U54                                |                bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U       |          bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 |         50 |         50 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_Transformation_to_Log_Area_Ratios_fu_59                         |               bd_0_hls_inst_0_Gsm_LPC_Analysis_Transformation_to_Log_Area_Ratios |        111 |        111 |       0 |    0 |   13 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


