
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list sample_circuits/c880.ckt: 0.0s 0.0s
T'110100111111111001110010011111010011111010000110000011100000 1'
T'111101111110101111111100001000000100100111000001100111100110 1'
T'111101010101111100101111100101010011101010000010100110000001 1'
T'100111110011110111110101111011100000000101010110000000100101 0'
T'101100010101101101111010100001100111111010101010101111000101 1'
T'011111111000110110101000010110100111000101000110101110011111 1'
T'001110110000111011101111001000000111000011001101101010110011 1'
T'110011000001101010100000011101011000010010011010001011110000 1'
T'011001000110011001111110100100100101000010010111100000110011 1'
T'001101100100100010001100010101101000000101001111100001010000 1'
T'111101010000100011010110000101100111000101100110100000001101 0'
T'101101110100000111111001100011011100011100100100100111100000 1'
T'111101110110101000000001000010111101001010101010100100001100 1'
T'111110110100101111000101000000010110011110001110101101000001 1'
T'111111111100110101000000101011110010001001110011101110000100 1'
T'011101110100101110011000111000000100101101000100000100100101 1'
T'001100010110111000001001011000110101001001001100001101101101 1'
T'111111011110100001010000000000000010111110110000001110110000 1'
T'100100111101101110101000000001100011001110011000001010011000 1'
T'011111110111101110000111100010010111010111000101000110010000 1'
T'100010110111000000010000011010000100000010100001100101100100 1'
T'101111111110111110001001000110110101101000001010100110111101 1'
T'101110111001001110011000010000000100101000001101001110010001 1'
T'101111010111000111000110001101010010011001110000000110101000 1'
T'111110011110011101000110001111110010111000001111101110100000 1'
T'111010001111101100101100110111000100100100011100010111101111 1'
T'101011001111110110011100101001111111011001100010101110111000 1'
T'110111101011101111001011011011000101100001011010100011001011 0'
T'110111001000010110010000110010110010111010111111000011101111 1'
T'101010001110111010001110001101110011101100010010000110101100 1'
T'001111111010101100000100111001011000001110001111000100100001 1'
T'110111101110001000011101001111110100001111001001000010001000 0'
T'110111011010111001100011100100101111111110101000111101000101 0'
T'101110111110111100011100110011111001100100101100011100001101 0'
T'111110001010100111110111101000110010011111011110101101001000 0'
T'011101100001011100001010101011010111001011111010001101110000 1'
T'010010110001100010101100000101110010100110011010001010001101 0'
T'111111001010010110101100100111000001101111000011101100111101 0'
T'001110110101011101101011000101010011000001100011001110011010 1'
T'100111001001001110100010001111000111001110110110101100110101 1'
T'010000110000011101010000101011001100100100111110001111100010 0'
T'011101010100101010101011000011011011101101011100110010000110 1'
T'110010000010101010000110101000110110100111110110000010100001 1'
T'010010010110111001100011010001010100001111000111100110010010 1'
T'110110110000110101010111010000001000101101001111101101001010 0'
T'001011010000111000101111001000000100101110011110110001001001 1'
T'011000100000101110110011011000110101011000000101111100101110 0'
T'111001110010111000001110101010111111101011100110011000100101 1'
T'000111000010111000101011100101001001000111110110001001011011 0'
T'000100010100101000010111000100111011011011001011110000110001 1'
T'111101000010110011101011001001011010101111000110001000101011 1'
T'101101100100100010111011000001111001110111101110110000000011 1'
T'001011100110111011111001100000110110100001011100110001000001 1'
T'000111101111100000111111000110110010111101001001110001000001 1'
T'110111001100000110011001010010100010010110011011001101100101 1'
T'110111111011000110011000010011010000001100011101101001110101 1'
T'110111101011011110011100001110111011010101011100110000101111 1'
T'110111001101010111100110101101100101110010100000001000100011 0'
T'101111000000110111010000010011101000010100101001111000010000 1'
T'100001010011001101100001100001111100110100000000011100010010 1'
T'000001010010111000000100100100000111111001100111011001110011 0'
T'001000100010101010010110001001010010011010001101010000000101 1'
T'011000110100111010111111100110111100000100011010010000000101 1'
T'101111111000111110110000000011111000101001001111010001101101 0'
T'111111011010010110101100011001011000100001010010010000100001 0'
T'000101000010011001101000101001010001100100000100111001010101 1'
T'110010101000111011100110100001000110000100011111011000000100 1'
T'101101111001001101100100010101000110110100011000010101001100 0'
T'111101101000010000100100000000110010100111000011000100110100 0'
T'110110010111101101000001010010101101110100010111010001001000 0'
T'100111011011011111011110000100111011101011011001011100101011 1'
T'111011011000011000110100001010111001001011011101000111011000 1'

# Result:
-----------------------
# number of calling podem1 = 1079
# total number of backtracks = 12232
# number of test vectors = 72
# total transition delay faults: 2104
# total detected faults: 1052
# fault coverage: 50.000000 %
#atpg: cputime for test pattern generation sample_circuits/c880.ckt: 0.5s 0.5s
