
*** Running vivado
    with args -log Decoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Decoder.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Decoder.tcl -notrace
Command: synth_design -top Decoder -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 819.355 ; gain = 234.500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'bram_decoded_message' [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.runs/synth_1/.Xil/Vivado-11480-Derick/realtime/bram_decoded_message_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_decoded_message' (1#1) [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.runs/synth_1/.Xil/Vivado-11480-Derick/realtime/bram_decoded_message_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bram_encoded_message' [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.runs/synth_1/.Xil/Vivado-11480-Derick/realtime/bram_encoded_message_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_encoded_message' (2#1) [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.runs/synth_1/.Xil/Vivado-11480-Derick/realtime/bram_encoded_message_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ClockDiv' [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/new/ClockDiv.v:3]
	Parameter div_val bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDiv' (3#1) [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/new/ClockDiv.v:3]
WARNING: [Synth 8-6090] variable 'bit' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/new/Decoder.v:103]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (4#1) [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/new/Decoder.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 894.863 ; gain = 310.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 894.863 ; gain = 310.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 894.863 ; gain = 310.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 894.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/ip/bram_decoded_message/bram_decoded_message/bram_decoded_message_in_context.xdc] for cell 'Decoded_Message'
Finished Parsing XDC File [c:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/ip/bram_decoded_message/bram_decoded_message/bram_decoded_message_in_context.xdc] for cell 'Decoded_Message'
Parsing XDC File [c:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/ip/bram_encoded_message/bram_encoded_message/bram_encoded_message_in_context.xdc] for cell 'Encoded_Message'
Finished Parsing XDC File [c:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/ip/bram_encoded_message/bram_encoded_message/bram_encoded_message_in_context.xdc] for cell 'Encoded_Message'
Parsing XDC File [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/constrs_1/imports/sources_1/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/constrs_1/imports/sources_1/constraints.xdc:86]
Finished Parsing XDC File [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/constrs_1/imports/sources_1/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/constrs_1/imports/sources_1/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Decoder_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/constrs_1/imports/sources_1/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Decoder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Decoder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 971.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 971.973 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Decoded_Message' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Encoded_Message' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 980.504 ; gain = 395.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 980.504 ; gain = 395.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Decoded_Message. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Encoded_Message. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 980.504 ; gain = 395.648
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'final_reg[7:0]' into 'dina_d_reg[7:0]' [C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.srcs/sources_1/new/Decoder.v:106]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 980.504 ; gain = 395.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
Module ClockDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 980.504 ; gain = 395.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 980.504 ; gain = 395.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 991.707 ; gain = 406.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 992.477 ; gain = 407.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |bram_decoded_message |         1|
|2     |bram_encoded_message |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bram_decoded_message |     1|
|2     |bram_encoded_message |     1|
|3     |BUFG                 |     2|
|4     |CARRY4               |    13|
|5     |LUT1                 |     5|
|6     |LUT2                 |     5|
|7     |LUT3                 |     5|
|8     |LUT4                 |     9|
|9     |LUT5                 |     7|
|10    |LUT6                 |    23|
|11    |FDRE                 |    88|
|12    |IBUF                 |     1|
|13    |OBUF                 |     8|
+------+---------------------+------+

Report Instance Areas: 
+------+--------------+---------+------+
|      |Instance      |Module   |Cells |
+------+--------------+---------+------+
|1     |top           |         |   182|
|2     |  CLK1MHZ_Div |ClockDiv |    53|
+------+--------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 999.152 ; gain = 328.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 999.152 ; gain = 414.297
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1009.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1012.320 ; gain = 714.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/YODA Project/YODA Project/YODA Project.runs/synth_1/Decoder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Decoder_utilization_synth.rpt -pb Decoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 19:00:31 2020...
