Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov  9 12:56:33 2018
| Host         : pc-klas1-3.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_montgomery_timing_summary_routed.rpt -rpx hweval_montgomery_timing_summary_routed.rpx
| Design       : hweval_montgomery
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                25221        0.022        0.000                      0                25221        4.500        0.000                       0                  9774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.080        0.000                      0                25221        0.022        0.000                      0                25221        4.500        0.000                       0                  9774  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[977]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 6.104ns (62.801%)  route 3.616ns (37.199%))
  Logic Levels:           35  (CARRY4=32 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.669     5.337    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X17Y33         FDRE                                         r  montgomery_instance/adder/a_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  montgomery_instance/adder/a_reg[135]/Q
                         net (fo=4, routed)           0.874     6.667    montgomery_instance/adder/adder_result[135]
    SLICE_X16Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  montgomery_instance/adder/a[652]_i_6/O
                         net (fo=1, routed)           0.000     6.791    montgomery_instance/adder/a[652]_i_6_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.304 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.304    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.538    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.655    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.006 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.474 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.591 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.708    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.942    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.177    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  montgomery_instance/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.294    montgomery_instance/adder/a_reg[720]_i_2_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.411    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.528    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  montgomery_instance/adder/a_reg[732]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.645    montgomery_instance/adder/a_reg[732]_i_2_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.762 r  montgomery_instance/adder/a_reg[736]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.762    montgomery_instance/adder/a_reg[736]_i_2_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  montgomery_instance/adder/a_reg[740]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.879    montgomery_instance/adder/a_reg[740]_i_2_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  montgomery_instance/adder/a_reg[744]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.996    montgomery_instance/adder/a_reg[744]_i_2_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  montgomery_instance/adder/a_reg[748]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.113    montgomery_instance/adder/a_reg[748]_i_2_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  montgomery_instance/adder/a_reg[752]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.230    montgomery_instance/adder/a_reg[752]_i_2_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  montgomery_instance/adder/a_reg[756]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    montgomery_instance/adder/a_reg[756]_i_2_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  montgomery_instance/adder/a_reg[760]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    montgomery_instance/adder/a_reg[760]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  montgomery_instance/adder/a_reg[764]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.581    montgomery_instance/adder/a_reg[764]_i_2_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.820 r  montgomery_instance/adder/a_reg[768]_i_2/O[2]
                         net (fo=2, routed)           0.576    11.395    montgomery_instance/adder/a_reg[768]_i_2_n_5
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    12.246 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.468 r  montgomery_instance/adder/a_reg[770]_i_2/O[0]
                         net (fo=259, routed)         1.714    14.183    montgomery_instance/adder/p_2_in
    SLICE_X28Y77         LUT5 (Prop_lut5_I1_O)        0.299    14.482 r  montgomery_instance/adder/a[977]_i_2/O
                         net (fo=1, routed)           0.451    14.933    montgomery_instance/adder/a[977]_i_2_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.057 r  montgomery_instance/adder/a[977]_i_1/O
                         net (fo=1, routed)           0.000    15.057    montgomery_instance/adder/a_mux[977]
    SLICE_X29Y77         FDRE                                         r  montgomery_instance/adder/a_reg[977]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.472    14.863    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X29Y77         FDRE                                         r  montgomery_instance/adder/a_reg[977]/C
                         clock pessimism              0.277    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)        0.032    15.137    montgomery_instance/adder/a_reg[977]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -15.057    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[938]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 6.330ns (65.085%)  route 3.396ns (34.914%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.682     5.350    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  montgomery_instance/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.868 r  montgomery_instance/adder/a_reg[256]/Q
                         net (fo=4, routed)           0.602     6.470    montgomery_instance/adder/adder_result[256]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  montgomery_instance/adder/a[770]_i_11/O
                         net (fo=1, routed)           0.000     6.594    montgomery_instance/adder/a[770]_i_11_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.126 r  montgomery_instance/adder/a_reg[770]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    montgomery_instance/adder/a_reg[770]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  montgomery_instance/adder/a_reg[777]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    montgomery_instance/adder/a_reg[777]_i_3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  montgomery_instance/adder/a_reg[781]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.354    montgomery_instance/adder/a_reg[781]_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  montgomery_instance/adder/a_reg[785]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.468    montgomery_instance/adder/a_reg[785]_i_3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  montgomery_instance/adder/a_reg[789]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    montgomery_instance/adder/a_reg[789]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  montgomery_instance/adder/a_reg[793]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.696    montgomery_instance/adder/a_reg[793]_i_3_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  montgomery_instance/adder/a_reg[797]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.810    montgomery_instance/adder/a_reg[797]_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  montgomery_instance/adder/a_reg[801]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.924    montgomery_instance/adder/a_reg[801]_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  montgomery_instance/adder/a_reg[805]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[805]_i_3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  montgomery_instance/adder/a_reg[809]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.153    montgomery_instance/adder/a_reg[809]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  montgomery_instance/adder/a_reg[813]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.267    montgomery_instance/adder/a_reg[813]_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  montgomery_instance/adder/a_reg[817]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.381    montgomery_instance/adder/a_reg[817]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  montgomery_instance/adder/a_reg[821]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.495    montgomery_instance/adder/a_reg[821]_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  montgomery_instance/adder/a_reg[825]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.609    montgomery_instance/adder/a_reg[825]_i_3_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  montgomery_instance/adder/a_reg[829]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.723    montgomery_instance/adder/a_reg[829]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  montgomery_instance/adder/a_reg[833]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.837    montgomery_instance/adder/a_reg[833]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  montgomery_instance/adder/a_reg[837]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.951    montgomery_instance/adder/a_reg[837]_i_3_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  montgomery_instance/adder/a_reg[841]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.065    montgomery_instance/adder/a_reg[841]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  montgomery_instance/adder/a_reg[845]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    montgomery_instance/adder/a_reg[845]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  montgomery_instance/adder/a_reg[849]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.293    montgomery_instance/adder/a_reg[849]_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.532 r  montgomery_instance/adder/a_reg[853]_i_3/O[2]
                         net (fo=2, routed)           0.661    10.193    montgomery_instance/adder/sec_pre_adder_result[0]_0[82]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    11.045 r  montgomery_instance/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.045    montgomery_instance/adder/a_reg[854]_i_3_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  montgomery_instance/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.159    montgomery_instance/adder/a_reg[858]_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  montgomery_instance/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.273    montgomery_instance/adder/a_reg[862]_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  montgomery_instance/adder/a_reg[866]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.387    montgomery_instance/adder/a_reg[866]_i_3_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  montgomery_instance/adder/a_reg[870]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.501    montgomery_instance/adder/a_reg[870]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  montgomery_instance/adder/a_reg[874]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.615    montgomery_instance/adder/a_reg[874]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  montgomery_instance/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.729    montgomery_instance/adder/a_reg[878]_i_3_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  montgomery_instance/adder/a_reg[882]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.843    montgomery_instance/adder/a_reg[882]_i_3_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.957 r  montgomery_instance/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    montgomery_instance/adder/a_reg[886]_i_3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.071 r  montgomery_instance/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.071    montgomery_instance/adder/a_reg[890]_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.185 r  montgomery_instance/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.185    montgomery_instance/adder/a_reg[894]_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.299    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.521 r  montgomery_instance/adder/carry_reg_reg_i_5/O[0]
                         net (fo=259, routed)         1.526    14.047    montgomery_instance/adder/sec_pre_adder_result[1]_1[129]
    SLICE_X28Y63         LUT5 (Prop_lut5_I0_O)        0.299    14.346 r  montgomery_instance/adder/a[938]_i_3/O
                         net (fo=1, routed)           0.606    14.952    montgomery_instance/adder/a[938]_i_3_n_0
    SLICE_X28Y63         LUT6 (Prop_lut6_I2_O)        0.124    15.076 r  montgomery_instance/adder/a[938]_i_1/O
                         net (fo=1, routed)           0.000    15.076    montgomery_instance/adder/a_mux[938]
    SLICE_X28Y63         FDRE                                         r  montgomery_instance/adder/a_reg[938]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.481    14.872    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  montgomery_instance/adder/a_reg[938]/C
                         clock pessimism              0.277    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X28Y63         FDRE (Setup_fdre_C_D)        0.077    15.191    montgomery_instance/adder/a_reg[938]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -15.076    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[1015]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 6.104ns (62.761%)  route 3.622ns (37.239%))
  Logic Levels:           35  (CARRY4=32 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.669     5.337    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X17Y33         FDRE                                         r  montgomery_instance/adder/a_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  montgomery_instance/adder/a_reg[135]/Q
                         net (fo=4, routed)           0.874     6.667    montgomery_instance/adder/adder_result[135]
    SLICE_X16Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  montgomery_instance/adder/a[652]_i_6/O
                         net (fo=1, routed)           0.000     6.791    montgomery_instance/adder/a[652]_i_6_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.304 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.304    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.538    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.655    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.006 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.474 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.591 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.708    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.942    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.177    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  montgomery_instance/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.294    montgomery_instance/adder/a_reg[720]_i_2_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.411    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.528    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  montgomery_instance/adder/a_reg[732]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.645    montgomery_instance/adder/a_reg[732]_i_2_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.762 r  montgomery_instance/adder/a_reg[736]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.762    montgomery_instance/adder/a_reg[736]_i_2_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  montgomery_instance/adder/a_reg[740]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.879    montgomery_instance/adder/a_reg[740]_i_2_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  montgomery_instance/adder/a_reg[744]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.996    montgomery_instance/adder/a_reg[744]_i_2_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  montgomery_instance/adder/a_reg[748]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.113    montgomery_instance/adder/a_reg[748]_i_2_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  montgomery_instance/adder/a_reg[752]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.230    montgomery_instance/adder/a_reg[752]_i_2_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  montgomery_instance/adder/a_reg[756]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    montgomery_instance/adder/a_reg[756]_i_2_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  montgomery_instance/adder/a_reg[760]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    montgomery_instance/adder/a_reg[760]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  montgomery_instance/adder/a_reg[764]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.581    montgomery_instance/adder/a_reg[764]_i_2_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.820 r  montgomery_instance/adder/a_reg[768]_i_2/O[2]
                         net (fo=2, routed)           0.576    11.395    montgomery_instance/adder/a_reg[768]_i_2_n_5
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    12.246 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.468 r  montgomery_instance/adder/a_reg[770]_i_2/O[0]
                         net (fo=259, routed)         1.890    14.358    montgomery_instance/adder/p_2_in
    SLICE_X28Y82         LUT5 (Prop_lut5_I1_O)        0.299    14.657 r  montgomery_instance/adder/a[1015]_i_2/O
                         net (fo=1, routed)           0.282    14.939    montgomery_instance/adder/a[1015]_i_2_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.063 r  montgomery_instance/adder/a[1015]_i_1/O
                         net (fo=1, routed)           0.000    15.063    montgomery_instance/adder/a_mux[1015]
    SLICE_X28Y82         FDRE                                         r  montgomery_instance/adder/a_reg[1015]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.478    14.869    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  montgomery_instance/adder/a_reg[1015]/C
                         clock pessimism              0.277    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X28Y82         FDRE (Setup_fdre_C_D)        0.079    15.190    montgomery_instance/adder/a_reg[1015]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[935]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 6.330ns (65.540%)  route 3.328ns (34.460%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.682     5.350    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  montgomery_instance/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.868 r  montgomery_instance/adder/a_reg[256]/Q
                         net (fo=4, routed)           0.602     6.470    montgomery_instance/adder/adder_result[256]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  montgomery_instance/adder/a[770]_i_11/O
                         net (fo=1, routed)           0.000     6.594    montgomery_instance/adder/a[770]_i_11_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.126 r  montgomery_instance/adder/a_reg[770]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    montgomery_instance/adder/a_reg[770]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  montgomery_instance/adder/a_reg[777]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    montgomery_instance/adder/a_reg[777]_i_3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  montgomery_instance/adder/a_reg[781]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.354    montgomery_instance/adder/a_reg[781]_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  montgomery_instance/adder/a_reg[785]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.468    montgomery_instance/adder/a_reg[785]_i_3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  montgomery_instance/adder/a_reg[789]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    montgomery_instance/adder/a_reg[789]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  montgomery_instance/adder/a_reg[793]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.696    montgomery_instance/adder/a_reg[793]_i_3_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  montgomery_instance/adder/a_reg[797]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.810    montgomery_instance/adder/a_reg[797]_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  montgomery_instance/adder/a_reg[801]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.924    montgomery_instance/adder/a_reg[801]_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  montgomery_instance/adder/a_reg[805]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[805]_i_3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  montgomery_instance/adder/a_reg[809]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.153    montgomery_instance/adder/a_reg[809]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  montgomery_instance/adder/a_reg[813]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.267    montgomery_instance/adder/a_reg[813]_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  montgomery_instance/adder/a_reg[817]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.381    montgomery_instance/adder/a_reg[817]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  montgomery_instance/adder/a_reg[821]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.495    montgomery_instance/adder/a_reg[821]_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  montgomery_instance/adder/a_reg[825]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.609    montgomery_instance/adder/a_reg[825]_i_3_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  montgomery_instance/adder/a_reg[829]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.723    montgomery_instance/adder/a_reg[829]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  montgomery_instance/adder/a_reg[833]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.837    montgomery_instance/adder/a_reg[833]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  montgomery_instance/adder/a_reg[837]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.951    montgomery_instance/adder/a_reg[837]_i_3_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  montgomery_instance/adder/a_reg[841]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.065    montgomery_instance/adder/a_reg[841]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  montgomery_instance/adder/a_reg[845]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    montgomery_instance/adder/a_reg[845]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  montgomery_instance/adder/a_reg[849]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.293    montgomery_instance/adder/a_reg[849]_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.532 r  montgomery_instance/adder/a_reg[853]_i_3/O[2]
                         net (fo=2, routed)           0.661    10.193    montgomery_instance/adder/sec_pre_adder_result[0]_0[82]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    11.045 r  montgomery_instance/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.045    montgomery_instance/adder/a_reg[854]_i_3_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  montgomery_instance/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.159    montgomery_instance/adder/a_reg[858]_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  montgomery_instance/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.273    montgomery_instance/adder/a_reg[862]_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  montgomery_instance/adder/a_reg[866]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.387    montgomery_instance/adder/a_reg[866]_i_3_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  montgomery_instance/adder/a_reg[870]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.501    montgomery_instance/adder/a_reg[870]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  montgomery_instance/adder/a_reg[874]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.615    montgomery_instance/adder/a_reg[874]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  montgomery_instance/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.729    montgomery_instance/adder/a_reg[878]_i_3_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  montgomery_instance/adder/a_reg[882]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.843    montgomery_instance/adder/a_reg[882]_i_3_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.957 r  montgomery_instance/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    montgomery_instance/adder/a_reg[886]_i_3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.071 r  montgomery_instance/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.071    montgomery_instance/adder/a_reg[890]_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.185 r  montgomery_instance/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.185    montgomery_instance/adder/a_reg[894]_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.299    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.521 r  montgomery_instance/adder/carry_reg_reg_i_5/O[0]
                         net (fo=259, routed)         1.529    14.050    montgomery_instance/adder/sec_pre_adder_result[1]_1[129]
    SLICE_X28Y64         LUT5 (Prop_lut5_I0_O)        0.299    14.349 r  montgomery_instance/adder/a[935]_i_3/O
                         net (fo=1, routed)           0.536    14.885    montgomery_instance/adder/a[935]_i_3_n_0
    SLICE_X25Y64         LUT6 (Prop_lut6_I2_O)        0.124    15.009 r  montgomery_instance/adder/a[935]_i_1/O
                         net (fo=1, routed)           0.000    15.009    montgomery_instance/adder/a_mux[935]
    SLICE_X25Y64         FDRE                                         r  montgomery_instance/adder/a_reg[935]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.477    14.868    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X25Y64         FDRE                                         r  montgomery_instance/adder/a_reg[935]/C
                         clock pessimism              0.277    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X25Y64         FDRE (Setup_fdre_C_D)        0.029    15.139    montgomery_instance/adder/a_reg[935]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[791]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.675ns  (logic 6.104ns (63.089%)  route 3.571ns (36.911%))
  Logic Levels:           35  (CARRY4=32 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.669     5.337    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X17Y33         FDRE                                         r  montgomery_instance/adder/a_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  montgomery_instance/adder/a_reg[135]/Q
                         net (fo=4, routed)           0.874     6.667    montgomery_instance/adder/adder_result[135]
    SLICE_X16Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  montgomery_instance/adder/a[652]_i_6/O
                         net (fo=1, routed)           0.000     6.791    montgomery_instance/adder/a[652]_i_6_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.304 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.304    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.538    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.655    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.006 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.474 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.591 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.708    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.942    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.177    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  montgomery_instance/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.294    montgomery_instance/adder/a_reg[720]_i_2_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.411    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.528    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  montgomery_instance/adder/a_reg[732]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.645    montgomery_instance/adder/a_reg[732]_i_2_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.762 r  montgomery_instance/adder/a_reg[736]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.762    montgomery_instance/adder/a_reg[736]_i_2_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  montgomery_instance/adder/a_reg[740]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.879    montgomery_instance/adder/a_reg[740]_i_2_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  montgomery_instance/adder/a_reg[744]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.996    montgomery_instance/adder/a_reg[744]_i_2_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  montgomery_instance/adder/a_reg[748]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.113    montgomery_instance/adder/a_reg[748]_i_2_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  montgomery_instance/adder/a_reg[752]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.230    montgomery_instance/adder/a_reg[752]_i_2_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  montgomery_instance/adder/a_reg[756]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    montgomery_instance/adder/a_reg[756]_i_2_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  montgomery_instance/adder/a_reg[760]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    montgomery_instance/adder/a_reg[760]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  montgomery_instance/adder/a_reg[764]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.581    montgomery_instance/adder/a_reg[764]_i_2_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.820 r  montgomery_instance/adder/a_reg[768]_i_2/O[2]
                         net (fo=2, routed)           0.576    11.395    montgomery_instance/adder/a_reg[768]_i_2_n_5
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    12.246 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.468 r  montgomery_instance/adder/a_reg[770]_i_2/O[0]
                         net (fo=259, routed)         1.625    14.093    montgomery_instance/adder/p_2_in
    SLICE_X28Y52         LUT5 (Prop_lut5_I0_O)        0.299    14.392 r  montgomery_instance/adder/a[791]_i_2/O
                         net (fo=1, routed)           0.496    14.889    montgomery_instance/adder/a[791]_i_2_n_0
    SLICE_X28Y52         LUT4 (Prop_lut4_I0_O)        0.124    15.013 r  montgomery_instance/adder/a[791]_i_1/O
                         net (fo=1, routed)           0.000    15.013    montgomery_instance/adder/a_mux[791]
    SLICE_X28Y52         FDRE                                         r  montgomery_instance/adder/a_reg[791]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.487    14.878    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  montgomery_instance/adder/a_reg[791]/C
                         clock pessimism              0.277    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X28Y52         FDRE (Setup_fdre_C_D)        0.077    15.197    montgomery_instance/adder/a_reg[791]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -15.013    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[967]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 6.330ns (65.641%)  route 3.313ns (34.358%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.682     5.350    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  montgomery_instance/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.868 r  montgomery_instance/adder/a_reg[256]/Q
                         net (fo=4, routed)           0.602     6.470    montgomery_instance/adder/adder_result[256]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  montgomery_instance/adder/a[770]_i_11/O
                         net (fo=1, routed)           0.000     6.594    montgomery_instance/adder/a[770]_i_11_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.126 r  montgomery_instance/adder/a_reg[770]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    montgomery_instance/adder/a_reg[770]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  montgomery_instance/adder/a_reg[777]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    montgomery_instance/adder/a_reg[777]_i_3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  montgomery_instance/adder/a_reg[781]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.354    montgomery_instance/adder/a_reg[781]_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  montgomery_instance/adder/a_reg[785]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.468    montgomery_instance/adder/a_reg[785]_i_3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  montgomery_instance/adder/a_reg[789]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    montgomery_instance/adder/a_reg[789]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  montgomery_instance/adder/a_reg[793]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.696    montgomery_instance/adder/a_reg[793]_i_3_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  montgomery_instance/adder/a_reg[797]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.810    montgomery_instance/adder/a_reg[797]_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  montgomery_instance/adder/a_reg[801]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.924    montgomery_instance/adder/a_reg[801]_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  montgomery_instance/adder/a_reg[805]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[805]_i_3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  montgomery_instance/adder/a_reg[809]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.153    montgomery_instance/adder/a_reg[809]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  montgomery_instance/adder/a_reg[813]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.267    montgomery_instance/adder/a_reg[813]_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  montgomery_instance/adder/a_reg[817]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.381    montgomery_instance/adder/a_reg[817]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  montgomery_instance/adder/a_reg[821]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.495    montgomery_instance/adder/a_reg[821]_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  montgomery_instance/adder/a_reg[825]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.609    montgomery_instance/adder/a_reg[825]_i_3_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  montgomery_instance/adder/a_reg[829]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.723    montgomery_instance/adder/a_reg[829]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  montgomery_instance/adder/a_reg[833]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.837    montgomery_instance/adder/a_reg[833]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  montgomery_instance/adder/a_reg[837]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.951    montgomery_instance/adder/a_reg[837]_i_3_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  montgomery_instance/adder/a_reg[841]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.065    montgomery_instance/adder/a_reg[841]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  montgomery_instance/adder/a_reg[845]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    montgomery_instance/adder/a_reg[845]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  montgomery_instance/adder/a_reg[849]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.293    montgomery_instance/adder/a_reg[849]_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.532 r  montgomery_instance/adder/a_reg[853]_i_3/O[2]
                         net (fo=2, routed)           0.661    10.193    montgomery_instance/adder/sec_pre_adder_result[0]_0[82]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    11.045 r  montgomery_instance/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.045    montgomery_instance/adder/a_reg[854]_i_3_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  montgomery_instance/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.159    montgomery_instance/adder/a_reg[858]_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  montgomery_instance/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.273    montgomery_instance/adder/a_reg[862]_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  montgomery_instance/adder/a_reg[866]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.387    montgomery_instance/adder/a_reg[866]_i_3_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  montgomery_instance/adder/a_reg[870]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.501    montgomery_instance/adder/a_reg[870]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  montgomery_instance/adder/a_reg[874]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.615    montgomery_instance/adder/a_reg[874]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  montgomery_instance/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.729    montgomery_instance/adder/a_reg[878]_i_3_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  montgomery_instance/adder/a_reg[882]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.843    montgomery_instance/adder/a_reg[882]_i_3_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.957 r  montgomery_instance/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    montgomery_instance/adder/a_reg[886]_i_3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.071 r  montgomery_instance/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.071    montgomery_instance/adder/a_reg[890]_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.185 r  montgomery_instance/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.185    montgomery_instance/adder/a_reg[894]_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.299    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.521 r  montgomery_instance/adder/carry_reg_reg_i_5/O[0]
                         net (fo=259, routed)         1.411    13.932    montgomery_instance/adder/sec_pre_adder_result[1]_1[129]
    SLICE_X28Y75         LUT5 (Prop_lut5_I0_O)        0.299    14.231 r  montgomery_instance/adder/a[967]_i_3/O
                         net (fo=1, routed)           0.638    14.870    montgomery_instance/adder/a[967]_i_3_n_0
    SLICE_X28Y75         LUT6 (Prop_lut6_I2_O)        0.124    14.994 r  montgomery_instance/adder/a[967]_i_1/O
                         net (fo=1, routed)           0.000    14.994    montgomery_instance/adder/a_mux[967]
    SLICE_X28Y75         FDRE                                         r  montgomery_instance/adder/a_reg[967]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.469    14.860    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  montgomery_instance/adder/a_reg[967]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)        0.081    15.183    montgomery_instance/adder/a_reg[967]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[985]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 6.104ns (63.531%)  route 3.504ns (36.469%))
  Logic Levels:           35  (CARRY4=32 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.669     5.337    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X17Y33         FDRE                                         r  montgomery_instance/adder/a_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.456     5.793 r  montgomery_instance/adder/a_reg[135]/Q
                         net (fo=4, routed)           0.874     6.667    montgomery_instance/adder/adder_result[135]
    SLICE_X16Y33         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  montgomery_instance/adder/a[652]_i_6/O
                         net (fo=1, routed)           0.000     6.791    montgomery_instance/adder/a[652]_i_6_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.304 r  montgomery_instance/adder/a_reg[652]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.304    montgomery_instance/adder/a_reg[652]_i_2_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  montgomery_instance/adder/a_reg[656]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.421    montgomery_instance/adder/a_reg[656]_i_2_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.538 r  montgomery_instance/adder/a_reg[660]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.538    montgomery_instance/adder/a_reg[660]_i_2_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.655 r  montgomery_instance/adder/a_reg[664]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.655    montgomery_instance/adder/a_reg[664]_i_2_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.772 r  montgomery_instance/adder/a_reg[668]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    montgomery_instance/adder/a_reg[668]_i_2_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.889 r  montgomery_instance/adder/a_reg[672]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.889    montgomery_instance/adder/a_reg[672]_i_2_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.006 r  montgomery_instance/adder/a_reg[676]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.006    montgomery_instance/adder/a_reg[676]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.123 r  montgomery_instance/adder/a_reg[680]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.123    montgomery_instance/adder/a_reg[680]_i_2_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.240 r  montgomery_instance/adder/a_reg[684]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.240    montgomery_instance/adder/a_reg[684]_i_2_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.357 r  montgomery_instance/adder/a_reg[688]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.357    montgomery_instance/adder/a_reg[688]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.474 r  montgomery_instance/adder/a_reg[692]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    montgomery_instance/adder/a_reg[692]_i_2_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.591 r  montgomery_instance/adder/a_reg[696]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.591    montgomery_instance/adder/a_reg[696]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.708 r  montgomery_instance/adder/a_reg[700]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.708    montgomery_instance/adder/a_reg[700]_i_2_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.825 r  montgomery_instance/adder/a_reg[704]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.825    montgomery_instance/adder/a_reg[704]_i_2_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.942 r  montgomery_instance/adder/a_reg[708]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.942    montgomery_instance/adder/a_reg[708]_i_2_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.059 r  montgomery_instance/adder/a_reg[712]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.059    montgomery_instance/adder/a_reg[712]_i_2_n_0
    SLICE_X16Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  montgomery_instance/adder/a_reg[716]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.177    montgomery_instance/adder/a_reg[716]_i_2_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.294 r  montgomery_instance/adder/a_reg[720]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.294    montgomery_instance/adder/a_reg[720]_i_2_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  montgomery_instance/adder/a_reg[724]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.411    montgomery_instance/adder/a_reg[724]_i_2_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.528 r  montgomery_instance/adder/a_reg[728]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.528    montgomery_instance/adder/a_reg[728]_i_2_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.645 r  montgomery_instance/adder/a_reg[732]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.645    montgomery_instance/adder/a_reg[732]_i_2_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.762 r  montgomery_instance/adder/a_reg[736]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.762    montgomery_instance/adder/a_reg[736]_i_2_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.879 r  montgomery_instance/adder/a_reg[740]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.879    montgomery_instance/adder/a_reg[740]_i_2_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.996 r  montgomery_instance/adder/a_reg[744]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.996    montgomery_instance/adder/a_reg[744]_i_2_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.113 r  montgomery_instance/adder/a_reg[748]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.113    montgomery_instance/adder/a_reg[748]_i_2_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.230 r  montgomery_instance/adder/a_reg[752]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.230    montgomery_instance/adder/a_reg[752]_i_2_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.347 r  montgomery_instance/adder/a_reg[756]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.347    montgomery_instance/adder/a_reg[756]_i_2_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.464 r  montgomery_instance/adder/a_reg[760]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.464    montgomery_instance/adder/a_reg[760]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.581 r  montgomery_instance/adder/a_reg[764]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.581    montgomery_instance/adder/a_reg[764]_i_2_n_0
    SLICE_X16Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.820 r  montgomery_instance/adder/a_reg[768]_i_2/O[2]
                         net (fo=2, routed)           0.576    11.395    montgomery_instance/adder/a_reg[768]_i_2_n_5
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    12.246 r  montgomery_instance/adder/a_reg[769]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    montgomery_instance/adder/a_reg[769]_i_2_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.468 r  montgomery_instance/adder/a_reg[770]_i_2/O[0]
                         net (fo=259, routed)         1.652    14.120    montgomery_instance/adder/p_2_in
    SLICE_X29Y79         LUT5 (Prop_lut5_I1_O)        0.299    14.419 r  montgomery_instance/adder/a[985]_i_2/O
                         net (fo=1, routed)           0.402    14.821    montgomery_instance/adder/a[985]_i_2_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.945 r  montgomery_instance/adder/a[985]_i_1/O
                         net (fo=1, routed)           0.000    14.945    montgomery_instance/adder/a_mux[985]
    SLICE_X29Y79         FDRE                                         r  montgomery_instance/adder/a_reg[985]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.475    14.866    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X29Y79         FDRE                                         r  montgomery_instance/adder/a_reg[985]/C
                         clock pessimism              0.277    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X29Y79         FDRE (Setup_fdre_C_D)        0.032    15.140    montgomery_instance/adder/a_reg[985]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -14.945    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[979]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.581ns  (logic 6.330ns (66.065%)  route 3.251ns (33.935%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.682     5.350    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  montgomery_instance/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.868 r  montgomery_instance/adder/a_reg[256]/Q
                         net (fo=4, routed)           0.602     6.470    montgomery_instance/adder/adder_result[256]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  montgomery_instance/adder/a[770]_i_11/O
                         net (fo=1, routed)           0.000     6.594    montgomery_instance/adder/a[770]_i_11_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.126 r  montgomery_instance/adder/a_reg[770]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    montgomery_instance/adder/a_reg[770]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  montgomery_instance/adder/a_reg[777]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    montgomery_instance/adder/a_reg[777]_i_3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  montgomery_instance/adder/a_reg[781]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.354    montgomery_instance/adder/a_reg[781]_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  montgomery_instance/adder/a_reg[785]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.468    montgomery_instance/adder/a_reg[785]_i_3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  montgomery_instance/adder/a_reg[789]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    montgomery_instance/adder/a_reg[789]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  montgomery_instance/adder/a_reg[793]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.696    montgomery_instance/adder/a_reg[793]_i_3_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  montgomery_instance/adder/a_reg[797]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.810    montgomery_instance/adder/a_reg[797]_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  montgomery_instance/adder/a_reg[801]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.924    montgomery_instance/adder/a_reg[801]_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  montgomery_instance/adder/a_reg[805]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[805]_i_3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  montgomery_instance/adder/a_reg[809]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.153    montgomery_instance/adder/a_reg[809]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  montgomery_instance/adder/a_reg[813]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.267    montgomery_instance/adder/a_reg[813]_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  montgomery_instance/adder/a_reg[817]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.381    montgomery_instance/adder/a_reg[817]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  montgomery_instance/adder/a_reg[821]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.495    montgomery_instance/adder/a_reg[821]_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  montgomery_instance/adder/a_reg[825]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.609    montgomery_instance/adder/a_reg[825]_i_3_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  montgomery_instance/adder/a_reg[829]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.723    montgomery_instance/adder/a_reg[829]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  montgomery_instance/adder/a_reg[833]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.837    montgomery_instance/adder/a_reg[833]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  montgomery_instance/adder/a_reg[837]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.951    montgomery_instance/adder/a_reg[837]_i_3_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  montgomery_instance/adder/a_reg[841]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.065    montgomery_instance/adder/a_reg[841]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  montgomery_instance/adder/a_reg[845]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    montgomery_instance/adder/a_reg[845]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  montgomery_instance/adder/a_reg[849]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.293    montgomery_instance/adder/a_reg[849]_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.532 r  montgomery_instance/adder/a_reg[853]_i_3/O[2]
                         net (fo=2, routed)           0.661    10.193    montgomery_instance/adder/sec_pre_adder_result[0]_0[82]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    11.045 r  montgomery_instance/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.045    montgomery_instance/adder/a_reg[854]_i_3_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  montgomery_instance/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.159    montgomery_instance/adder/a_reg[858]_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  montgomery_instance/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.273    montgomery_instance/adder/a_reg[862]_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  montgomery_instance/adder/a_reg[866]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.387    montgomery_instance/adder/a_reg[866]_i_3_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  montgomery_instance/adder/a_reg[870]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.501    montgomery_instance/adder/a_reg[870]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  montgomery_instance/adder/a_reg[874]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.615    montgomery_instance/adder/a_reg[874]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  montgomery_instance/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.729    montgomery_instance/adder/a_reg[878]_i_3_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  montgomery_instance/adder/a_reg[882]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.843    montgomery_instance/adder/a_reg[882]_i_3_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.957 r  montgomery_instance/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    montgomery_instance/adder/a_reg[886]_i_3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.071 r  montgomery_instance/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.071    montgomery_instance/adder/a_reg[890]_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.185 r  montgomery_instance/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.185    montgomery_instance/adder/a_reg[894]_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.299    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.521 r  montgomery_instance/adder/carry_reg_reg_i_5/O[0]
                         net (fo=259, routed)         1.581    14.102    montgomery_instance/adder/sec_pre_adder_result[1]_1[129]
    SLICE_X29Y76         LUT5 (Prop_lut5_I0_O)        0.299    14.401 r  montgomery_instance/adder/a[979]_i_3/O
                         net (fo=1, routed)           0.407    14.808    montgomery_instance/adder/a[979]_i_3_n_0
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.932 r  montgomery_instance/adder/a[979]_i_1/O
                         net (fo=1, routed)           0.000    14.932    montgomery_instance/adder/a_mux[979]
    SLICE_X29Y76         FDRE                                         r  montgomery_instance/adder/a_reg[979]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.471    14.862    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  montgomery_instance/adder/a_reg[979]/C
                         clock pessimism              0.277    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)        0.031    15.135    montgomery_instance/adder/a_reg[979]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[988]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 6.330ns (65.883%)  route 3.278ns (34.117%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.682     5.350    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  montgomery_instance/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.868 r  montgomery_instance/adder/a_reg[256]/Q
                         net (fo=4, routed)           0.602     6.470    montgomery_instance/adder/adder_result[256]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  montgomery_instance/adder/a[770]_i_11/O
                         net (fo=1, routed)           0.000     6.594    montgomery_instance/adder/a[770]_i_11_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.126 r  montgomery_instance/adder/a_reg[770]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    montgomery_instance/adder/a_reg[770]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  montgomery_instance/adder/a_reg[777]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    montgomery_instance/adder/a_reg[777]_i_3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  montgomery_instance/adder/a_reg[781]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.354    montgomery_instance/adder/a_reg[781]_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  montgomery_instance/adder/a_reg[785]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.468    montgomery_instance/adder/a_reg[785]_i_3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  montgomery_instance/adder/a_reg[789]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    montgomery_instance/adder/a_reg[789]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  montgomery_instance/adder/a_reg[793]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.696    montgomery_instance/adder/a_reg[793]_i_3_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  montgomery_instance/adder/a_reg[797]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.810    montgomery_instance/adder/a_reg[797]_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  montgomery_instance/adder/a_reg[801]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.924    montgomery_instance/adder/a_reg[801]_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  montgomery_instance/adder/a_reg[805]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[805]_i_3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  montgomery_instance/adder/a_reg[809]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.153    montgomery_instance/adder/a_reg[809]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  montgomery_instance/adder/a_reg[813]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.267    montgomery_instance/adder/a_reg[813]_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  montgomery_instance/adder/a_reg[817]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.381    montgomery_instance/adder/a_reg[817]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  montgomery_instance/adder/a_reg[821]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.495    montgomery_instance/adder/a_reg[821]_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  montgomery_instance/adder/a_reg[825]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.609    montgomery_instance/adder/a_reg[825]_i_3_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  montgomery_instance/adder/a_reg[829]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.723    montgomery_instance/adder/a_reg[829]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  montgomery_instance/adder/a_reg[833]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.837    montgomery_instance/adder/a_reg[833]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  montgomery_instance/adder/a_reg[837]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.951    montgomery_instance/adder/a_reg[837]_i_3_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  montgomery_instance/adder/a_reg[841]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.065    montgomery_instance/adder/a_reg[841]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  montgomery_instance/adder/a_reg[845]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    montgomery_instance/adder/a_reg[845]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  montgomery_instance/adder/a_reg[849]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.293    montgomery_instance/adder/a_reg[849]_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.532 r  montgomery_instance/adder/a_reg[853]_i_3/O[2]
                         net (fo=2, routed)           0.661    10.193    montgomery_instance/adder/sec_pre_adder_result[0]_0[82]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    11.045 r  montgomery_instance/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.045    montgomery_instance/adder/a_reg[854]_i_3_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  montgomery_instance/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.159    montgomery_instance/adder/a_reg[858]_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  montgomery_instance/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.273    montgomery_instance/adder/a_reg[862]_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  montgomery_instance/adder/a_reg[866]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.387    montgomery_instance/adder/a_reg[866]_i_3_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  montgomery_instance/adder/a_reg[870]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.501    montgomery_instance/adder/a_reg[870]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  montgomery_instance/adder/a_reg[874]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.615    montgomery_instance/adder/a_reg[874]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  montgomery_instance/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.729    montgomery_instance/adder/a_reg[878]_i_3_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  montgomery_instance/adder/a_reg[882]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.843    montgomery_instance/adder/a_reg[882]_i_3_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.957 r  montgomery_instance/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    montgomery_instance/adder/a_reg[886]_i_3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.071 r  montgomery_instance/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.071    montgomery_instance/adder/a_reg[890]_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.185 r  montgomery_instance/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.185    montgomery_instance/adder/a_reg[894]_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.299    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.521 r  montgomery_instance/adder/carry_reg_reg_i_5/O[0]
                         net (fo=259, routed)         1.408    13.929    montgomery_instance/adder/sec_pre_adder_result[1]_1[129]
    SLICE_X30Y73         LUT5 (Prop_lut5_I0_O)        0.299    14.228 r  montgomery_instance/adder/a[988]_i_3/O
                         net (fo=1, routed)           0.606    14.834    montgomery_instance/adder/a[988]_i_3_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124    14.958 r  montgomery_instance/adder/a[988]_i_1/O
                         net (fo=1, routed)           0.000    14.958    montgomery_instance/adder/a_mux[988]
    SLICE_X30Y73         FDRE                                         r  montgomery_instance/adder/a_reg[988]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.471    14.862    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  montgomery_instance/adder/a_reg[988]/C
                         clock pessimism              0.277    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)        0.077    15.181    montgomery_instance/adder/a_reg[988]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 montgomery_instance/adder/a_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/adder/a_reg[942]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 6.330ns (65.852%)  route 3.283ns (34.148%))
  Logic Levels:           37  (CARRY4=34 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.350ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.682     5.350    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  montgomery_instance/adder/a_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.518     5.868 r  montgomery_instance/adder/a_reg[256]/Q
                         net (fo=4, routed)           0.602     6.470    montgomery_instance/adder/adder_result[256]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.594 r  montgomery_instance/adder/a[770]_i_11/O
                         net (fo=1, routed)           0.000     6.594    montgomery_instance/adder/a[770]_i_11_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.126 r  montgomery_instance/adder/a_reg[770]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.126    montgomery_instance/adder/a_reg[770]_i_4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  montgomery_instance/adder/a_reg[777]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.240    montgomery_instance/adder/a_reg[777]_i_3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  montgomery_instance/adder/a_reg[781]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.354    montgomery_instance/adder/a_reg[781]_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  montgomery_instance/adder/a_reg[785]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.468    montgomery_instance/adder/a_reg[785]_i_3_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  montgomery_instance/adder/a_reg[789]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.582    montgomery_instance/adder/a_reg[789]_i_3_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  montgomery_instance/adder/a_reg[793]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.696    montgomery_instance/adder/a_reg[793]_i_3_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.810 r  montgomery_instance/adder/a_reg[797]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.810    montgomery_instance/adder/a_reg[797]_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.924 r  montgomery_instance/adder/a_reg[801]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.924    montgomery_instance/adder/a_reg[801]_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.038 r  montgomery_instance/adder/a_reg[805]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.038    montgomery_instance/adder/a_reg[805]_i_3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  montgomery_instance/adder/a_reg[809]_i_3/CO[3]
                         net (fo=1, routed)           0.001     8.153    montgomery_instance/adder/a_reg[809]_i_3_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  montgomery_instance/adder/a_reg[813]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.267    montgomery_instance/adder/a_reg[813]_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  montgomery_instance/adder/a_reg[817]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.381    montgomery_instance/adder/a_reg[817]_i_3_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.495 r  montgomery_instance/adder/a_reg[821]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.495    montgomery_instance/adder/a_reg[821]_i_3_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.609 r  montgomery_instance/adder/a_reg[825]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.609    montgomery_instance/adder/a_reg[825]_i_3_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  montgomery_instance/adder/a_reg[829]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.723    montgomery_instance/adder/a_reg[829]_i_3_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.837 r  montgomery_instance/adder/a_reg[833]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.837    montgomery_instance/adder/a_reg[833]_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.951 r  montgomery_instance/adder/a_reg[837]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.951    montgomery_instance/adder/a_reg[837]_i_3_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.065 r  montgomery_instance/adder/a_reg[841]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.065    montgomery_instance/adder/a_reg[841]_i_3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.179 r  montgomery_instance/adder/a_reg[845]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.179    montgomery_instance/adder/a_reg[845]_i_3_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.293 r  montgomery_instance/adder/a_reg[849]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.293    montgomery_instance/adder/a_reg[849]_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.532 r  montgomery_instance/adder/a_reg[853]_i_3/O[2]
                         net (fo=2, routed)           0.661    10.193    montgomery_instance/adder/sec_pre_adder_result[0]_0[82]
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852    11.045 r  montgomery_instance/adder/a_reg[854]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.045    montgomery_instance/adder/a_reg[854]_i_3_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.159 r  montgomery_instance/adder/a_reg[858]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.159    montgomery_instance/adder/a_reg[858]_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.273 r  montgomery_instance/adder/a_reg[862]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.273    montgomery_instance/adder/a_reg[862]_i_3_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.387 r  montgomery_instance/adder/a_reg[866]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.387    montgomery_instance/adder/a_reg[866]_i_3_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.501 r  montgomery_instance/adder/a_reg[870]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.501    montgomery_instance/adder/a_reg[870]_i_3_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  montgomery_instance/adder/a_reg[874]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.615    montgomery_instance/adder/a_reg[874]_i_3_n_0
    SLICE_X13Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  montgomery_instance/adder/a_reg[878]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.729    montgomery_instance/adder/a_reg[878]_i_3_n_0
    SLICE_X13Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  montgomery_instance/adder/a_reg[882]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.843    montgomery_instance/adder/a_reg[882]_i_3_n_0
    SLICE_X13Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.957 r  montgomery_instance/adder/a_reg[886]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.957    montgomery_instance/adder/a_reg[886]_i_3_n_0
    SLICE_X13Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.071 r  montgomery_instance/adder/a_reg[890]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.071    montgomery_instance/adder/a_reg[890]_i_3_n_0
    SLICE_X13Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.185 r  montgomery_instance/adder/a_reg[894]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.185    montgomery_instance/adder/a_reg[894]_i_3_n_0
    SLICE_X13Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.299 r  montgomery_instance/adder/a_reg[898]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.299    montgomery_instance/adder/a_reg[898]_i_3_n_0
    SLICE_X13Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.521 r  montgomery_instance/adder/carry_reg_reg_i_5/O[0]
                         net (fo=259, routed)         1.421    13.942    montgomery_instance/adder/sec_pre_adder_result[1]_1[129]
    SLICE_X28Y68         LUT5 (Prop_lut5_I0_O)        0.299    14.241 r  montgomery_instance/adder/a[942]_i_3/O
                         net (fo=1, routed)           0.598    14.839    montgomery_instance/adder/a[942]_i_3_n_0
    SLICE_X28Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.963 r  montgomery_instance/adder/a[942]_i_1/O
                         net (fo=1, routed)           0.000    14.963    montgomery_instance/adder/a_mux[942]
    SLICE_X28Y68         FDRE                                         r  montgomery_instance/adder/a_reg[942]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        1.476    14.867    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X28Y68         FDRE                                         r  montgomery_instance/adder/a_reg[942]/C
                         clock pessimism              0.277    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X28Y68         FDRE (Setup_fdre_C_D)        0.081    15.190    montgomery_instance/adder/a_reg[942]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -14.963    
  -------------------------------------------------------------------
                         slack                                  0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 montgomery_instance/a_reg[817]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/a_reg[815]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.190ns (44.428%)  route 0.238ns (55.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.560     1.472    montgomery_instance/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  montgomery_instance/a_reg[817]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  montgomery_instance/a_reg[817]/Q
                         net (fo=1, routed)           0.238     1.850    montgomery_instance/a[817]
    SLICE_X28Y47         LUT3 (Prop_lut3_I2_O)        0.049     1.899 r  montgomery_instance/a[815]_i_1__0/O
                         net (fo=1, routed)           0.000     1.899    montgomery_instance/a_mux[815]
    SLICE_X28Y47         FDRE                                         r  montgomery_instance/a_reg[815]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.834     1.993    montgomery_instance/clk_IBUF_BUFG
    SLICE_X28Y47         FDRE                                         r  montgomery_instance/a_reg[815]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X28Y47         FDRE (Hold_fdre_C_D)         0.131     1.877    montgomery_instance/a_reg[815]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 montgomery_instance/adder/a_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[222]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.797%)  route 0.211ns (53.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.556     1.468    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y55         FDRE                                         r  montgomery_instance/adder/a_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  montgomery_instance/adder/a_reg[222]/Q
                         net (fo=4, routed)           0.211     1.820    montgomery_instance/adder/adder_result[222]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  montgomery_instance/adder/c[222]_i_1/O
                         net (fo=1, routed)           0.000     1.865    montgomery_instance/adder_n_229
    SLICE_X22Y55         FDRE                                         r  montgomery_instance/c_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.825     1.984    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y55         FDRE                                         r  montgomery_instance/c_reg[222]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.107     1.839    montgomery_instance/c_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 in_b_reg[307]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_a_reg[307]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.285%)  route 0.207ns (52.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.563     1.475    clk_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  in_b_reg[307]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  in_b_reg[307]/Q
                         net (fo=2, routed)           0.207     1.823    montgomery_instance/Q[307]
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.868 r  montgomery_instance/in_a[307]_i_1/O
                         net (fo=1, routed)           0.000     1.868    montgomery_instance_n_1741
    SLICE_X9Y49          FDRE                                         r  in_a_reg[307]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.837     1.996    clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  in_a_reg[307]/C
                         clock pessimism             -0.247     1.749    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.841    in_a_reg[307]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 in_a_reg[409]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/a_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.212ns (47.694%)  route 0.232ns (52.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.559     1.471    clk_IBUF_BUFG
    SLICE_X32Y53         FDRE                                         r  in_a_reg[409]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  in_a_reg[409]/Q
                         net (fo=1, routed)           0.232     1.867    montgomery_instance/in_a_reg[1023][409]
    SLICE_X32Y47         LUT3 (Prop_lut3_I0_O)        0.048     1.915 r  montgomery_instance/a[409]_i_1__0/O
                         net (fo=1, routed)           0.000     1.915    montgomery_instance/a_mux[409]
    SLICE_X32Y47         FDRE                                         r  montgomery_instance/a_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.834     1.993    montgomery_instance/clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  montgomery_instance/a_reg[409]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.131     1.877    montgomery_instance/a_reg[409]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[202]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b3_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.875%)  route 0.193ns (60.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.563     1.475    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y49         FDRE                                         r  montgomery_instance/c_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  montgomery_instance/c_reg[202]/Q
                         net (fo=5, routed)           0.193     1.796    montgomery_instance/p_0_in[202]
    SLICE_X23Y50         FDRE                                         r  montgomery_instance/b3_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.826     1.985    montgomery_instance/clk_IBUF_BUFG
    SLICE_X23Y50         FDRE                                         r  montgomery_instance/b3_reg[202]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.017     1.755    montgomery_instance/b3_reg[202]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 montgomery_instance/adder/a_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/c_reg[220]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.797%)  route 0.211ns (53.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.556     1.468    montgomery_instance/adder/clk_IBUF_BUFG
    SLICE_X21Y55         FDRE                                         r  montgomery_instance/adder/a_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  montgomery_instance/adder/a_reg[222]/Q
                         net (fo=4, routed)           0.211     1.820    montgomery_instance/adder/adder_result[222]
    SLICE_X22Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  montgomery_instance/adder/c[220]_i_1/O
                         net (fo=1, routed)           0.000     1.865    montgomery_instance/adder_n_228
    SLICE_X22Y55         FDRE                                         r  montgomery_instance/c_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.825     1.984    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y55         FDRE                                         r  montgomery_instance/c_reg[220]/C
                         clock pessimism             -0.252     1.732    
    SLICE_X22Y55         FDRE (Hold_fdre_C_D)         0.092     1.824    montgomery_instance/c_reg[220]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 in_b_reg[620]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b_reg[620]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.702%)  route 0.172ns (57.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.550     1.462    clk_IBUF_BUFG
    SLICE_X22Y67         FDRE                                         r  in_b_reg[620]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y67         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  in_b_reg[620]/Q
                         net (fo=2, routed)           0.172     1.762    montgomery_instance/Q[620]
    SLICE_X21Y68         FDRE                                         r  montgomery_instance/b_reg[620]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.818     1.977    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y68         FDRE                                         r  montgomery_instance/b_reg[620]/C
                         clock pessimism             -0.252     1.725    
    SLICE_X21Y68         FDRE (Hold_fdre_C_D)        -0.006     1.719    montgomery_instance/b_reg[620]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[688]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[688]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.503%)  route 0.235ns (62.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.561     1.473    montgomery_instance/clk_IBUF_BUFG
    SLICE_X21Y42         FDRE                                         r  montgomery_instance/c_reg[688]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  montgomery_instance/c_reg[688]/Q
                         net (fo=5, routed)           0.235     1.849    p_0_in[688]
    SLICE_X22Y40         FDRE                                         r  in_b_reg[688]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.829     1.988    clk_IBUF_BUFG
    SLICE_X22Y40         FDRE                                         r  in_b_reg[688]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070     1.806    in_b_reg[688]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 in_a_reg[787]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/a_reg[787]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.189ns (42.824%)  route 0.252ns (57.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.587     1.499    clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  in_a_reg[787]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  in_a_reg[787]/Q
                         net (fo=1, routed)           0.252     1.892    montgomery_instance/in_a_reg[1023][787]
    SLICE_X4Y50          LUT3 (Prop_lut3_I0_O)        0.048     1.940 r  montgomery_instance/a[787]_i_1__0/O
                         net (fo=1, routed)           0.000     1.940    montgomery_instance/a_mux[787]
    SLICE_X4Y50          FDRE                                         r  montgomery_instance/a_reg[787]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.851     2.010    montgomery_instance/clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  montgomery_instance/a_reg[787]/C
                         clock pessimism             -0.247     1.763    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.131     1.894    montgomery_instance/a_reg[787]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 montgomery_instance/c_reg[997]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            montgomery_instance/b3_reg[997]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.148%)  route 0.191ns (59.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.546     1.458    montgomery_instance/clk_IBUF_BUFG
    SLICE_X22Y78         FDRE                                         r  montgomery_instance/c_reg[997]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDRE (Prop_fdre_C_Q)         0.128     1.586 r  montgomery_instance/c_reg[997]/Q
                         net (fo=5, routed)           0.191     1.777    montgomery_instance/p_0_in[997]
    SLICE_X20Y79         FDRE                                         r  montgomery_instance/b3_reg[997]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=9773, routed)        0.816     1.975    montgomery_instance/clk_IBUF_BUFG
    SLICE_X20Y79         FDRE                                         r  montgomery_instance/b3_reg[997]/C
                         clock pessimism             -0.252     1.723    
    SLICE_X20Y79         FDRE (Hold_fdre_C_D)         0.007     1.730    montgomery_instance/b3_reg[997]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y43    in_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y83    in_a_reg[1000]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y83    in_a_reg[1001]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y83    in_a_reg[1002]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y83    in_a_reg[1003]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y82     in_a_reg[1004]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y82     in_a_reg[1005]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y82    in_a_reg[1006]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y82    in_a_reg[1007]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y83    in_b_reg[982]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67    in_a_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y67    in_b_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    montgomery_instance/b_reg[91]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    montgomery_instance/b_reg[92]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y82    montgomery_instance/b3_reg[967]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y82    montgomery_instance/b3_reg[971]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y82    montgomery_instance/b3_reg[972]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y82    montgomery_instance/b3_reg[973]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y82    montgomery_instance/b3_reg[979]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43    in_a_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y43    in_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y83    in_a_reg[1000]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y83    in_a_reg[1001]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y71    in_a_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y82    in_a_reg[1010]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y82    in_a_reg[1011]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y82    in_a_reg[1012]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y83    in_a_reg[1013]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y83    in_a_reg[1014]/C



