#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon May 20 17:00:02 2024
# Process ID: 10340
# Current directory: C:/Users/lrzbl/Desktop/FpgaProje/servo/servo.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/lrzbl/Desktop/FpgaProje/servo/servo.runs/synth_1/top_level.vds
# Journal file: C:/Users/lrzbl/Desktop/FpgaProje/servo/servo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.711 ; gain = 81.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:17]
INFO: [Synth 8-3491] module 'bin2PWM' declared at 'C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/bin2PWM.vhd:5' bound to instance 'B2PWM' of component 'bin2PWM' [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:49]
INFO: [Synth 8-638] synthesizing module 'bin2PWM' [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/bin2PWM.vhd:12]
INFO: [Synth 8-3491] module 'angle2pulse' declared at 'C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/angle2pulse.vhd:6' bound to instance 'A2Pulse' of component 'angle2pulse' [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/bin2PWM.vhd:32]
INFO: [Synth 8-638] synthesizing module 'angle2pulse' [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/angle2pulse.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'angle2pulse' (1#1) [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/angle2pulse.vhd:13]
	Parameter PERIOD bound to: 600000 - type: integer 
INFO: [Synth 8-3491] module 'clock_enable' declared at 'D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/clock_enable.vhd:28' bound to instance 'PeriodPulse' of component 'clock_enable' [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/bin2PWM.vhd:46]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/clock_enable.vhd:37]
	Parameter PERIOD bound to: 600000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/clock_enable.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'bin2PWM' (3#1) [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/bin2PWM.vhd:12]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:7' bound to instance 'DEBOUNCER_UP' of component 'debounce' [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:57]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:15]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:7' bound to instance 'DEBOUNCER_DOWN' of component 'debounce' [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:66]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:7' bound to instance 'DEBOUNCER_LEFT' of component 'debounce' [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:75]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:7' bound to instance 'DEBOUNCER_RIGHT' of component 'debounce' [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:84]
WARNING: [Synth 8-614] signal 's_angle_btn' is read in the process but is not in the sensitivity list [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [D:/Arþiv/Dersler/FPGA Prototyping/Proje/FPGA-Servo-control-main/FPGA-Servo-control-main/src/top_level.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 403.789 ; gain = 121.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 403.789 ; gain = 121.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lrzbl/Desktop/FPGA5HAFTA/Chu Codes/constraint/Nexys4_DDR_chu.xdc]
Finished Parsing XDC File [C:/Users/lrzbl/Desktop/FPGA5HAFTA/Chu Codes/constraint/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/lrzbl/Desktop/FPGA5HAFTA/Chu Codes/constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 715.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_angle_reg was removed.  [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/angle2pulse.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/angle2pulse.vhd:26]
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module angle2pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_enable 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module bin2PWM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DEBOUNCER_UP/sig_clean_reg was removed.  [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element DEBOUNCER_DOWN/sig_clean_reg was removed.  [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element DEBOUNCER_LEFT/sig_clean_reg was removed.  [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element DEBOUNCER_RIGHT/sig_clean_reg was removed.  [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/debounce.vhd:91]
INFO: [Synth 8-5546] ROM "B2PWM/PeriodPulse/pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element B2PWM/A2Pulse/count_reg was removed.  [C:/Users/lrzbl/Downloads/FPGA-Servo-control-main/FPGA-Servo-control-main/src/angle2pulse.vhd:26]
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[0]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[1]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[1]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[2]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[2]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[3]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[3]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[4]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[4]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[6]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[5]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[7]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[6]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[8]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[7]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[9]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[8]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[11]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[9]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[10]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[10]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[15]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[11]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[12]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[12]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[13]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[13]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[14]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[14]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[17]'
INFO: [Synth 8-3886] merging instance 'B2PWM/A2Pulse/counter_angle_reg[15]' (FD) to 'B2PWM/A2Pulse/counter_angle_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B2PWM/A2Pulse/counter_angle_reg[17] )
WARNING: [Synth 8-3332] Sequential element (B2PWM/A2Pulse/counter_angle_reg[17]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_UP/sig_count_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_UP/sig_count_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_UP/sig_count_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_UP/state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_UP/state_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_DOWN/sig_count_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_DOWN/sig_count_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_DOWN/sig_count_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_DOWN/state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_DOWN/state_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_LEFT/sig_count_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_LEFT/sig_count_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_LEFT/sig_count_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_LEFT/state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_LEFT/state_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_RIGHT/sig_count_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_RIGHT/sig_count_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_RIGHT/sig_count_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_RIGHT/state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (DEBOUNCER_RIGHT/state_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    52|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |    14|
|7     |LUT5   |     1|
|8     |LUT6   |    19|
|9     |FDRE   |    56|
|10    |IBUF   |     2|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |   166|
|2     |  B2PWM         |bin2PWM      |   162|
|3     |    A2Pulse     |angle2pulse  |    89|
|4     |    PeriodPulse |clock_enable |    72|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 715.012 ; gain = 121.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 715.012 ; gain = 432.812
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

49 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 715.012 ; gain = 439.570
INFO: [Common 17-1381] The checkpoint 'C:/Users/lrzbl/Desktop/FpgaProje/servo/servo.runs/synth_1/top_level.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 715.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 20 17:00:31 2024...
