{
  "module_name": "rockchip,rk3588-cru.h",
  "hash_id": "91041b00fc6e41ca91d559d4e771b292793bd065a2a01a734a378aa703b50c96",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/rockchip,rk3588-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_ROCKCHIP_RK3588_H\n#define _DT_BINDINGS_RESET_ROCKCHIP_RK3588_H\n\n#define SRST_A_TOP_BIU\t\t\t0\n#define SRST_P_TOP_BIU\t\t\t1\n#define SRST_P_CSIPHY0\t\t\t2\n#define SRST_CSIPHY0\t\t\t3\n#define SRST_P_CSIPHY1\t\t\t4\n#define SRST_CSIPHY1\t\t\t5\n#define SRST_A_TOP_M500_BIU\t\t6\n\n#define SRST_A_TOP_M400_BIU\t\t7\n#define SRST_A_TOP_S200_BIU\t\t8\n#define SRST_A_TOP_S400_BIU\t\t9\n#define SRST_A_TOP_M300_BIU\t\t10\n#define SRST_USBDP_COMBO_PHY0_INIT\t11\n#define SRST_USBDP_COMBO_PHY0_CMN\t12\n#define SRST_USBDP_COMBO_PHY0_LANE\t13\n#define SRST_USBDP_COMBO_PHY0_PCS\t14\n#define SRST_USBDP_COMBO_PHY1_INIT\t15\n\n#define SRST_USBDP_COMBO_PHY1_CMN\t16\n#define SRST_USBDP_COMBO_PHY1_LANE\t17\n#define SRST_USBDP_COMBO_PHY1_PCS\t18\n#define SRST_DCPHY0\t\t\t19\n#define SRST_P_MIPI_DCPHY0\t\t20\n#define SRST_P_MIPI_DCPHY0_GRF\t\t21\n\n#define SRST_DCPHY1\t\t\t22\n#define SRST_P_MIPI_DCPHY1\t\t23\n#define SRST_P_MIPI_DCPHY1_GRF\t\t24\n#define SRST_P_APB2ASB_SLV_CDPHY\t25\n#define SRST_P_APB2ASB_SLV_CSIPHY\t26\n#define SRST_P_APB2ASB_SLV_VCCIO3_5\t27\n#define SRST_P_APB2ASB_SLV_VCCIO6\t28\n#define SRST_P_APB2ASB_SLV_EMMCIO\t29\n#define SRST_P_APB2ASB_SLV_IOC_TOP\t30\n#define SRST_P_APB2ASB_SLV_IOC_RIGHT\t31\n\n#define SRST_P_CRU\t\t\t32\n#define SRST_A_CHANNEL_SECURE2VO1USB\t33\n#define SRST_A_CHANNEL_SECURE2CENTER\t34\n#define SRST_H_CHANNEL_SECURE2VO1USB\t35\n#define SRST_H_CHANNEL_SECURE2CENTER\t36\n\n#define SRST_P_CHANNEL_SECURE2VO1USB\t37\n#define SRST_P_CHANNEL_SECURE2CENTER\t38\n\n#define SRST_H_AUDIO_BIU\t\t39\n#define SRST_P_AUDIO_BIU\t\t40\n#define SRST_H_I2S0_8CH\t\t\t41\n#define SRST_M_I2S0_8CH_TX\t\t42\n#define SRST_M_I2S0_8CH_RX\t\t43\n#define SRST_P_ACDCDIG\t\t\t44\n#define SRST_H_I2S2_2CH\t\t\t45\n#define SRST_H_I2S3_2CH\t\t\t46\n\n#define SRST_M_I2S2_2CH\t\t\t47\n#define SRST_M_I2S3_2CH\t\t\t48\n#define SRST_DAC_ACDCDIG\t\t49\n#define SRST_H_SPDIF0\t\t\t50\n\n#define SRST_M_SPDIF0\t\t\t51\n#define SRST_H_SPDIF1\t\t\t52\n#define SRST_M_SPDIF1\t\t\t53\n#define SRST_H_PDM1\t\t\t54\n#define SRST_PDM1\t\t\t55\n\n#define SRST_A_BUS_BIU\t\t\t56\n#define SRST_P_BUS_BIU\t\t\t57\n#define SRST_A_GIC\t\t\t58\n#define SRST_A_GIC_DBG\t\t\t59\n#define SRST_A_DMAC0\t\t\t60\n#define SRST_A_DMAC1\t\t\t61\n#define SRST_A_DMAC2\t\t\t62\n#define SRST_P_I2C1\t\t\t63\n#define SRST_P_I2C2\t\t\t64\n#define SRST_P_I2C3\t\t\t65\n#define SRST_P_I2C4\t\t\t66\n#define SRST_P_I2C5\t\t\t67\n#define SRST_P_I2C6\t\t\t68\n#define SRST_P_I2C7\t\t\t69\n#define SRST_P_I2C8\t\t\t70\n\n#define SRST_I2C1\t\t\t71\n#define SRST_I2C2\t\t\t72\n#define SRST_I2C3\t\t\t73\n#define SRST_I2C4\t\t\t74\n#define SRST_I2C5\t\t\t75\n#define SRST_I2C6\t\t\t76\n#define SRST_I2C7\t\t\t77\n#define SRST_I2C8\t\t\t78\n#define SRST_P_CAN0\t\t\t79\n#define SRST_CAN0\t\t\t80\n#define SRST_P_CAN1\t\t\t81\n#define SRST_CAN1\t\t\t82\n#define SRST_P_CAN2\t\t\t83\n#define SRST_CAN2\t\t\t84\n#define SRST_P_SARADC\t\t\t85\n\n#define SRST_P_TSADC\t\t\t86\n#define SRST_TSADC\t\t\t87\n#define SRST_P_UART1\t\t\t88\n#define SRST_P_UART2\t\t\t89\n#define SRST_P_UART3\t\t\t90\n#define SRST_P_UART4\t\t\t91\n#define SRST_P_UART5\t\t\t92\n#define SRST_P_UART6\t\t\t93\n#define SRST_P_UART7\t\t\t94\n#define SRST_P_UART8\t\t\t95\n#define SRST_P_UART9\t\t\t96\n#define SRST_S_UART1\t\t\t97\n\n#define SRST_S_UART2\t\t\t98\n#define SRST_S_UART3\t\t\t99\n#define SRST_S_UART4\t\t\t100\n#define SRST_S_UART5\t\t\t101\n#define SRST_S_UART6\t\t\t102\n#define SRST_S_UART7\t\t\t103\n\n#define SRST_S_UART8\t\t\t104\n#define SRST_S_UART9\t\t\t105\n#define SRST_P_SPI0\t\t\t106\n#define SRST_P_SPI1\t\t\t107\n#define SRST_P_SPI2\t\t\t108\n#define SRST_P_SPI3\t\t\t109\n#define SRST_P_SPI4\t\t\t110\n#define SRST_SPI0\t\t\t111\n#define SRST_SPI1\t\t\t112\n#define SRST_SPI2\t\t\t113\n#define SRST_SPI3\t\t\t114\n#define SRST_SPI4\t\t\t115\n\n#define SRST_P_WDT0\t\t\t116\n#define SRST_T_WDT0\t\t\t117\n#define SRST_P_SYS_GRF\t\t\t118\n#define SRST_P_PWM1\t\t\t119\n#define SRST_PWM1\t\t\t120\n#define SRST_P_PWM2\t\t\t121\n#define SRST_PWM2\t\t\t122\n#define SRST_P_PWM3\t\t\t123\n#define SRST_PWM3\t\t\t124\n#define SRST_P_BUSTIMER0\t\t125\n#define SRST_P_BUSTIMER1\t\t126\n#define SRST_BUSTIMER0\t\t\t127\n\n#define SRST_BUSTIMER1\t\t\t128\n#define SRST_BUSTIMER2\t\t\t129\n#define SRST_BUSTIMER3\t\t\t130\n#define SRST_BUSTIMER4\t\t\t131\n#define SRST_BUSTIMER5\t\t\t132\n#define SRST_BUSTIMER6\t\t\t133\n#define SRST_BUSTIMER7\t\t\t134\n#define SRST_BUSTIMER8\t\t\t135\n#define SRST_BUSTIMER9\t\t\t136\n#define SRST_BUSTIMER10\t\t\t137\n#define SRST_BUSTIMER11\t\t\t138\n#define SRST_P_MAILBOX0\t\t\t139\n#define SRST_P_MAILBOX1\t\t\t140\n#define SRST_P_MAILBOX2\t\t\t141\n#define SRST_P_GPIO1\t\t\t142\n#define SRST_GPIO1\t\t\t143\n\n#define SRST_P_GPIO2\t\t\t144\n#define SRST_GPIO2\t\t\t145\n#define SRST_P_GPIO3\t\t\t146\n#define SRST_GPIO3\t\t\t147\n#define SRST_P_GPIO4\t\t\t148\n#define SRST_GPIO4\t\t\t149\n#define SRST_A_DECOM\t\t\t150\n#define SRST_P_DECOM\t\t\t151\n#define SRST_D_DECOM\t\t\t152\n#define SRST_P_TOP\t\t\t153\n#define SRST_A_GICADB_GIC2CORE_BUS\t154\n#define SRST_P_DFT2APB\t\t\t155\n#define SRST_P_APB2ASB_MST_TOP\t\t156\n#define SRST_P_APB2ASB_MST_CDPHY\t157\n#define SRST_P_APB2ASB_MST_BOT_RIGHT\t158\n\n#define SRST_P_APB2ASB_MST_IOC_TOP\t159\n#define SRST_P_APB2ASB_MST_IOC_RIGHT\t160\n#define SRST_P_APB2ASB_MST_CSIPHY\t161\n#define SRST_P_APB2ASB_MST_VCCIO3_5\t162\n#define SRST_P_APB2ASB_MST_VCCIO6\t163\n#define SRST_P_APB2ASB_MST_EMMCIO\t164\n#define SRST_A_SPINLOCK\t\t\t165\n#define SRST_P_OTPC_NS\t\t\t166\n#define SRST_OTPC_NS\t\t\t167\n#define SRST_OTPC_ARB\t\t\t168\n\n#define SRST_P_BUSIOC\t\t\t169\n#define SRST_P_PMUCM0_INTMUX\t\t170\n#define SRST_P_DDRCM0_INTMUX\t\t171\n\n#define SRST_P_DDR_DFICTL_CH0\t\t172\n#define SRST_P_DDR_MON_CH0\t\t173\n#define SRST_P_DDR_STANDBY_CH0\t\t174\n#define SRST_P_DDR_UPCTL_CH0\t\t175\n#define SRST_TM_DDR_MON_CH0\t\t176\n#define SRST_P_DDR_GRF_CH01\t\t177\n#define SRST_DFI_CH0\t\t\t178\n#define SRST_SBR_CH0\t\t\t179\n#define SRST_DDR_UPCTL_CH0\t\t180\n#define SRST_DDR_DFICTL_CH0\t\t181\n#define SRST_DDR_MON_CH0\t\t182\n#define SRST_DDR_STANDBY_CH0\t\t183\n#define SRST_A_DDR_UPCTL_CH0\t\t184\n#define SRST_P_DDR_DFICTL_CH1\t\t185\n#define SRST_P_DDR_MON_CH1\t\t186\n#define SRST_P_DDR_STANDBY_CH1\t\t187\n\n#define SRST_P_DDR_UPCTL_CH1\t\t188\n#define SRST_TM_DDR_MON_CH1\t\t189\n#define SRST_DFI_CH1\t\t\t190\n#define SRST_SBR_CH1\t\t\t191\n#define SRST_DDR_UPCTL_CH1\t\t192\n#define SRST_DDR_DFICTL_CH1\t\t193\n#define SRST_DDR_MON_CH1\t\t194\n#define SRST_DDR_STANDBY_CH1\t\t195\n#define SRST_A_DDR_UPCTL_CH1\t\t196\n#define SRST_A_DDR01_MSCH0\t\t197\n#define SRST_A_DDR01_RS_MSCH0\t\t198\n#define SRST_A_DDR01_FRS_MSCH0\t\t199\n\n#define SRST_A_DDR01_SCRAMBLE0\t\t200\n#define SRST_A_DDR01_FRS_SCRAMBLE0\t201\n#define SRST_A_DDR01_MSCH1\t\t202\n#define SRST_A_DDR01_RS_MSCH1\t\t203\n#define SRST_A_DDR01_FRS_MSCH1\t\t204\n#define SRST_A_DDR01_SCRAMBLE1\t\t205\n#define SRST_A_DDR01_FRS_SCRAMBLE1\t206\n#define SRST_P_DDR01_MSCH0\t\t207\n#define SRST_P_DDR01_MSCH1\t\t208\n\n#define SRST_P_DDR_DFICTL_CH2\t\t209\n#define SRST_P_DDR_MON_CH2\t\t210\n#define SRST_P_DDR_STANDBY_CH2\t\t211\n#define SRST_P_DDR_UPCTL_CH2\t\t212\n#define SRST_TM_DDR_MON_CH2\t\t213\n#define SRST_P_DDR_GRF_CH23\t\t214\n#define SRST_DFI_CH2\t\t\t215\n#define SRST_SBR_CH2\t\t\t216\n#define SRST_DDR_UPCTL_CH2\t\t217\n#define SRST_DDR_DFICTL_CH2\t\t218\n#define SRST_DDR_MON_CH2\t\t219\n#define SRST_DDR_STANDBY_CH2\t\t220\n#define SRST_A_DDR_UPCTL_CH2\t\t221\n#define SRST_P_DDR_DFICTL_CH3\t\t222\n#define SRST_P_DDR_MON_CH3\t\t223\n#define SRST_P_DDR_STANDBY_CH3\t\t224\n\n#define SRST_P_DDR_UPCTL_CH3\t\t225\n#define SRST_TM_DDR_MON_CH3\t\t226\n#define SRST_DFI_CH3\t\t\t227\n#define SRST_SBR_CH3\t\t\t228\n#define SRST_DDR_UPCTL_CH3\t\t229\n#define SRST_DDR_DFICTL_CH3\t\t230\n#define SRST_DDR_MON_CH3\t\t231\n#define SRST_DDR_STANDBY_CH3\t\t232\n#define SRST_A_DDR_UPCTL_CH3\t\t233\n#define SRST_A_DDR23_MSCH2\t\t234\n#define SRST_A_DDR23_RS_MSCH2\t\t235\n#define SRST_A_DDR23_FRS_MSCH2\t\t236\n\n#define SRST_A_DDR23_SCRAMBLE2\t\t237\n#define SRST_A_DDR23_FRS_SCRAMBLE2\t238\n#define SRST_A_DDR23_MSCH3\t\t239\n#define SRST_A_DDR23_RS_MSCH3\t\t240\n#define SRST_A_DDR23_FRS_MSCH3\t\t241\n#define SRST_A_DDR23_SCRAMBLE3\t\t242\n#define SRST_A_DDR23_FRS_SCRAMBLE3\t243\n#define SRST_P_DDR23_MSCH2\t\t244\n#define SRST_P_DDR23_MSCH3\t\t245\n\n#define SRST_ISP1\t\t\t246\n#define SRST_ISP1_VICAP\t\t\t247\n#define SRST_A_ISP1_BIU\t\t\t248\n#define SRST_H_ISP1_BIU\t\t\t249\n\n#define SRST_A_RKNN1\t\t\t250\n#define SRST_A_RKNN1_BIU\t\t251\n#define SRST_H_RKNN1\t\t\t252\n#define SRST_H_RKNN1_BIU\t\t253\n\n#define SRST_A_RKNN2\t\t\t254\n#define SRST_A_RKNN2_BIU\t\t255\n#define SRST_H_RKNN2\t\t\t256\n#define SRST_H_RKNN2_BIU\t\t257\n\n#define SRST_A_RKNN_DSU0\t\t258\n#define SRST_P_NPUTOP_BIU\t\t259\n#define SRST_P_NPU_TIMER\t\t260\n#define SRST_NPUTIMER0\t\t\t261\n#define SRST_NPUTIMER1\t\t\t262\n#define SRST_P_NPU_WDT\t\t\t263\n#define SRST_T_NPU_WDT\t\t\t264\n#define SRST_P_NPU_PVTM\t\t\t265\n#define SRST_P_NPU_GRF\t\t\t266\n#define SRST_NPU_PVTM\t\t\t267\n\n#define SRST_NPU_PVTPLL\t\t\t268\n#define SRST_H_NPU_CM0_BIU\t\t269\n#define SRST_F_NPU_CM0_CORE\t\t270\n#define SRST_T_NPU_CM0_JTAG\t\t271\n#define SRST_A_RKNN0\t\t\t272\n#define SRST_A_RKNN0_BIU\t\t273\n#define SRST_H_RKNN0\t\t\t274\n#define SRST_H_RKNN0_BIU\t\t275\n\n#define SRST_H_NVM_BIU\t\t\t276\n#define SRST_A_NVM_BIU\t\t\t277\n#define SRST_H_EMMC\t\t\t278\n#define SRST_A_EMMC\t\t\t279\n#define SRST_C_EMMC\t\t\t280\n#define SRST_B_EMMC\t\t\t281\n#define SRST_T_EMMC\t\t\t282\n#define SRST_S_SFC\t\t\t283\n#define SRST_H_SFC\t\t\t284\n#define SRST_H_SFC_XIP\t\t\t285\n\n#define SRST_P_GRF\t\t\t286\n#define SRST_P_DEC_BIU\t\t\t287\n#define SRST_P_PHP_BIU\t\t\t288\n#define SRST_A_PCIE_GRIDGE\t\t289\n#define SRST_A_PHP_BIU\t\t\t290\n#define SRST_A_GMAC0\t\t\t291\n#define SRST_A_GMAC1\t\t\t292\n#define SRST_A_PCIE_BIU\t\t\t293\n#define SRST_PCIE0_POWER_UP\t\t294\n#define SRST_PCIE1_POWER_UP\t\t295\n#define SRST_PCIE2_POWER_UP\t\t296\n\n#define SRST_PCIE3_POWER_UP\t\t297\n#define SRST_PCIE4_POWER_UP\t\t298\n#define SRST_P_PCIE0\t\t\t299\n#define SRST_P_PCIE1\t\t\t300\n#define SRST_P_PCIE2\t\t\t301\n#define SRST_P_PCIE3\t\t\t302\n\n#define SRST_P_PCIE4\t\t\t303\n#define SRST_A_PHP_GIC_ITS\t\t304\n#define SRST_A_MMU_PCIE\t\t\t305\n#define SRST_A_MMU_PHP\t\t\t306\n#define SRST_A_MMU_BIU\t\t\t307\n\n#define SRST_A_USB3OTG2\t\t\t308\n\n#define SRST_PMALIVE0\t\t\t309\n#define SRST_PMALIVE1\t\t\t310\n#define SRST_PMALIVE2\t\t\t311\n#define SRST_A_SATA0\t\t\t312\n#define SRST_A_SATA1\t\t\t313\n#define SRST_A_SATA2\t\t\t314\n#define SRST_RXOOB0\t\t\t315\n#define SRST_RXOOB1\t\t\t316\n#define SRST_RXOOB2\t\t\t317\n#define SRST_ASIC0\t\t\t318\n#define SRST_ASIC1\t\t\t319\n#define SRST_ASIC2\t\t\t320\n\n#define SRST_A_RKVDEC_CCU\t\t321\n#define SRST_H_RKVDEC0\t\t\t322\n#define SRST_A_RKVDEC0\t\t\t323\n#define SRST_H_RKVDEC0_BIU\t\t324\n#define SRST_A_RKVDEC0_BIU\t\t325\n#define SRST_RKVDEC0_CA\t\t\t326\n#define SRST_RKVDEC0_HEVC_CA\t\t327\n#define SRST_RKVDEC0_CORE\t\t328\n\n#define SRST_H_RKVDEC1\t\t\t329\n#define SRST_A_RKVDEC1\t\t\t330\n#define SRST_H_RKVDEC1_BIU\t\t331\n#define SRST_A_RKVDEC1_BIU\t\t332\n#define SRST_RKVDEC1_CA\t\t\t333\n#define SRST_RKVDEC1_HEVC_CA\t\t334\n#define SRST_RKVDEC1_CORE\t\t335\n\n#define SRST_A_USB_BIU\t\t\t336\n#define SRST_H_USB_BIU\t\t\t337\n#define SRST_A_USB3OTG0\t\t\t338\n#define SRST_A_USB3OTG1\t\t\t339\n#define SRST_H_HOST0\t\t\t340\n#define SRST_H_HOST_ARB0\t\t341\n#define SRST_H_HOST1\t\t\t342\n#define SRST_H_HOST_ARB1\t\t343\n#define SRST_A_USB_GRF\t\t\t344\n#define SRST_C_USB2P0_HOST0\t\t345\n\n#define SRST_C_USB2P0_HOST1\t\t346\n#define SRST_HOST_UTMI0\t\t\t347\n#define SRST_HOST_UTMI1\t\t\t348\n\n#define SRST_A_VDPU_BIU\t\t\t349\n#define SRST_A_VDPU_LOW_BIU\t\t350\n#define SRST_H_VDPU_BIU\t\t\t351\n#define SRST_A_JPEG_DECODER_BIU\t\t352\n#define SRST_A_VPU\t\t\t353\n#define SRST_H_VPU\t\t\t354\n#define SRST_A_JPEG_ENCODER0\t\t355\n#define SRST_H_JPEG_ENCODER0\t\t356\n#define SRST_A_JPEG_ENCODER1\t\t357\n#define SRST_H_JPEG_ENCODER1\t\t358\n#define SRST_A_JPEG_ENCODER2\t\t359\n#define SRST_H_JPEG_ENCODER2\t\t360\n\n#define SRST_A_JPEG_ENCODER3\t\t361\n#define SRST_H_JPEG_ENCODER3\t\t362\n#define SRST_A_JPEG_DECODER\t\t363\n#define SRST_H_JPEG_DECODER\t\t364\n#define SRST_H_IEP2P0\t\t\t365\n#define SRST_A_IEP2P0\t\t\t366\n#define SRST_IEP2P0_CORE\t\t367\n#define SRST_H_RGA2\t\t\t368\n#define SRST_A_RGA2\t\t\t369\n#define SRST_RGA2_CORE\t\t\t370\n#define SRST_H_RGA3_0\t\t\t371\n#define SRST_A_RGA3_0\t\t\t372\n#define SRST_RGA3_0_CORE\t\t373\n\n#define SRST_H_RKVENC0_BIU\t\t374\n#define SRST_A_RKVENC0_BIU\t\t375\n#define SRST_H_RKVENC0\t\t\t376\n#define SRST_A_RKVENC0\t\t\t377\n#define SRST_RKVENC0_CORE\t\t378\n\n#define SRST_H_RKVENC1_BIU\t\t379\n#define SRST_A_RKVENC1_BIU\t\t380\n#define SRST_H_RKVENC1\t\t\t381\n#define SRST_A_RKVENC1\t\t\t382\n#define SRST_RKVENC1_CORE\t\t383\n\n#define SRST_A_VI_BIU\t\t\t384\n#define SRST_H_VI_BIU\t\t\t385\n#define SRST_P_VI_BIU\t\t\t386\n#define SRST_D_VICAP\t\t\t387\n#define SRST_A_VICAP\t\t\t388\n#define SRST_H_VICAP\t\t\t389\n#define SRST_ISP0\t\t\t390\n#define SRST_ISP0_VICAP\t\t\t391\n\n#define SRST_FISHEYE0\t\t\t392\n#define SRST_FISHEYE1\t\t\t393\n#define SRST_P_CSI_HOST_0\t\t394\n#define SRST_P_CSI_HOST_1\t\t395\n#define SRST_P_CSI_HOST_2\t\t396\n#define SRST_P_CSI_HOST_3\t\t397\n#define SRST_P_CSI_HOST_4\t\t398\n#define SRST_P_CSI_HOST_5\t\t399\n\n#define SRST_CSIHOST0_VICAP\t\t400\n#define SRST_CSIHOST1_VICAP\t\t401\n#define SRST_CSIHOST2_VICAP\t\t402\n#define SRST_CSIHOST3_VICAP\t\t403\n#define SRST_CSIHOST4_VICAP\t\t404\n#define SRST_CSIHOST5_VICAP\t\t405\n#define SRST_CIFIN\t\t\t406\n\n#define SRST_A_VOP_BIU\t\t\t407\n#define SRST_A_VOP_LOW_BIU\t\t408\n#define SRST_H_VOP_BIU\t\t\t409\n#define SRST_P_VOP_BIU\t\t\t410\n#define SRST_H_VOP\t\t\t411\n#define SRST_A_VOP\t\t\t412\n#define SRST_D_VOP0\t\t\t413\n#define SRST_D_VOP2HDMI_BRIDGE0\t\t414\n#define SRST_D_VOP2HDMI_BRIDGE1\t\t415\n\n#define SRST_D_VOP1\t\t\t416\n#define SRST_D_VOP2\t\t\t417\n#define SRST_D_VOP3\t\t\t418\n#define SRST_P_VOPGRF\t\t\t419\n#define SRST_P_DSIHOST0\t\t\t420\n#define SRST_P_DSIHOST1\t\t\t421\n#define SRST_DSIHOST0\t\t\t422\n#define SRST_DSIHOST1\t\t\t423\n#define SRST_VOP_PMU\t\t\t424\n#define SRST_P_VOP_CHANNEL_BIU\t\t425\n\n#define SRST_H_VO0_BIU\t\t\t426\n#define SRST_H_VO0_S_BIU\t\t427\n#define SRST_P_VO0_BIU\t\t\t428\n#define SRST_P_VO0_S_BIU\t\t429\n#define SRST_A_HDCP0_BIU\t\t430\n#define SRST_P_VO0GRF\t\t\t431\n#define SRST_H_HDCP_KEY0\t\t432\n#define SRST_A_HDCP0\t\t\t433\n#define SRST_H_HDCP0\t\t\t434\n#define SRST_HDCP0\t\t\t435\n\n#define SRST_P_TRNG0\t\t\t436\n#define SRST_DP0\t\t\t437\n#define SRST_DP1\t\t\t438\n#define SRST_H_I2S4_8CH\t\t\t439\n#define SRST_M_I2S4_8CH_TX\t\t440\n#define SRST_H_I2S8_8CH\t\t\t441\n\n#define SRST_M_I2S8_8CH_TX\t\t442\n#define SRST_H_SPDIF2_DP0\t\t443\n#define SRST_M_SPDIF2_DP0\t\t444\n#define SRST_H_SPDIF5_DP1\t\t445\n#define SRST_M_SPDIF5_DP1\t\t446\n\n#define SRST_A_HDCP1_BIU\t\t447\n#define SRST_A_VO1_BIU\t\t\t448\n#define SRST_H_VOP1_BIU\t\t\t449\n#define SRST_H_VOP1_S_BIU\t\t450\n#define SRST_P_VOP1_BIU\t\t\t451\n#define SRST_P_VO1GRF\t\t\t452\n#define SRST_P_VO1_S_BIU\t\t453\n\n#define SRST_H_I2S7_8CH\t\t\t454\n#define SRST_M_I2S7_8CH_RX\t\t455\n#define SRST_H_HDCP_KEY1\t\t456\n#define SRST_A_HDCP1\t\t\t457\n#define SRST_H_HDCP1\t\t\t458\n#define SRST_HDCP1\t\t\t459\n#define SRST_P_TRNG1\t\t\t460\n#define SRST_P_HDMITX0\t\t\t461\n\n#define SRST_HDMITX0_REF\t\t462\n#define SRST_P_HDMITX1\t\t\t463\n#define SRST_HDMITX1_REF\t\t464\n#define SRST_A_HDMIRX\t\t\t465\n#define SRST_P_HDMIRX\t\t\t466\n#define SRST_HDMIRX_REF\t\t\t467\n\n#define SRST_P_EDP0\t\t\t468\n#define SRST_EDP0_24M\t\t\t469\n#define SRST_P_EDP1\t\t\t470\n#define SRST_EDP1_24M\t\t\t471\n#define SRST_M_I2S5_8CH_TX\t\t472\n#define SRST_H_I2S5_8CH\t\t\t473\n#define SRST_M_I2S6_8CH_TX\t\t474\n\n#define SRST_M_I2S6_8CH_RX\t\t475\n#define SRST_H_I2S6_8CH\t\t\t476\n#define SRST_H_SPDIF3\t\t\t477\n#define SRST_M_SPDIF3\t\t\t478\n#define SRST_H_SPDIF4\t\t\t479\n#define SRST_M_SPDIF4\t\t\t480\n#define SRST_H_SPDIFRX0\t\t\t481\n#define SRST_M_SPDIFRX0\t\t\t482\n#define SRST_H_SPDIFRX1\t\t\t483\n#define SRST_M_SPDIFRX1\t\t\t484\n\n#define SRST_H_SPDIFRX2\t\t\t485\n#define SRST_M_SPDIFRX2\t\t\t486\n#define SRST_LINKSYM_HDMITXPHY0\t\t487\n#define SRST_LINKSYM_HDMITXPHY1\t\t488\n#define SRST_VO1_BRIDGE0\t\t489\n#define SRST_VO1_BRIDGE1\t\t490\n\n#define SRST_H_I2S9_8CH\t\t\t491\n#define SRST_M_I2S9_8CH_RX\t\t492\n#define SRST_H_I2S10_8CH\t\t493\n#define SRST_M_I2S10_8CH_RX\t\t494\n#define SRST_P_S_HDMIRX\t\t\t495\n\n#define SRST_GPU\t\t\t496\n#define SRST_SYS_GPU\t\t\t497\n#define SRST_A_S_GPU_BIU\t\t498\n#define SRST_A_M0_GPU_BIU\t\t499\n#define SRST_A_M1_GPU_BIU\t\t500\n#define SRST_A_M2_GPU_BIU\t\t501\n#define SRST_A_M3_GPU_BIU\t\t502\n#define SRST_P_GPU_BIU\t\t\t503\n#define SRST_P_GPU_PVTM\t\t\t504\n\n#define SRST_GPU_PVTM\t\t\t505\n#define SRST_P_GPU_GRF\t\t\t506\n#define SRST_GPU_PVTPLL\t\t\t507\n#define SRST_GPU_JTAG\t\t\t508\n\n#define SRST_A_AV1_BIU\t\t\t509\n#define SRST_A_AV1\t\t\t510\n#define SRST_P_AV1_BIU\t\t\t511\n#define SRST_P_AV1\t\t\t512\n\n#define SRST_A_DDR_BIU\t\t\t513\n#define SRST_A_DMA2DDR\t\t\t514\n#define SRST_A_DDR_SHAREMEM\t\t515\n#define SRST_A_DDR_SHAREMEM_BIU\t\t516\n#define SRST_A_CENTER_S200_BIU\t\t517\n#define SRST_A_CENTER_S400_BIU\t\t518\n#define SRST_H_AHB2APB\t\t\t519\n#define SRST_H_CENTER_BIU\t\t520\n#define SRST_F_DDR_CM0_CORE\t\t521\n\n#define SRST_DDR_TIMER0\t\t\t522\n#define SRST_DDR_TIMER1\t\t\t523\n#define SRST_T_WDT_DDR\t\t\t524\n#define SRST_T_DDR_CM0_JTAG\t\t525\n#define SRST_P_CENTER_GRF\t\t526\n#define SRST_P_AHB2APB\t\t\t527\n#define SRST_P_WDT\t\t\t528\n#define SRST_P_TIMER\t\t\t529\n#define SRST_P_DMA2DDR\t\t\t530\n#define SRST_P_SHAREMEM\t\t\t531\n#define SRST_P_CENTER_BIU\t\t532\n#define SRST_P_CENTER_CHANNEL_BIU\t533\n\n#define SRST_P_USBDPGRF0\t\t534\n#define SRST_P_USBDPPHY0\t\t535\n#define SRST_P_USBDPGRF1\t\t536\n#define SRST_P_USBDPPHY1\t\t537\n#define SRST_P_HDPTX0\t\t\t538\n#define SRST_P_HDPTX1\t\t\t539\n#define SRST_P_APB2ASB_SLV_BOT_RIGHT\t540\n#define SRST_P_USB2PHY_U3_0_GRF0\t541\n#define SRST_P_USB2PHY_U3_1_GRF0\t542\n#define SRST_P_USB2PHY_U2_0_GRF0\t543\n#define SRST_P_USB2PHY_U2_1_GRF0\t544\n#define SRST_HDPTX0_ROPLL\t\t545\n#define SRST_HDPTX0_LCPLL\t\t546\n#define SRST_HDPTX0\t\t\t547\n#define SRST_HDPTX1_ROPLL\t\t548\n\n#define SRST_HDPTX1_LCPLL\t\t549\n#define SRST_HDPTX1\t\t\t550\n#define SRST_HDPTX0_HDMIRXPHY_SET\t551\n#define SRST_USBDP_COMBO_PHY0\t\t552\n#define SRST_USBDP_COMBO_PHY0_LCPLL\t553\n#define SRST_USBDP_COMBO_PHY0_ROPLL\t554\n#define SRST_USBDP_COMBO_PHY0_PCS_HS\t555\n#define SRST_USBDP_COMBO_PHY1\t\t556\n#define SRST_USBDP_COMBO_PHY1_LCPLL\t557\n#define SRST_USBDP_COMBO_PHY1_ROPLL\t558\n#define SRST_USBDP_COMBO_PHY1_PCS_HS\t559\n#define SRST_HDMIHDP0\t\t\t560\n#define SRST_HDMIHDP1\t\t\t561\n\n#define SRST_A_VO1USB_TOP_BIU\t\t562\n#define SRST_H_VO1USB_TOP_BIU\t\t563\n\n#define SRST_H_SDIO_BIU\t\t\t564\n#define SRST_H_SDIO\t\t\t565\n#define SRST_SDIO\t\t\t566\n\n#define SRST_H_RGA3_BIU\t\t\t567\n#define SRST_A_RGA3_BIU\t\t\t568\n#define SRST_H_RGA3_1\t\t\t569\n#define SRST_A_RGA3_1\t\t\t570\n#define SRST_RGA3_1_CORE\t\t571\n\n#define SRST_REF_PIPE_PHY0\t\t572\n#define SRST_REF_PIPE_PHY1\t\t573\n#define SRST_REF_PIPE_PHY2\t\t574\n\n#define SRST_P_PHPTOP_CRU\t\t575\n#define SRST_P_PCIE2_GRF0\t\t576\n#define SRST_P_PCIE2_GRF1\t\t577\n#define SRST_P_PCIE2_GRF2\t\t578\n#define SRST_P_PCIE2_PHY0\t\t579\n#define SRST_P_PCIE2_PHY1\t\t580\n#define SRST_P_PCIE2_PHY2\t\t581\n#define SRST_P_PCIE3_PHY\t\t582\n#define SRST_P_APB2ASB_SLV_CHIP_TOP\t583\n#define SRST_PCIE30_PHY\t\t\t584\n\n#define SRST_H_PMU1_BIU\t\t\t585\n#define SRST_P_PMU1_BIU\t\t\t586\n#define SRST_H_PMU_CM0_BIU\t\t587\n#define SRST_F_PMU_CM0_CORE\t\t588\n#define SRST_T_PMU1_CM0_JTAG\t\t589\n\n#define SRST_DDR_FAIL_SAFE\t\t590\n#define SRST_P_CRU_PMU1\t\t\t591\n#define SRST_P_PMU1_GRF\t\t\t592\n#define SRST_P_PMU1_IOC\t\t\t593\n#define SRST_P_PMU1WDT\t\t\t594\n#define SRST_T_PMU1WDT\t\t\t595\n#define SRST_P_PMU1TIMER\t\t596\n#define SRST_PMU1TIMER0\t\t\t597\n#define SRST_PMU1TIMER1\t\t\t598\n#define SRST_P_PMU1PWM\t\t\t599\n#define SRST_PMU1PWM\t\t\t600\n\n#define SRST_P_I2C0\t\t\t601\n#define SRST_I2C0\t\t\t602\n#define SRST_S_UART0\t\t\t603\n#define SRST_P_UART0\t\t\t604\n#define SRST_H_I2S1_8CH\t\t\t605\n#define SRST_M_I2S1_8CH_TX\t\t606\n#define SRST_M_I2S1_8CH_RX\t\t607\n#define SRST_H_PDM0\t\t\t608\n#define SRST_PDM0\t\t\t609\n\n#define SRST_H_VAD\t\t\t610\n#define SRST_HDPTX0_INIT\t\t611\n#define SRST_HDPTX0_CMN\t\t\t612\n#define SRST_HDPTX0_LANE\t\t613\n#define SRST_HDPTX1_INIT\t\t614\n\n#define SRST_HDPTX1_CMN\t\t\t615\n#define SRST_HDPTX1_LANE\t\t616\n#define SRST_M_MIPI_DCPHY0\t\t617\n#define SRST_S_MIPI_DCPHY0\t\t618\n#define SRST_M_MIPI_DCPHY1\t\t619\n#define SRST_S_MIPI_DCPHY1\t\t620\n#define SRST_OTGPHY_U3_0\t\t621\n#define SRST_OTGPHY_U3_1\t\t622\n#define SRST_OTGPHY_U2_0\t\t623\n#define SRST_OTGPHY_U2_1\t\t624\n\n#define SRST_P_PMU0GRF\t\t\t625\n#define SRST_P_PMU0IOC\t\t\t626\n#define SRST_P_GPIO0\t\t\t627\n#define SRST_GPIO0\t\t\t628\n\n#define SRST_A_SECURE_NS_BIU\t\t629\n#define SRST_H_SECURE_NS_BIU\t\t630\n#define SRST_A_SECURE_S_BIU\t\t631\n#define SRST_H_SECURE_S_BIU\t\t632\n#define SRST_P_SECURE_S_BIU\t\t633\n#define SRST_CRYPTO_CORE\t\t634\n\n#define SRST_CRYPTO_PKA\t\t\t635\n#define SRST_CRYPTO_RNG\t\t\t636\n#define SRST_A_CRYPTO\t\t\t637\n#define SRST_H_CRYPTO\t\t\t638\n#define SRST_KEYLADDER_CORE\t\t639\n#define SRST_KEYLADDER_RNG\t\t640\n#define SRST_A_KEYLADDER\t\t641\n#define SRST_H_KEYLADDER\t\t642\n#define SRST_P_OTPC_S\t\t\t643\n#define SRST_OTPC_S\t\t\t644\n#define SRST_WDT_S\t\t\t645\n\n#define SRST_T_WDT_S\t\t\t646\n#define SRST_H_BOOTROM\t\t\t647\n#define SRST_A_DCF\t\t\t648\n#define SRST_P_DCF\t\t\t649\n#define SRST_H_BOOTROM_NS\t\t650\n#define SRST_P_KEYLADDER\t\t651\n#define SRST_H_TRNG_S\t\t\t652\n\n#define SRST_H_TRNG_NS\t\t\t653\n#define SRST_D_SDMMC_BUFFER\t\t654\n#define SRST_H_SDMMC\t\t\t655\n#define SRST_H_SDMMC_BUFFER\t\t656\n#define SRST_SDMMC\t\t\t657\n#define SRST_P_TRNG_CHK\t\t\t658\n#define SRST_TRNG_S\t\t\t659\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}