* Z:\mnt\design.r\spice\examples\3823.asc
M쬞1 N007 N014 0 0 Si4842DY
R1 N015 0 100K
D1 N001 N009 BAT54
C1 N001 0 4.7
D2 0 N007 1N5818
M쬞2 IN N005 N007 N007 Si4842DY
L1 N007 OUT 1.2
C2 N010 0 1000p Rser=10K
V1 IN 0 12
C3 N006 0 .001
C4 N007 N009 .22
C6 N011 0 .01 Rser=10K
XU1 N008 N012 N010 0 N015 N013 MP_01 OUT 0 MP_02 N006 N011 NC_03 IN IN MP_04 0 MP_05 N001 N001 N014 0 0 N007 N007 N005 N009 N003 N002 N002 OUT N004 LTC3823
C7 OUT 0 220
C8 N013 N012 200p Rpar=16.2K
R2 N012 0 5.11K
R3 N001 N004 100K
R4 N001 N003 23.2K
R5 N003 0 27.1K
R6 N001 N008 42.5K
R7 N008 0 7.5K
Rload OUT 0 .25
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750u startup
.lib LTC3823.sub
.backanno
.end
