// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/* Copyright (c) 2022 Spacemit, Inc */

/dts-v1/;

#include <dt-bindings/mmc/k1x_sdhci.h>
#include <dt-bindings/usb/k1x_ci_usb.h>
#include <dt-bindings/reset/spacemit-k1x-reset.h>
#include <dt-bindings/clock/spacemit-k1x-clock.h>
#include <dt-bindings/display/spacemit-dpu.h>

/ {
	compatible = "spacemit,k1-x", "riscv";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
	};

	cpus: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <10000000>;
		cpu_0: cpu@0 {
			device_type = "cpu";
			reg = <0>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcvsu_zicsr_zifencei_zicbom_zihintpause_zba_zbb_zbc_zbs_svpbmt_sstc";
			riscv,cbom-block-size = <64>;
			mmu-type = "riscv,sv39";
			cpu-freq = "1.848Ghz";
			cpu-icache = "64KB";
			cpu-dcache = "64KB";
			cpu-l2cache = "1MB";
			cpu-tlb = "1024 4-ways";
			cpu-cacheline = "64Bytes";
			cpu-vector = "0.7.1";
			cpu-idle-states = <&CPU_NONRET>, <&CLUSTER_NONRET>, <&TOP_NONRET>;
			clocks = <&pll_clk_cluster0>;
			operating-points-v2 = <&clst0_core_opp_table>;

			cpu0_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		cpu_1: cpu@1 {
			device_type = "cpu";
			reg = <1>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcvsu_zicsr_zifencei_zicbom_zihintpause_zba_zbb_zbc_zbs_svpbmt_sstc";
			riscv,cbom-block-size = <64>;
			mmu-type = "riscv,sv39";
			cpu-freq = "1.848Ghz";
			cpu-icache = "64KB";
			cpu-dcache = "64KB";
			cpu-l2cache = "1MB";
			cpu-tlb = "1024 4-ways";
			cpu-cacheline = "64Bytes";
			cpu-vector = "0.7.1";
			cpu-idle-states = <&CPU_NONRET>, <&CLUSTER_NONRET>, <&TOP_NONRET>;
			clocks = <&pll_clk_cluster0>;
			operating-points-v2 = <&clst0_core_opp_table>;

			cpu1_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		cpu_2: cpu@2 {
			device_type = "cpu";
			reg = <2>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcvsu_zicsr_zifencei_zicbom_zihintpause_zba_zbb_zbc_zbs_svpbmt_sstc";
			riscv,cbom-block-size = <64>;
			mmu-type = "riscv,sv39";
			cpu-freq = "1.848Ghz";
			cpu-icache = "64KB";
			cpu-dcache = "64KB";
			cpu-l2cache = "1MB";
			cpu-tlb = "1024 4-ways";
			cpu-cacheline = "64Bytes";
			cpu-vector = "0.7.1";
			cpu-idle-states = <&CPU_NONRET>, <&CLUSTER_NONRET>, <&TOP_NONRET>;
			clocks = <&pll_clk_cluster1>;
			operating-points-v2 = <&clst1_core_opp_table>;

			cpu2_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		cpu_3: cpu@3 {
			device_type = "cpu";
			reg = <3>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdcvsu_zicsr_zifencei_zicbom_zihintpause_zba_zbb_zbc_zbs_svpbmt_sstc";
			riscv,cbom-block-size = <64>;
			mmu-type = "riscv,sv39";
			cpu-freq = "1.848Ghz";
			cpu-icache = "64KB";
			cpu-dcache = "64KB";
			cpu-l2cache = "1MB";
			cpu-tlb = "1024 4-ways";
			cpu-cacheline = "64Bytes";
			cpu-vector = "0.7.1";
			cpu-idle-states = <&CPU_NONRET>, <&CLUSTER_NONRET>, <&TOP_NONRET>;
			clocks = <&pll_clk_cluster1>;
			operating-points-v2 = <&clst1_core_opp_table>;

			cpu3_intc: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};

		idle-states {
			CPU_NONRET: cpu-nonret {
				compatible = "riscv,idle-state";
				idle-state-name = "riscv,cpu-nonret";
				riscv,sbi-suspend-param = <0x90000000>;
				local-timer-stop;
				entry-latency-us = <200>;
				exit-latency-us = <500>;
				min-residency-us = <950>;
			};

			CLUSTER_NONRET: cluster-nonret {
				compatible = "riscv,idle-state";
				idle-state-name = "riscv,cluster-nonret";
				riscv,sbi-suspend-param = <0x91000000>;
				local-timer-stop;
				entry-latency-us = <600>;
				exit-latency-us = <1100>;
				min-residency-us = <2700>;
				wakeup-latency-us = <1500>;
			};

			TOP_NONRET: top-nonret {
				compatible = "riscv,idle-state";
				idle-state-name = "riscv,top-nonret";
				riscv,sbi-suspend-param = <0x92000000>;
				local-timer-stop;
				entry-latency-us = <700>;
				exit-latency-us = <1200>;
				min-residency-us = <2800>;
				wakeup-latency-us = <1600>;
			};
		};

		clst0_core_opp_table: opp_table0 {
			compatible = "operating-points-v2";
			opp-shared;

			opp819000000 {
				opp-hz = /bits/ 64 <819000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1000000000 {
				opp-hz = /bits/ 64 <1000000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1066000000 {
				opp-hz = /bits/ 64 <1066000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1228000000 {
				opp-hz = /bits/ 64 <1228000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1600000000 {
				opp-hz = /bits/ 64 <1600000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};
		};

		clst1_core_opp_table: opp_table1 {
			compatible = "operating-points-v2";
			opp-shared;

			opp819000000 {
				opp-hz = /bits/ 64 <819000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1000000000 {
				opp-hz = /bits/ 64 <1000000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1066000000 {
				opp-hz = /bits/ 64 <1066000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1228000000 {
				opp-hz = /bits/ 64 <1228000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};

			opp1600000000 {
				opp-hz = /bits/ 64 <1600000000>;
				opp-microvolt = <900000>;
				clock-latency-ns = <200000>;
			};
		};
	};

	clocks {
		#address-cells = <0x2>;
		#size-cells = <0x2>;

		vctcxo_24: clock-vctcxo_24 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <24000000>;
			clock-output-names = "vctcxo_24";
		};
		vctcxo_3: clock-vctcxo_3 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <3000000>;
			clock-output-names = "vctcxo_3";
		};
		vctcxo_1: clock-vctcxo_1 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <1000000>;
			clock-output-names = "vctcxo_1";
		};
		pll1_2457p6_vco: clock-pll1_2457p6_vco {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <2457600000>;
			clock-output-names = "pll1_2457p6_vco";
		};
		clk_32k: clock-clk32k {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <32000>;
			clock-output-names = "clk_32k";
		};

		pll_clk_uart: clock-pll_clk_uart {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <14000000>;
			clock-output-names = "pll_clk_uart";
		};

		pll_clk_i2c: clock-pll_clk_i2c {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <50000000>;
			clock-output-names = "pll_clk_i2c";
		};

		pll_clk_pwm: clock-pll_clk_pwm {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <10000000>;
			clock-output-names = "pll_clk_pwm";
		};

		pll_clk_timer: clock-pll_clk_timer {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <52000000>;
			clock-output-names = "pll_clk_timer";
		};

		pll_clk_cluster0: clock-pll_clk_cluster0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <10000000>;
			clock-output-names = "pll_clk_cluster0";
		};

		pll_clk_cluster1: clock-pll_clk_cluster1 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <10000000>;
			clock-output-names = "pll_clk_cluster1";
		};		
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;

		clint0: clint@e4000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <
				&cpu0_intc  3 &cpu0_intc  7
				&cpu1_intc  3 &cpu1_intc  7
				&cpu2_intc  3 &cpu2_intc  7
				&cpu3_intc  3 &cpu3_intc  7
			>;
			reg = <0x0 0xE4000000 0x0 0x00010000>;
			clint,has-no-64bit-mmio;
		};

		ccu: clock-controller@d4050000 {
			compatible = "spacemit,k1x-clock";
			reg = <0x0 0xd4050000 0x0 0x209c>,
				<0x0 0xd4282800 0x0 0x400>,
				<0x0 0xd4015000 0x0 0x1000>,
				<0x0 0xd4090000 0x0 0x1000>,
				<0x0 0xd4282c00 0x0 0x400>,
				<0x0 0xd8440000 0x0 0x98>,
				<0x0 0xc0000000 0x0 0x4280>;
			reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc";
			clocks = <&vctcxo_24>, <&vctcxo_3>, <&vctcxo_1>, <&pll1_2457p6_vco>,
				<&clk_32k>;
			clock-names = "vctcxo_24", "vctcxo_3", "vctcxo_1", "pll1_2457p6_vco",
				"clk_32k";
			#clock-cells = <1>;
			status = "okay";
		};

		reset: reset-controller@d4050000 {
			compatible = "spacemit,k1x-reset";
			reg = <0x0 0xd4050000 0x0 0x209c>,
				<0x0 0xd4282800 0x0 0x400>,
				<0x0 0xd4015000 0x0 0x1000>,
				<0x0 0xd4090000 0x0 0x1000>,
				<0x0 0xd4282c00 0x0 0x400>,
				<0x0 0xd8440000 0x0 0x98>,
				<0x0 0xc0000000 0x0 0x4280>;
			reg-names = "mpmu", "apmu", "apbc", "apbs", "ciu", "dciu", "ddrc";
			#reset-cells = <1>;
			status = "okay";
		};

		intc: interrupt-controller@e0000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <
				&cpu0_intc 0xffffffff &cpu0_intc 9
				&cpu1_intc 0xffffffff &cpu1_intc 9
				&cpu2_intc 0xffffffff &cpu2_intc 9
				&cpu3_intc 0xffffffff &cpu3_intc 9
			>;
			reg = <0x0 0xE0000000 0x0 0x04000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <159>;
		};

		pinctrl: pinctrl@d401e000 {
			compatible = "pinconf-single";
			reg = <0x0 0xd401e000 0x0 0x400>;
			#address-cells = <1>;
			#size-cells = <1>;
			#pinctrl-cells = <2>;
			#gpio-range-cells = <3>;

			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <0xff77>;

			range: gpio-range {
				#pinctrl-single,gpio-range-cells = <3>;
			};
		};

		uart0: serial@d4017000 {
			compatible = "spacemit,pxa-uart";
			reg = <0x0 0xd4017000 0x0 0x100>;
			interrupt-parent = <&intc>;
			interrupts = <42>;
			/*
			dmas = <&pdma0 AP_UART1_RX 1
				&pdma0 AP_UART1_TX 1>;
			dma-names = "rx", "tx";
			clocks = <&soc_clocks CLK_UART1>;
			*/
			clocks = <&pll_clk_uart>;
			clk-fpga = <14000000>;
			/*
			lpm-qos = <PM_QOS_CPUIDLE_BLOCK_AXI>;
			edge-wakeup-pin = <54>;
			*/
			status = "ok";
		};

		uart1: uart@d4018000 {
			compatible = "mrvl,pxa-uart";
			reg = <0x0 0xd4018000 0x0 0x1000>;
			interrupt-parent = <&intc>;
			interrupts = <43>;
			/*
			dmas = <&pdma0 AP_UART2_RX 1
				&pdma0 AP_UART2_TX 1>;
			dma-names = "rx", "tx";
			clocks = <&soc_clocks CLK_UART2>;
			*/

			clk-fpga = <14750000>;
			/*
			lpm-qos = <PM_QOS_CPUIDLE_BLOCK_AXI>;
			*/
			status = "disabled";
		};

		uart2: uart@d4017800 {
			compatible = "mrvl,pxa-uart";
			reg = <0x0 0xd4017800 0x0 0x1000>;
			interrupt-parent = <&intc>;
			interrupts = <44>;
			/*
			dmas = <&pdma0 AP_UART3_RX 1
				&pdma0 AP_UART3_TX 1>;
			dma-names = "rx", "tx";
			clocks = <&soc_clocks CLK_UART3>;
			*/
			clk-fpga = <14750000>;
			/*
			lpm-qos = <PM_QOS_CPUIDLE_BLOCK_AXI>;
			*/
			status = "disabled";
		};

		uart3: uart@d4024000 {
			compatible = "mrvl,pxa-uart";
			interrupt-parent = <&intc>;
			reg = <0x0 0xd4024000 0x0 0x1000>;
			interrupts = <61>;
			/*
			dmas = <&pdma0 AP_UART4_RX 1
				&pdma0 AP_UART4_TX 1>;
			dma-names = "rx", "tx";
			clocks = <&soc_clocks CLK_UART4>;
			*/
			clk-fpga = <14750000>;
			/*
			lpm-qos = <PM_QOS_CPUIDLE_BLOCK_AXI>;
			*/
			status = "disabled";
		};

		pdma0: pdma@d4000000 {
			compatible = "spacemit,pdma-1.0";
			reg = <0x0 0xd4000000 0x0 0x4000>;
			interrupts = <72>;
			interrupt-parent = <&intc>;
			#dma-cells= <2>;
			#dma-channels = <16>;
			max-burst-size = <64>;
			reserved-channels = <15 45>;
			//lpm-qos = <PM_QOS_CPUIDLE_BLOCK_AXI>;
			status = "ok";
		};

		i2c4: i2c@d4012800 {
			/* for i2c3 used id 4 */
			compatible = "spacemit,k1x-i2c";
			spacemit,adapter-id = <4>;
			reg = <0x0 0xd4012800 0x0 0x38>;
			/* usually i2c client has only 1 reg field */
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&intc>;
			interrupts = <40>;
			clocks = <&pll_clk_i2c>;
			/*
			dmas = <&pdma0 AP2_I2C4_RX 1
				&pdma0 AP2_I2C4_TX 1>;
			dma-names = "rx", "tx";
			*/
			spacemit,dma-disable;
			spacemit,i2c-fast-mode;
			/* spacemit,i2c-high-mode; */
			spacemit,i2c-master-code = /bits/ 8 <0x0e>;
			spacemit,i2c-clk-rate = <32000000>;
			spacemit,i2c-lcr = <0x82c469f>;
			spacemit,i2c-wcr = <0x142a>;
			spacemit,clk-always-on;
			/* apb clock: 26MHz or 52MHz */
			spacemit,apb_clock = <52000000>;
			status = "okay";
		};

		i2c6: i2c@d4018800 {
			compatible = "spacemit,k1x-i2c";
			spacemit,adapter-id = <6>;
			reg = <0x0 0xd4018800 0x0 0x38>;
			/* usually i2c client has only 1 reg field */
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&intc>;
			interrupts = <70>;
			clocks = <&pll_clk_i2c>;
			/*
			dmas = <&pdma0 AP_I2C6_RX 1
				&pdma0 AP_I2C6_TX 1>;
			dma-names = "rx", "tx";
			*/
			spacemit,dma-disable;
			/* spacemit,i2c-fast-mode; */
			/* spacemit,i2c-high-mode; */
			spacemit,i2c-master-code = /bits/ 8 <0x0e>;
			spacemit,i2c-clk-rate = <32000000>;
			spacemit,i2c-lcr = <0x82c469f>;
			spacemit,i2c-wcr = <0x142a>;
			spacemit,clk-always-on;
			/* apb clock: 26MHz or 52MHz */
			spacemit,apb_clock = <52000000>;
			status = "okay";
		};

		i2c7: i2c@d401d000 {
			compatible = "spacemit,k1x-i2c";
			spacemit,adapter-id = <7>;
			reg = <0x0 0xd401d000 0x0 0x38>;
			/* usually i2c client has only 1 reg field */
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&intc>;
			interrupts = <18>;
			clocks = <&pll_clk_i2c>;
			/*
			dmas = <&pdma0 AP_I2C7_RX 1
				&pdma0 AP_I2C7_TX 1>;
			dma-names = "rx", "tx";
			*/
			spacemit,dma-disable;
			/* spacemit,i2c-fast-mode; */
			/* spacemit,i2c-high-mode; */
			spacemit,i2c-master-code = /bits/ 8 <0x0e>;
			spacemit,i2c-clk-rate = <32000000>;
			spacemit,i2c-lcr = <0x82c469f>;
			spacemit,i2c-wcr = <0x142a>;
			spacemit,clk-always-on;
			/* apb clock: 26MHz or 52MHz */
			spacemit,apb_clock = <52000000>;
			status = "okay";
		};

		pwm0: pwm@d401a000 {
			compatible = "spacemit,k1x-pwm";
			reg = <0x0 0xd401a000 0x0 0x10>;
			#pwm-cells = <1>;
			clocks = <&pll_clk_pwm>;
			k1x,pwm-disable-fd;
			status = "ok";
		};

		pwm1: pwm@d401a400 {
			compatible = "spacemit,k1x-pwm";
			reg = <0x0 0xd401a400 0x0 0x10>;
			#pwm-cells = <1>;
			clocks = <&pll_clk_pwm>;
			//k1x,pwm-disable-fd;
			status = "ok";
		};

		pwm2: pwm@d401a800 {
			compatible = "spacemit,k1x-pwm";
			reg = <0x0 0xd401a800 0x0 0x10>;
			#pwm-cells = <1>;
			clocks = <&pll_clk_pwm>;
			k1x,pwm-disable-fd;
			status = "ok";
		};

		pwm3: pwm@d401ac00 {
			compatible = "spacemit,k1x-pwm";
			reg = <0x0 0xd401ac00 0x0 0x10>;
			#pwm-cells = <1>;
			clocks = <&pll_clk_pwm>;
			k1x,pwm-disable-fd;
			status = "ok";
		};

		timer0: timer@d4014000 {
			compatible = "spacemit,soc-timer";
			reg = <0x0 0xd4014000 0x0 0xc8>;
			spacemit,timer-id = <0>;
			spacemit,timer-fastclk-frequency = <3250000>;
			spacemit,timer-apb-frequency = <10000000>;
			spacemit,timer-frequency = <32768>;
			clocks = <&pll_clk_timer>;
			status = "ok";

			counter0 {
				compatible = "spacemit,timer-match";
				interrupts = <23>;
				interrupt-parent = <&intc>;
				spacemit,timer-broadcast;
				spacemit,timer-counter-id = <0>;
				status = "ok";
			};
		};

		gpio: gpio@d4019000 {
			compatible = "spacemit,k1x-gpio";
			reg = <0x0 0xd4019000 0x0 0x800>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupts = <58>;
			clocks = <&ccu CLK_GPIO>;
			interrupt-names = "gpio_mux";
			interrupt-parent = <&intc>;

			gcb0: gpio0 {
				reg-offset = <0x0>;
			};

			gcb1: gpio1 {
				reg-offset = <0x4>;
			};

			gcb2: gpio2 {
				reg-offset = <0x8>;
			};

			gcb3: gpio3 {
				reg-offset = <0x100>;
			};
		};

		eth0: ethernet@cac80000 {
			compatible = "spacemit,k1x-emac";
			reg = <0x00000000 0xCAC80000 0x00000000 0x00000420>;
			k1x,apmu-base-reg = <0xD4282800>;
			ctrl-reg = <0x3e4>;
			dline-reg = <0x3e8>;
			clocks = <&ccu CLK_EMAC0_BUS>,
				<&ccu CLK_EMAC0_PTP>;
			clock-names = "emac-clk", "ptp-clk";
			resets = <&reset RESET_EMAC0>;
			reset-names = "emac-reset";
			interrupts = <131>;
			interrupt-parent = <&intc>;
			ptp-support;
			ptp-clk-rate = <10000000>;
			lpm-qos = <7>;
			status = "disabled";
		};

		eth1: ethernet@cac81000 {
			compatible = "spacemit,k1x-emac";
			reg = <0x00000000 0xCAC81000 0x00000000 0x00000420>;
			k1x,apmu-base-reg = <0xD4282800>;
			ctrl-reg = <0x3ec>;
			dline-reg = <0x3f0>;
			clocks = <&ccu CLK_EMAC1_BUS>,
				<&ccu CLK_EMAC1_PTP>;
			clock-names = "emac-clk", "ptp-clk";
			resets = <&reset RESET_EMAC1>;
			reset-names = "emac-reset";
			interrupts = <131>;
			interrupt-parent = <&intc>;
			ptp-support;
			ptp-clk-rate = <10000000>;
			lpm-qos = <7>;
			status = "disabled";
		};

		usbphy: usbphy@c0940000 {
			compatible = "spacemit,usb2-phy";
			reg = <0x0 0xc0940000 0x0 0x200>;
			spacemit,phy-name = "mv-usb-phy";
			spacemit,pll-lock-bypass;
			clocks = <&ccu CLK_USB_P1>;
			status = "disabled";
		};

		udc: udc@c0900100 {
			compatible = "spacemit,mv-udc";
			reg = <0x0 0xc0900100 0x0 0x4000>;
			interrupts = <105>;
			interrupt-parent = <&intc>;
			spacemit,udc-name = "mv-udc";
			spacemit,otg-force-a-bus-req;
			resets = <&reset RESET_USBP1_AXI>;
			clocks = <&ccu CLK_USB_P1>;
			usb-phy = <&usbphy>;
			status = "disabled";
		};

		usbdrd3: usb3@0 {
			compatible = "spacemit,k1-x-dwc3";
			#address-cells = <2>;
			#size-cells = <2>;
			resets = <&reset RESET_USB3_0>;
			reset-names = "ctl_rst";
			clocks = <&ccu CLK_USB30>;
			clock-names = "usbdrd30";
			interrupt-parent = <&intc>;
			interrupts = <149>;
			status = "disabled";

			dwc3@c0a00000 {
				compatible = "snps,dwc3";
				reg = <0x0 0xc0a00000 0x0 0x10000>;
				interrupt-parent = <&intc>;
				interrupts = <125>;
			};
		};

		sdhci0: sdh@d4280000 {
			compatible = "spacemit,k1-x-sdhci";
			reg = <0x0 0xd4280000 0x0 0x200>;
			interrupts = <99>;
			interrupt-parent = <&intc>;
			resets = <&reset RESET_SDH_AXI>,
					 <&reset RESET_SDH0>;
			reset-names = "sdh_axi", "sdh0";
			clocks = <&ccu CLK_SDH0>,
					 <&ccu CLK_SDH_AXI>;
			clock-names = "sdh-io", "sdh-core";
			status = "disabled";
		};

		sdhci1: sdh@d4280800 {
			compatible = "spacemit,k1-x-sdhci";
			reg = <0x0 0xd4280800 0x0 0x200>;
			interrupts = <100>;
			interrupt-parent = <&intc>;
			resets = <&reset RESET_SDH_AXI>,
					 <&reset RESET_SDH1>;
			reset-names = "sdh_axi", "sdh1";
			clocks = <&ccu CLK_SDH1>,
					 <&ccu CLK_SDH_AXI>;
			clock-names = "sdh-io", "sdh-core";
			status = "disabled";
		};

		sdhci2: sdh@d4281000 {
			compatible = "spacemit,k1-x-sdhci";
			reg = <0x0 0xd4281000 0x0 0x200>;
			interrupts = <101>;
			interrupt-parent = <&intc>;
			resets = <&reset RESET_SDH_AXI>,
					 <&reset RESET_SDH2>;
			reset-names = "sdh_axi", "sdh2";
			clocks = <&ccu CLK_SDH2>,
					 <&ccu CLK_SDH_AXI>;
			clock-names = "sdh-io", "sdh-core";
			status = "disabled";
		};

		pcie0_rc: pcie@ca000000 {
			compatible = "k1x,dwc-pcie";
			reg = <0x0 0xca000000 0x0 0x00001000>, /* dbi */
			      <0x0 0xca300000 0x0 0x0001ff24>, /* atu registers */
			      <0x0 0x80000000 0x0 0x00002000>, /* config space */
			      <0x0 0xd4282bcc 0x0 0x00000008>, /* k1x soc config addr */
			      <0x0 0xc0b20000 0x0 0x00001000>; /* phy ahb */
			reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb";

			clocks = <&ccu CLK_PCIE0>;
			clock-names = "pcie-clk";
			resets = <&reset RESET_PCIE0>;
			reset-names = "pcie-reset";

			bus-range = <0x00 0xff>;
			max-link-speed = <2>;
			num-lanes = <1>;
			num-viewport = <8>;
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x01000000 0x0 0x80002000 0 0x80002000 0x0 0x100000>,
				<0x02000000 0x0 0x80102000 0 0x80102000 0x0 0x0f000000>;

			interrupts = <141>, <145>;
			interrupt-parent = <&intc>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0x7>;
			interrupt-map = <0000 0 0 1 &pcie0_intc 1>, /* int_a */
					<0000 0 0 2 &pcie0_intc 2>, /* int_b */
					<0000 0 0 3 &pcie0_intc 3>, /* int_c */
					<0000 0 0 4 &pcie0_intc 4>; /* int_d */
			linux,pci-domain = <0>;
			status = "disabled";
			pcie0_intc: interrupt-controller@0 {
				interrupt-controller;
				reg = <0 0 0 0 0>;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		pcie1_rc: pcie@ca400000 {
			compatible = "k1x,dwc-pcie";
			reg = <0x0 0xca400000 0x0 0x00001000>, /* dbi */
			      <0x0 0xca700000 0x0 0x0001ff24>, /* atu registers */
			      <0x0 0x90000000 0x0 0x00002000>, /* config space */
			      <0x0 0xd4282bd4 0x0 0x00000008>, /* k1x soc config addr */
			      <0x0 0xc0c20000 0x0 0x00001000>; /* phy ahb */
			reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb";

			clocks = <&ccu CLK_PCIE1>;
			clock-names = "pcie-clk";
			resets = <&reset RESET_PCIE1>;
			reset-names = "pcie-reset";

			bus-range = <0x00 0xff>;
			max-link-speed = <2>;
			num-lanes = <1>;
			num-viewport = <8>;
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x01000000 0x0 0x90002000 0 0x90002000 0x0 0x100000>,
				<0x02000000 0x0 0x90102000 0 0x90102000 0x0 0x10000000>;

			interrupts = <142>, <146>;
			interrupt-parent = <&intc>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0x7>;
			interrupt-map = <0000 0 0 1 &pcie1_intc 1>, /* int_a */
					<0000 0 0 2 &pcie1_intc 2>, /* int_b */
					<0000 0 0 3 &pcie1_intc 3>, /* int_c */
					<0000 0 0 4 &pcie1_intc 4>; /* int_d */
			linux,pci-domain = <0>;
			status = "disabled";
			pcie1_intc: interrupt-controller@0 {
				interrupt-controller;
				reg = <0 0 0 0 0>;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		pcie2_rc: pcie@ca800000 {
			compatible = "k1x,dwc-pcie";
			reg = <0x0 0xca800000 0x0 0x00001000>, /* dbi */
			      <0x0 0xcab00000 0x0 0x0001ff24>, /* atu registers */
			      <0x0 0xa0000000 0x0 0x00002000>, /* config space */
			      <0x0 0xd4282bdc 0x0 0x00000008>, /* k1x soc config addr */
			      <0x0 0xc0d20000 0x0 0x00001000>; /* phy ahb */
			reg-names = "dbi", "atu", "config", "k1x_conf", "phy_ahb";

			clocks = <&ccu CLK_PCIE2>;
			clock-names = "pcie-clk";
			resets = <&reset RESET_PCIE2>;
			reset-names = "pcie-reset";

			bus-range = <0x00 0xff>;
			max-link-speed = <2>;
			num-lanes = <2>;
			num-viewport = <8>;
			device_type = "pci";
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x01000000 0x0 0xa0002000 0 0xa0002000 0x0 0x100000>,
				<0x02000000 0x0 0xa0102000 0 0xa0102000 0x0 0x10000000>;

			interrupts = <143>, <147>;
			interrupt-parent = <&intc>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0x7>;
			interrupt-map = <0000 0 0 1 &pcie2_intc 1>, /* int_a */
					<0000 0 0 2 &pcie2_intc 2>, /* int_b */
					<0000 0 0 3 &pcie2_intc 3>, /* int_c */
					<0000 0 0 4 &pcie2_intc 4>; /* int_d */
			linux,pci-domain = <2>;
			status = "disabled";
			pcie2_intc: interrupt-controller@0 {
				interrupt-controller;
				reg = <0 0 0 0 0>;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		qspi: spi@d420c000 {
			compatible = "spacemit,k1x-qspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0xd420c000 0x0 0x1000>,
			      <0x0 0xb8000000 0x0 0xc00000>;
			reg-names = "qspi-base", "qspi-mmap";
			k1x,qspi-sfa1ad = <0x4000000>;
			k1x,qspi-sfa2ad = <0x100000>;
			k1x,qspi-sfb1ad = <0x100000>;
			k1x,qspi-sfb2ad = <0x100000>;
			//clocks = <&clock CLK_QSPI &clock CLK_QSPI_BUS>;
			clock-names = "qspi_clk", "qspi_bus_clk";
			k1x,qspi-pmuap-reg = <0xd4282860>;
			k1x,qspi-mpmu-acgr-reg = <0xd4051024>;
			k1x,qspi-freq = <26500000>;
			k1x,qspi-id = <0>;
			//k1x,qspi-lpm-qos = <PM_QOS_CPUIDLE_BLOCK_AXI>;
			interrupts = <117>;
			interrupt-parent = <&intc>;
			k1x,qspi-tx-dma = <1>;
			k1x,qspi-rx-dma = <1>;
			dmas = <&pdma0 45 1>;
			dma-names = "tx-dma";
			status = "disabled";
		};

		tcm: tcm@0xd8000000 {
			compatible = "spacemit,k1-x-tcm";
			reg = <0x0 0xd8000000 0x0 0x80000>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x0 0xd8000000 0x80000>;
			no-memory-wc;

			core0_tcm@0 {
				reg = <0x00000 0x20000>;
				pool;
			};
			core1_tcm@20000 {
				reg = <0x20000 0x20000>;
				pool;
			};
			core2_tcm@40000 {
				reg = <0x40000 0x20000>;
				pool;
			};
			core3_tcm@60000 {
				reg = <0x60000 0x20000>;
				pool;
			};
		};

		linlon-v5@c0500000 {
			compatible = "arm china,linlon-v5";
			reg = <0x0 0xC0500000 0x0 0x10000>;
			interrupt-parent = <&intc>;
			interrupts = <74>;
			status = "disabled";
		};

		v2d@c0100000 {
			compatible = "spacemit,v2d";
			reg =  <0x0 0xc0100000 0x0 0x1000>;
			reg-names = "v2dreg";
			clocks = <&ccu CLK_DPU_MCLK>,
				 <&ccu CLK_V2D>;
			clock-names = "v2d-io", "v2d-core";
			interrupt-parent = <&intc>;
			interrupts = <86>;
			status = "ok";
		};

		display-subsystem {
			compatible = "spacemit,saturn-le";
			reg = <0 0xC0340000 0 0x2A000>;
			ports = <&dpu_online2>;
		};

		dpu_online2: port@c0340000 {
			compatible = "spacemit,dpu-online2";
			interrupt-parent = <&intc>;
			interrupts = <90>, <89>;
			interrupt-names = "ONLINE_IRQ", "OFFLINE_IRQ";
			/* Remove clocks and power domains in fpga */
			//clocks = <&ccu CLK_DPU_PXCLK>,
			//	<&ccu CLK_DPU_MCLK>,
			//	<&ccu CLK_DPU_HCLK>,
			//	<&ccu CLK_DPU_ESC>,
			//	<&ccu CLK_DPU_BIT>;
			//clock-names = "pxclk", "mclk", "hclk", "escclk", "bitclk";
			pipeline-id = <ONLINE2>;
			ip = "spacemit-saturn";
			spacemit-dpu-min-mclk = <40960000>;
			status = "ok";

			dpu_online2_out: endpoint@0 {
				remote-endpoint = <&dsi2_in>;
			};

			dpu_offline0_out: endpoint@1 {
				remote-endpoint = <&wb0_in>;
			};
		};

		dsi2: dsi2@d421a800 {
			compatible = "spacemit,dsi2-host";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0xD421A800 0 0x200>;
			interrupt-parent = <&intc>;
			interrupts = <95>;
			ip = "synopsys-dhost";
			dev-id = <2>;
			status = "ok";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dsi2_out: endpoint {
						remote-endpoint = <&dphy2_in>;
					};
				};

				port@1 {
					reg = <1>;
					dsi2_in: endpoint {
						remote-endpoint = <&dpu_online2_out>;
					};
				};
			};
		};

		wb0 {
			compatible = "spacemit,wb0";
			dev-id = <2>;
			status = "ok";
			ports {
				#address-cells = <1>;
				#size-cells = <0>;
				port@0 {
					reg = <0>;
					wb0_in: endpoint {
						remote-endpoint = <&dpu_offline0_out>;
					};
				};
			};
		};

		dphy2: dphy2@d421a800 {
			compatible = "spacemit,dsi2-phy";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0xD421A800 0 0x200>;
			ip = "spacemit-dphy";
			dev-id = <2>;
			status = "ok";

			port@1 {
				reg = <1>;
				dphy2_in: endpoint {
					remote-endpoint = <&dsi2_out>;
				};
			};
		};

		imggpu: imggpu@cac00000 {
			compatible = "img,rgx";
			interrupt-names = "rgxirq";
			interrupt-parent = <&intc>;
			interrupts = <75>;
			reg = <0x0 0xcac00000 0x0 0x100000>;
			reg-names = "rgxregs";
			clocks = <&ccu CLK_GPU>;
			clock-names = "gpu_clk";
			resets = <&reset RESET_GPU>;
			status = "ok";
		};
	};

	pmu {
		compatible = "riscv,pmu";

		riscv,event-to-mhpmevent =
			/* BRANCH_INSTRUCTIONS */
			<0x00005 0x0 0x01>,
			/* BRANCH_MISSES */
			<0x00006 0x0 0x02>,
			/* STALLED_CYCLES_FRONTEND */
			<0x00008 0x0 0x03>,
			/* STALLED_CYCLES_BACKEND */
			<0x00009 0x0 0x04>,
			/* L1D_READ_ACCESS */
			<0x10000 0x0 0x06>,
			/* L1D_READ_MISS */
			<0x10001 0x0 0x05>,
			/* L1D_WRITE_ACCESS */
			<0x10002 0x0 0x0a>,
			/* L1D_WRITE_MISS */
			<0x10003 0x0 0x09>,
			/* L1I_READ_ACCESS */
			<0x10008 0x0 0x0c>,
			/* L1I_READ_MISS */
			<0x10009 0x0 0x0b>,
			/* L1I_PREFETCH_ACCESS */
			<0x1000c 0x0 0x0e>,
			/* L1I_PREFETCH_MISS */
			<0x1000d 0x0 0x0d>,
			/* DTLB_READ_MISS */
			<0x10019 0x0 0x15>,
			/* DTLB_WRITE_MISS */
			<0x1001b 0x0 0x19>,
			/* ITLB_READ_MISS */
			<0x10021 0x0 0x1b>;

		/* 16 valid counters: mhpmcounter3 ~ mhpmcounter18 */
		riscv,event-to-mhpmcounters =
			<0x00005 0x00006 0x0007fff8>,
			<0x00008 0x00009 0x0007fff8>,
			<0x10000 0x10003 0x0007fff8>,
			<0x10008 0x10009 0x0007fff8>,
			<0x1000c 0x1000d 0x0007fff8>,
			<0x10019 0x10019 0x0007fff8>,
			<0x1001b 0x1001b 0x0007fff8>,
			<0x10021 0x10021 0x0007fff8>;

		riscv,raw-event-to-mhpmcounters =
			/*
			 * For convenience, we treat 0x1~0xff as valid indexes,
			 * but actually in hardware the valid indexes are 0x1~0xbd.
			 */
			<0x0 0x0 0xffffffff 0xffffff00 0x0007fff8>;
	};
};
