
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.819993                       # Number of seconds simulated
sim_ticks                                819993044500                       # Number of ticks simulated
final_tick                               1320045549000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 307167                       # Simulator instruction rate (inst/s)
host_op_rate                                   307167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               83958226                       # Simulator tick rate (ticks/s)
host_mem_usage                                2335392                       # Number of bytes of host memory used
host_seconds                                  9766.68                       # Real time elapsed on the host
sim_insts                                  3000000004                       # Number of instructions simulated
sim_ops                                    3000000004                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        74240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1042404544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1042478784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        74240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         74240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    330323136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       330323136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     16287571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16288731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5161299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5161299                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        90537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1271235837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1271326374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        90537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            90537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       402836510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            402836510                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       402836510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        90537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1271235837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1674162884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16288731                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    5161299                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  16288731                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  5161299                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1042478784                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               330323136                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1042478784                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            330323136                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    521                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1038038                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1036297                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1029412                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1024624                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1016788                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1007898                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1003346                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1002710                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1000368                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1002070                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1007247                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1017049                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1019628                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1026072                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1025543                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1031120                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              326842                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              325412                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              324078                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              325493                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              324858                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              321669                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              320830                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              321292                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              319554                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              320179                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             319260                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             323172                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             320947                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             322786                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             320709                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             324218                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  819992612000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              16288731                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              5161299                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 7057276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4957734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3154229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1118929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  189974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  223627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  224377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  224405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  224405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  224405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  224405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5240061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.973390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.160921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   562.256819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      3547608     67.70%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       358068      6.83%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193       148201      2.83%     77.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       108497      2.07%     79.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        91389      1.74%     81.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        80912      1.54%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        71496      1.36%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        71566      1.37%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        52142      1.00%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        54014      1.03%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        73737      1.41%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        68912      1.32%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        37733      0.72%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        27442      0.52%     91.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        75735      1.45%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025       150174      2.87%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         8742      0.17%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         8672      0.17%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217        10279      0.20%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281        17110      0.33%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        26321      0.50%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409        33645      0.64%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        30641      0.58%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        13113      0.25%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         7990      0.15%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         4331      0.08%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         1990      0.04%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         1396      0.03%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         1284      0.02%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1294      0.02%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         4376      0.08%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         2113      0.04%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         1089      0.02%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         1112      0.02%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1181      0.02%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1185      0.02%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1173      0.02%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1136      0.02%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1005      0.02%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         2356      0.04%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         2104      0.04%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          910      0.02%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          944      0.02%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817         1149      0.02%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881         1419      0.03%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945         1590      0.03%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009         1708      0.03%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         1409      0.03%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137         1028      0.02%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          854      0.02%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          623      0.01%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          565      0.01%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          426      0.01%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          442      0.01%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          462      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          389      0.01%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          347      0.01%     99.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          350      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          329      0.01%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          321      0.01%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          320      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          275      0.01%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          450      0.01%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          483      0.01%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          372      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          287      0.01%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          236      0.00%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          315      0.01%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          312      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          340      0.01%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          281      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          266      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          240      0.00%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          209      0.00%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          223      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          204      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          184      0.00%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          243      0.00%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          336      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          191      0.00%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          275      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          382      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          203      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          171      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          180      0.00%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          155      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          175      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          200      0.00%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          196      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          187      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          205      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          181      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          208      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          573      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          532      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          160      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          173      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273          162      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          171      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          132      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          137      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          159      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          136      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          140      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          169      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          164      0.00%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          178      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          196      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          184      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          499      0.01%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          228      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          119      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          102      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297           85      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           86      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          103      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          106      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           91      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           84      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           73      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           60      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          100      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873           84      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           83      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           83      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065           85      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           81      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         7492      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8320-8321            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8384-8385            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8449            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8576-8577            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8640-8641            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8768-8769            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8832-8833            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8960-8961            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9024-9025            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9088-9089            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9152-9153            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9408-9409            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9472-9473            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9536-9537            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9600-9601            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5240061                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 235906012500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            652114407500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                81441050000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              334767345000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     14483.24                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  20552.74                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                40035.98                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1271.33                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       402.84                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1271.33                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               402.84                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        13.08                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.80                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.50                       # Average write queue length over time
system.mem_ctrls.readRowHits                 12076983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4132458                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38228.04                       # Average gap between requests
system.membus.throughput                   1674162884                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            12281434                       # Transaction distribution
system.membus.trans_dist::ReadResp           12281434                       # Transaction distribution
system.membus.trans_dist::Writeback           5161299                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4007297                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4007297                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37738761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37738761                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1372801920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1372801920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1372801920                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         31370211000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        77175421500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        70377222                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     70012320                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       504001                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     69703469                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        69452593                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.640081                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            1351                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           80                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            692926444                       # DTB read hits
system.switch_cpus.dtb.read_misses            1116620                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        694043064                       # DTB read accesses
system.switch_cpus.dtb.write_hits           107407871                       # DTB write hits
system.switch_cpus.dtb.write_misses            157977                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       107565848                       # DTB write accesses
system.switch_cpus.dtb.data_hits            800334315                       # DTB hits
system.switch_cpus.dtb.data_misses            1274597                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        801608912                       # DTB accesses
system.switch_cpus.itb.fetch_hits           214562794                       # ITB hits
system.switch_cpus.itb.fetch_misses               126                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       214562920                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles               1640012839                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    224208776                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2437038583                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            70377222                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     69453944                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             352126730                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        47318285                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      727439140                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2369                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         214562794                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5052343                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1335351403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.825017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.227564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        983224673     73.63%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12022766      0.90%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13658668      1.02%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          8065740      0.60%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         31486360      2.36%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          8039635      0.60%     79.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9813266      0.73%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3844310      0.29%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        265195985     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1335351403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.042913                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.485988                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        299489870                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     662545540                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         282299716                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      59442645                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       31573631                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       358927                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           607                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2367922865                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          2160                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       31573631                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        334662656                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       471651083                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        51909                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         300162558                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     197249565                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2297006700                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       4247469                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       13398723                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     164314170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2102309594                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3608673000                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2352498772                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1256174228                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1834106825                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        268202719                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1000                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          788                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         490758694                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    715739432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    120590433                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     13353787                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11692826                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2196754985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2117085441                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      7788991                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    196743873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    216959542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1335351403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.585414                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.781314                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    575298808     43.08%     43.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    180183101     13.49%     56.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    189995011     14.23%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156880145     11.75%     82.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    128757940      9.64%     92.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     65896833      4.93%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     27339488      2.05%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10281586      0.77%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       718491      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1335351403                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7526      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        4885167      6.31%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        758502      0.98%      7.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     37183361     48.04%     55.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      15588771     20.14%     75.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt      8021580     10.36%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10616216     13.72%     99.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        342404      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     773206624     36.52%     36.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    210699586      9.95%     46.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    152812520      7.22%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            8      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        21713      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    146344347      6.91%     60.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     14806005      0.70%     61.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1598156      0.08%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    709990999     33.54%     94.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    107605481      5.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2117085441                       # Type of FU issued
system.switch_cpus.iq.rate                   1.290896                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            77403527                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036561                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4226611617                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1539829421                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1402796777                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1428103181                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    853673275                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    635183690                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1448844016                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       745644950                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      9694215                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     77264019                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2421                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     13625745                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     46889518                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       31573631                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       300280042                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       9802487                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2197549271                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5047626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     715739432                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    120590433                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          778                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3219603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1149090                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2421                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       505251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         6316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       511567                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2087551748                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     694043074                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     29533688                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                792808                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            801608925                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         60706905                       # Number of branches executed
system.switch_cpus.iew.exec_stores          107565851                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.272887                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2039553583                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2037980467                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1401754883                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1605623839                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.242661                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.873028                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    192157583                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       503409                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1303777772                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.534563                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.769282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    876568443     67.23%     67.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    112336201      8.62%     75.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     33091744      2.54%     78.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     38441880      2.95%     81.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26431577      2.03%     83.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23493567      1.80%     85.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21876209      1.68%     86.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     19872696      1.52%     88.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    151665455     11.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1303777772                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000729238                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000729238                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              745440075                       # Number of memory references committed
system.switch_cpus.commit.loads             638475390                       # Number of loads committed
system.switch_cpus.commit.membars                 624                       # Number of memory barriers committed
system.switch_cpus.commit.branches           58929454                       # Number of branches committed
system.switch_cpus.commit.fp_insts          630739835                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1689204963                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls          970                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     151665455                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3341330304                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4417351863                       # The number of ROB writes
system.switch_cpus.timesIdled                 4382450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               304661436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000003                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.820006                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.820006                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.219503                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.219503                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2555628239                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1313420142                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         702499346                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        556745342                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            1435                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           1249                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               282                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008606                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2640090970                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         4735622.702038                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          4735622.702038                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  16288805                       # number of replacements
system.l2.tags.tagsinuse                 32209.477335                       # Cycle average of tags in use
system.l2.tags.total_refs                     7611757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16321077                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.466376                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6672.349331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.838121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 25466.407285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         68.882598                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.203624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.777173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982955                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            6                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4348724                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 4348730                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          7150527                       # number of Writeback hits
system.l2.Writeback_hits::total               7150527                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      1153054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1153054                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             6                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5501778                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5501784                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            6                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5501778                       # number of overall hits
system.l2.overall_hits::total                 5501784                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1160                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     12280274                       # number of ReadReq misses
system.l2.ReadReq_misses::total              12281434                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4007297                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4007297                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1160                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     16287571                       # number of demand (read+write) misses
system.l2.demand_misses::total               16288731                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1160                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     16287571                       # number of overall misses
system.l2.overall_misses::total              16288731                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     75950500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 904601270000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    904677220500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 293015673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  293015673500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     75950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1197616943500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1197692894000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     75950500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1197616943500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1197692894000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         1166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     16628998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            16630164                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      7150527                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           7150527                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      5160351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5160351                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1166                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     21789349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21790515                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1166                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     21789349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21790515                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.994854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.738486                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.738503                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.776555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776555                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.994854                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.747501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.747515                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.994854                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.747501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.747515                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65474.568966                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 73662.954915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 73662.181509                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 73120.528251                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73120.528251                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65474.568966                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 73529.499488                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73528.925857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65474.568966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 73529.499488                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73528.925857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              5161299                       # number of writebacks
system.l2.writebacks::total                   5161299                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1160                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     12280274                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         12281434                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4007297                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4007297                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     16287571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16288731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     16287571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16288731                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     62626500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 763653638000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 763716264500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 247048324500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247048324500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     62626500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1010701962500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1010764589000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     62626500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1010701962500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1010764589000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.994854                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.738486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.738503                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.776555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776555                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.994854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.747501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.747515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.994854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.747501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.747515                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 53988.362069                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 62185.390815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62184.616593                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 61649.616812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61649.616812                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 53988.362069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 62053.572169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62052.997806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 53988.362069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 62053.572169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62052.997806                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2258832194                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           16630164                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16630164                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          7150527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5160351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5160351                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50729225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50731557                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1852152064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1852226688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1852226688                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        21621048000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2031000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       36557634500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2640091096                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 5593652.029938                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  5593652.029938                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              1166                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           781814798                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2190                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          356993.058447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   430.211454                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   593.788546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.420128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.579872                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    214561073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       214561073                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    214561073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        214561073                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    214561073                       # number of overall hits
system.cpu.icache.overall_hits::total       214561073                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1721                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1721                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1721                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1721                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1721                       # number of overall misses
system.cpu.icache.overall_misses::total          1721                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    107933997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107933997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    107933997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107933997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    107933997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107933997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    214562794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    214562794                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    214562794                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    214562794                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    214562794                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    214562794                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 62715.861127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62715.861127                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 62715.861127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62715.861127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 62715.861127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62715.861127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          747                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          555                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          555                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          555                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          555                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          555                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          555                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1166                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1166                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     77144247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77144247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     77144247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77144247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     77144247                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77144247                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 66161.446827                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66161.446827                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 66161.446827                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66161.446827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 66161.446827                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66161.446827                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           76                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            6                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.074219                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.005859                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2640091098                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 16996040.995525                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  16996040.995525                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          21789349                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1018                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           682135076                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21790367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.304433                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1017.822576                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.177424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.993967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000173                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    597806661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       597806661                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     82435230                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       82435230                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          609                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          609                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          624                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          624                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    680241891                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        680241891                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    680241891                       # number of overall hits
system.cpu.dcache.overall_hits::total       680241891                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     38711890                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      38711890                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     24528831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     24528831                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           15                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     63240721                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       63240721                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     63240721                       # number of overall misses
system.cpu.dcache.overall_misses::total      63240721                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2207544155250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2207544155250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1485672092687                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1485672092687                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1509500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1509500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3693216247937                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3693216247937                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3693216247937                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3693216247937                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    636518551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    636518551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    106964061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          624                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    743482612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    743482612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    743482612                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    743482612                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.060818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060818                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.229318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.229318                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.024038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.024038                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.085060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.085060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.085060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.085060                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 57024.964559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57024.964559                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60568.401841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60568.401841                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 100633.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 100633.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 58399.338109                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58399.338109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 58399.338109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58399.338109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    196602504                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3514346                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.942842                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      7150527                       # number of writebacks
system.cpu.dcache.writebacks::total           7150527                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     22082907                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22082907                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     19368480                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     19368480                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     41451387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     41451387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     41451387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     41451387                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     16628983                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16628983                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      5160351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5160351                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     21789334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21789334                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     21789334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21789334                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 931153858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 931153858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 300572592034                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 300572592034                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1472500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1231726450534                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1231726450534                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1231726450534                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1231726450534                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.026125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.048244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.024038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.024038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.029307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.029307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029307                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 55995.839222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55995.839222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 58246.540213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58246.540213                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 98166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 98166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 56528.870985                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56528.870985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 56528.870985                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56528.870985                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
