Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Study/UIT/DA/DA1/verilog/image_processing/ --output-directory=D:/Study/UIT/DA/DA1/verilog/image_processing/pll/ --report-file=bsf:D:/Study/UIT/DA/DA1/verilog/image_processing/pll.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/Study/UIT/DA/DA1/verilog/image_processing/pll.qsys
Progress: Loading image_processing/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Study/UIT/DA/DA1/verilog/image_processing/ --output-directory=D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Study/UIT/DA/DA1/verilog/image_processing/pll.sopcinfo --report-file=html:D:/Study/UIT/DA/DA1/verilog/image_processing/pll.html --report-file=qip:D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/pll.qip --report-file=cmp:D:/Study/UIT/DA/DA1/verilog/image_processing/pll.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/Study/UIT/DA/DA1/verilog/image_processing/pll.qsys --language=VERILOG
Progress: Loading image_processing/pll.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: pll: Generating pll "pll" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: altpll_0: "pll" instantiated altpll "altpll_0"
Info: pll: Done pll" with 2 modules, 2 files, 11215 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
