*----------------------------------------------------------------------------------------
*	Innovus 17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2022-Feb-11 13:52:05 (2022-Feb-11 12:52:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: RV32I
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa18_2021_2022/github/isa/lab3/riscv_opt_ultra/innovus/RV32I.enc.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm_nowlm.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/RV32I_postplace.vcd
*			Vcd Window used(Start Time, Stop Time):(-1.12686e-10, -1.12715e-10) 
*                     Vcd Scale Factor: 1 
**                    Design annotation coverage: 0/6809 = 0% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile powerReport/power_report.txt -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        4.56605412 	   70.8420%
Total Switching Power:       1.59220633 	   24.7030%
Total Leakage Power:         0.28714230 	    4.4550%
Total Power:                 6.44540270 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         3.795      0.4299      0.1328       4.358       67.61 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.7701       1.109      0.1543       2.033       31.55 
Clock (Combinational)          0.0006922     0.05345   1.435e-05     0.05415      0.8402 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              4.566       1.592      0.2871       6.445         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      4.566       1.592      0.2871       6.445         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
MY_CLK                         0.0006922     0.05345   1.435e-05     0.05415      0.8402 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)   0.0006922     0.05345   1.435e-05     0.05415      0.8402 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                     U9912 (INV_X1): 	   0.05415 
* 		Highest Leakage Power: RV32I_control_1_decode_stage_control_1_ALUSrc_reg (DFFR_X2): 	 0.0001163 
* 		Total Cap: 	3.83773e-11 F
* 		Total instances in design:  6602
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

