{"vcs1":{"timestamp_begin":1727637791.911356011, "rt":1.95, "ut":0.60, "st":0.29}}
{"vcselab":{"timestamp_begin":1727637793.941199268, "rt":1.23, "ut":0.27, "st":0.20}}
{"link":{"timestamp_begin":1727637795.263594875, "rt":0.36, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637791.259059807}
{"VCS_COMP_START_TIME": 1727637791.259059807}
{"VCS_COMP_END_TIME": 1727637797.124801303}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SPEC_6_1 +notimingchecks"}
{"vcs1": {"peak_mem": 331096}}
{"stitch_vcselab": {"peak_mem": 223356}}
