`timescale 1ns / 1ps

module ArithmeticLogicUnit(
    input wire Clock,
    input wire [31:0] A,
    input wire [31:0] B,
    input wire [4:0] FunSel,
    input wire WF,
    output reg [31:0] ALUOut,
    output reg [3:0] FlagsOut // Z|C|N|V
);
    wire [15:0] A_low = A[15:0];
    wire [15:0] B_low = B[15:0];

    reg [16:0] temp_result_16_bit;
    reg [32:0] temp_result_32_bit;
    wire [31:0] b_complement_32_bit;
    assign b_complement_32_bit = ~B + 1;

    wire [15:0] b_complement_16_bit;
    assign b_complement_16_bit = ~B[15:0] + 1;
	
    function [31:0] SIGN_EXTEND;
    input [15:0] value;
    begin
	SIGN_EXTEND = {{16{value[15]}}, value[15:0]};
    end
    endfunction
	

    // ALU i≈ülemleri (hesaplamalar)
    always @(*) begin
        if (!WF)
            ALUOut = ALUOut;
        else
		begin
		case (FunSel)
		//16-bit operations, using the last 16 bits of A and B
		// Directly assign A or B
		5'b00000: ALUOut <= SIGN_EXTEND(A_low); 
		5'b00001: ALUOut <= SIGN_EXTEND(B_low);
		// not A or not B
		5'b00010: ALUOut <= SIGN_EXTEND(~A_low); 
		5'b00011: ALUOut <= SIGN_EXTEND(~B_low); 
		// A + B , A + B + carry, A - B
		5'b00100: 
		begin
	    	temp_result_16_bit = {1'b0, A_low} + {1'b0, B_low}; 
	    	ALUOut <= SIGN_EXTEND(temp_result_16_bit[15:0]); 
		end
		5'b00101: 
		begin
	    	temp_result_16_bit = {1'b0, A_low} + {1'b0, B_low} + FlagsOut[2];
	    	ALUOut <= SIGN_EXTEND(temp_result_16_bit[15:0]); 
	    	end
		5'b00110: 
		begin
	    	temp_result_16_bit = {1'b0, A_low} + {1'b0, b_complement_16_bit}; 
	    	ALUOut <= SIGN_EXTEND(temp_result_16_bit[15:0]);
		end
		// A & B, A | B, A ^ B, ~(A & B)
		5'b00111: ALUOut <= SIGN_EXTEND(A_low & B_low);
		5'b01000: ALUOut <= SIGN_EXTEND(A_low | B_low);
		5'b01001: ALUOut <= SIGN_EXTEND(A_low ^ B_low);
		5'b01010: ALUOut <= SIGN_EXTEND((~{A_low & B_low})); 
		// LSL A, LSR A, ASR A, CSL A, CSR A
	    	5'b01011: ALUOut <= SIGN_EXTEND(({A_low[14:0], 1'b0}));
	    	5'b01100: ALUOut <= SIGN_EXTEND(({1'b0, A_low[15:1]}));
	    	5'b01101: ALUOut <= SIGN_EXTEND(({A_low[15], A_low[15:1]}));
	    	5'b01110: ALUOut <= SIGN_EXTEND(({A_low[14:0], FlagsOut[2]}));
	    	5'b01111: ALUOut <= SIGN_EXTEND(({FlagsOut[2], A_low[15:1]}));
		// 32-bit operations
		// Directly assign A or B
		5'b10000: ALUOut <= A;
		5'b10001: ALUOut <= B;
		// not A or not B
		5'b10010: ALUOut <= ~A;
		5'b10011: ALUOut <= ~B;
		// A + B , A + B + carry, A - B
		5'b10100:begin
		    temp_result_32_bit={1'b0,A}+{1'b0,B}; 
		    ALUOut<=temp_result_32_bit[31:0]; 
		end
		5'b10101:begin
		    temp_result_32_bit={1'b0,A}+{1'b0,B}+FlagsOut[2]; 
		    ALUOut<=temp_result_32_bit[31:0]; 
		end
		5'b10110:begin
		    temp_result_32_bit={1'b0,A}+{1'b0,b_complement_32_bit}; 
		    ALUOut<=temp_result_32_bit[31:0];
		end
		// A & B, A | B, A ^ B, ~(A & B)
		5'b10111: ALUOut <= A & B;
		5'b11000: ALUOut <= A | B;
		5'b11001: ALUOut <= A ^ B;
		5'b11010: ALUOut <= ~(A & B);
		// LSL A, LSR A, ASR A, CSL A, CSR A
		5'b11011: ALUOut <= A << 1;
		5'b11100: ALUOut <= A >> 1;
		5'b11101: ALUOut <= $signed(A) >>> 1; 
		5'b11110: ALUOut <= {A[30:0], FlagsOut[2]};
		5'b11111: ALUOut <= {FlagsOut[2], A[31:1]};
		default:begin
		ALUOut <= ALUOut;
		 end
		endcase
        end
        
    end

    always @(posedge Clock) begin

        // Zero flag
        FlagsOut[3] <= (ALUOut == 32'b0) ? 1'b1 : 1'b0;

        // Carry flag for 16-bit operations
        if (FunSel[4] == 0) begin
            if (FunSel[3:0] == 4'b0100 || FunSel[3:0] == 4'b0101) // A + B or A + B + Carry
                FlagsOut[2] <= (ALUOut[15:0] < A[15:0] || ALUOut[15:0] < B[15:0]);
            else if (FunSel[3:0] == 4'b0110) // A - B
                FlagsOut[2] <= (A[15:0] < B[15:0]);
            else if (FunSel[3:0] == 4'b1011 || FunSel[3:0] == 4'b1110) // LSL A or CSL A
                FlagsOut[2] <= (A[15] == 1);
            else if (FunSel[3:0] == 4'b1100 || FunSel[3:0] == 4'b1111) // LSR A or CSR A
                FlagsOut[2] <= (A[0] == 1);
            else FlagsOut[2] <= 1'b0;
        end else begin // Carry flag for 32-bit operations
            if (FunSel[3:0] == 4'b0100 || FunSel[3:0] == 4'b0101) // A + B or A + B + Carry
                FlagsOut[2] <= (ALUOut < A || ALUOut < B);
            else if (FunSel[3:0] == 4'b0110) // A - B
                FlagsOut[2] <= (A < B);
            else if (FunSel[3:0] == 4'b1011 || FunSel[3:0] == 4'b1110) // LSL A or CSL A
                FlagsOut[2] <= (A[31] == 1);
            else if (FunSel[3:0] == 4'b1100 || FunSel[3:0] == 4'b1111) // LSR A or CSR A
                FlagsOut[2] <= (A[0] == 1);
            else FlagsOut[2] <= 1'b0;
        end

        // Negative flag
        FlagsOut[1] <= (ALUOut[31] == 1) ? 1'b1 : 1'b0;

        // Overflow flag
        if (FunSel == 5'b00100 || FunSel == 5'b00101 || FunSel == 5'b00110)
            FlagsOut[0] <= (A[15] & B[15] & ~ALUOut[15]) || (~A[15] & ~B[15] & ALUOut[15]); 
        else if (FunSel == 5'b10100 || FunSel == 5'b10101 || FunSel == 5'b10110)
            FlagsOut[0] <= (A[31] & B[31] & ~ALUOut[31]) || (~A[31] & ~B[31] & ALUOut[31]); 
        else 
            FlagsOut[0] <= 1'b0;


    end

endmodule 
