{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741308756460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741308756460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 06 20:52:36 2025 " "Processing started: Thu Mar 06 20:52:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741308756460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308756460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_LM -c CPU_LM " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_LM -c CPU_LM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308756460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741308757056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741308757056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BEHAVIOR " "Found design unit 1: ALU-BEHAVIOR" {  } { { "ALU.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766756 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_REGISTRADORES-BEHAVIOR " "Found design unit 1: BANCO_REGISTRADORES-BEHAVIOR" {  } { { "BANCO_REGISTRADORES.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/BANCO_REGISTRADORES.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766772 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_REGISTRADORES " "Found entity 1: BANCO_REGISTRADORES" {  } { { "BANCO_REGISTRADORES.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/BANCO_REGISTRADORES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_helper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_helper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRANCH_HELPER-BEHAVIOR " "Found design unit 1: BRANCH_HELPER-BEHAVIOR" {  } { { "BRANCH_HELPER.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/BRANCH_HELPER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766772 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_HELPER " "Found entity 1: BRANCH_HELPER" {  } { { "BRANCH_HELPER.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/BRANCH_HELPER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR_SINCRONO-BEHAVIOR " "Found design unit 1: CONTADOR_SINCRONO-BEHAVIOR" {  } { { "CONTADOR_SINCRONO.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CONTADOR_SINCRONO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766772 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_SINCRONO " "Found entity 1: CONTADOR_SINCRONO" {  } { { "CONTADOR_SINCRONO.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CONTADOR_SINCRONO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_INSTRUCAO-BEHAVIOR " "Found design unit 1: DIV_INSTRUCAO-BEHAVIOR" {  } { { "DIV_INSTRUCAO.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/DIV_INSTRUCAO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766787 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_INSTRUCAO " "Found entity 1: DIV_INSTRUCAO" {  } { { "DIV_INSTRUCAO.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/DIV_INSTRUCAO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_2x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_2x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTENSOR_2X8-BEHAVIOR " "Found design unit 1: EXTENSOR_2X8-BEHAVIOR" {  } { { "EXTENSOR_2X8.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/EXTENSOR_2X8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766787 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTENSOR_2X8 " "Found entity 1: EXTENSOR_2X8" {  } { { "EXTENSOR_2X8.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/EXTENSOR_2X8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor_4x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensor_4x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTENSOR_4X8-BEHAVIOR " "Found design unit 1: EXTENSOR_4X8-BEHAVIOR" {  } { { "EXTENSOR_4X8.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/EXTENSOR_4X8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766787 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTENSOR_4X8 " "Found entity 1: EXTENSOR_4X8" {  } { { "EXTENSOR_4X8.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/EXTENSOR_4X8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1-BEHAVIOR " "Found design unit 1: MUX_2X1-BEHAVIOR" {  } { { "MUX_2X1.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/MUX_2X1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766803 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1 " "Found entity 1: MUX_2X1" {  } { { "MUX_2X1.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/MUX_2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-BEHAVIOR " "Found design unit 1: PC-BEHAVIOR" {  } { { "PC.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766803 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BEHAVIOR " "Found design unit 1: RAM-BEHAVIOR" {  } { { "RAM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/RAM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766818 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-BEHAVIOR " "Found design unit 1: ROM-BEHAVIOR" {  } { { "ROM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOMADOR_8BITS-BEHAVIOR " "Found design unit 1: SOMADOR_8BITS-BEHAVIOR" {  } { { "SOMADOR_8BITS.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/SOMADOR_8BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766818 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOMADOR_8BITS " "Found entity 1: SOMADOR_8BITS" {  } { { "SOMADOR_8BITS.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/SOMADOR_8BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRATOR_8BITS-BEHAVIOR " "Found design unit 1: SUBTRATOR_8BITS-BEHAVIOR" {  } { { "SUBTRATOR_8BITS.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/SUBTRATOR_8BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766834 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRATOR_8BITS " "Found entity 1: SUBTRATOR_8BITS" {  } { { "SUBTRATOR_8BITS.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/SUBTRATOR_8BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UNIDADE_DE_CONTROLE-LOGIC " "Found design unit 1: UNIDADE_DE_CONTROLE-LOGIC" {  } { { "UNIDADE_DE_CONTROLE.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/UNIDADE_DE_CONTROLE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766834 ""} { "Info" "ISGN_ENTITY_NAME" "1 UNIDADE_DE_CONTROLE " "Found entity 1: UNIDADE_DE_CONTROLE" {  } { { "UNIDADE_DE_CONTROLE.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/UNIDADE_DE_CONTROLE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_lm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_lm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_LM-BEHAVIOR " "Found design unit 1: CPU_LM-BEHAVIOR" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766834 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_LM " "Found entity 1: CPU_LM" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741308766834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_LM " "Elaborating entity \"CPU_LM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741308766943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_SINCRONO CONTADOR_SINCRONO:COMP_CONTADOR_PC " "Elaborating entity \"CONTADOR_SINCRONO\" for hierarchy \"CONTADOR_SINCRONO:COMP_CONTADOR_PC\"" {  } { { "CPU_LM.vhd" "COMP_CONTADOR_PC" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:COMP_PC " "Elaborating entity \"PC\" for hierarchy \"PC:COMP_PC\"" {  } { { "CPU_LM.vhd" "COMP_PC" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:COMP_ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:COMP_ROM\"" {  } { { "CPU_LM.vhd" "COMP_ROM" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_INSTRUCAO DIV_INSTRUCAO:COMP_DIVISAO_INSTRUCAO " "Elaborating entity \"DIV_INSTRUCAO\" for hierarchy \"DIV_INSTRUCAO:COMP_DIVISAO_INSTRUCAO\"" {  } { { "CPU_LM.vhd" "COMP_DIVISAO_INSTRUCAO" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UNIDADE_DE_CONTROLE UNIDADE_DE_CONTROLE:COMP_UNIDADE_DE_CONTROLE " "Elaborating entity \"UNIDADE_DE_CONTROLE\" for hierarchy \"UNIDADE_DE_CONTROLE:COMP_UNIDADE_DE_CONTROLE\"" {  } { { "CPU_LM.vhd" "COMP_UNIDADE_DE_CONTROLE" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANCO_REGISTRADORES BANCO_REGISTRADORES:COMP_BANCO_REGISTRADORES " "Elaborating entity \"BANCO_REGISTRADORES\" for hierarchy \"BANCO_REGISTRADORES:COMP_BANCO_REGISTRADORES\"" {  } { { "CPU_LM.vhd" "COMP_BANCO_REGISTRADORES" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTENSOR_2X8 EXTENSOR_2X8:COMP_EXTENSOR_2X8 " "Elaborating entity \"EXTENSOR_2X8\" for hierarchy \"EXTENSOR_2X8:COMP_EXTENSOR_2X8\"" {  } { { "CPU_LM.vhd" "COMP_EXTENSOR_2X8" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2X1 MUX_2X1:COMP_MUX_1 " "Elaborating entity \"MUX_2X1\" for hierarchy \"MUX_2X1:COMP_MUX_1\"" {  } { { "CPU_LM.vhd" "COMP_MUX_1" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:COMP_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:COMP_ALU\"" {  } { { "CPU_LM.vhd" "COMP_ALU" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IN_BRANCH_HELPER ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): inferring latch(es) for signal or variable \"IN_BRANCH_HELPER\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IN_BRANCH_HELPER ALU.vhd(68) " "Inferred latch for \"IN_BRANCH_HELPER\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z ALU.vhd(68) " "Inferred latch for \"Z\" at ALU.vhd(68)" {  } { { "ALU.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_HELPER ALU:COMP_ALU\|BRANCH_HELPER:BH " "Elaborating entity \"BRANCH_HELPER\" for hierarchy \"ALU:COMP_ALU\|BRANCH_HELPER:BH\"" {  } { { "ALU.vhd" "BH" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMADOR_8BITS ALU:COMP_ALU\|SOMADOR_8BITS:OP1 " "Elaborating entity \"SOMADOR_8BITS\" for hierarchy \"ALU:COMP_ALU\|SOMADOR_8BITS:OP1\"" {  } { { "ALU.vhd" "OP1" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRATOR_8BITS ALU:COMP_ALU\|SUBTRATOR_8BITS:OP2 " "Elaborating entity \"SUBTRATOR_8BITS\" for hierarchy \"ALU:COMP_ALU\|SUBTRATOR_8BITS:OP2\"" {  } { { "ALU.vhd" "OP2" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/ALU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:COMP_RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:COMP_RAM\"" {  } { { "CPU_LM.vhd" "COMP_RAM" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTENSOR_4X8 EXTENSOR_4X8:COMP_EXTENSOR_4X8 " "Elaborating entity \"EXTENSOR_4X8\" for hierarchy \"EXTENSOR_4X8:COMP_EXTENSOR_4X8\"" {  } { { "CPU_LM.vhd" "COMP_EXTENSOR_4X8" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308766990 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BANCO_REGISTRADORES:COMP_BANCO_REGISTRADORES\|MEM_BANCO_REG " "RAM logic \"BANCO_REGISTRADORES:COMP_BANCO_REGISTRADORES\|MEM_BANCO_REG\" is uninferred due to inappropriate RAM size" {  } { { "BANCO_REGISTRADORES.vhd" "MEM_BANCO_REG" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/BANCO_REGISTRADORES.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1741308767272 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1741308767272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[0\] VCC " "Pin \"ROM_OUT\[0\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[1\] VCC " "Pin \"ROM_OUT\[1\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[2\] VCC " "Pin \"ROM_OUT\[2\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[3\] VCC " "Pin \"ROM_OUT\[3\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[4\] VCC " "Pin \"ROM_OUT\[4\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[5\] VCC " "Pin \"ROM_OUT\[5\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[6\] VCC " "Pin \"ROM_OUT\[6\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROM_OUT\[7\] VCC " "Pin \"ROM_OUT\[7\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ROM_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE_OUT\[0\] VCC " "Pin \"OPCODE_OUT\[0\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|OPCODE_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE_OUT\[1\] VCC " "Pin \"OPCODE_OUT\[1\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|OPCODE_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE_OUT\[2\] VCC " "Pin \"OPCODE_OUT\[2\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|OPCODE_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE_OUT\[3\] VCC " "Pin \"OPCODE_OUT\[3\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|OPCODE_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[0\] VCC " "Pin \"RS_OUT\[0\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RS_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RS_OUT\[1\] VCC " "Pin \"RS_OUT\[1\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RS_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[0\] VCC " "Pin \"RT_OUT\[0\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RT_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RT_OUT\[1\] VCC " "Pin \"RT_OUT\[1\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RT_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_OUT\[0\] VCC " "Pin \"ADDRESS_OUT\[0\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ADDRESS_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_OUT\[1\] VCC " "Pin \"ADDRESS_OUT\[1\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ADDRESS_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_OUT\[2\] VCC " "Pin \"ADDRESS_OUT\[2\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ADDRESS_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDRESS_OUT\[3\] VCC " "Pin \"ADDRESS_OUT\[3\]\" is stuck at VCC" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ADDRESS_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[0\] GND " "Pin \"R_A_OUT\[0\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[1\] GND " "Pin \"R_A_OUT\[1\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[2\] GND " "Pin \"R_A_OUT\[2\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[3\] GND " "Pin \"R_A_OUT\[3\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[4\] GND " "Pin \"R_A_OUT\[4\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[5\] GND " "Pin \"R_A_OUT\[5\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[6\] GND " "Pin \"R_A_OUT\[6\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_A_OUT\[7\] GND " "Pin \"R_A_OUT\[7\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_A_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[0\] GND " "Pin \"R_B_OUT\[0\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[1\] GND " "Pin \"R_B_OUT\[1\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[2\] GND " "Pin \"R_B_OUT\[2\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[3\] GND " "Pin \"R_B_OUT\[3\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[4\] GND " "Pin \"R_B_OUT\[4\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[5\] GND " "Pin \"R_B_OUT\[5\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[6\] GND " "Pin \"R_B_OUT\[6\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_B_OUT\[7\] GND " "Pin \"R_B_OUT\[7\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|R_B_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[0\] GND " "Pin \"ALU_RESULT_OUT\[0\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[1\] GND " "Pin \"ALU_RESULT_OUT\[1\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[2\] GND " "Pin \"ALU_RESULT_OUT\[2\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[3\] GND " "Pin \"ALU_RESULT_OUT\[3\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[4\] GND " "Pin \"ALU_RESULT_OUT\[4\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[5\] GND " "Pin \"ALU_RESULT_OUT\[5\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[6\] GND " "Pin \"ALU_RESULT_OUT\[6\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_RESULT_OUT\[7\] GND " "Pin \"ALU_RESULT_OUT\[7\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_RESULT_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OVERFLOW_OUT GND " "Pin \"ALU_OVERFLOW_OUT\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|ALU_OVERFLOW_OUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[0\] GND " "Pin \"RAM_OUT\[0\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[1\] GND " "Pin \"RAM_OUT\[1\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[2\] GND " "Pin \"RAM_OUT\[2\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[3\] GND " "Pin \"RAM_OUT\[3\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[4\] GND " "Pin \"RAM_OUT\[4\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[5\] GND " "Pin \"RAM_OUT\[5\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[6\] GND " "Pin \"RAM_OUT\[6\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_OUT\[7\] GND " "Pin \"RAM_OUT\[7\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|RAM_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[0\] GND " "Pin \"MUX_2_OUT\[0\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[1\] GND " "Pin \"MUX_2_OUT\[1\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[2\] GND " "Pin \"MUX_2_OUT\[2\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[3\] GND " "Pin \"MUX_2_OUT\[3\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[4\] GND " "Pin \"MUX_2_OUT\[4\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[5\] GND " "Pin \"MUX_2_OUT\[5\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[6\] GND " "Pin \"MUX_2_OUT\[6\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MUX_2_OUT\[7\] GND " "Pin \"MUX_2_OUT\[7\]\" is stuck at GND" {  } { { "CPU_LM.vhd" "" { Text "C:/Users/marcus/Documents/UFRR/disciplinas/AOC 2024-2025/Projeto final/Processador_LM/CPU_LM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741308767443 "|CPU_LM|MUX_2_OUT[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741308767443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741308767521 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741308767680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741308767836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741308767836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741308767867 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741308767867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741308767867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741308767867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741308767899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 06 20:52:47 2025 " "Processing ended: Thu Mar 06 20:52:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741308767899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741308767899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741308767899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741308767899 ""}
