/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*
 * SPDX-License-Identifier: MIT
 * Copyright (c) Huawei Technologies Co., Ltd. 2026-2026. All rights reserved.
 * Description: grouped_matmul_swiglu_quant_v2_layered_utils header file
 * Create: 2026-09-20
 * Note:
 * History: 2026-09-20 port from cam_async repository
 */

/*!
 * \file grouped_matmul_swiglu_quant_v2_utils.h
 * \brief
 */

#ifndef OP_KERNEL_GROUPED_MATMUL_DEQUANT_SWIGLU_QUANT_V2_LAYERED_UTILS_H
#define OP_KERNEL_GROUPED_MATMUL_DEQUANT_SWIGLU_QUANT_V2_LAYERED_UTILS_H

#include "layered/layered_tensor_addr.h"

// A8W4 MSD scenario
#if defined(ORIG_DTYPE_X) && defined(DT_INT8) && ORIG_DTYPE_X == DT_INT8 && defined(ORIG_DTYPE_ALL_WEIGHT) &&        \
    defined(DT_INT4) && ORIG_DTYPE_ALL_WEIGHT == DT_INT4
#define GMM_SWIGLU_QUANT_V2_A8W4_MSD
using DTYPE_X_A8W4_MSD = AscendC::int4b_t;
// A4W4 scenario
#elif defined(ORIG_DTYPE_X) && defined(DT_INT4) && ORIG_DTYPE_X == DT_INT4 && defined(ORIG_DTYPE_ALL_WEIGHT) &&      \
    defined(DT_INT4) && ORIG_DTYPE_ALL_WEIGHT == DT_INT4
#define GMM_SWIGLU_QUANT_V2_A4W4
// A8W8 scenario
#elif defined(ORIG_DTYPE_X) && defined(DT_INT8) && ORIG_DTYPE_X == DT_INT8 && defined(ORIG_DTYPE_ALL_WEIGHT) &&      \
    defined(DT_INT8) && ORIG_DTYPE_ALL_WEIGHT == DT_INT8
#define GMM_SWIGLU_QUANT_V2_A8W8
#endif // scenario dispatch

#if defined(FORMAT_ALL_WEIGHT) && FORMAT_ALL_WEIGHT == FORMAT_FRACTAL_NZ
constexpr CubeFormat wFormat = CubeFormat::NZ;
#elif defined(FORMAT_ALL_WEIGHT) && FORMAT_ALL_WEIGHT == FORMAT_ND
constexpr CubeFormat wFormat = CubeFormat::ND;
#endif // weight format dispatch

namespace GroupedMatmulDequantSwigluQuant {
using namespace AscendC;

constexpr uint32_t UB_BLOCK_UNIT_SIZE = 32;
constexpr uint32_t FLOAT_UB_BLOCK_UNIT_SIZE = 8;
constexpr uint32_t VEC_LEN_ONCE_REPEAT_ELE = 64;
constexpr uint32_t VEC_LEN_ONCE_REPEAT_BLOCK = 8;
constexpr uint32_t FP32_LEN_64_REPEAT = 4096;
constexpr uint32_t REPEAT_64 = 64;
constexpr uint32_t REPEAT_8 = 8;
constexpr uint32_t BISECT = 2;
constexpr uint32_t MOD_32_MASK = 0x1F;
constexpr uint32_t MOD_16_MASK = 0x0F;
constexpr uint32_t ALIGN_8_ELE = 8;
constexpr uint32_t ALIGN_16_ELE = 16;
constexpr uint32_t NUM_2 = 2;
constexpr int64_t SWIGLU_REDUCE_FACTOR = 2;
constexpr int64_t DOUBLE_BUFFER = 2;
constexpr int64_t DOUBLE_ROW = 2;
constexpr int64_t SIZE_OF_HALF_2 = 2;
constexpr uint8_t NUM_8 = 8;
constexpr float QUANT_SCALE_INT8 = 127.0f;

constexpr MatmulConfig matmulCFGUnitFlag{false, false, true, 0, 0, 0, false, false, false, false,
                                         false, 0,     0,    0, 0, 0, 0,     0,     false};
constexpr MatmulConfig NZ_CFG_MDL = GetMDLConfig(false, false, 0, true, false, false, false);
constexpr MatmulConfig CUSTOM_CFG_MDL = GetMDLConfig(false, false, 0, true, false, false, true);

template <class AT_, class BT_, class CT_, class BiasT_, const MatmulConfig &MMCFG_> struct MMImplType {
    using AT = AT_;
    using BT = BT_;
    using CT = CT_;
    using BiasT = BiasT_;
    using MT = matmul::MatmulImpl<AT, BT, CT, BiasT, MMCFG_>;
};

template <class AT_, class BT_, class CT_> struct MMImplTypeCustom {
    using AT = AT_;
    using BT = BT_;
    using CT = CT_;
    // bias unused; kept for the higher-order template parameter list
    using BiasT = MatmulType<AscendC::TPosition::GM, CubeFormat::ND, int32_t>;
    using MT = matmul::MatmulImpl<AT, BT, CT, BiasT, CUSTOM_CFG_MDL>;
};

struct MNConfig {
    uint32_t m = 0;
    uint32_t k = 0;
    uint32_t n = 0;
    uint32_t baseM = 0;
    uint32_t baseN = 0;
    uint32_t baseK = 0;
    uint32_t mIdx = 0;
    uint32_t nIdx = 0;
    uint32_t blockDimM = 0;
    uint32_t blockDimN = 0;
    uint32_t singleM = 0;
    uint32_t singleN = 0;
    uint64_t wBaseOffset = 0;
    uint64_t mAxisBaseOffset = 0;
    uint64_t nAxisBaseOffset = 0;
    uint64_t xBaseOffset = 0;
    uint64_t yBaseOffset = 0;
    uint64_t wOutOffset = 0;
    uint64_t workspaceOffset = 0;
};

struct VecConfig {
    int64_t M = 0;
    int64_t usedCoreNum = 0;
    int64_t startOffset = 0;
    int64_t curOffset = 0;
    int64_t startIdx = 0;
    int64_t curIdx = 0;
    int64_t taskNum = 0;
    int64_t curGroupIdx = 0;
    int64_t outLoopNum = 0;
    int64_t innerLoopNum = 0;
    int64_t tailLoopNum = 0;
    int64_t nextUpdateInterVal = 0;
};

struct WorkSpaceSplitConfig {
    int64_t M = 0;
    int64_t loopCount = 0;
    int64_t leftMatrixStartIndex = 0;
    int64_t rightMatrixExpertStartIndex = 0;
    int64_t rightMatrixExpertNextStartIndex = 0;
    int64_t rightMatrixExpertEndIndex = 0;
    int64_t notLastTaskSize = 0;
    int64_t lastLoopTaskSize = 0;
    bool isLastLoop = false;
};

struct GMAddrParams {
    // input GM tensors
    GM_ADDR xGM;                     // left matrix
    GM_ADDR weightGM;                // right matrix (all-layer TensorList descriptor)
    GM_ADDR weightScaleGM;           // weight scale (all-layer TensorList descriptor)
    GM_ADDR xScaleGM;                // activation scale
    GM_ADDR weightAuxiliaryMatrixGM; // weight assist matrix (all-layer TensorList descriptor)
    GM_ADDR groupListGM;             // group list
    GM_ADDR smoothScaleGM;           // smooth scaling factor
    // layered: current layer index (read from layer_index at Init, selects the layer slot)
    int64_t curLayer = 0;
    // output GM tensors
    GM_ADDR yGM;      // quantized output matrix
    GM_ADDR yScaleGM; // output scale vector
    // workspace GM Tensor
    GM_ADDR workSpaceGM; // left-matrix preprocessed data (double workspace) + mid-stage results (double workspace)
    int64_t workSpaceOffset1;
    int64_t workSpaceOffset2;
    int64_t workSpaceOffset3;
};

template <uint32_t base, typename T = uint32_t> __aicore__ inline auto AlignUp(T a) -> T
{
    if (unlikely(base == 0)) {
        return a;
    }
    return (a + base - 1) / base * base;
}

template <typename T> __aicore__ inline auto AlignUp(T a, T base) -> T
{
    if (unlikely(base == 0)) {
        return a;
    }
    return (a + base - 1) / base * base;
}

template <> __aicore__ inline uint32_t AlignUp<4, uint32_t>(uint32_t a)
{
    // to be Multiple of 4, result should be in a format of b(xxxx,x100).
    // This means last two bits should be zero, requiring that
    // result = num & b(1111,1100) = num & (~3).
    // &(~3) operator may reduces num into the range [num, num - 3].
    // As the result should be no less than a (result >= a), it means num - 3 >= a in the worst case.
    // In this case, num >= a+3. On the other hand, num should also be less then a+4, otherwise,
    // the result will not be least multiple of 4 for 3. In other cases like [num, num - 2],
    // num = a + 3 also satisfies the goal condition.
    return (a + 3) & ~3; // & ~3: set last two bits of (a+3) to be zero
}

template <> __aicore__ inline uint32_t AlignUp<8, uint32_t>(uint32_t a)
{
    // In general, if we want to get the least multiple of b (b is the power of 2) for a,
    // it comes to a conclusion from the above comment: result = (a + (b - 1)) & (~b)
    return (a + 7) & ~7; // & ~7: set last four bits of (a+7) to be zero
}

template <> __aicore__ inline uint32_t AlignUp<16, uint32_t>(uint32_t a)
{
    // In general, if we want to get the least multiple of b (b is the power of 2) for a,
    // it comes to a conclusion from the above comment: result = (a + (b - 1)) & (~b)
    return (a + 15) & ~15; // & ~15: set last four bits of (a+15) to be zero
}

template <> __aicore__ inline uint32_t AlignUp<32, uint32_t>(uint32_t a)
{
    // refer to the above comments.
    return (a + 31) & ~31; // & ~31: set last five bits of (a+31) to be zero}
}

__aicore__ inline void ReduceMaxSmall(const LocalTensor<float> &dstLocal, const LocalTensor<float> &workLocal,
                                      const LocalTensor<float> &srcLocal, uint32_t count)
{
    /**
     * @brief ReduceMaxSmall only supports count < 4096.
     */
    uint32_t repeat = count / VEC_LEN_ONCE_REPEAT_ELE;
    uint32_t tailNum = count % VEC_LEN_ONCE_REPEAT_ELE;
    if (likely(repeat > 0)) {
        WholeReduceMax(workLocal, srcLocal, VEC_LEN_ONCE_REPEAT_ELE, repeat, 1, 1, VEC_LEN_ONCE_REPEAT_BLOCK,
                       ReduceOrder::ORDER_ONLY_VALUE);
        PipeBarrier<PIPE_V>();
    }
    if (unlikely(tailNum != 0)) {
        WholeReduceMax(workLocal[repeat], srcLocal[count - tailNum], tailNum, 1, 1, 1, VEC_LEN_ONCE_REPEAT_BLOCK,
                       ReduceOrder::ORDER_ONLY_VALUE);
        PipeBarrier<PIPE_V>();
        repeat += 1;
    }
    WholeReduceMax(dstLocal, workLocal, repeat, 1, 1, 1, VEC_LEN_ONCE_REPEAT_BLOCK, ReduceOrder::ORDER_ONLY_VALUE);
}

__aicore__ inline void ReduceMaxTemplate(const LocalTensor<float> &dstLocal, const LocalTensor<float> &workLocal,
                                         const LocalTensor<float> &srcLocal, const LocalTensor<float> &resTmpLocal,
                                         uint32_t count)
{
    /**
     * @brief The operator supports N (word-vector dim) in [32, 10240]; the count argument here is in [16, 5120].
     * @param [in] count: supported range [1, 8192].
     */
    if (count <= FP32_LEN_64_REPEAT) {
        ReduceMaxSmall(dstLocal, workLocal, srcLocal, count);
        PipeBarrier<PIPE_V>();
    } else {
        BlockReduceMax(workLocal, srcLocal, REPEAT_64, VEC_LEN_ONCE_REPEAT_ELE, 1, 1, VEC_LEN_ONCE_REPEAT_BLOCK);
        PipeBarrier<PIPE_V>();

        BlockReduceMax(workLocal, workLocal, REPEAT_8, VEC_LEN_ONCE_REPEAT_ELE, 1, 1, VEC_LEN_ONCE_REPEAT_BLOCK);
        PipeBarrier<PIPE_V>();

        WholeReduceMax(resTmpLocal, workLocal, VEC_LEN_ONCE_REPEAT_ELE, 1, 1, 1, VEC_LEN_ONCE_REPEAT_BLOCK,
                       ReduceOrder::ORDER_ONLY_VALUE);
        PipeBarrier<PIPE_V>();

        ReduceMaxSmall(dstLocal, workLocal, srcLocal[FP32_LEN_64_REPEAT], count - FP32_LEN_64_REPEAT);
        PipeBarrier<PIPE_V>();

        const BinaryRepeatParams repeatParams = {1, 1, 1, NUM_8, NUM_8, NUM_8};
        Max(dstLocal, dstLocal, resTmpLocal, 1, 1, repeatParams);
    }
}

__aicore__ inline void CastFp32ToInt8Template(LocalTensor<int8_t> &dstLocal, LocalTensor<float> &srcLocal,
                                              LocalTensor<int8_t> &oneBlockWorkspace, int32_t dstOffset,
                                              int32_t srcOffset, int32_t count)
{
    Cast(srcLocal[srcOffset].ReinterpretCast<half>(), srcLocal[srcOffset], RoundMode::CAST_RINT, count);
    PipeBarrier<PIPE_V>();
    if ((dstOffset & MOD_32_MASK) == 0) {
        Cast(dstLocal[dstOffset], srcLocal[srcOffset].ReinterpretCast<half>(), RoundMode::CAST_RINT, count);
    } else if ((dstOffset & MOD_16_MASK) == 0) {
        Cast(dstLocal[dstOffset + ALIGN_16_ELE], srcLocal[srcOffset + ALIGN_8_ELE].ReinterpretCast<half>(),
             RoundMode::CAST_RINT, count - ALIGN_16_ELE);
        PipeBarrier<PIPE_V>();
        Cast(oneBlockWorkspace, srcLocal[srcOffset].ReinterpretCast<half>(), RoundMode::CAST_RINT, ALIGN_16_ELE);
        PipeBarrier<PIPE_ALL>();
        for (int32_t i = 0; i < ALIGN_16_ELE; i++) {
            int8_t temp = oneBlockWorkspace.GetValue(i);
            dstLocal.SetValue(dstOffset + i, temp);
        }
        PipeBarrier<PIPE_ALL>();
    }
}

template <typename T> __aicore__ inline __gm__ T *GetTensorAddr(uint16_t index, GM_ADDR tensorPtr)
{
    __gm__ uint64_t *dataAddr = reinterpret_cast<__gm__ uint64_t *>(tensorPtr);
    uint64_t tensorPtrOffset = *dataAddr;

    __gm__ uint64_t *retPtr = dataAddr + (tensorPtrOffset >> 3);
    return reinterpret_cast<__gm__ T *>(*(retPtr + index));
}

// layered: GetLayerTensorAddr comes from the shared layered/layered_tensor_addr.h
} // namespace GroupedMatmulDequantSwigluQuant

#endif