
---------- Begin Simulation Statistics ----------
host_inst_rate                                 156785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 327876                       # Number of bytes of host memory used
host_seconds                                   127.56                       # Real time elapsed on the host
host_tick_rate                              267210802                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034086                       # Number of seconds simulated
sim_ticks                                 34086281500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5492724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 36019.719208                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30805.382322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5042427                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16219571500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               450297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            125270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10012581000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059174                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325027                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63374.863238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61511.936125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1259890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13583007688                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.145384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              214328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            74586                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8595800978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139742                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50586.795541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.658980                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13949                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    705635211                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6966942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44841.194942                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40037.915562                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6302317                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29802579188                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095397                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                664625                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             199856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18608381978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           464769                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996682                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002791                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.601934                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.857993                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6966942                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44841.194942                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40037.915562                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6302317                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29802579188                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095397                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               664625                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            199856                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18608381978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          464769                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384513                       # number of replacements
system.cpu.dcache.sampled_refs                 385537                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.173533                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6422653                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501860225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145162                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13277644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14389.303060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11417.157107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13236464                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      592551500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41180                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1079                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    457828000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40100                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 330.078153                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13277644                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14389.303060                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11417.157107                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13236464                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       592551500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003101                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41180                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1079                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    457828000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40100                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435791                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.125017                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13277644                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14389.303060                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11417.157107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13236464                       # number of overall hits
system.cpu.icache.overall_miss_latency      592551500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003101                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41180                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1079                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    457828000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  39870                       # number of replacements
system.cpu.icache.sampled_refs                  40101                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.125017                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13236464                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53951.299498                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4146804782                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 76862                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    65257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     62146.764226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 46613.263902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         7651                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3580026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.882756                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      57606                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     187                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2676487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.879890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 57419                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     360381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       61163.173765                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  45452.747721                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         240328                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7342822500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.333128                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       120053                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       280                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5443966500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.332348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  119772                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   80287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62807.552879                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47158.624684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5042629998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     80287                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3786224500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                80287                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.796994                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425638                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        61482.103355                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   45828.814669                       # average overall mshr miss latency
system.l2.demand_hits                          247979                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10922849000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.417395                       # miss rate for demand accesses
system.l2.demand_misses                        177659                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        467                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8120453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.416295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   177191                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.450594                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.236978                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7382.536214                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3882.647162                       # Average occupied blocks per context
system.l2.overall_accesses                     425638                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       61482.103355                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  48286.216978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         247979                       # number of overall hits
system.l2.overall_miss_latency            10922849000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.417395                       # miss rate for overall accesses
system.l2.overall_misses                       177659                       # number of overall misses
system.l2.overall_mshr_hits                       467                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       12267258282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.596876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  254053                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.370521                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         28479                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        49015                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       224130                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           171446                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3667                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         191903                       # number of replacements
system.l2.sampled_refs                         203349                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11265.183376                       # Cycle average of tags in use
system.l2.total_refs                           365417                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            68591                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44616520                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2458983                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3270357                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       293408                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3269723                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3854141                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         174352                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       312472                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17197223                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.618762                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.508437                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12914508     75.10%     75.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2117732     12.31%     87.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       807936      4.70%     92.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       421807      2.45%     94.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       264890      1.54%     96.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       144533      0.84%     96.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       133454      0.78%     97.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        79891      0.46%     98.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       312472      1.82%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17197223                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       293199                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13240464                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.355604                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.355604                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4667180                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       399195                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28192223                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7241233                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5192266                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1976260                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          671                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        96543                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4722658                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4563345                       # DTB hits
system.switch_cpus_1.dtb.data_misses           159313                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3817686                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3663001                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154685                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        904972                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            900344                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4628                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3854141                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3225040                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8757142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        77835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29693320                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        533696                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.163616                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3225040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2633335                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.260539                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19173483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.548666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.759243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13641445     71.15%     71.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         483491      2.52%     73.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         290138      1.51%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         462318      2.41%     77.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1336302      6.97%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         259113      1.35%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         253892      1.32%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         495798      2.59%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1950986     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19173483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4382560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2050616                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1534560                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.655079                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4723673                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           904972                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12888295                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14789147                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735655                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9481338                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.627828                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15007228                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       341082                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2833552                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5722640                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       416440                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1814046                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24650320                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3818701                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       401338                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15431079                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       124266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6444                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1976260                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       165381                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       270468                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       113425                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19671                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3363403                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1052712                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19671                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        61724                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       279358                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.424520                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.424520                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10387318     65.61%     65.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        48172      0.30%     65.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       231771      1.46%     67.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7227      0.05%     67.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       204812      1.29%     68.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19561      0.12%     68.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65323      0.41%     69.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3943990     24.91%     94.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       924244      5.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15832418                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       152336                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009622                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        24170     15.87%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           55      0.04%     15.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           21      0.01%     15.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           50      0.03%     15.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73013     47.93%     63.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        49776     32.68%     96.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5251      3.45%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19173483                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.825746                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.355764                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12009095     62.63%     62.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2989544     15.59%     78.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1744502      9.10%     87.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1125035      5.87%     93.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       773456      4.03%     97.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       335718      1.75%     98.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       171648      0.90%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19417      0.10%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5068      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19173483                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.672117                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23115760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15832418                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12808792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        24049                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11267976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3225104                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3225040                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2397988                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       826771                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5722640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1814046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23556043                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3865210                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       354254                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7561307                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       406359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        15397                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35115296                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27248481                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20217357                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4968831                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1976260                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       801874                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12212750                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1954388                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 95421                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
