5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd generate3.vcd -o generate3.cdd -v generate3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" generate3.v 1 27 1
2 1 21 8000c 1 3d 5002 0 0 1 26 2 $u1
1 mod 0 80000 1 0 31 0 32 17 0 0 0 0 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" generate3.v 0 19 1
3 1 main.$u1 "main.$u1" generate3.v 0 25 1
2 2 22 7000a 1 0 21004 0 0 1 16 0
2 3 22 10003 0 1 1410 0 0 1 9 a.x
2 4 22 1000a 1 37 16 2 3
2 5 23 20003 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 6 23 10003 2 2c 900a 5 0 32 26 aa aa aa aa aa aa aa aa
2 7 24 7000a 1 0 21008 0 0 1 20 1
2 8 24 10003 0 1 1410 0 0 1 9 a.x
2 9 24 1000a 1 37 1a 7 8
4 9 0 0 0
4 6 0 9 0
4 4 11 6 6
3 0 foo "main.a" generate3.v 31 35 1
1 x 33 830004 1 0 0 0 1 25 102
