0.6
2017.4
Dec 15 2017
21:07:18
C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_delay_2/synth/func/xsim/project_tb_func_synth.vhd,1520518558,vhdl,,,,project_reti_logiche,,,,,,,,
C:/Progetto_Reti_Logiche/test_bench/testbench2_delay.vhd,1520423631,vhdl,,,,project_tb,,,,,,,,
