19:30:32 INFO  : Registering command handlers for SDK TCF services
19:30:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA_EGR680\seven_seg_ip\seven_seg_ip.sdk\temp_xsdb_launch_script.tcl
19:30:35 INFO  : XSCT server has started successfully.
19:30:40 INFO  : Successfully done setting XSCT server connection channel  
19:30:40 INFO  : Processing command line option -hwspec C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper.hdf.
19:30:40 INFO  : Successfully done setting SDK workspace  
19:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A" && level==0} -index 1' command is executed.
19:34:44 INFO  : 'fpga -state' command is executed.
19:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DFA8A' is selected.
19:34:45 INFO  : 'jtag frequency' command is executed.
19:34:45 INFO  : Sourcing of 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:45 INFO  : Context for 'APU' is selected.
19:34:45 INFO  : Hardware design information is loaded from 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:34:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:45 INFO  : Context for 'APU' is selected.
19:34:45 INFO  : 'stop' command is executed.
19:34:46 INFO  : 'ps7_init' command is executed.
19:34:46 INFO  : 'ps7_post_config' command is executed.
19:34:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:47 INFO  : The application 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/seven_seg1/Debug/seven_seg1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
loadhw -hw C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
dow C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/seven_seg1/Debug/seven_seg1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:47 INFO  : Memory regions updated for context APU
19:34:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:48 INFO  : 'con' command is executed.
19:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
con
----------------End of Script----------------

19:34:48 INFO  : Launch script is exported to file 'C:\FPGA_EGR680\seven_seg_ip\seven_seg_ip.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_seven_seg1.elf_on_local.tcl'
19:36:16 INFO  : Disconnected from the channel tcfchan#1.
19:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A" && level==0} -index 1' command is executed.
19:36:30 INFO  : 'fpga -state' command is executed.
19:36:48 INFO  : Memory regions updated for context APU
19:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A" && level==0} -index 1' command is executed.
19:37:05 INFO  : 'fpga -state' command is executed.
19:37:09 INFO  : Memory regions updated for context APU
19:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A" && level==0} -index 1' command is executed.
19:37:18 INFO  : FPGA configured successfully with bitstream "C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
19:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A" && level==0} -index 1' command is executed.
19:37:26 INFO  : 'fpga -state' command is executed.
19:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:37:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A6DFA8A' is selected.
19:37:27 INFO  : 'jtag frequency' command is executed.
19:37:27 INFO  : Sourcing of 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:37:27 INFO  : Context for 'APU' is selected.
19:37:27 INFO  : Hardware design information is loaded from 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:37:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:37:27 INFO  : Context for 'APU' is selected.
19:37:27 INFO  : 'stop' command is executed.
19:37:28 INFO  : 'ps7_init' command is executed.
19:37:28 INFO  : 'ps7_post_config' command is executed.
19:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:28 INFO  : The application 'C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/seven_seg1/Debug/seven_seg1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:37:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:37:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
loadhw -hw C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
dow C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/seven_seg1/Debug/seven_seg1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:37:28 INFO  : Memory regions updated for context APU
19:37:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:37:28 INFO  : 'con' command is executed.
19:37:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A6DFA8A"} -index 0
con
----------------End of Script----------------

19:37:28 INFO  : Launch script is exported to file 'C:\FPGA_EGR680\seven_seg_ip\seven_seg_ip.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_seven_seg1.elf_on_local.tcl'
19:46:11 INFO  : Disconnected from the channel tcfchan#2.
20:07:33 INFO  : Registering command handlers for SDK TCF services
20:07:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA_EGR680\seven_seg_ip\seven_seg_ip.sdk\temp_xsdb_launch_script.tcl
20:07:36 INFO  : XSCT server has started successfully.
20:07:44 INFO  : Processing command line option -hwspec C:/FPGA_EGR680/seven_seg_ip/seven_seg_ip.sdk/system_wrapper.hdf.
20:07:44 INFO  : Successfully done setting XSCT server connection channel  
20:07:44 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
20:07:44 INFO  : Successfully done setting SDK workspace  
