// Seed: 3398052511
macromodule module_0 (
    id_1
);
  output wire id_1;
  assign module_1.id_12 = 0;
  wand id_2;
  supply0 id_3 = id_2 - 1, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_12;
  wire id_13;
  wire id_14;
  assign id_13 = ~id_12;
  wire id_15;
  initial begin : LABEL_0
    return id_9;
  end
  module_0 modCall_1 (id_8);
endmodule
