
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (5 6)  (143 535)  (143 535)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g0_7
 (7 6)  (145 535)  (145 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (146 535)  (146 535)  routing T_3_33.span4_horz_r_15 <X> T_3_33.lc_trk_g0_7
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 12)  (213 540)  (213 540)  routing T_4_33.span4_vert_19 <X> T_4_33.span4_horz_l_15
 (12 12)  (214 540)  (214 540)  routing T_4_33.span4_vert_19 <X> T_4_33.span4_horz_l_15


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 2)  (250 531)  (250 531)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_horz_r_10 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_1 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (292 532)  (292 532)  IOB_0 IO Functioning bit
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (5 8)  (305 536)  (305 536)  routing T_6_33.span4_horz_r_9 <X> T_6_33.lc_trk_g1_1
 (7 8)  (307 536)  (307 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (308 536)  (308 536)  routing T_6_33.span4_horz_r_9 <X> T_6_33.lc_trk_g1_1


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 2)  (360 531)  (360 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (7 2)  (361 531)  (361 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (362 531)  (362 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (11 6)  (375 535)  (375 535)  routing T_7_33.span4_vert_13 <X> T_7_33.span4_horz_l_14
 (12 6)  (376 535)  (376 535)  routing T_7_33.span4_vert_13 <X> T_7_33.span4_horz_l_14
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_3 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (11 2)  (429 531)  (429 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (12 2)  (430 531)  (430 531)  routing T_8_33.span4_vert_7 <X> T_8_33.span4_horz_l_13
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_3 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (6 10)  (414 539)  (414 539)  routing T_8_33.span12_vert_11 <X> T_8_33.lc_trk_g1_3
 (7 10)  (415 539)  (415 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 9)  (550 537)  (550 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (16 9)  (986 537)  (986 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1063 535)  (1063 535)  IO control bit: BIOUP_IE_1

 (0 8)  (1059 536)  (1059 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (17 5)  (1311 533)  (1311 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (16 8)  (1622 536)  (1622 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0
 (3 1)  (819 497)  (819 497)  routing T_16_31.sp12_h_r_0 <X> T_16_31.sp12_v_b_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0
 (3 1)  (985 497)  (985 497)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0


LogicTile_28_31

 (3 2)  (1459 498)  (1459 498)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_h_l_23
 (3 3)  (1459 499)  (1459 499)  routing T_28_31.sp12_h_r_0 <X> T_28_31.sp12_h_l_23


LogicTile_31_31

 (3 2)  (1621 498)  (1621 498)  routing T_31_31.sp12_v_t_23 <X> T_31_31.sp12_h_l_23


IO_Tile_33_31

 (17 2)  (1743 498)  (1743 498)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0



IO_Tile_0_30

 (4 0)  (13 480)  (13 480)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (4 1)  (13 481)  (13 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (6 1)  (11 481)  (11 481)  routing T_0_30.span4_horz_8 <X> T_0_30.lc_trk_g0_0
 (7 1)  (10 481)  (10 481)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_4_30

 (4 10)  (184 490)  (184 490)  routing T_4_30.sp4_h_r_6 <X> T_4_30.sp4_v_t_43
 (5 11)  (185 491)  (185 491)  routing T_4_30.sp4_h_r_6 <X> T_4_30.sp4_v_t_43
 (11 11)  (191 491)  (191 491)  routing T_4_30.sp4_h_r_0 <X> T_4_30.sp4_h_l_45
 (13 11)  (193 491)  (193 491)  routing T_4_30.sp4_h_r_0 <X> T_4_30.sp4_h_l_45


LogicTile_7_30

 (4 2)  (346 482)  (346 482)  routing T_7_30.sp4_v_b_4 <X> T_7_30.sp4_v_t_37
 (6 2)  (348 482)  (348 482)  routing T_7_30.sp4_v_b_4 <X> T_7_30.sp4_v_t_37


RAM_Tile_8_30

 (5 2)  (401 482)  (401 482)  routing T_8_30.sp4_v_b_0 <X> T_8_30.sp4_h_l_37
 (4 11)  (400 491)  (400 491)  routing T_8_30.sp4_v_b_1 <X> T_8_30.sp4_h_l_43


LogicTile_20_30

 (11 4)  (1047 484)  (1047 484)  routing T_20_30.sp4_v_t_44 <X> T_20_30.sp4_v_b_5
 (13 4)  (1049 484)  (1049 484)  routing T_20_30.sp4_v_t_44 <X> T_20_30.sp4_v_b_5


LogicTile_7_29

 (19 4)  (361 468)  (361 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (4 6)  (346 470)  (346 470)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38
 (6 6)  (348 470)  (348 470)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38
 (5 7)  (347 471)  (347 471)  routing T_7_29.sp4_h_r_9 <X> T_7_29.sp4_v_t_38


RAM_Tile_8_29

 (2 8)  (398 472)  (398 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (8 11)  (404 475)  (404 475)  routing T_8_29.sp4_v_b_4 <X> T_8_29.sp4_v_t_42
 (10 11)  (406 475)  (406 475)  routing T_8_29.sp4_v_b_4 <X> T_8_29.sp4_v_t_42


LogicTile_12_29

 (3 3)  (603 467)  (603 467)  routing T_12_29.sp12_v_b_0 <X> T_12_29.sp12_h_l_23


LogicTile_13_29

 (3 0)  (657 464)  (657 464)  routing T_13_29.sp12_h_r_0 <X> T_13_29.sp12_v_b_0
 (3 1)  (657 465)  (657 465)  routing T_13_29.sp12_h_r_0 <X> T_13_29.sp12_v_b_0


LogicTile_15_29

 (11 8)  (773 472)  (773 472)  routing T_15_29.sp4_h_r_3 <X> T_15_29.sp4_v_b_8


LogicTile_16_29

 (19 15)  (835 479)  (835 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_29

 (3 2)  (1309 466)  (1309 466)  routing T_25_29.sp12_v_t_23 <X> T_25_29.sp12_h_l_23


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (4 9)  (13 441)  (13 441)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (6 9)  (11 441)  (11 441)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (12 10)  (192 442)  (192 442)  routing T_4_27.sp4_h_r_5 <X> T_4_27.sp4_h_l_45
 (13 11)  (193 443)  (193 443)  routing T_4_27.sp4_h_r_5 <X> T_4_27.sp4_h_l_45


RAM_Tile_8_27

 (13 7)  (409 439)  (409 439)  routing T_8_27.sp4_v_b_0 <X> T_8_27.sp4_h_l_40


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0
 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


RAM_Tile_8_26

 (7 0)  (403 416)  (403 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 417)  (403 417)  Ram config bit: MEMT_bram_cbit_0

 (28 1)  (424 417)  (424 417)  routing T_8_26.lc_trk_g2_0 <X> T_8_26.input0_0
 (29 1)  (425 417)  (425 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_0 input0_0
 (1 2)  (397 418)  (397 418)  routing T_8_26.glb_netwk_5 <X> T_8_26.wire_bram/ram/WCLK
 (2 2)  (398 418)  (398 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (4 2)  (400 418)  (400 418)  routing T_8_26.sp4_v_b_0 <X> T_8_26.sp4_v_t_37
 (7 2)  (403 418)  (403 418)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (418 418)  (418 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (419 418)  (419 418)  routing T_8_26.sp4_v_t_10 <X> T_8_26.lc_trk_g0_7
 (24 2)  (420 418)  (420 418)  routing T_8_26.sp4_v_t_10 <X> T_8_26.lc_trk_g0_7
 (26 2)  (422 418)  (422 418)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input0_1
 (0 3)  (396 419)  (396 419)  routing T_8_26.glb_netwk_5 <X> T_8_26.wire_bram/ram/WCLK
 (7 3)  (403 419)  (403 419)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (405 419)  (405 419)  routing T_8_26.sp4_v_b_5 <X> T_8_26.sp4_v_t_36
 (10 3)  (406 419)  (406 419)  routing T_8_26.sp4_v_b_5 <X> T_8_26.sp4_v_t_36
 (15 3)  (411 419)  (411 419)  routing T_8_26.sp4_v_b_20 <X> T_8_26.lc_trk_g0_4
 (16 3)  (412 419)  (412 419)  routing T_8_26.sp4_v_b_20 <X> T_8_26.lc_trk_g0_4
 (17 3)  (413 419)  (413 419)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (26 3)  (422 419)  (422 419)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input0_1
 (28 3)  (424 419)  (424 419)  routing T_8_26.lc_trk_g2_7 <X> T_8_26.input0_1
 (29 3)  (425 419)  (425 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_7 input0_1
 (0 4)  (396 420)  (396 420)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 4)  (397 420)  (397 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 420)  (403 420)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (22 4)  (418 420)  (418 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (419 420)  (419 420)  routing T_8_26.sp4_v_b_19 <X> T_8_26.lc_trk_g1_3
 (24 4)  (420 420)  (420 420)  routing T_8_26.sp4_v_b_19 <X> T_8_26.lc_trk_g1_3
 (25 4)  (421 420)  (421 420)  routing T_8_26.bnr_op_2 <X> T_8_26.lc_trk_g1_2
 (26 4)  (422 420)  (422 420)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.input0_2
 (0 5)  (396 421)  (396 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (1 5)  (397 421)  (397 421)  routing T_8_26.lc_trk_g3_3 <X> T_8_26.wire_bram/ram/WCLKE
 (22 5)  (418 421)  (418 421)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (421 421)  (421 421)  routing T_8_26.bnr_op_2 <X> T_8_26.lc_trk_g1_2
 (28 5)  (424 421)  (424 421)  routing T_8_26.lc_trk_g2_4 <X> T_8_26.input0_2
 (29 5)  (425 421)  (425 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (3 6)  (399 422)  (399 422)  routing T_8_26.sp12_v_b_0 <X> T_8_26.sp12_v_t_23
 (7 6)  (403 422)  (403 422)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (28 7)  (424 423)  (424 423)  routing T_8_26.lc_trk_g2_1 <X> T_8_26.input0_3
 (29 7)  (425 423)  (425 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_1 input0_3
 (14 8)  (410 424)  (410 424)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (16 8)  (412 424)  (412 424)  routing T_8_26.sp4_v_b_33 <X> T_8_26.lc_trk_g2_1
 (17 8)  (413 424)  (413 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (414 424)  (414 424)  routing T_8_26.sp4_v_b_33 <X> T_8_26.lc_trk_g2_1
 (21 8)  (417 424)  (417 424)  routing T_8_26.sp4_v_t_14 <X> T_8_26.lc_trk_g2_3
 (22 8)  (418 424)  (418 424)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (419 424)  (419 424)  routing T_8_26.sp4_v_t_14 <X> T_8_26.lc_trk_g2_3
 (26 8)  (422 424)  (422 424)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (27 8)  (423 424)  (423 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_bram/ram/WDATA_3
 (28 8)  (424 424)  (424 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_bram/ram/WDATA_3
 (29 8)  (425 424)  (425 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (426 424)  (426 424)  routing T_8_26.lc_trk_g3_4 <X> T_8_26.wire_bram/ram/WDATA_3
 (39 8)  (435 424)  (435 424)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (14 9)  (410 425)  (410 425)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (15 9)  (411 425)  (411 425)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (16 9)  (412 425)  (412 425)  routing T_8_26.sp4_h_l_29 <X> T_8_26.lc_trk_g2_0
 (17 9)  (413 425)  (413 425)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_29 lc_trk_g2_0
 (18 9)  (414 425)  (414 425)  routing T_8_26.sp4_v_b_33 <X> T_8_26.lc_trk_g2_1
 (26 9)  (422 425)  (422 425)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (27 9)  (423 425)  (423 425)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (28 9)  (424 425)  (424 425)  routing T_8_26.lc_trk_g3_7 <X> T_8_26.input0_4
 (29 9)  (425 425)  (425 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_7 input0_4
 (37 9)  (433 425)  (433 425)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (14 10)  (410 426)  (410 426)  routing T_8_26.sp4_v_b_28 <X> T_8_26.lc_trk_g2_4
 (22 10)  (418 426)  (418 426)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (419 426)  (419 426)  routing T_8_26.sp12_v_t_12 <X> T_8_26.lc_trk_g2_7
 (35 10)  (431 426)  (431 426)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.input2_5
 (16 11)  (412 427)  (412 427)  routing T_8_26.sp4_v_b_28 <X> T_8_26.lc_trk_g2_4
 (17 11)  (413 427)  (413 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 427)  (418 427)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (422 427)  (422 427)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.input0_5
 (28 11)  (424 427)  (424 427)  routing T_8_26.lc_trk_g2_3 <X> T_8_26.input0_5
 (29 11)  (425 427)  (425 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (32 11)  (428 427)  (428 427)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (431 427)  (431 427)  routing T_8_26.lc_trk_g0_7 <X> T_8_26.input2_5
 (21 12)  (417 428)  (417 428)  routing T_8_26.sp4_v_t_22 <X> T_8_26.lc_trk_g3_3
 (22 12)  (418 428)  (418 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 428)  (419 428)  routing T_8_26.sp4_v_t_22 <X> T_8_26.lc_trk_g3_3
 (26 12)  (422 428)  (422 428)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_6
 (21 13)  (417 429)  (417 429)  routing T_8_26.sp4_v_t_22 <X> T_8_26.lc_trk_g3_3
 (22 13)  (418 429)  (418 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (422 429)  (422 429)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_6
 (28 13)  (424 429)  (424 429)  routing T_8_26.lc_trk_g2_6 <X> T_8_26.input0_6
 (29 13)  (425 429)  (425 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (32 13)  (428 429)  (428 429)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_3 input2_6
 (34 13)  (430 429)  (430 429)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.input2_6
 (35 13)  (431 429)  (431 429)  routing T_8_26.lc_trk_g1_3 <X> T_8_26.input2_6
 (1 14)  (397 430)  (397 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (21 14)  (417 430)  (417 430)  routing T_8_26.sp4_v_t_18 <X> T_8_26.lc_trk_g3_7
 (22 14)  (418 430)  (418 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (419 430)  (419 430)  routing T_8_26.sp4_v_t_18 <X> T_8_26.lc_trk_g3_7
 (1 15)  (397 431)  (397 431)  routing T_8_26.lc_trk_g0_4 <X> T_8_26.wire_bram/ram/WE
 (14 15)  (410 431)  (410 431)  routing T_8_26.sp4_r_v_b_44 <X> T_8_26.lc_trk_g3_4
 (17 15)  (413 431)  (413 431)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (422 431)  (422 431)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_7
 (27 15)  (423 431)  (423 431)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_7
 (28 15)  (424 431)  (424 431)  routing T_8_26.lc_trk_g3_2 <X> T_8_26.input0_7
 (29 15)  (425 431)  (425 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_2 input0_7
 (32 15)  (428 431)  (428 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (430 431)  (430 431)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input2_7
 (35 15)  (431 431)  (431 431)  routing T_8_26.lc_trk_g1_2 <X> T_8_26.input2_7


LogicTile_9_26

 (13 7)  (451 423)  (451 423)  routing T_9_26.sp4_v_b_0 <X> T_9_26.sp4_h_l_40


LogicTile_10_26

 (5 4)  (497 420)  (497 420)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_h_r_3
 (4 5)  (496 421)  (496 421)  routing T_10_26.sp4_h_l_37 <X> T_10_26.sp4_h_r_3


LogicTile_12_26

 (3 8)  (603 424)  (603 424)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_v_b_1
 (3 9)  (603 425)  (603 425)  routing T_12_26.sp12_h_r_1 <X> T_12_26.sp12_v_b_1


LogicTile_14_26

 (4 4)  (712 420)  (712 420)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_v_b_3
 (5 5)  (713 421)  (713 421)  routing T_14_26.sp4_h_l_38 <X> T_14_26.sp4_v_b_3


LogicTile_16_26

 (19 4)  (835 420)  (835 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 8)  (835 424)  (835 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_20_26

 (13 4)  (1049 420)  (1049 420)  routing T_20_26.sp4_v_t_40 <X> T_20_26.sp4_v_b_5


LogicTile_24_26

 (3 11)  (1255 427)  (1255 427)  routing T_24_26.sp12_v_b_1 <X> T_24_26.sp12_h_l_22


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_1 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 408)  (11 408)  routing T_0_25.span4_horz_1 <X> T_0_25.lc_trk_g1_1
 (7 8)  (10 408)  (10 408)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 408)  (9 408)  routing T_0_25.span4_horz_1 <X> T_0_25.lc_trk_g1_1


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (8 2)  (188 402)  (188 402)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_36
 (10 2)  (190 402)  (190 402)  routing T_4_25.sp4_h_r_5 <X> T_4_25.sp4_h_l_36


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (26 0)  (422 400)  (422 400)  routing T_8_25.lc_trk_g0_4 <X> T_8_25.input0_0
 (7 1)  (403 401)  (403 401)  Ram config bit: MEMB_Power_Up_Control

 (29 1)  (425 401)  (425 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_4 input0_0
 (1 2)  (397 402)  (397 402)  routing T_8_25.glb_netwk_5 <X> T_8_25.wire_bram/ram/RCLK
 (2 2)  (398 402)  (398 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (14 2)  (410 402)  (410 402)  routing T_8_25.bnr_op_4 <X> T_8_25.lc_trk_g0_4
 (17 2)  (413 402)  (413 402)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (414 402)  (414 402)  routing T_8_25.bnr_op_5 <X> T_8_25.lc_trk_g0_5
 (0 3)  (396 403)  (396 403)  routing T_8_25.glb_netwk_5 <X> T_8_25.wire_bram/ram/RCLK
 (14 3)  (410 403)  (410 403)  routing T_8_25.bnr_op_4 <X> T_8_25.lc_trk_g0_4
 (17 3)  (413 403)  (413 403)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (414 403)  (414 403)  routing T_8_25.bnr_op_5 <X> T_8_25.lc_trk_g0_5
 (27 3)  (423 403)  (423 403)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.input0_1
 (28 3)  (424 403)  (424 403)  routing T_8_25.lc_trk_g3_0 <X> T_8_25.input0_1
 (29 3)  (425 403)  (425 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (21 4)  (417 404)  (417 404)  routing T_8_25.bnr_op_3 <X> T_8_25.lc_trk_g1_3
 (22 4)  (418 404)  (418 404)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (17 5)  (413 405)  (413 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (417 405)  (417 405)  routing T_8_25.bnr_op_3 <X> T_8_25.lc_trk_g1_3
 (27 5)  (423 405)  (423 405)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.input0_2
 (28 5)  (424 405)  (424 405)  routing T_8_25.lc_trk_g3_1 <X> T_8_25.input0_2
 (29 5)  (425 405)  (425 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (12 6)  (408 406)  (408 406)  routing T_8_25.sp4_v_t_40 <X> T_8_25.sp4_h_l_40
 (26 6)  (422 406)  (422 406)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input0_3
 (8 7)  (404 407)  (404 407)  routing T_8_25.sp4_v_b_1 <X> T_8_25.sp4_v_t_41
 (10 7)  (406 407)  (406 407)  routing T_8_25.sp4_v_b_1 <X> T_8_25.sp4_v_t_41
 (11 7)  (407 407)  (407 407)  routing T_8_25.sp4_v_t_40 <X> T_8_25.sp4_h_l_40
 (27 7)  (423 407)  (423 407)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input0_3
 (28 7)  (424 407)  (424 407)  routing T_8_25.lc_trk_g3_4 <X> T_8_25.input0_3
 (29 7)  (425 407)  (425 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (21 8)  (417 408)  (417 408)  routing T_8_25.sp4_v_b_35 <X> T_8_25.lc_trk_g2_3
 (22 8)  (418 408)  (418 408)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_35 lc_trk_g2_3
 (23 8)  (419 408)  (419 408)  routing T_8_25.sp4_v_b_35 <X> T_8_25.lc_trk_g2_3
 (27 8)  (423 408)  (423 408)  routing T_8_25.lc_trk_g1_0 <X> T_8_25.wire_bram/ram/WDATA_11
 (29 8)  (425 408)  (425 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_11
 (38 8)  (434 408)  (434 408)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (40 8)  (436 408)  (436 408)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (21 9)  (417 409)  (417 409)  routing T_8_25.sp4_v_b_35 <X> T_8_25.lc_trk_g2_3
 (22 9)  (418 409)  (418 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (419 409)  (419 409)  routing T_8_25.sp4_v_t_31 <X> T_8_25.lc_trk_g2_2
 (24 9)  (420 409)  (420 409)  routing T_8_25.sp4_v_t_31 <X> T_8_25.lc_trk_g2_2
 (26 9)  (422 409)  (422 409)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.input0_4
 (28 9)  (424 409)  (424 409)  routing T_8_25.lc_trk_g2_2 <X> T_8_25.input0_4
 (29 9)  (425 409)  (425 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_2 input0_4
 (14 10)  (410 410)  (410 410)  routing T_8_25.sp4_v_b_28 <X> T_8_25.lc_trk_g2_4
 (25 10)  (421 410)  (421 410)  routing T_8_25.sp4_v_t_19 <X> T_8_25.lc_trk_g2_6
 (26 10)  (422 410)  (422 410)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_5
 (16 11)  (412 411)  (412 411)  routing T_8_25.sp4_v_b_28 <X> T_8_25.lc_trk_g2_4
 (17 11)  (413 411)  (413 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 11)  (418 411)  (418 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_19 lc_trk_g2_6
 (23 11)  (419 411)  (419 411)  routing T_8_25.sp4_v_t_19 <X> T_8_25.lc_trk_g2_6
 (26 11)  (422 411)  (422 411)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_5
 (27 11)  (423 411)  (423 411)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_5
 (28 11)  (424 411)  (424 411)  routing T_8_25.lc_trk_g3_6 <X> T_8_25.input0_5
 (29 11)  (425 411)  (425 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_6 input0_5
 (32 11)  (428 411)  (428 411)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_3 input2_5
 (33 11)  (429 411)  (429 411)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.input2_5
 (35 11)  (431 411)  (431 411)  routing T_8_25.lc_trk_g2_3 <X> T_8_25.input2_5
 (7 12)  (403 412)  (403 412)  Column buffer control bit: MEMB_colbuf_cntl_5

 (15 12)  (411 412)  (411 412)  routing T_8_25.sp4_v_b_41 <X> T_8_25.lc_trk_g3_1
 (16 12)  (412 412)  (412 412)  routing T_8_25.sp4_v_b_41 <X> T_8_25.lc_trk_g3_1
 (17 12)  (413 412)  (413 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (25 12)  (421 412)  (421 412)  routing T_8_25.rgt_op_2 <X> T_8_25.lc_trk_g3_2
 (35 12)  (431 412)  (431 412)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.input2_6
 (14 13)  (410 413)  (410 413)  routing T_8_25.sp12_v_b_16 <X> T_8_25.lc_trk_g3_0
 (16 13)  (412 413)  (412 413)  routing T_8_25.sp12_v_b_16 <X> T_8_25.lc_trk_g3_0
 (17 13)  (413 413)  (413 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (418 413)  (418 413)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (420 413)  (420 413)  routing T_8_25.rgt_op_2 <X> T_8_25.lc_trk_g3_2
 (26 13)  (422 413)  (422 413)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.input0_6
 (27 13)  (423 413)  (423 413)  routing T_8_25.lc_trk_g1_3 <X> T_8_25.input0_6
 (29 13)  (425 413)  (425 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_3 input0_6
 (32 13)  (428 413)  (428 413)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (429 413)  (429 413)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.input2_6
 (35 13)  (431 413)  (431 413)  routing T_8_25.lc_trk_g2_6 <X> T_8_25.input2_6
 (0 14)  (396 414)  (396 414)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (1 14)  (397 414)  (397 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (25 14)  (421 414)  (421 414)  routing T_8_25.sp4_v_t_27 <X> T_8_25.lc_trk_g3_6
 (26 14)  (422 414)  (422 414)  routing T_8_25.lc_trk_g0_5 <X> T_8_25.input0_7
 (1 15)  (397 415)  (397 415)  routing T_8_25.lc_trk_g2_4 <X> T_8_25.wire_bram/ram/RE
 (15 15)  (411 415)  (411 415)  routing T_8_25.sp4_v_b_44 <X> T_8_25.lc_trk_g3_4
 (16 15)  (412 415)  (412 415)  routing T_8_25.sp4_v_b_44 <X> T_8_25.lc_trk_g3_4
 (17 15)  (413 415)  (413 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (22 15)  (418 415)  (418 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_t_27 lc_trk_g3_6
 (23 15)  (419 415)  (419 415)  routing T_8_25.sp4_v_t_27 <X> T_8_25.lc_trk_g3_6
 (25 15)  (421 415)  (421 415)  routing T_8_25.sp4_v_t_27 <X> T_8_25.lc_trk_g3_6
 (29 15)  (425 415)  (425 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (32 15)  (428 415)  (428 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (429 415)  (429 415)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input2_7
 (34 15)  (430 415)  (430 415)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input2_7
 (35 15)  (431 415)  (431 415)  routing T_8_25.lc_trk_g3_2 <X> T_8_25.input2_7


LogicTile_9_25

 (16 2)  (454 402)  (454 402)  routing T_9_25.sp12_h_r_13 <X> T_9_25.lc_trk_g0_5
 (17 2)  (455 402)  (455 402)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (28 4)  (466 404)  (466 404)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 404)  (467 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 404)  (468 404)  routing T_9_25.lc_trk_g2_5 <X> T_9_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 404)  (469 404)  routing T_9_25.lc_trk_g0_5 <X> T_9_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 404)  (470 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 404)  (474 404)  LC_2 Logic Functioning bit
 (41 4)  (479 404)  (479 404)  LC_2 Logic Functioning bit
 (43 4)  (481 404)  (481 404)  LC_2 Logic Functioning bit
 (26 5)  (464 405)  (464 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 405)  (465 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 405)  (466 405)  routing T_9_25.lc_trk_g3_3 <X> T_9_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 405)  (467 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 405)  (470 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (471 405)  (471 405)  routing T_9_25.lc_trk_g2_0 <X> T_9_25.input_2_2
 (37 5)  (475 405)  (475 405)  LC_2 Logic Functioning bit
 (41 5)  (479 405)  (479 405)  LC_2 Logic Functioning bit
 (43 5)  (481 405)  (481 405)  LC_2 Logic Functioning bit
 (14 8)  (452 408)  (452 408)  routing T_9_25.sp4_v_b_24 <X> T_9_25.lc_trk_g2_0
 (16 9)  (454 409)  (454 409)  routing T_9_25.sp4_v_b_24 <X> T_9_25.lc_trk_g2_0
 (17 9)  (455 409)  (455 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (16 10)  (454 410)  (454 410)  routing T_9_25.sp12_v_t_10 <X> T_9_25.lc_trk_g2_5
 (17 10)  (455 410)  (455 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 12)  (460 412)  (460 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (459 413)  (459 413)  routing T_9_25.sp4_r_v_b_43 <X> T_9_25.lc_trk_g3_3
 (4 14)  (442 414)  (442 414)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_44
 (6 14)  (444 414)  (444 414)  routing T_9_25.sp4_v_b_1 <X> T_9_25.sp4_v_t_44


LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (9 5)  (771 405)  (771 405)  routing T_15_25.sp4_v_t_45 <X> T_15_25.sp4_v_b_4
 (10 5)  (772 405)  (772 405)  routing T_15_25.sp4_v_t_45 <X> T_15_25.sp4_v_b_4
 (19 9)  (781 409)  (781 409)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (3 11)  (765 411)  (765 411)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_l_22


LogicTile_16_25



LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (7 12)  (241 396)  (241 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_24

 (7 10)  (295 394)  (295 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (295 396)  (295 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_24

 (7 10)  (349 394)  (349 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (349 396)  (349 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24

 (7 0)  (403 384)  (403 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 385)  (403 385)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (397 386)  (397 386)  routing T_8_24.glb_netwk_5 <X> T_8_24.wire_bram/ram/WCLK
 (2 2)  (398 386)  (398 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (403 386)  (403 386)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 387)  (396 387)  routing T_8_24.glb_netwk_5 <X> T_8_24.wire_bram/ram/WCLK
 (7 3)  (403 387)  (403 387)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (397 388)  (397 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 388)  (403 388)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (21 4)  (417 388)  (417 388)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g1_3
 (22 4)  (418 388)  (418 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (419 388)  (419 388)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g1_3
 (0 5)  (396 389)  (396 389)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_bram/ram/WCLKE
 (1 5)  (397 389)  (397 389)  routing T_8_24.lc_trk_g1_3 <X> T_8_24.wire_bram/ram/WCLKE
 (7 5)  (403 389)  (403 389)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (21 5)  (417 389)  (417 389)  routing T_8_24.sp4_v_b_11 <X> T_8_24.lc_trk_g1_3
 (4 6)  (400 390)  (400 390)  routing T_8_24.sp4_h_r_3 <X> T_8_24.sp4_v_t_38
 (7 6)  (403 390)  (403 390)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (5 7)  (401 391)  (401 391)  routing T_8_24.sp4_h_r_3 <X> T_8_24.sp4_v_t_38
 (7 7)  (403 391)  (403 391)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (8 7)  (404 391)  (404 391)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_v_t_41
 (9 7)  (405 391)  (405 391)  routing T_8_24.sp4_h_r_4 <X> T_8_24.sp4_v_t_41
 (15 8)  (411 392)  (411 392)  routing T_8_24.sp4_h_l_20 <X> T_8_24.lc_trk_g2_1
 (16 8)  (412 392)  (412 392)  routing T_8_24.sp4_h_l_20 <X> T_8_24.lc_trk_g2_1
 (17 8)  (413 392)  (413 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (414 392)  (414 392)  routing T_8_24.sp4_h_l_20 <X> T_8_24.lc_trk_g2_1
 (28 8)  (424 392)  (424 392)  routing T_8_24.lc_trk_g2_1 <X> T_8_24.wire_bram/ram/WDATA_3
 (29 8)  (425 392)  (425 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (38 8)  (434 392)  (434 392)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (8 11)  (404 395)  (404 395)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_v_t_42
 (9 11)  (405 395)  (405 395)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_v_t_42
 (10 11)  (406 395)  (406 395)  routing T_8_24.sp4_h_r_1 <X> T_8_24.sp4_v_t_42
 (15 11)  (411 395)  (411 395)  routing T_8_24.sp4_v_t_33 <X> T_8_24.lc_trk_g2_4
 (16 11)  (412 395)  (412 395)  routing T_8_24.sp4_v_t_33 <X> T_8_24.lc_trk_g2_4
 (17 11)  (413 395)  (413 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (7 12)  (403 396)  (403 396)  Column buffer control bit: MEMT_colbuf_cntl_5

 (0 14)  (396 398)  (396 398)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (1 14)  (397 398)  (397 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (4 14)  (400 398)  (400 398)  routing T_8_24.sp4_h_r_9 <X> T_8_24.sp4_v_t_44
 (13 14)  (409 398)  (409 398)  routing T_8_24.sp4_v_b_11 <X> T_8_24.sp4_v_t_46
 (1 15)  (397 399)  (397 399)  routing T_8_24.lc_trk_g2_4 <X> T_8_24.wire_bram/ram/WE
 (5 15)  (401 399)  (401 399)  routing T_8_24.sp4_h_r_9 <X> T_8_24.sp4_v_t_44


LogicTile_9_24

 (14 4)  (452 388)  (452 388)  routing T_9_24.sp12_h_r_0 <X> T_9_24.lc_trk_g1_0
 (25 4)  (463 388)  (463 388)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (14 5)  (452 389)  (452 389)  routing T_9_24.sp12_h_r_0 <X> T_9_24.lc_trk_g1_0
 (15 5)  (453 389)  (453 389)  routing T_9_24.sp12_h_r_0 <X> T_9_24.lc_trk_g1_0
 (17 5)  (455 389)  (455 389)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (460 389)  (460 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (461 389)  (461 389)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (24 5)  (462 389)  (462 389)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (25 5)  (463 389)  (463 389)  routing T_9_24.sp4_h_l_7 <X> T_9_24.lc_trk_g1_2
 (15 6)  (453 390)  (453 390)  routing T_9_24.sp4_h_r_5 <X> T_9_24.lc_trk_g1_5
 (16 6)  (454 390)  (454 390)  routing T_9_24.sp4_h_r_5 <X> T_9_24.lc_trk_g1_5
 (17 6)  (455 390)  (455 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (28 6)  (466 390)  (466 390)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 390)  (467 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 390)  (469 390)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 390)  (470 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 390)  (471 390)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 390)  (472 390)  routing T_9_24.lc_trk_g3_5 <X> T_9_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 390)  (474 390)  LC_3 Logic Functioning bit
 (37 6)  (475 390)  (475 390)  LC_3 Logic Functioning bit
 (38 6)  (476 390)  (476 390)  LC_3 Logic Functioning bit
 (42 6)  (480 390)  (480 390)  LC_3 Logic Functioning bit
 (18 7)  (456 391)  (456 391)  routing T_9_24.sp4_h_r_5 <X> T_9_24.lc_trk_g1_5
 (26 7)  (464 391)  (464 391)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 391)  (465 391)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 391)  (467 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 391)  (468 391)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 391)  (470 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 391)  (471 391)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.input_2_3
 (35 7)  (473 391)  (473 391)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.input_2_3
 (36 7)  (474 391)  (474 391)  LC_3 Logic Functioning bit
 (43 7)  (481 391)  (481 391)  LC_3 Logic Functioning bit
 (51 7)  (489 391)  (489 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (465 392)  (465 392)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 392)  (467 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 392)  (471 392)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 392)  (472 392)  routing T_9_24.lc_trk_g3_0 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 392)  (473 392)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_4
 (36 8)  (474 392)  (474 392)  LC_4 Logic Functioning bit
 (37 8)  (475 392)  (475 392)  LC_4 Logic Functioning bit
 (38 8)  (476 392)  (476 392)  LC_4 Logic Functioning bit
 (42 8)  (480 392)  (480 392)  LC_4 Logic Functioning bit
 (22 9)  (460 393)  (460 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (464 393)  (464 393)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 393)  (466 393)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 393)  (468 393)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 393)  (470 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (471 393)  (471 393)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_4
 (34 9)  (472 393)  (472 393)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_4
 (35 9)  (473 393)  (473 393)  routing T_9_24.lc_trk_g3_7 <X> T_9_24.input_2_4
 (37 9)  (475 393)  (475 393)  LC_4 Logic Functioning bit
 (42 9)  (480 393)  (480 393)  LC_4 Logic Functioning bit
 (51 9)  (489 393)  (489 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (27 10)  (465 394)  (465 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 394)  (467 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 394)  (468 394)  routing T_9_24.lc_trk_g1_5 <X> T_9_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 394)  (470 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 394)  (471 394)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 394)  (474 394)  LC_5 Logic Functioning bit
 (37 10)  (475 394)  (475 394)  LC_5 Logic Functioning bit
 (38 10)  (476 394)  (476 394)  LC_5 Logic Functioning bit
 (42 10)  (480 394)  (480 394)  LC_5 Logic Functioning bit
 (51 10)  (489 394)  (489 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (464 395)  (464 395)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 395)  (465 395)  routing T_9_24.lc_trk_g1_2 <X> T_9_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 395)  (467 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 395)  (469 395)  routing T_9_24.lc_trk_g2_2 <X> T_9_24.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 395)  (470 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (472 395)  (472 395)  routing T_9_24.lc_trk_g1_0 <X> T_9_24.input_2_5
 (36 11)  (474 395)  (474 395)  LC_5 Logic Functioning bit
 (43 11)  (481 395)  (481 395)  LC_5 Logic Functioning bit
 (7 12)  (445 396)  (445 396)  Column buffer control bit: LH_colbuf_cntl_5

 (14 13)  (452 397)  (452 397)  routing T_9_24.sp4_r_v_b_40 <X> T_9_24.lc_trk_g3_0
 (17 13)  (455 397)  (455 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (17 14)  (455 398)  (455 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (459 398)  (459 398)  routing T_9_24.sp4_h_r_39 <X> T_9_24.lc_trk_g3_7
 (22 14)  (460 398)  (460 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 398)  (461 398)  routing T_9_24.sp4_h_r_39 <X> T_9_24.lc_trk_g3_7
 (24 14)  (462 398)  (462 398)  routing T_9_24.sp4_h_r_39 <X> T_9_24.lc_trk_g3_7
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (456 399)  (456 399)  routing T_9_24.sp4_r_v_b_45 <X> T_9_24.lc_trk_g3_5


LogicTile_10_24

 (11 3)  (503 387)  (503 387)  routing T_10_24.sp4_h_r_2 <X> T_10_24.sp4_h_l_39
 (4 10)  (496 394)  (496 394)  routing T_10_24.sp4_v_b_10 <X> T_10_24.sp4_v_t_43
 (6 10)  (498 394)  (498 394)  routing T_10_24.sp4_v_b_10 <X> T_10_24.sp4_v_t_43
 (7 12)  (499 396)  (499 396)  Column buffer control bit: LH_colbuf_cntl_5

 (4 15)  (496 399)  (496 399)  routing T_10_24.sp4_h_r_1 <X> T_10_24.sp4_h_l_44
 (6 15)  (498 399)  (498 399)  routing T_10_24.sp4_h_r_1 <X> T_10_24.sp4_h_l_44
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 12)  (553 396)  (553 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_12_24

 (9 2)  (609 386)  (609 386)  routing T_12_24.sp4_h_r_10 <X> T_12_24.sp4_h_l_36
 (10 2)  (610 386)  (610 386)  routing T_12_24.sp4_h_r_10 <X> T_12_24.sp4_h_l_36
 (5 6)  (605 390)  (605 390)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_38
 (8 6)  (608 390)  (608 390)  routing T_12_24.sp4_h_r_4 <X> T_12_24.sp4_h_l_41
 (4 7)  (604 391)  (604 391)  routing T_12_24.sp4_h_r_0 <X> T_12_24.sp4_h_l_38
 (9 10)  (609 394)  (609 394)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_h_l_42
 (7 12)  (607 396)  (607 396)  Column buffer control bit: LH_colbuf_cntl_5

 (6 15)  (606 399)  (606 399)  routing T_12_24.sp4_h_r_9 <X> T_12_24.sp4_h_l_44


LogicTile_13_24

 (13 7)  (667 391)  (667 391)  routing T_13_24.sp4_v_b_0 <X> T_13_24.sp4_h_l_40
 (7 12)  (661 396)  (661 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (8 2)  (716 386)  (716 386)  routing T_14_24.sp4_h_r_1 <X> T_14_24.sp4_h_l_36
 (13 3)  (721 387)  (721 387)  routing T_14_24.sp4_v_b_9 <X> T_14_24.sp4_h_l_39
 (7 12)  (715 396)  (715 396)  Column buffer control bit: LH_colbuf_cntl_5

 (12 12)  (720 396)  (720 396)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_11
 (11 13)  (719 397)  (719 397)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_11
 (13 13)  (721 397)  (721 397)  routing T_14_24.sp4_v_b_5 <X> T_14_24.sp4_h_r_11
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (15 2)  (777 386)  (777 386)  routing T_15_24.sp4_h_r_13 <X> T_15_24.lc_trk_g0_5
 (16 2)  (778 386)  (778 386)  routing T_15_24.sp4_h_r_13 <X> T_15_24.lc_trk_g0_5
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 386)  (780 386)  routing T_15_24.sp4_h_r_13 <X> T_15_24.lc_trk_g0_5
 (26 4)  (788 388)  (788 388)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 388)  (791 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 388)  (792 388)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 388)  (793 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 388)  (794 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 388)  (795 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 388)  (796 388)  routing T_15_24.lc_trk_g3_4 <X> T_15_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 388)  (798 388)  LC_2 Logic Functioning bit
 (38 4)  (800 388)  (800 388)  LC_2 Logic Functioning bit
 (41 4)  (803 388)  (803 388)  LC_2 Logic Functioning bit
 (43 4)  (805 388)  (805 388)  LC_2 Logic Functioning bit
 (47 4)  (809 388)  (809 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (27 5)  (789 389)  (789 389)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 389)  (790 389)  routing T_15_24.lc_trk_g3_5 <X> T_15_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 389)  (791 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 389)  (798 389)  LC_2 Logic Functioning bit
 (38 5)  (800 389)  (800 389)  LC_2 Logic Functioning bit
 (40 5)  (802 389)  (802 389)  LC_2 Logic Functioning bit
 (42 5)  (804 389)  (804 389)  LC_2 Logic Functioning bit
 (7 12)  (769 396)  (769 396)  Column buffer control bit: LH_colbuf_cntl_5

 (14 14)  (776 398)  (776 398)  routing T_15_24.sp12_v_t_3 <X> T_15_24.lc_trk_g3_4
 (17 14)  (779 398)  (779 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (776 399)  (776 399)  routing T_15_24.sp12_v_t_3 <X> T_15_24.lc_trk_g3_4
 (15 15)  (777 399)  (777 399)  routing T_15_24.sp12_v_t_3 <X> T_15_24.lc_trk_g3_4
 (17 15)  (779 399)  (779 399)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (18 15)  (780 399)  (780 399)  routing T_15_24.sp4_r_v_b_45 <X> T_15_24.lc_trk_g3_5


LogicTile_16_24

 (5 2)  (821 386)  (821 386)  routing T_16_24.sp4_v_b_0 <X> T_16_24.sp4_h_l_37
 (19 2)  (835 386)  (835 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 6)  (825 390)  (825 390)  routing T_16_24.sp4_v_b_4 <X> T_16_24.sp4_h_l_41
 (7 12)  (823 396)  (823 396)  Column buffer control bit: LH_colbuf_cntl_5

 (5 14)  (821 398)  (821 398)  routing T_16_24.sp4_v_b_9 <X> T_16_24.sp4_h_l_44
 (9 14)  (825 398)  (825 398)  routing T_16_24.sp4_v_b_10 <X> T_16_24.sp4_h_l_47
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 12)  (881 396)  (881 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (19 0)  (947 384)  (947 384)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (10 2)  (938 386)  (938 386)  routing T_18_24.sp4_v_b_8 <X> T_18_24.sp4_h_l_36
 (4 3)  (932 387)  (932 387)  routing T_18_24.sp4_v_b_7 <X> T_18_24.sp4_h_l_37
 (11 4)  (939 388)  (939 388)  routing T_18_24.sp4_h_l_46 <X> T_18_24.sp4_v_b_5
 (13 4)  (941 388)  (941 388)  routing T_18_24.sp4_h_l_46 <X> T_18_24.sp4_v_b_5
 (12 5)  (940 389)  (940 389)  routing T_18_24.sp4_h_l_46 <X> T_18_24.sp4_v_b_5
 (7 12)  (935 396)  (935 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (21 0)  (1003 384)  (1003 384)  routing T_19_24.sp4_v_b_3 <X> T_19_24.lc_trk_g0_3
 (22 0)  (1004 384)  (1004 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1005 384)  (1005 384)  routing T_19_24.sp4_v_b_3 <X> T_19_24.lc_trk_g0_3
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_5 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (982 387)  (982 387)  routing T_19_24.glb_netwk_5 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (26 4)  (1008 388)  (1008 388)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 388)  (1010 388)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 388)  (1018 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (40 4)  (1022 388)  (1022 388)  LC_2 Logic Functioning bit
 (41 4)  (1023 388)  (1023 388)  LC_2 Logic Functioning bit
 (42 4)  (1024 388)  (1024 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (45 4)  (1027 388)  (1027 388)  LC_2 Logic Functioning bit
 (52 4)  (1034 388)  (1034 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (1009 389)  (1009 389)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 389)  (1013 389)  routing T_19_24.lc_trk_g0_3 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (38 5)  (1020 389)  (1020 389)  LC_2 Logic Functioning bit
 (40 5)  (1022 389)  (1022 389)  LC_2 Logic Functioning bit
 (42 5)  (1024 389)  (1024 389)  LC_2 Logic Functioning bit
 (44 5)  (1026 389)  (1026 389)  LC_2 Logic Functioning bit
 (16 6)  (998 390)  (998 390)  routing T_19_24.sp4_v_b_5 <X> T_19_24.lc_trk_g1_5
 (17 6)  (999 390)  (999 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 390)  (1000 390)  routing T_19_24.sp4_v_b_5 <X> T_19_24.lc_trk_g1_5
 (15 8)  (997 392)  (997 392)  routing T_19_24.sp12_v_b_1 <X> T_19_24.lc_trk_g2_1
 (17 8)  (999 392)  (999 392)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1000 392)  (1000 392)  routing T_19_24.sp12_v_b_1 <X> T_19_24.lc_trk_g2_1
 (18 9)  (1000 393)  (1000 393)  routing T_19_24.sp12_v_b_1 <X> T_19_24.lc_trk_g2_1
 (19 10)  (1001 394)  (1001 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 12)  (989 396)  (989 396)  Column buffer control bit: LH_colbuf_cntl_5

 (0 14)  (982 398)  (982 398)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 398)  (983 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 399)  (982 399)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (7 12)  (1043 396)  (1043 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (7 12)  (1097 396)  (1097 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (7 12)  (1151 396)  (1151 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (12 4)  (1210 388)  (1210 388)  routing T_23_24.sp4_v_b_5 <X> T_23_24.sp4_h_r_5
 (11 5)  (1209 389)  (1209 389)  routing T_23_24.sp4_v_b_5 <X> T_23_24.sp4_h_r_5
 (7 12)  (1205 396)  (1205 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (12 0)  (1264 384)  (1264 384)  routing T_24_24.sp4_v_b_8 <X> T_24_24.sp4_h_r_2
 (11 1)  (1263 385)  (1263 385)  routing T_24_24.sp4_v_b_8 <X> T_24_24.sp4_h_r_2
 (13 1)  (1265 385)  (1265 385)  routing T_24_24.sp4_v_b_8 <X> T_24_24.sp4_h_r_2
 (7 12)  (1259 396)  (1259 396)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (15 0)  (1321 384)  (1321 384)  routing T_25_24.sp4_v_b_17 <X> T_25_24.lc_trk_g0_1
 (16 0)  (1322 384)  (1322 384)  routing T_25_24.sp4_v_b_17 <X> T_25_24.lc_trk_g0_1
 (17 0)  (1323 384)  (1323 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 385)  (1328 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 385)  (1329 385)  routing T_25_24.sp4_v_t_7 <X> T_25_24.lc_trk_g0_2
 (24 1)  (1330 385)  (1330 385)  routing T_25_24.sp4_v_t_7 <X> T_25_24.lc_trk_g0_2
 (26 1)  (1332 385)  (1332 385)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.input0_0
 (27 1)  (1333 385)  (1333 385)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.input0_0
 (28 1)  (1334 385)  (1334 385)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.input0_0
 (29 1)  (1335 385)  (1335 385)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_5 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 386)  (1322 386)  routing T_25_24.sp4_v_b_13 <X> T_25_24.lc_trk_g0_5
 (17 2)  (1323 386)  (1323 386)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1324 386)  (1324 386)  routing T_25_24.sp4_v_b_13 <X> T_25_24.lc_trk_g0_5
 (21 2)  (1327 386)  (1327 386)  routing T_25_24.sp4_h_l_2 <X> T_25_24.lc_trk_g0_7
 (22 2)  (1328 386)  (1328 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1329 386)  (1329 386)  routing T_25_24.sp4_h_l_2 <X> T_25_24.lc_trk_g0_7
 (24 2)  (1330 386)  (1330 386)  routing T_25_24.sp4_h_l_2 <X> T_25_24.lc_trk_g0_7
 (26 2)  (1332 386)  (1332 386)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.input0_1
 (0 3)  (1306 387)  (1306 387)  routing T_25_24.glb_netwk_5 <X> T_25_24.wire_bram/ram/WCLK
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 387)  (1324 387)  routing T_25_24.sp4_v_b_13 <X> T_25_24.lc_trk_g0_5
 (26 3)  (1332 387)  (1332 387)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.input0_1
 (27 3)  (1333 387)  (1333 387)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.input0_1
 (28 3)  (1334 387)  (1334 387)  routing T_25_24.lc_trk_g3_6 <X> T_25_24.input0_1
 (29 3)  (1335 387)  (1335 387)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_6 input0_1
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (21 4)  (1327 388)  (1327 388)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g1_3
 (22 4)  (1328 388)  (1328 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 388)  (1329 388)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g1_3
 (26 4)  (1332 388)  (1332 388)  routing T_25_24.lc_trk_g1_7 <X> T_25_24.input0_2
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g0_2 <X> T_25_24.wire_bram/ram/WCLKE
 (21 5)  (1327 389)  (1327 389)  routing T_25_24.sp4_v_b_11 <X> T_25_24.lc_trk_g1_3
 (26 5)  (1332 389)  (1332 389)  routing T_25_24.lc_trk_g1_7 <X> T_25_24.input0_2
 (27 5)  (1333 389)  (1333 389)  routing T_25_24.lc_trk_g1_7 <X> T_25_24.input0_2
 (29 5)  (1335 389)  (1335 389)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_7 input0_2
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (15 6)  (1321 390)  (1321 390)  routing T_25_24.sp4_v_t_8 <X> T_25_24.lc_trk_g1_5
 (16 6)  (1322 390)  (1322 390)  routing T_25_24.sp4_v_t_8 <X> T_25_24.lc_trk_g1_5
 (17 6)  (1323 390)  (1323 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (22 6)  (1328 390)  (1328 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_10 lc_trk_g1_7
 (23 6)  (1329 390)  (1329 390)  routing T_25_24.sp4_v_t_10 <X> T_25_24.lc_trk_g1_7
 (24 6)  (1330 390)  (1330 390)  routing T_25_24.sp4_v_t_10 <X> T_25_24.lc_trk_g1_7
 (26 6)  (1332 390)  (1332 390)  routing T_25_24.lc_trk_g0_5 <X> T_25_24.input0_3
 (29 7)  (1335 391)  (1335 391)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_5 input0_3
 (28 8)  (1334 392)  (1334 392)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 392)  (1336 392)  routing T_25_24.lc_trk_g2_5 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 8)  (1345 392)  (1345 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (26 9)  (1332 393)  (1332 393)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.input0_4
 (27 9)  (1333 393)  (1333 393)  routing T_25_24.lc_trk_g1_3 <X> T_25_24.input0_4
 (29 9)  (1335 393)  (1335 393)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (14 10)  (1320 394)  (1320 394)  routing T_25_24.bnl_op_4 <X> T_25_24.lc_trk_g2_4
 (15 10)  (1321 394)  (1321 394)  routing T_25_24.sp4_h_l_16 <X> T_25_24.lc_trk_g2_5
 (16 10)  (1322 394)  (1322 394)  routing T_25_24.sp4_h_l_16 <X> T_25_24.lc_trk_g2_5
 (17 10)  (1323 394)  (1323 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (35 10)  (1341 394)  (1341 394)  routing T_25_24.lc_trk_g0_7 <X> T_25_24.input2_5
 (14 11)  (1320 395)  (1320 395)  routing T_25_24.bnl_op_4 <X> T_25_24.lc_trk_g2_4
 (17 11)  (1323 395)  (1323 395)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (1324 395)  (1324 395)  routing T_25_24.sp4_h_l_16 <X> T_25_24.lc_trk_g2_5
 (29 11)  (1335 395)  (1335 395)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 395)  (1338 395)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 395)  (1341 395)  routing T_25_24.lc_trk_g0_7 <X> T_25_24.input2_5
 (7 12)  (1313 396)  (1313 396)  Column buffer control bit: MEMT_colbuf_cntl_5

 (14 12)  (1320 396)  (1320 396)  routing T_25_24.bnl_op_0 <X> T_25_24.lc_trk_g3_0
 (21 12)  (1327 396)  (1327 396)  routing T_25_24.bnl_op_3 <X> T_25_24.lc_trk_g3_3
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (1331 396)  (1331 396)  routing T_25_24.bnl_op_2 <X> T_25_24.lc_trk_g3_2
 (26 12)  (1332 396)  (1332 396)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.input0_6
 (35 12)  (1341 396)  (1341 396)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.input2_6
 (14 13)  (1320 397)  (1320 397)  routing T_25_24.bnl_op_0 <X> T_25_24.lc_trk_g3_0
 (17 13)  (1323 397)  (1323 397)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (1327 397)  (1327 397)  routing T_25_24.bnl_op_3 <X> T_25_24.lc_trk_g3_3
 (22 13)  (1328 397)  (1328 397)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1331 397)  (1331 397)  routing T_25_24.bnl_op_2 <X> T_25_24.lc_trk_g3_2
 (28 13)  (1334 397)  (1334 397)  routing T_25_24.lc_trk_g2_4 <X> T_25_24.input0_6
 (29 13)  (1335 397)  (1335 397)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_4 input0_6
 (32 13)  (1338 397)  (1338 397)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 397)  (1340 397)  routing T_25_24.lc_trk_g1_5 <X> T_25_24.input2_6
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1331 398)  (1331 398)  routing T_25_24.bnl_op_6 <X> T_25_24.lc_trk_g3_6
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (22 15)  (1328 399)  (1328 399)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1331 399)  (1331 399)  routing T_25_24.bnl_op_6 <X> T_25_24.lc_trk_g3_6
 (27 15)  (1333 399)  (1333 399)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.input0_7
 (28 15)  (1334 399)  (1334 399)  routing T_25_24.lc_trk_g3_0 <X> T_25_24.input0_7
 (29 15)  (1335 399)  (1335 399)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_0 input0_7
 (32 15)  (1338 399)  (1338 399)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 399)  (1339 399)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input2_7
 (34 15)  (1340 399)  (1340 399)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input2_7
 (35 15)  (1341 399)  (1341 399)  routing T_25_24.lc_trk_g3_2 <X> T_25_24.input2_7


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



RAM_Tile_8_23

 (7 1)  (403 369)  (403 369)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 370)  (397 370)  routing T_8_23.glb_netwk_5 <X> T_8_23.wire_bram/ram/RCLK
 (2 2)  (398 370)  (398 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (14 2)  (410 370)  (410 370)  routing T_8_23.sp4_v_b_4 <X> T_8_23.lc_trk_g0_4
 (0 3)  (396 371)  (396 371)  routing T_8_23.glb_netwk_5 <X> T_8_23.wire_bram/ram/RCLK
 (16 3)  (412 371)  (412 371)  routing T_8_23.sp4_v_b_4 <X> T_8_23.lc_trk_g0_4
 (17 3)  (413 371)  (413 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (9 7)  (405 375)  (405 375)  routing T_8_23.sp4_v_b_4 <X> T_8_23.sp4_v_t_41
 (14 7)  (410 375)  (410 375)  routing T_8_23.sp4_r_v_b_28 <X> T_8_23.lc_trk_g1_4
 (17 7)  (413 375)  (413 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 8)  (423 376)  (423 376)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.wire_bram/ram/WDATA_11
 (29 8)  (425 376)  (425 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 376)  (426 376)  routing T_8_23.lc_trk_g1_4 <X> T_8_23.wire_bram/ram/WDATA_11
 (37 8)  (433 376)  (433 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (39 8)  (435 376)  (435 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (4 10)  (400 378)  (400 378)  routing T_8_23.sp4_h_r_6 <X> T_8_23.sp4_v_t_43
 (5 11)  (401 379)  (401 379)  routing T_8_23.sp4_h_r_6 <X> T_8_23.sp4_v_t_43
 (1 14)  (397 382)  (397 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (400 382)  (400 382)  routing T_8_23.sp4_v_b_9 <X> T_8_23.sp4_v_t_44
 (11 14)  (407 382)  (407 382)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_v_t_46
 (13 14)  (409 382)  (409 382)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_v_t_46
 (1 15)  (397 383)  (397 383)  routing T_8_23.lc_trk_g0_4 <X> T_8_23.wire_bram/ram/RE
 (8 15)  (404 383)  (404 383)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_47
 (9 15)  (405 383)  (405 383)  routing T_8_23.sp4_h_r_10 <X> T_8_23.sp4_v_t_47
 (12 15)  (408 383)  (408 383)  routing T_8_23.sp4_h_r_5 <X> T_8_23.sp4_v_t_46


LogicTile_9_23

 (8 0)  (446 368)  (446 368)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_h_r_1
 (9 0)  (447 368)  (447 368)  routing T_9_23.sp4_v_b_1 <X> T_9_23.sp4_h_r_1
 (4 2)  (442 370)  (442 370)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_v_t_37
 (6 2)  (444 370)  (444 370)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_v_t_37
 (4 9)  (442 377)  (442 377)  routing T_9_23.sp4_v_t_36 <X> T_9_23.sp4_h_r_6


LogicTile_10_23

 (13 6)  (505 374)  (505 374)  routing T_10_23.sp4_h_r_5 <X> T_10_23.sp4_v_t_40
 (12 7)  (504 375)  (504 375)  routing T_10_23.sp4_h_r_5 <X> T_10_23.sp4_v_t_40
 (13 10)  (505 378)  (505 378)  routing T_10_23.sp4_v_b_8 <X> T_10_23.sp4_v_t_45
 (12 12)  (504 380)  (504 380)  routing T_10_23.sp4_v_b_5 <X> T_10_23.sp4_h_r_11
 (11 13)  (503 381)  (503 381)  routing T_10_23.sp4_v_b_5 <X> T_10_23.sp4_h_r_11
 (13 13)  (505 381)  (505 381)  routing T_10_23.sp4_v_b_5 <X> T_10_23.sp4_h_r_11


LogicTile_11_23

 (2 0)  (548 368)  (548 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 4)  (549 372)  (549 372)  routing T_11_23.sp12_v_t_23 <X> T_11_23.sp12_h_r_0


LogicTile_12_23

 (12 6)  (612 374)  (612 374)  routing T_12_23.sp4_h_r_2 <X> T_12_23.sp4_h_l_40
 (13 7)  (613 375)  (613 375)  routing T_12_23.sp4_h_r_2 <X> T_12_23.sp4_h_l_40
 (4 11)  (604 379)  (604 379)  routing T_12_23.sp4_v_b_1 <X> T_12_23.sp4_h_l_43
 (8 14)  (608 382)  (608 382)  routing T_12_23.sp4_h_r_2 <X> T_12_23.sp4_h_l_47
 (10 14)  (610 382)  (610 382)  routing T_12_23.sp4_h_r_2 <X> T_12_23.sp4_h_l_47


LogicTile_13_23

 (8 0)  (662 368)  (662 368)  routing T_13_23.sp4_h_l_36 <X> T_13_23.sp4_h_r_1
 (19 0)  (673 368)  (673 368)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 368)  (677 368)  routing T_13_23.sp12_h_r_11 <X> T_13_23.lc_trk_g0_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (11 1)  (665 369)  (665 369)  routing T_13_23.sp4_h_l_43 <X> T_13_23.sp4_h_r_2
 (13 1)  (667 369)  (667 369)  routing T_13_23.sp4_h_l_43 <X> T_13_23.sp4_h_r_2
 (31 1)  (685 369)  (685 369)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 369)  (690 369)  LC_0 Logic Functioning bit
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (38 1)  (692 369)  (692 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (45 1)  (699 369)  (699 369)  LC_0 Logic Functioning bit
 (51 1)  (705 369)  (705 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_5 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (654 371)  (654 371)  routing T_13_23.glb_netwk_5 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (0 4)  (654 372)  (654 372)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (1 4)  (655 372)  (655 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 373)  (655 373)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_7/cen
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 376)  (688 376)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (37 8)  (691 376)  (691 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (39 8)  (693 376)  (693 376)  LC_4 Logic Functioning bit
 (45 8)  (699 376)  (699 376)  LC_4 Logic Functioning bit
 (46 8)  (700 376)  (700 376)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 377)  (677 377)  routing T_13_23.sp4_v_b_42 <X> T_13_23.lc_trk_g2_2
 (24 9)  (678 377)  (678 377)  routing T_13_23.sp4_v_b_42 <X> T_13_23.lc_trk_g2_2
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g3_6 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (37 9)  (691 377)  (691 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (39 9)  (693 377)  (693 377)  LC_4 Logic Functioning bit
 (45 9)  (699 377)  (699 377)  LC_4 Logic Functioning bit
 (0 14)  (654 382)  (654 382)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 382)  (655 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 382)  (679 382)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g3_6
 (0 15)  (654 383)  (654 383)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 383)  (676 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (677 383)  (677 383)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g3_6
 (24 15)  (678 383)  (678 383)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g3_6
 (25 15)  (679 383)  (679 383)  routing T_13_23.sp4_h_r_46 <X> T_13_23.lc_trk_g3_6


LogicTile_14_23

 (12 0)  (720 368)  (720 368)  routing T_14_23.sp4_v_b_8 <X> T_14_23.sp4_h_r_2
 (11 1)  (719 369)  (719 369)  routing T_14_23.sp4_v_b_8 <X> T_14_23.sp4_h_r_2
 (13 1)  (721 369)  (721 369)  routing T_14_23.sp4_v_b_8 <X> T_14_23.sp4_h_r_2
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_5 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (708 371)  (708 371)  routing T_14_23.glb_netwk_5 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (0 4)  (708 372)  (708 372)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 4)  (709 372)  (709 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (712 372)  (712 372)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (6 4)  (714 372)  (714 372)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (0 5)  (708 373)  (708 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 5)  (709 373)  (709 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (5 5)  (713 373)  (713 373)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_3
 (5 8)  (713 376)  (713 376)  routing T_14_23.sp4_v_b_0 <X> T_14_23.sp4_h_r_6
 (12 8)  (720 376)  (720 376)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_r_8
 (4 9)  (712 377)  (712 377)  routing T_14_23.sp4_v_b_0 <X> T_14_23.sp4_h_r_6
 (6 9)  (714 377)  (714 377)  routing T_14_23.sp4_v_b_0 <X> T_14_23.sp4_h_r_6
 (11 9)  (719 377)  (719 377)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_r_8
 (13 9)  (721 377)  (721 377)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_r_8
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (739 380)  (739 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 380)  (741 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 380)  (742 380)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 380)  (744 380)  LC_6 Logic Functioning bit
 (37 12)  (745 380)  (745 380)  LC_6 Logic Functioning bit
 (38 12)  (746 380)  (746 380)  LC_6 Logic Functioning bit
 (39 12)  (747 380)  (747 380)  LC_6 Logic Functioning bit
 (45 12)  (753 380)  (753 380)  LC_6 Logic Functioning bit
 (53 12)  (761 380)  (761 380)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (729 381)  (729 381)  routing T_14_23.sp4_r_v_b_43 <X> T_14_23.lc_trk_g3_3
 (31 13)  (739 381)  (739 381)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 381)  (744 381)  LC_6 Logic Functioning bit
 (37 13)  (745 381)  (745 381)  LC_6 Logic Functioning bit
 (38 13)  (746 381)  (746 381)  LC_6 Logic Functioning bit
 (39 13)  (747 381)  (747 381)  LC_6 Logic Functioning bit
 (45 13)  (753 381)  (753 381)  LC_6 Logic Functioning bit
 (48 13)  (756 381)  (756 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 382)  (708 382)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 382)  (733 382)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g3_6
 (0 15)  (708 383)  (708 383)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 383)  (712 383)  routing T_14_23.sp4_h_r_1 <X> T_14_23.sp4_h_l_44
 (6 15)  (714 383)  (714 383)  routing T_14_23.sp4_h_r_1 <X> T_14_23.sp4_h_l_44
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 383)  (731 383)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g3_6
 (25 15)  (733 383)  (733 383)  routing T_14_23.sp4_v_b_38 <X> T_14_23.lc_trk_g3_6


LogicTile_15_23

 (6 1)  (768 369)  (768 369)  routing T_15_23.sp4_h_l_37 <X> T_15_23.sp4_h_r_0


LogicTile_16_23

 (4 0)  (820 368)  (820 368)  routing T_16_23.sp4_v_t_41 <X> T_16_23.sp4_v_b_0
 (6 0)  (822 368)  (822 368)  routing T_16_23.sp4_v_t_41 <X> T_16_23.sp4_v_b_0
 (13 3)  (829 371)  (829 371)  routing T_16_23.sp4_v_b_9 <X> T_16_23.sp4_h_l_39
 (8 9)  (824 377)  (824 377)  routing T_16_23.sp4_h_r_7 <X> T_16_23.sp4_v_b_7


LogicTile_17_23

 (13 0)  (887 368)  (887 368)  routing T_17_23.sp4_h_l_39 <X> T_17_23.sp4_v_b_2
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (37 0)  (911 368)  (911 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (44 0)  (918 368)  (918 368)  LC_0 Logic Functioning bit
 (12 1)  (886 369)  (886 369)  routing T_17_23.sp4_h_l_39 <X> T_17_23.sp4_v_b_2
 (22 1)  (896 369)  (896 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 369)  (897 369)  routing T_17_23.sp4_v_b_18 <X> T_17_23.lc_trk_g0_2
 (24 1)  (898 369)  (898 369)  routing T_17_23.sp4_v_b_18 <X> T_17_23.lc_trk_g0_2
 (30 1)  (904 369)  (904 369)  routing T_17_23.lc_trk_g2_3 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (40 1)  (914 369)  (914 369)  LC_0 Logic Functioning bit
 (41 1)  (915 369)  (915 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (43 1)  (917 369)  (917 369)  LC_0 Logic Functioning bit
 (49 1)  (923 369)  (923 369)  Carry_In_Mux bit 

 (51 1)  (925 369)  (925 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_5 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (895 370)  (895 370)  routing T_17_23.sp4_v_b_15 <X> T_17_23.lc_trk_g0_7
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (897 370)  (897 370)  routing T_17_23.sp4_v_b_15 <X> T_17_23.lc_trk_g0_7
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 370)  (904 370)  routing T_17_23.lc_trk_g3_5 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (37 2)  (911 370)  (911 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (39 2)  (913 370)  (913 370)  LC_1 Logic Functioning bit
 (44 2)  (918 370)  (918 370)  LC_1 Logic Functioning bit
 (0 3)  (874 371)  (874 371)  routing T_17_23.glb_netwk_5 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (21 3)  (895 371)  (895 371)  routing T_17_23.sp4_v_b_15 <X> T_17_23.lc_trk_g0_7
 (40 3)  (914 371)  (914 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (43 3)  (917 371)  (917 371)  LC_1 Logic Functioning bit
 (51 3)  (925 371)  (925 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (875 372)  (875 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (2 4)  (876 372)  (876 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (883 372)  (883 372)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_h_r_4
 (10 4)  (884 372)  (884 372)  routing T_17_23.sp4_h_l_36 <X> T_17_23.sp4_h_r_4
 (21 4)  (895 372)  (895 372)  routing T_17_23.wire_logic_cluster/lc_3/out <X> T_17_23.lc_trk_g1_3
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (37 4)  (911 372)  (911 372)  LC_2 Logic Functioning bit
 (38 4)  (912 372)  (912 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (44 4)  (918 372)  (918 372)  LC_2 Logic Functioning bit
 (1 5)  (875 373)  (875 373)  routing T_17_23.lc_trk_g0_2 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (30 5)  (904 373)  (904 373)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 373)  (914 373)  LC_2 Logic Functioning bit
 (41 5)  (915 373)  (915 373)  LC_2 Logic Functioning bit
 (42 5)  (916 373)  (916 373)  LC_2 Logic Functioning bit
 (43 5)  (917 373)  (917 373)  LC_2 Logic Functioning bit
 (47 5)  (921 373)  (921 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (27 6)  (901 374)  (901 374)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 374)  (911 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (42 6)  (916 374)  (916 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (53 6)  (927 374)  (927 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (901 375)  (901 375)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 375)  (902 375)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 375)  (907 375)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.input_2_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (43 7)  (917 375)  (917 375)  LC_3 Logic Functioning bit
 (45 7)  (919 375)  (919 375)  LC_3 Logic Functioning bit
 (16 8)  (890 376)  (890 376)  routing T_17_23.sp4_v_b_33 <X> T_17_23.lc_trk_g2_1
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 376)  (892 376)  routing T_17_23.sp4_v_b_33 <X> T_17_23.lc_trk_g2_1
 (21 8)  (895 376)  (895 376)  routing T_17_23.sp4_h_r_43 <X> T_17_23.lc_trk_g2_3
 (22 8)  (896 376)  (896 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 376)  (897 376)  routing T_17_23.sp4_h_r_43 <X> T_17_23.lc_trk_g2_3
 (24 8)  (898 376)  (898 376)  routing T_17_23.sp4_h_r_43 <X> T_17_23.lc_trk_g2_3
 (18 9)  (892 377)  (892 377)  routing T_17_23.sp4_v_b_33 <X> T_17_23.lc_trk_g2_1
 (21 9)  (895 377)  (895 377)  routing T_17_23.sp4_h_r_43 <X> T_17_23.lc_trk_g2_3
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (874 382)  (874 382)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 382)  (889 382)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5
 (16 14)  (890 382)  (890 382)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5
 (17 14)  (891 382)  (891 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (892 382)  (892 382)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5
 (0 15)  (874 383)  (874 383)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 383)  (892 383)  routing T_17_23.sp4_h_r_45 <X> T_17_23.lc_trk_g3_5


LogicTile_18_23

 (11 1)  (939 369)  (939 369)  routing T_18_23.sp4_h_l_43 <X> T_18_23.sp4_h_r_2
 (13 1)  (941 369)  (941 369)  routing T_18_23.sp4_h_l_43 <X> T_18_23.sp4_h_r_2
 (12 4)  (940 372)  (940 372)  routing T_18_23.sp4_h_l_39 <X> T_18_23.sp4_h_r_5
 (13 5)  (941 373)  (941 373)  routing T_18_23.sp4_h_l_39 <X> T_18_23.sp4_h_r_5


LogicTile_19_23

 (4 0)  (986 368)  (986 368)  routing T_19_23.sp4_h_l_37 <X> T_19_23.sp4_v_b_0
 (5 1)  (987 369)  (987 369)  routing T_19_23.sp4_h_l_37 <X> T_19_23.sp4_v_b_0
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_5 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (982 371)  (982 371)  routing T_19_23.glb_netwk_5 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (3 3)  (985 371)  (985 371)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_l_23
 (0 4)  (982 372)  (982 372)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (1 4)  (983 372)  (983 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (3 4)  (985 372)  (985 372)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0
 (0 5)  (982 373)  (982 373)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (1 5)  (983 373)  (983 373)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_7/cen
 (3 5)  (985 373)  (985 373)  routing T_19_23.sp12_v_b_0 <X> T_19_23.sp12_h_r_0
 (31 10)  (1013 378)  (1013 378)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 378)  (1015 378)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (38 10)  (1020 378)  (1020 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (45 10)  (1027 378)  (1027 378)  LC_5 Logic Functioning bit
 (14 11)  (996 379)  (996 379)  routing T_19_23.sp4_h_l_17 <X> T_19_23.lc_trk_g2_4
 (15 11)  (997 379)  (997 379)  routing T_19_23.sp4_h_l_17 <X> T_19_23.lc_trk_g2_4
 (16 11)  (998 379)  (998 379)  routing T_19_23.sp4_h_l_17 <X> T_19_23.lc_trk_g2_4
 (17 11)  (999 379)  (999 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (36 11)  (1018 379)  (1018 379)  LC_5 Logic Functioning bit
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (38 11)  (1020 379)  (1020 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (45 11)  (1027 379)  (1027 379)  LC_5 Logic Functioning bit
 (48 11)  (1030 379)  (1030 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (22 12)  (1004 380)  (1004 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1005 380)  (1005 380)  routing T_19_23.sp4_v_t_30 <X> T_19_23.lc_trk_g3_3
 (24 12)  (1006 380)  (1006 380)  routing T_19_23.sp4_v_t_30 <X> T_19_23.lc_trk_g3_3
 (0 14)  (982 382)  (982 382)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 382)  (983 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 383)  (982 383)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/s_r


LogicTile_22_23

 (11 1)  (1155 369)  (1155 369)  routing T_22_23.sp4_h_l_39 <X> T_22_23.sp4_h_r_2
 (12 8)  (1156 376)  (1156 376)  routing T_22_23.sp4_h_l_40 <X> T_22_23.sp4_h_r_8
 (13 9)  (1157 377)  (1157 377)  routing T_22_23.sp4_h_l_40 <X> T_22_23.sp4_h_r_8


LogicTile_23_23

 (5 0)  (1203 368)  (1203 368)  routing T_23_23.sp4_v_b_0 <X> T_23_23.sp4_h_r_0
 (6 1)  (1204 369)  (1204 369)  routing T_23_23.sp4_v_b_0 <X> T_23_23.sp4_h_r_0


LogicTile_24_23

 (27 0)  (1279 368)  (1279 368)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 368)  (1280 368)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 368)  (1281 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 368)  (1282 368)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 368)  (1283 368)  routing T_24_23.lc_trk_g0_5 <X> T_24_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 368)  (1284 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 368)  (1289 368)  LC_0 Logic Functioning bit
 (39 0)  (1291 368)  (1291 368)  LC_0 Logic Functioning bit
 (22 1)  (1274 369)  (1274 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1275 369)  (1275 369)  routing T_24_23.sp4_v_b_18 <X> T_24_23.lc_trk_g0_2
 (24 1)  (1276 369)  (1276 369)  routing T_24_23.sp4_v_b_18 <X> T_24_23.lc_trk_g0_2
 (27 1)  (1279 369)  (1279 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 369)  (1280 369)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 369)  (1281 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 369)  (1282 369)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 369)  (1284 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1287 369)  (1287 369)  routing T_24_23.lc_trk_g0_2 <X> T_24_23.input_2_0
 (36 1)  (1288 369)  (1288 369)  LC_0 Logic Functioning bit
 (43 1)  (1295 369)  (1295 369)  LC_0 Logic Functioning bit
 (16 2)  (1268 370)  (1268 370)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g0_5
 (17 2)  (1269 370)  (1269 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1270 370)  (1270 370)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g0_5
 (21 2)  (1273 370)  (1273 370)  routing T_24_23.sp4_v_b_7 <X> T_24_23.lc_trk_g0_7
 (22 2)  (1274 370)  (1274 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1275 370)  (1275 370)  routing T_24_23.sp4_v_b_7 <X> T_24_23.lc_trk_g0_7
 (18 3)  (1270 371)  (1270 371)  routing T_24_23.sp4_v_b_13 <X> T_24_23.lc_trk_g0_5
 (22 4)  (1274 372)  (1274 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1275 372)  (1275 372)  routing T_24_23.sp12_h_r_11 <X> T_24_23.lc_trk_g1_3
 (27 4)  (1279 372)  (1279 372)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1280 372)  (1280 372)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 372)  (1281 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 372)  (1283 372)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 372)  (1284 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 372)  (1285 372)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 372)  (1286 372)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (42 4)  (1294 372)  (1294 372)  LC_2 Logic Functioning bit
 (22 5)  (1274 373)  (1274 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1277 373)  (1277 373)  routing T_24_23.sp4_r_v_b_26 <X> T_24_23.lc_trk_g1_2
 (27 5)  (1279 373)  (1279 373)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 373)  (1280 373)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 373)  (1281 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 373)  (1282 373)  routing T_24_23.lc_trk_g3_2 <X> T_24_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 373)  (1283 373)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 373)  (1284 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1285 373)  (1285 373)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.input_2_2
 (35 5)  (1287 373)  (1287 373)  routing T_24_23.lc_trk_g2_2 <X> T_24_23.input_2_2
 (36 5)  (1288 373)  (1288 373)  LC_2 Logic Functioning bit
 (38 5)  (1290 373)  (1290 373)  LC_2 Logic Functioning bit
 (43 5)  (1295 373)  (1295 373)  LC_2 Logic Functioning bit
 (15 6)  (1267 374)  (1267 374)  routing T_24_23.sp4_h_r_13 <X> T_24_23.lc_trk_g1_5
 (16 6)  (1268 374)  (1268 374)  routing T_24_23.sp4_h_r_13 <X> T_24_23.lc_trk_g1_5
 (17 6)  (1269 374)  (1269 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1270 374)  (1270 374)  routing T_24_23.sp4_h_r_13 <X> T_24_23.lc_trk_g1_5
 (26 6)  (1278 374)  (1278 374)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 374)  (1279 374)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 374)  (1280 374)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 374)  (1281 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 374)  (1284 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 374)  (1286 374)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (1289 374)  (1289 374)  LC_3 Logic Functioning bit
 (39 6)  (1291 374)  (1291 374)  LC_3 Logic Functioning bit
 (26 7)  (1278 375)  (1278 375)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 375)  (1279 375)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 375)  (1280 375)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 375)  (1281 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 375)  (1283 375)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 375)  (1284 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1286 375)  (1286 375)  routing T_24_23.lc_trk_g1_2 <X> T_24_23.input_2_3
 (35 7)  (1287 375)  (1287 375)  routing T_24_23.lc_trk_g1_2 <X> T_24_23.input_2_3
 (37 7)  (1289 375)  (1289 375)  LC_3 Logic Functioning bit
 (42 7)  (1294 375)  (1294 375)  LC_3 Logic Functioning bit
 (12 8)  (1264 376)  (1264 376)  routing T_24_23.sp4_v_b_2 <X> T_24_23.sp4_h_r_8
 (27 8)  (1279 376)  (1279 376)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 376)  (1280 376)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 376)  (1281 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 376)  (1282 376)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 376)  (1283 376)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 376)  (1284 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 376)  (1287 376)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.input_2_4
 (37 8)  (1289 376)  (1289 376)  LC_4 Logic Functioning bit
 (39 8)  (1291 376)  (1291 376)  LC_4 Logic Functioning bit
 (11 9)  (1263 377)  (1263 377)  routing T_24_23.sp4_v_b_2 <X> T_24_23.sp4_h_r_8
 (13 9)  (1265 377)  (1265 377)  routing T_24_23.sp4_v_b_2 <X> T_24_23.sp4_h_r_8
 (22 9)  (1274 377)  (1274 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1275 377)  (1275 377)  routing T_24_23.sp4_v_b_42 <X> T_24_23.lc_trk_g2_2
 (24 9)  (1276 377)  (1276 377)  routing T_24_23.sp4_v_b_42 <X> T_24_23.lc_trk_g2_2
 (27 9)  (1279 377)  (1279 377)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 377)  (1280 377)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 377)  (1281 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 377)  (1282 377)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 377)  (1283 377)  routing T_24_23.lc_trk_g0_7 <X> T_24_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 377)  (1284 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1285 377)  (1285 377)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.input_2_4
 (34 9)  (1286 377)  (1286 377)  routing T_24_23.lc_trk_g3_5 <X> T_24_23.input_2_4
 (36 9)  (1288 377)  (1288 377)  LC_4 Logic Functioning bit
 (43 9)  (1295 377)  (1295 377)  LC_4 Logic Functioning bit
 (14 12)  (1266 380)  (1266 380)  routing T_24_23.sp4_h_l_21 <X> T_24_23.lc_trk_g3_0
 (17 12)  (1269 380)  (1269 380)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1270 380)  (1270 380)  routing T_24_23.bnl_op_1 <X> T_24_23.lc_trk_g3_1
 (27 12)  (1279 380)  (1279 380)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 380)  (1280 380)  routing T_24_23.lc_trk_g3_0 <X> T_24_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 380)  (1281 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 380)  (1283 380)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 380)  (1284 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 380)  (1285 380)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 380)  (1286 380)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 380)  (1287 380)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.input_2_6
 (42 12)  (1294 380)  (1294 380)  LC_6 Logic Functioning bit
 (15 13)  (1267 381)  (1267 381)  routing T_24_23.sp4_h_l_21 <X> T_24_23.lc_trk_g3_0
 (16 13)  (1268 381)  (1268 381)  routing T_24_23.sp4_h_l_21 <X> T_24_23.lc_trk_g3_0
 (17 13)  (1269 381)  (1269 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1270 381)  (1270 381)  routing T_24_23.bnl_op_1 <X> T_24_23.lc_trk_g3_1
 (22 13)  (1274 381)  (1274 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 381)  (1275 381)  routing T_24_23.sp4_h_l_15 <X> T_24_23.lc_trk_g3_2
 (24 13)  (1276 381)  (1276 381)  routing T_24_23.sp4_h_l_15 <X> T_24_23.lc_trk_g3_2
 (25 13)  (1277 381)  (1277 381)  routing T_24_23.sp4_h_l_15 <X> T_24_23.lc_trk_g3_2
 (27 13)  (1279 381)  (1279 381)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 381)  (1280 381)  routing T_24_23.lc_trk_g3_1 <X> T_24_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 381)  (1281 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 381)  (1283 381)  routing T_24_23.lc_trk_g3_6 <X> T_24_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 381)  (1284 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1286 381)  (1286 381)  routing T_24_23.lc_trk_g1_5 <X> T_24_23.input_2_6
 (36 13)  (1288 381)  (1288 381)  LC_6 Logic Functioning bit
 (38 13)  (1290 381)  (1290 381)  LC_6 Logic Functioning bit
 (43 13)  (1295 381)  (1295 381)  LC_6 Logic Functioning bit
 (17 14)  (1269 382)  (1269 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 15)  (1274 383)  (1274 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 383)  (1277 383)  routing T_24_23.sp4_r_v_b_46 <X> T_24_23.lc_trk_g3_6


RAM_Tile_25_23

 (16 0)  (1322 368)  (1322 368)  routing T_25_23.sp4_v_b_1 <X> T_25_23.lc_trk_g0_1
 (17 0)  (1323 368)  (1323 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1324 368)  (1324 368)  routing T_25_23.sp4_v_b_1 <X> T_25_23.lc_trk_g0_1
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (19 1)  (1325 369)  (1325 369)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_b_12
 (26 1)  (1332 369)  (1332 369)  routing T_25_23.lc_trk_g1_3 <X> T_25_23.input0_0
 (27 1)  (1333 369)  (1333 369)  routing T_25_23.lc_trk_g1_3 <X> T_25_23.input0_0
 (29 1)  (1335 369)  (1335 369)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_5 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (14 2)  (1320 370)  (1320 370)  routing T_25_23.lft_op_4 <X> T_25_23.lc_trk_g0_4
 (26 2)  (1332 370)  (1332 370)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_1
 (0 3)  (1306 371)  (1306 371)  routing T_25_23.glb_netwk_5 <X> T_25_23.wire_bram/ram/RCLK
 (15 3)  (1321 371)  (1321 371)  routing T_25_23.lft_op_4 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (1332 371)  (1332 371)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_1
 (27 3)  (1333 371)  (1333 371)  routing T_25_23.lc_trk_g1_6 <X> T_25_23.input0_1
 (29 3)  (1335 371)  (1335 371)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_6 input0_1
 (14 4)  (1320 372)  (1320 372)  routing T_25_23.lft_op_0 <X> T_25_23.lc_trk_g1_0
 (21 4)  (1327 372)  (1327 372)  routing T_25_23.lft_op_3 <X> T_25_23.lc_trk_g1_3
 (22 4)  (1328 372)  (1328 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1330 372)  (1330 372)  routing T_25_23.lft_op_3 <X> T_25_23.lc_trk_g1_3
 (25 4)  (1331 372)  (1331 372)  routing T_25_23.lft_op_2 <X> T_25_23.lc_trk_g1_2
 (26 4)  (1332 372)  (1332 372)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input0_2
 (15 5)  (1321 373)  (1321 373)  routing T_25_23.lft_op_0 <X> T_25_23.lc_trk_g1_0
 (17 5)  (1323 373)  (1323 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1328 373)  (1328 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1330 373)  (1330 373)  routing T_25_23.lft_op_2 <X> T_25_23.lc_trk_g1_2
 (26 5)  (1332 373)  (1332 373)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input0_2
 (27 5)  (1333 373)  (1333 373)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input0_2
 (28 5)  (1334 373)  (1334 373)  routing T_25_23.lc_trk_g3_7 <X> T_25_23.input0_2
 (29 5)  (1335 373)  (1335 373)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_7 input0_2
 (15 6)  (1321 374)  (1321 374)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (16 6)  (1322 374)  (1322 374)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (17 6)  (1323 374)  (1323 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 374)  (1324 374)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (25 6)  (1331 374)  (1331 374)  routing T_25_23.lft_op_6 <X> T_25_23.lc_trk_g1_6
 (18 7)  (1324 375)  (1324 375)  routing T_25_23.sp4_h_r_21 <X> T_25_23.lc_trk_g1_5
 (22 7)  (1328 375)  (1328 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1330 375)  (1330 375)  routing T_25_23.lft_op_6 <X> T_25_23.lc_trk_g1_6
 (26 7)  (1332 375)  (1332 375)  routing T_25_23.lc_trk_g3_2 <X> T_25_23.input0_3
 (27 7)  (1333 375)  (1333 375)  routing T_25_23.lc_trk_g3_2 <X> T_25_23.input0_3
 (28 7)  (1334 375)  (1334 375)  routing T_25_23.lc_trk_g3_2 <X> T_25_23.input0_3
 (29 7)  (1335 375)  (1335 375)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_2 input0_3
 (11 8)  (1317 376)  (1317 376)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_v_b_8
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (12 9)  (1318 377)  (1318 377)  routing T_25_23.sp4_v_t_40 <X> T_25_23.sp4_v_b_8
 (27 9)  (1333 377)  (1333 377)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.input0_4
 (28 9)  (1334 377)  (1334 377)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.input0_4
 (29 9)  (1335 377)  (1335 377)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (41 9)  (1347 377)  (1347 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_9
 (25 10)  (1331 378)  (1331 378)  routing T_25_23.bnl_op_6 <X> T_25_23.lc_trk_g2_6
 (26 10)  (1332 378)  (1332 378)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (22 11)  (1328 379)  (1328 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1331 379)  (1331 379)  routing T_25_23.bnl_op_6 <X> T_25_23.lc_trk_g2_6
 (27 11)  (1333 379)  (1333 379)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (28 11)  (1334 379)  (1334 379)  routing T_25_23.lc_trk_g3_4 <X> T_25_23.input0_5
 (29 11)  (1335 379)  (1335 379)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_4 input0_5
 (32 11)  (1338 379)  (1338 379)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g3_0 input2_5
 (33 11)  (1339 379)  (1339 379)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.input2_5
 (34 11)  (1340 379)  (1340 379)  routing T_25_23.lc_trk_g3_0 <X> T_25_23.input2_5
 (14 12)  (1320 380)  (1320 380)  routing T_25_23.bnl_op_0 <X> T_25_23.lc_trk_g3_0
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1324 380)  (1324 380)  routing T_25_23.bnl_op_1 <X> T_25_23.lc_trk_g3_1
 (25 12)  (1331 380)  (1331 380)  routing T_25_23.bnl_op_2 <X> T_25_23.lc_trk_g3_2
 (26 12)  (1332 380)  (1332 380)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.input0_6
 (35 12)  (1341 380)  (1341 380)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input2_6
 (14 13)  (1320 381)  (1320 381)  routing T_25_23.bnl_op_0 <X> T_25_23.lc_trk_g3_0
 (17 13)  (1323 381)  (1323 381)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (1324 381)  (1324 381)  routing T_25_23.bnl_op_1 <X> T_25_23.lc_trk_g3_1
 (22 13)  (1328 381)  (1328 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1331 381)  (1331 381)  routing T_25_23.bnl_op_2 <X> T_25_23.lc_trk_g3_2
 (29 13)  (1335 381)  (1335 381)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_4 input0_6
 (32 13)  (1338 381)  (1338 381)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 381)  (1339 381)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input2_6
 (35 13)  (1341 381)  (1341 381)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.input2_6
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (1320 382)  (1320 382)  routing T_25_23.bnl_op_4 <X> T_25_23.lc_trk_g3_4
 (21 14)  (1327 382)  (1327 382)  routing T_25_23.bnl_op_7 <X> T_25_23.lc_trk_g3_7
 (22 14)  (1328 382)  (1328 382)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/RE
 (14 15)  (1320 383)  (1320 383)  routing T_25_23.bnl_op_4 <X> T_25_23.lc_trk_g3_4
 (17 15)  (1323 383)  (1323 383)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (1327 383)  (1327 383)  routing T_25_23.bnl_op_7 <X> T_25_23.lc_trk_g3_7
 (27 15)  (1333 383)  (1333 383)  routing T_25_23.lc_trk_g1_0 <X> T_25_23.input0_7
 (29 15)  (1335 383)  (1335 383)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_0 input0_7
 (32 15)  (1338 383)  (1338 383)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_2 input2_7
 (34 15)  (1340 383)  (1340 383)  routing T_25_23.lc_trk_g1_2 <X> T_25_23.input2_7
 (35 15)  (1341 383)  (1341 383)  routing T_25_23.lc_trk_g1_2 <X> T_25_23.input2_7


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_5 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (5 12)  (12 364)  (12 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5
 (7 12)  (10 364)  (10 364)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 364)  (9 364)  routing T_0_22.span4_vert_b_13 <X> T_0_22.lc_trk_g1_5


LogicTile_7_22

 (3 6)  (345 358)  (345 358)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_v_t_23
 (3 7)  (345 359)  (345 359)  routing T_7_22.sp12_h_r_0 <X> T_7_22.sp12_v_t_23


RAM_Tile_8_22

 (5 0)  (401 352)  (401 352)  routing T_8_22.sp4_v_t_37 <X> T_8_22.sp4_h_r_0
 (7 0)  (403 352)  (403 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 353)  (403 353)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (397 354)  (397 354)  routing T_8_22.glb_netwk_5 <X> T_8_22.wire_bram/ram/WCLK
 (2 2)  (398 354)  (398 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (403 354)  (403 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 355)  (396 355)  routing T_8_22.glb_netwk_5 <X> T_8_22.wire_bram/ram/WCLK
 (7 3)  (403 355)  (403 355)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 356)  (396 356)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 4)  (397 356)  (397 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 356)  (403 356)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (0 5)  (396 357)  (396 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (1 5)  (397 357)  (397 357)  routing T_8_22.lc_trk_g3_3 <X> T_8_22.wire_bram/ram/WCLKE
 (7 5)  (403 357)  (403 357)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 358)  (403 358)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (15 6)  (411 358)  (411 358)  routing T_8_22.sp4_h_r_13 <X> T_8_22.lc_trk_g1_5
 (16 6)  (412 358)  (412 358)  routing T_8_22.sp4_h_r_13 <X> T_8_22.lc_trk_g1_5
 (17 6)  (413 358)  (413 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (414 358)  (414 358)  routing T_8_22.sp4_h_r_13 <X> T_8_22.lc_trk_g1_5
 (7 7)  (403 359)  (403 359)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (5 8)  (401 360)  (401 360)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_h_r_6
 (27 8)  (423 360)  (423 360)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_bram/ram/WDATA_3
 (28 8)  (424 360)  (424 360)  routing T_8_22.lc_trk_g3_0 <X> T_8_22.wire_bram/ram/WDATA_3
 (29 8)  (425 360)  (425 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (37 8)  (433 360)  (433 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (38 8)  (434 360)  (434 360)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (4 9)  (400 361)  (400 361)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_h_r_6
 (6 9)  (402 361)  (402 361)  routing T_8_22.sp4_v_b_0 <X> T_8_22.sp4_h_r_6
 (21 12)  (417 364)  (417 364)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g3_3
 (22 12)  (418 364)  (418 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 364)  (419 364)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g3_3
 (14 13)  (410 365)  (410 365)  routing T_8_22.sp4_r_v_b_40 <X> T_8_22.lc_trk_g3_0
 (17 13)  (413 365)  (413 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (417 365)  (417 365)  routing T_8_22.sp4_v_t_22 <X> T_8_22.lc_trk_g3_3
 (1 14)  (397 366)  (397 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 367)  (396 367)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WE
 (1 15)  (397 367)  (397 367)  routing T_8_22.lc_trk_g1_5 <X> T_8_22.wire_bram/ram/WE


LogicTile_9_22

 (1 2)  (439 354)  (439 354)  routing T_9_22.glb_netwk_5 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (2 2)  (440 354)  (440 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (452 354)  (452 354)  routing T_9_22.wire_logic_cluster/lc_4/out <X> T_9_22.lc_trk_g0_4
 (15 2)  (453 354)  (453 354)  routing T_9_22.sp4_v_b_21 <X> T_9_22.lc_trk_g0_5
 (16 2)  (454 354)  (454 354)  routing T_9_22.sp4_v_b_21 <X> T_9_22.lc_trk_g0_5
 (17 2)  (455 354)  (455 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (459 354)  (459 354)  routing T_9_22.bnr_op_7 <X> T_9_22.lc_trk_g0_7
 (22 2)  (460 354)  (460 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (438 355)  (438 355)  routing T_9_22.glb_netwk_5 <X> T_9_22.wire_logic_cluster/lc_7/clk
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (459 355)  (459 355)  routing T_9_22.bnr_op_7 <X> T_9_22.lc_trk_g0_7
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 360)  (468 360)  routing T_9_22.lc_trk_g0_5 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (479 360)  (479 360)  LC_4 Logic Functioning bit
 (43 8)  (481 360)  (481 360)  LC_4 Logic Functioning bit
 (45 8)  (483 360)  (483 360)  LC_4 Logic Functioning bit
 (47 8)  (485 360)  (485 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g0_7 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (475 361)  (475 361)  LC_4 Logic Functioning bit
 (39 9)  (477 361)  (477 361)  LC_4 Logic Functioning bit
 (40 9)  (478 361)  (478 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit


LogicTile_11_22

 (5 2)  (551 354)  (551 354)  routing T_11_22.sp4_h_r_9 <X> T_11_22.sp4_h_l_37
 (4 3)  (550 355)  (550 355)  routing T_11_22.sp4_h_r_9 <X> T_11_22.sp4_h_l_37


LogicTile_12_22

 (5 4)  (605 356)  (605 356)  routing T_12_22.sp4_h_l_37 <X> T_12_22.sp4_h_r_3
 (4 5)  (604 357)  (604 357)  routing T_12_22.sp4_h_l_37 <X> T_12_22.sp4_h_r_3
 (6 8)  (606 360)  (606 360)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_v_b_6
 (12 9)  (612 361)  (612 361)  routing T_12_22.sp4_h_r_8 <X> T_12_22.sp4_v_b_8
 (5 12)  (605 364)  (605 364)  routing T_12_22.sp4_h_l_43 <X> T_12_22.sp4_h_r_9
 (4 13)  (604 365)  (604 365)  routing T_12_22.sp4_h_l_43 <X> T_12_22.sp4_h_r_9


LogicTile_13_22

 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (679 354)  (679 354)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g0_6
 (0 3)  (654 355)  (654 355)  routing T_13_22.glb_netwk_5 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (22 3)  (676 355)  (676 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 355)  (677 355)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g0_6
 (24 3)  (678 355)  (678 355)  routing T_13_22.sp4_h_r_14 <X> T_13_22.lc_trk_g0_6
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 356)  (677 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (24 4)  (678 356)  (678 356)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (0 5)  (654 357)  (654 357)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (21 5)  (675 357)  (675 357)  routing T_13_22.sp4_h_r_3 <X> T_13_22.lc_trk_g1_3
 (19 6)  (673 358)  (673 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (38 10)  (692 362)  (692 362)  LC_5 Logic Functioning bit
 (39 10)  (693 362)  (693 362)  LC_5 Logic Functioning bit
 (45 10)  (699 362)  (699 362)  LC_5 Logic Functioning bit
 (46 10)  (700 362)  (700 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (705 362)  (705 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (662 363)  (662 363)  routing T_13_22.sp4_h_r_1 <X> T_13_22.sp4_v_t_42
 (9 11)  (663 363)  (663 363)  routing T_13_22.sp4_h_r_1 <X> T_13_22.sp4_v_t_42
 (10 11)  (664 363)  (664 363)  routing T_13_22.sp4_h_r_1 <X> T_13_22.sp4_v_t_42
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g0_6 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 363)  (690 363)  LC_5 Logic Functioning bit
 (37 11)  (691 363)  (691 363)  LC_5 Logic Functioning bit
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (45 11)  (699 363)  (699 363)  LC_5 Logic Functioning bit
 (0 14)  (654 366)  (654 366)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 367)  (654 367)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/s_r


LogicTile_14_22

 (12 0)  (720 352)  (720 352)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_h_r_2
 (8 1)  (716 353)  (716 353)  routing T_14_22.sp4_h_r_1 <X> T_14_22.sp4_v_b_1
 (11 1)  (719 353)  (719 353)  routing T_14_22.sp4_v_b_2 <X> T_14_22.sp4_h_r_2
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_5 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (708 355)  (708 355)  routing T_14_22.glb_netwk_5 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (3 4)  (711 356)  (711 356)  routing T_14_22.sp12_v_b_0 <X> T_14_22.sp12_h_r_0
 (12 4)  (720 356)  (720 356)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_h_r_5
 (3 5)  (711 357)  (711 357)  routing T_14_22.sp12_v_b_0 <X> T_14_22.sp12_h_r_0
 (5 5)  (713 357)  (713 357)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_b_3
 (11 5)  (719 357)  (719 357)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_h_r_5
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (5 8)  (713 360)  (713 360)  routing T_14_22.sp4_v_b_6 <X> T_14_22.sp4_h_r_6
 (6 9)  (714 361)  (714 361)  routing T_14_22.sp4_v_b_6 <X> T_14_22.sp4_h_r_6
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 362)  (744 362)  LC_5 Logic Functioning bit
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (39 10)  (747 362)  (747 362)  LC_5 Logic Functioning bit
 (45 10)  (753 362)  (753 362)  LC_5 Logic Functioning bit
 (36 11)  (744 363)  (744 363)  LC_5 Logic Functioning bit
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (38 11)  (746 363)  (746 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (45 11)  (753 363)  (753 363)  LC_5 Logic Functioning bit
 (52 11)  (760 363)  (760 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (3 12)  (711 364)  (711 364)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_h_r_1
 (12 12)  (720 364)  (720 364)  routing T_14_22.sp4_v_b_11 <X> T_14_22.sp4_h_r_11
 (3 13)  (711 365)  (711 365)  routing T_14_22.sp12_v_b_1 <X> T_14_22.sp12_h_r_1
 (11 13)  (719 365)  (719 365)  routing T_14_22.sp4_v_b_11 <X> T_14_22.sp4_h_r_11
 (0 14)  (708 366)  (708 366)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 367)  (708 367)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/s_r


LogicTile_15_22

 (6 0)  (768 352)  (768 352)  routing T_15_22.sp4_h_r_7 <X> T_15_22.sp4_v_b_0
 (19 0)  (781 352)  (781 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (11 1)  (773 353)  (773 353)  routing T_15_22.sp4_h_l_39 <X> T_15_22.sp4_h_r_2
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_5 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (0 4)  (762 356)  (762 356)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 357)  (762 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (13 8)  (775 360)  (775 360)  routing T_15_22.sp4_h_l_45 <X> T_15_22.sp4_v_b_8
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (39 8)  (801 360)  (801 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (12 9)  (774 361)  (774 361)  routing T_15_22.sp4_h_l_45 <X> T_15_22.sp4_v_b_8
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (39 9)  (801 361)  (801 361)  LC_4 Logic Functioning bit
 (45 9)  (807 361)  (807 361)  LC_4 Logic Functioning bit
 (51 9)  (813 361)  (813 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (766 362)  (766 362)  routing T_15_22.sp4_h_r_6 <X> T_15_22.sp4_v_t_43
 (5 11)  (767 363)  (767 363)  routing T_15_22.sp4_h_r_6 <X> T_15_22.sp4_v_t_43
 (11 11)  (773 363)  (773 363)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_h_l_45
 (13 11)  (775 363)  (775 363)  routing T_15_22.sp4_h_r_0 <X> T_15_22.sp4_h_l_45
 (3 12)  (765 364)  (765 364)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_r_1
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g3_3
 (24 12)  (786 364)  (786 364)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g3_3
 (3 13)  (765 365)  (765 365)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_r_1
 (21 13)  (783 365)  (783 365)  routing T_15_22.sp4_h_r_27 <X> T_15_22.lc_trk_g3_3
 (0 14)  (762 366)  (762 366)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 366)  (767 366)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_h_l_44
 (14 14)  (776 366)  (776 366)  routing T_15_22.sp4_h_r_44 <X> T_15_22.lc_trk_g3_4
 (0 15)  (762 367)  (762 367)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (6 15)  (768 367)  (768 367)  routing T_15_22.sp4_v_t_44 <X> T_15_22.sp4_h_l_44
 (14 15)  (776 367)  (776 367)  routing T_15_22.sp4_h_r_44 <X> T_15_22.lc_trk_g3_4
 (15 15)  (777 367)  (777 367)  routing T_15_22.sp4_h_r_44 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_h_r_44 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_16_22

 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (10 2)  (826 354)  (826 354)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_l_36
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_5 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (834 359)  (834 359)  routing T_16_22.sp4_h_r_5 <X> T_16_22.lc_trk_g1_5
 (2 8)  (818 360)  (818 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (12 8)  (828 360)  (828 360)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_8
 (11 9)  (827 361)  (827 361)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_8
 (12 10)  (828 362)  (828 362)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_l_45
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (51 10)  (867 362)  (867 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (868 362)  (868 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (39 11)  (855 363)  (855 363)  LC_5 Logic Functioning bit
 (48 11)  (864 363)  (864 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (867 363)  (867 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.wire_logic_cluster/lc_1/out <X> T_16_22.lc_trk_g3_1


LogicTile_17_22

 (17 0)  (891 352)  (891 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 352)  (904 352)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (44 0)  (918 352)  (918 352)  LC_0 Logic Functioning bit
 (19 1)  (893 353)  (893 353)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (50 1)  (924 353)  (924 353)  Carry_In_Mux bit 

 (9 2)  (883 354)  (883 354)  routing T_17_22.sp4_v_b_1 <X> T_17_22.sp4_h_l_36
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (37 2)  (911 354)  (911 354)  LC_1 Logic Functioning bit
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (39 2)  (913 354)  (913 354)  LC_1 Logic Functioning bit
 (44 2)  (918 354)  (918 354)  LC_1 Logic Functioning bit
 (21 3)  (895 355)  (895 355)  routing T_17_22.sp4_r_v_b_31 <X> T_17_22.lc_trk_g0_7
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (914 355)  (914 355)  LC_1 Logic Functioning bit
 (41 3)  (915 355)  (915 355)  LC_1 Logic Functioning bit
 (42 3)  (916 355)  (916 355)  LC_1 Logic Functioning bit
 (43 3)  (917 355)  (917 355)  LC_1 Logic Functioning bit
 (53 3)  (927 355)  (927 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 356)  (904 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (39 4)  (913 356)  (913 356)  LC_2 Logic Functioning bit
 (44 4)  (918 356)  (918 356)  LC_2 Logic Functioning bit
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (41 5)  (915 357)  (915 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (47 5)  (921 357)  (921 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 358)  (910 358)  LC_3 Logic Functioning bit
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (44 6)  (918 358)  (918 358)  LC_3 Logic Functioning bit
 (4 7)  (878 359)  (878 359)  routing T_17_22.sp4_v_b_10 <X> T_17_22.sp4_h_l_38
 (40 7)  (914 359)  (914 359)  LC_3 Logic Functioning bit
 (41 7)  (915 359)  (915 359)  LC_3 Logic Functioning bit
 (42 7)  (916 359)  (916 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (47 7)  (921 359)  (921 359)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (2 8)  (876 360)  (876 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (39 8)  (913 360)  (913 360)  LC_4 Logic Functioning bit
 (44 8)  (918 360)  (918 360)  LC_4 Logic Functioning bit
 (46 8)  (920 360)  (920 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (914 361)  (914 361)  LC_4 Logic Functioning bit
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (42 9)  (916 361)  (916 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (25 10)  (899 362)  (899 362)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (44 10)  (918 362)  (918 362)  LC_5 Logic Functioning bit
 (53 10)  (927 362)  (927 362)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (22 11)  (896 363)  (896 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (897 363)  (897 363)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (24 11)  (898 363)  (898 363)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (25 11)  (899 363)  (899 363)  routing T_17_22.sp4_h_r_46 <X> T_17_22.lc_trk_g2_6
 (30 11)  (904 363)  (904 363)  routing T_17_22.lc_trk_g3_3 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (914 363)  (914 363)  LC_5 Logic Functioning bit
 (41 11)  (915 363)  (915 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (14 12)  (888 364)  (888 364)  routing T_17_22.sp4_h_r_40 <X> T_17_22.lc_trk_g3_0
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp4_v_t_12 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 364)  (892 364)  routing T_17_22.sp4_v_t_12 <X> T_17_22.lc_trk_g3_1
 (21 12)  (895 364)  (895 364)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (22 12)  (896 364)  (896 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 364)  (897 364)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (24 12)  (898 364)  (898 364)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (27 12)  (901 364)  (901 364)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (44 12)  (918 364)  (918 364)  LC_6 Logic Functioning bit
 (14 13)  (888 365)  (888 365)  routing T_17_22.sp4_h_r_40 <X> T_17_22.lc_trk_g3_0
 (15 13)  (889 365)  (889 365)  routing T_17_22.sp4_h_r_40 <X> T_17_22.lc_trk_g3_0
 (16 13)  (890 365)  (890 365)  routing T_17_22.sp4_h_r_40 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (895 365)  (895 365)  routing T_17_22.sp4_h_r_43 <X> T_17_22.lc_trk_g3_3
 (40 13)  (914 365)  (914 365)  LC_6 Logic Functioning bit
 (41 13)  (915 365)  (915 365)  LC_6 Logic Functioning bit
 (42 13)  (916 365)  (916 365)  LC_6 Logic Functioning bit
 (43 13)  (917 365)  (917 365)  LC_6 Logic Functioning bit
 (53 13)  (927 365)  (927 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (888 366)  (888 366)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g3_4
 (21 14)  (895 366)  (895 366)  routing T_17_22.sp4_h_r_39 <X> T_17_22.lc_trk_g3_7
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 366)  (897 366)  routing T_17_22.sp4_h_r_39 <X> T_17_22.lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.sp4_h_r_39 <X> T_17_22.lc_trk_g3_7
 (28 14)  (902 366)  (902 366)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 366)  (904 366)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 366)  (910 366)  LC_7 Logic Functioning bit
 (37 14)  (911 366)  (911 366)  LC_7 Logic Functioning bit
 (38 14)  (912 366)  (912 366)  LC_7 Logic Functioning bit
 (39 14)  (913 366)  (913 366)  LC_7 Logic Functioning bit
 (44 14)  (918 366)  (918 366)  LC_7 Logic Functioning bit
 (16 15)  (890 367)  (890 367)  routing T_17_22.sp4_v_t_17 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g2_6 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (40 15)  (914 367)  (914 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (42 15)  (916 367)  (916 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit
 (53 15)  (927 367)  (927 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_22

 (27 0)  (955 352)  (955 352)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 352)  (965 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (11 1)  (939 353)  (939 353)  routing T_18_22.sp4_h_l_43 <X> T_18_22.sp4_h_r_2
 (13 1)  (941 353)  (941 353)  routing T_18_22.sp4_h_l_43 <X> T_18_22.sp4_h_r_2
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 353)  (959 353)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 353)  (961 353)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (41 1)  (969 353)  (969 353)  LC_0 Logic Functioning bit
 (43 1)  (971 353)  (971 353)  LC_0 Logic Functioning bit
 (51 1)  (979 353)  (979 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (5 4)  (933 356)  (933 356)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_h_r_3
 (6 5)  (934 357)  (934 357)  routing T_18_22.sp4_v_b_3 <X> T_18_22.sp4_h_r_3
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 357)  (952 357)  routing T_18_22.bot_op_2 <X> T_18_22.lc_trk_g1_2
 (14 8)  (942 360)  (942 360)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (25 8)  (953 360)  (953 360)  routing T_18_22.sp4_h_r_42 <X> T_18_22.lc_trk_g2_2
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_h_l_21 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 361)  (951 361)  routing T_18_22.sp4_h_r_42 <X> T_18_22.lc_trk_g2_2
 (24 9)  (952 361)  (952 361)  routing T_18_22.sp4_h_r_42 <X> T_18_22.lc_trk_g2_2
 (25 9)  (953 361)  (953 361)  routing T_18_22.sp4_h_r_42 <X> T_18_22.lc_trk_g2_2
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 365)  (953 365)  routing T_18_22.sp4_r_v_b_42 <X> T_18_22.lc_trk_g3_2


LogicTile_19_22

 (3 2)  (985 354)  (985 354)  routing T_19_22.sp12_v_t_23 <X> T_19_22.sp12_h_l_23
 (11 8)  (993 360)  (993 360)  routing T_19_22.sp4_h_l_39 <X> T_19_22.sp4_v_b_8
 (13 8)  (995 360)  (995 360)  routing T_19_22.sp4_h_l_39 <X> T_19_22.sp4_v_b_8
 (12 9)  (994 361)  (994 361)  routing T_19_22.sp4_h_l_39 <X> T_19_22.sp4_v_b_8
 (4 10)  (986 362)  (986 362)  routing T_19_22.sp4_v_b_6 <X> T_19_22.sp4_v_t_43
 (5 10)  (987 362)  (987 362)  routing T_19_22.sp4_v_b_6 <X> T_19_22.sp4_h_l_43
 (10 10)  (992 362)  (992 362)  routing T_19_22.sp4_v_b_2 <X> T_19_22.sp4_h_l_42
 (4 12)  (986 364)  (986 364)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9
 (5 13)  (987 365)  (987 365)  routing T_19_22.sp4_h_l_44 <X> T_19_22.sp4_v_b_9


LogicTile_20_22

 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 354)  (1064 354)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 354)  (1069 354)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (40 2)  (1076 354)  (1076 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (42 2)  (1078 354)  (1078 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (28 3)  (1064 355)  (1064 355)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 355)  (1066 355)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 355)  (1068 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1069 355)  (1069 355)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.input_2_1
 (34 3)  (1070 355)  (1070 355)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.input_2_1
 (35 3)  (1071 355)  (1071 355)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.input_2_1
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (38 3)  (1074 355)  (1074 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (40 3)  (1076 355)  (1076 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (4 4)  (1040 356)  (1040 356)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_v_b_3
 (6 4)  (1042 356)  (1042 356)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_v_b_3
 (8 4)  (1044 356)  (1044 356)  routing T_20_22.sp4_h_l_45 <X> T_20_22.sp4_h_r_4
 (10 4)  (1046 356)  (1046 356)  routing T_20_22.sp4_h_l_45 <X> T_20_22.sp4_h_r_4
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (40 4)  (1076 356)  (1076 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (42 4)  (1078 356)  (1078 356)  LC_2 Logic Functioning bit
 (50 4)  (1086 356)  (1086 356)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (1041 357)  (1041 357)  routing T_20_22.sp4_h_l_44 <X> T_20_22.sp4_v_b_3
 (26 5)  (1062 357)  (1062 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 357)  (1063 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 357)  (1064 357)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 357)  (1067 357)  routing T_20_22.lc_trk_g2_3 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (40 5)  (1076 357)  (1076 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (42 5)  (1078 357)  (1078 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (12 6)  (1048 358)  (1048 358)  routing T_20_22.sp4_v_t_40 <X> T_20_22.sp4_h_l_40
 (25 6)  (1061 358)  (1061 358)  routing T_20_22.sp4_v_b_6 <X> T_20_22.lc_trk_g1_6
 (11 7)  (1047 359)  (1047 359)  routing T_20_22.sp4_v_t_40 <X> T_20_22.sp4_h_l_40
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1059 359)  (1059 359)  routing T_20_22.sp4_v_b_6 <X> T_20_22.lc_trk_g1_6
 (14 8)  (1050 360)  (1050 360)  routing T_20_22.rgt_op_0 <X> T_20_22.lc_trk_g2_0
 (15 8)  (1051 360)  (1051 360)  routing T_20_22.rgt_op_1 <X> T_20_22.lc_trk_g2_1
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.rgt_op_1 <X> T_20_22.lc_trk_g2_1
 (21 8)  (1057 360)  (1057 360)  routing T_20_22.bnl_op_3 <X> T_20_22.lc_trk_g2_3
 (22 8)  (1058 360)  (1058 360)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 360)  (1069 360)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (1076 360)  (1076 360)  LC_4 Logic Functioning bit
 (42 8)  (1078 360)  (1078 360)  LC_4 Logic Functioning bit
 (15 9)  (1051 361)  (1051 361)  routing T_20_22.rgt_op_0 <X> T_20_22.lc_trk_g2_0
 (17 9)  (1053 361)  (1053 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (1057 361)  (1057 361)  routing T_20_22.bnl_op_3 <X> T_20_22.lc_trk_g2_3
 (30 9)  (1066 361)  (1066 361)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (1076 361)  (1076 361)  LC_4 Logic Functioning bit
 (42 9)  (1078 361)  (1078 361)  LC_4 Logic Functioning bit
 (26 10)  (1062 362)  (1062 362)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 362)  (1063 362)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 362)  (1064 362)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 362)  (1069 362)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (50 10)  (1086 362)  (1086 362)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (1062 363)  (1062 363)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 363)  (1063 363)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 363)  (1066 363)  routing T_20_22.lc_trk_g3_3 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (48 11)  (1084 363)  (1084 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (1048 364)  (1048 364)  routing T_20_22.sp4_h_l_45 <X> T_20_22.sp4_h_r_11
 (21 12)  (1057 364)  (1057 364)  routing T_20_22.rgt_op_3 <X> T_20_22.lc_trk_g3_3
 (22 12)  (1058 364)  (1058 364)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1060 364)  (1060 364)  routing T_20_22.rgt_op_3 <X> T_20_22.lc_trk_g3_3
 (25 12)  (1061 364)  (1061 364)  routing T_20_22.rgt_op_2 <X> T_20_22.lc_trk_g3_2
 (13 13)  (1049 365)  (1049 365)  routing T_20_22.sp4_h_l_45 <X> T_20_22.sp4_h_r_11
 (22 13)  (1058 365)  (1058 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 365)  (1060 365)  routing T_20_22.rgt_op_2 <X> T_20_22.lc_trk_g3_2
 (22 14)  (1058 366)  (1058 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1057 367)  (1057 367)  routing T_20_22.sp4_r_v_b_47 <X> T_20_22.lc_trk_g3_7


LogicTile_21_22

 (25 0)  (1115 352)  (1115 352)  routing T_21_22.lft_op_2 <X> T_21_22.lc_trk_g0_2
 (27 0)  (1117 352)  (1117 352)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 352)  (1118 352)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 352)  (1121 352)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 352)  (1125 352)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.input_2_0
 (37 0)  (1127 352)  (1127 352)  LC_0 Logic Functioning bit
 (39 0)  (1129 352)  (1129 352)  LC_0 Logic Functioning bit
 (44 0)  (1134 352)  (1134 352)  LC_0 Logic Functioning bit
 (45 0)  (1135 352)  (1135 352)  LC_0 Logic Functioning bit
 (22 1)  (1112 353)  (1112 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 353)  (1114 353)  routing T_21_22.lft_op_2 <X> T_21_22.lc_trk_g0_2
 (26 1)  (1116 353)  (1116 353)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 353)  (1121 353)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1124 353)  (1124 353)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.input_2_0
 (35 1)  (1125 353)  (1125 353)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.input_2_0
 (41 1)  (1131 353)  (1131 353)  LC_0 Logic Functioning bit
 (43 1)  (1133 353)  (1133 353)  LC_0 Logic Functioning bit
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_5 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 354)  (1111 354)  routing T_21_22.sp4_v_b_7 <X> T_21_22.lc_trk_g0_7
 (22 2)  (1112 354)  (1112 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1113 354)  (1113 354)  routing T_21_22.sp4_v_b_7 <X> T_21_22.lc_trk_g0_7
 (27 2)  (1117 354)  (1117 354)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 354)  (1118 354)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 354)  (1127 354)  LC_1 Logic Functioning bit
 (39 2)  (1129 354)  (1129 354)  LC_1 Logic Functioning bit
 (44 2)  (1134 354)  (1134 354)  LC_1 Logic Functioning bit
 (45 2)  (1135 354)  (1135 354)  LC_1 Logic Functioning bit
 (0 3)  (1090 355)  (1090 355)  routing T_21_22.glb_netwk_5 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (26 3)  (1116 355)  (1116 355)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 355)  (1117 355)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 355)  (1119 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1131 355)  (1131 355)  LC_1 Logic Functioning bit
 (43 3)  (1133 355)  (1133 355)  LC_1 Logic Functioning bit
 (21 4)  (1111 356)  (1111 356)  routing T_21_22.wire_logic_cluster/lc_3/out <X> T_21_22.lc_trk_g1_3
 (22 4)  (1112 356)  (1112 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 356)  (1115 356)  routing T_21_22.lft_op_2 <X> T_21_22.lc_trk_g1_2
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 356)  (1127 356)  LC_2 Logic Functioning bit
 (39 4)  (1129 356)  (1129 356)  LC_2 Logic Functioning bit
 (44 4)  (1134 356)  (1134 356)  LC_2 Logic Functioning bit
 (45 4)  (1135 356)  (1135 356)  LC_2 Logic Functioning bit
 (22 5)  (1112 357)  (1112 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1114 357)  (1114 357)  routing T_21_22.lft_op_2 <X> T_21_22.lc_trk_g1_2
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 357)  (1120 357)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (41 5)  (1131 357)  (1131 357)  LC_2 Logic Functioning bit
 (43 5)  (1133 357)  (1133 357)  LC_2 Logic Functioning bit
 (21 6)  (1111 358)  (1111 358)  routing T_21_22.sp4_v_b_7 <X> T_21_22.lc_trk_g1_7
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1113 358)  (1113 358)  routing T_21_22.sp4_v_b_7 <X> T_21_22.lc_trk_g1_7
 (27 6)  (1117 358)  (1117 358)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 358)  (1127 358)  LC_3 Logic Functioning bit
 (39 6)  (1129 358)  (1129 358)  LC_3 Logic Functioning bit
 (45 6)  (1135 358)  (1135 358)  LC_3 Logic Functioning bit
 (26 7)  (1116 359)  (1116 359)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 359)  (1117 359)  routing T_21_22.lc_trk_g1_2 <X> T_21_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 359)  (1119 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 359)  (1120 359)  routing T_21_22.lc_trk_g1_3 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (41 7)  (1131 359)  (1131 359)  LC_3 Logic Functioning bit
 (43 7)  (1133 359)  (1133 359)  LC_3 Logic Functioning bit
 (5 8)  (1095 360)  (1095 360)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_h_r_6
 (6 9)  (1096 361)  (1096 361)  routing T_21_22.sp4_v_b_6 <X> T_21_22.sp4_h_r_6
 (14 12)  (1104 364)  (1104 364)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g3_0
 (17 12)  (1107 364)  (1107 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 364)  (1108 364)  routing T_21_22.wire_logic_cluster/lc_1/out <X> T_21_22.lc_trk_g3_1
 (25 12)  (1115 364)  (1115 364)  routing T_21_22.wire_logic_cluster/lc_2/out <X> T_21_22.lc_trk_g3_2
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1112 365)  (1112 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_22_22

 (5 8)  (1149 360)  (1149 360)  routing T_22_22.sp4_h_l_38 <X> T_22_22.sp4_h_r_6
 (4 9)  (1148 361)  (1148 361)  routing T_22_22.sp4_h_l_38 <X> T_22_22.sp4_h_r_6
 (8 12)  (1152 364)  (1152 364)  routing T_22_22.sp4_h_l_39 <X> T_22_22.sp4_h_r_10
 (10 12)  (1154 364)  (1154 364)  routing T_22_22.sp4_h_l_39 <X> T_22_22.sp4_h_r_10


LogicTile_23_22

 (19 0)  (1217 352)  (1217 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (22 1)  (1220 353)  (1220 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1221 353)  (1221 353)  routing T_23_22.sp12_h_l_17 <X> T_23_22.lc_trk_g0_2
 (25 1)  (1223 353)  (1223 353)  routing T_23_22.sp12_h_l_17 <X> T_23_22.lc_trk_g0_2
 (29 2)  (1227 354)  (1227 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 354)  (1229 354)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 354)  (1230 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 354)  (1231 354)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 354)  (1232 354)  routing T_23_22.lc_trk_g3_5 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (1238 354)  (1238 354)  LC_1 Logic Functioning bit
 (42 2)  (1240 354)  (1240 354)  LC_1 Logic Functioning bit
 (30 3)  (1228 355)  (1228 355)  routing T_23_22.lc_trk_g0_2 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (1238 355)  (1238 355)  LC_1 Logic Functioning bit
 (42 3)  (1240 355)  (1240 355)  LC_1 Logic Functioning bit
 (12 8)  (1210 360)  (1210 360)  routing T_23_22.sp4_v_b_2 <X> T_23_22.sp4_h_r_8
 (11 9)  (1209 361)  (1209 361)  routing T_23_22.sp4_v_b_2 <X> T_23_22.sp4_h_r_8
 (13 9)  (1211 361)  (1211 361)  routing T_23_22.sp4_v_b_2 <X> T_23_22.sp4_h_r_8
 (17 14)  (1215 366)  (1215 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_24_22

 (17 0)  (1269 352)  (1269 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (27 0)  (1279 352)  (1279 352)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 352)  (1281 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 352)  (1282 352)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 352)  (1284 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 352)  (1285 352)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_0/in_3
 (42 0)  (1294 352)  (1294 352)  LC_0 Logic Functioning bit
 (27 1)  (1279 353)  (1279 353)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 353)  (1281 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 353)  (1283 353)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 353)  (1284 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1285 353)  (1285 353)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_0
 (34 1)  (1286 353)  (1286 353)  routing T_24_22.lc_trk_g3_1 <X> T_24_22.input_2_0
 (36 1)  (1288 353)  (1288 353)  LC_0 Logic Functioning bit
 (38 1)  (1290 353)  (1290 353)  LC_0 Logic Functioning bit
 (43 1)  (1295 353)  (1295 353)  LC_0 Logic Functioning bit
 (51 1)  (1303 353)  (1303 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (26 2)  (1278 354)  (1278 354)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (1279 354)  (1279 354)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 354)  (1281 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 354)  (1284 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 354)  (1285 354)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 354)  (1286 354)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 354)  (1287 354)  routing T_24_22.lc_trk_g3_4 <X> T_24_22.input_2_1
 (37 2)  (1289 354)  (1289 354)  LC_1 Logic Functioning bit
 (14 3)  (1266 355)  (1266 355)  routing T_24_22.sp4_r_v_b_28 <X> T_24_22.lc_trk_g0_4
 (17 3)  (1269 355)  (1269 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1280 355)  (1280 355)  routing T_24_22.lc_trk_g2_5 <X> T_24_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 355)  (1281 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 355)  (1283 355)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 355)  (1284 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1285 355)  (1285 355)  routing T_24_22.lc_trk_g3_4 <X> T_24_22.input_2_1
 (34 3)  (1286 355)  (1286 355)  routing T_24_22.lc_trk_g3_4 <X> T_24_22.input_2_1
 (37 3)  (1289 355)  (1289 355)  LC_1 Logic Functioning bit
 (40 3)  (1292 355)  (1292 355)  LC_1 Logic Functioning bit
 (42 3)  (1294 355)  (1294 355)  LC_1 Logic Functioning bit
 (53 3)  (1305 355)  (1305 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (1263 356)  (1263 356)  routing T_24_22.sp4_h_l_46 <X> T_24_22.sp4_v_b_5
 (13 4)  (1265 356)  (1265 356)  routing T_24_22.sp4_h_l_46 <X> T_24_22.sp4_v_b_5
 (15 4)  (1267 356)  (1267 356)  routing T_24_22.lft_op_1 <X> T_24_22.lc_trk_g1_1
 (17 4)  (1269 356)  (1269 356)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1270 356)  (1270 356)  routing T_24_22.lft_op_1 <X> T_24_22.lc_trk_g1_1
 (29 4)  (1281 356)  (1281 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 356)  (1284 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 356)  (1285 356)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1287 356)  (1287 356)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.input_2_2
 (37 4)  (1289 356)  (1289 356)  LC_2 Logic Functioning bit
 (8 5)  (1260 357)  (1260 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (9 5)  (1261 357)  (1261 357)  routing T_24_22.sp4_h_l_41 <X> T_24_22.sp4_v_b_4
 (12 5)  (1264 357)  (1264 357)  routing T_24_22.sp4_h_l_46 <X> T_24_22.sp4_v_b_5
 (22 5)  (1274 357)  (1274 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1275 357)  (1275 357)  routing T_24_22.sp12_h_l_17 <X> T_24_22.lc_trk_g1_2
 (25 5)  (1277 357)  (1277 357)  routing T_24_22.sp12_h_l_17 <X> T_24_22.lc_trk_g1_2
 (27 5)  (1279 357)  (1279 357)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 357)  (1281 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 357)  (1283 357)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 357)  (1284 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1285 357)  (1285 357)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.input_2_2
 (34 5)  (1286 357)  (1286 357)  routing T_24_22.lc_trk_g3_5 <X> T_24_22.input_2_2
 (36 5)  (1288 357)  (1288 357)  LC_2 Logic Functioning bit
 (41 5)  (1293 357)  (1293 357)  LC_2 Logic Functioning bit
 (43 5)  (1295 357)  (1295 357)  LC_2 Logic Functioning bit
 (53 5)  (1305 357)  (1305 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 7)  (1266 359)  (1266 359)  routing T_24_22.sp12_h_r_20 <X> T_24_22.lc_trk_g1_4
 (16 7)  (1268 359)  (1268 359)  routing T_24_22.sp12_h_r_20 <X> T_24_22.lc_trk_g1_4
 (17 7)  (1269 359)  (1269 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (1274 359)  (1274 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1277 359)  (1277 359)  routing T_24_22.sp4_r_v_b_30 <X> T_24_22.lc_trk_g1_6
 (21 8)  (1273 360)  (1273 360)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g2_3
 (22 8)  (1274 360)  (1274 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1275 360)  (1275 360)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g2_3
 (24 8)  (1276 360)  (1276 360)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g2_3
 (28 8)  (1280 360)  (1280 360)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 360)  (1283 360)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 360)  (1285 360)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 360)  (1286 360)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 360)  (1287 360)  routing T_24_22.lc_trk_g0_4 <X> T_24_22.input_2_4
 (37 8)  (1289 360)  (1289 360)  LC_4 Logic Functioning bit
 (39 8)  (1291 360)  (1291 360)  LC_4 Logic Functioning bit
 (21 9)  (1273 361)  (1273 361)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g2_3
 (27 9)  (1279 361)  (1279 361)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 361)  (1281 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 361)  (1282 361)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 361)  (1283 361)  routing T_24_22.lc_trk_g3_6 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 361)  (1284 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1288 361)  (1288 361)  LC_4 Logic Functioning bit
 (43 9)  (1295 361)  (1295 361)  LC_4 Logic Functioning bit
 (53 9)  (1305 361)  (1305 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (1269 362)  (1269 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (9 11)  (1261 363)  (1261 363)  routing T_24_22.sp4_v_b_7 <X> T_24_22.sp4_v_t_42
 (14 11)  (1266 363)  (1266 363)  routing T_24_22.sp4_r_v_b_36 <X> T_24_22.lc_trk_g2_4
 (17 11)  (1269 363)  (1269 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (16 12)  (1268 364)  (1268 364)  routing T_24_22.sp4_v_b_33 <X> T_24_22.lc_trk_g3_1
 (17 12)  (1269 364)  (1269 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1270 364)  (1270 364)  routing T_24_22.sp4_v_b_33 <X> T_24_22.lc_trk_g3_1
 (21 12)  (1273 364)  (1273 364)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g3_3
 (22 12)  (1274 364)  (1274 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1275 364)  (1275 364)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g3_3
 (24 12)  (1276 364)  (1276 364)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g3_3
 (25 12)  (1277 364)  (1277 364)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g3_2
 (27 12)  (1279 364)  (1279 364)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 364)  (1281 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 364)  (1285 364)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 364)  (1287 364)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.input_2_6
 (37 12)  (1289 364)  (1289 364)  LC_6 Logic Functioning bit
 (18 13)  (1270 365)  (1270 365)  routing T_24_22.sp4_v_b_33 <X> T_24_22.lc_trk_g3_1
 (21 13)  (1273 365)  (1273 365)  routing T_24_22.sp4_h_r_43 <X> T_24_22.lc_trk_g3_3
 (22 13)  (1274 365)  (1274 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1275 365)  (1275 365)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g3_2
 (24 13)  (1276 365)  (1276 365)  routing T_24_22.sp4_h_r_34 <X> T_24_22.lc_trk_g3_2
 (27 13)  (1279 365)  (1279 365)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 365)  (1281 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 365)  (1282 365)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 365)  (1283 365)  routing T_24_22.lc_trk_g2_3 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 365)  (1284 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1285 365)  (1285 365)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.input_2_6
 (36 13)  (1288 365)  (1288 365)  LC_6 Logic Functioning bit
 (41 13)  (1293 365)  (1293 365)  LC_6 Logic Functioning bit
 (43 13)  (1295 365)  (1295 365)  LC_6 Logic Functioning bit
 (53 13)  (1305 365)  (1305 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (16 14)  (1268 366)  (1268 366)  routing T_24_22.sp4_v_t_16 <X> T_24_22.lc_trk_g3_5
 (17 14)  (1269 366)  (1269 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 366)  (1270 366)  routing T_24_22.sp4_v_t_16 <X> T_24_22.lc_trk_g3_5
 (26 14)  (1278 366)  (1278 366)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 366)  (1279 366)  routing T_24_22.lc_trk_g1_1 <X> T_24_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 366)  (1281 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 366)  (1284 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 366)  (1285 366)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 366)  (1286 366)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (1289 366)  (1289 366)  LC_7 Logic Functioning bit
 (14 15)  (1266 367)  (1266 367)  routing T_24_22.sp12_v_b_20 <X> T_24_22.lc_trk_g3_4
 (16 15)  (1268 367)  (1268 367)  routing T_24_22.sp12_v_b_20 <X> T_24_22.lc_trk_g3_4
 (17 15)  (1269 367)  (1269 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (1274 367)  (1274 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1275 367)  (1275 367)  routing T_24_22.sp4_h_r_30 <X> T_24_22.lc_trk_g3_6
 (24 15)  (1276 367)  (1276 367)  routing T_24_22.sp4_h_r_30 <X> T_24_22.lc_trk_g3_6
 (25 15)  (1277 367)  (1277 367)  routing T_24_22.sp4_h_r_30 <X> T_24_22.lc_trk_g3_6
 (26 15)  (1278 367)  (1278 367)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 367)  (1279 367)  routing T_24_22.lc_trk_g1_6 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 367)  (1281 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 367)  (1283 367)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 367)  (1284 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1285 367)  (1285 367)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.input_2_7
 (34 15)  (1286 367)  (1286 367)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.input_2_7
 (35 15)  (1287 367)  (1287 367)  routing T_24_22.lc_trk_g3_2 <X> T_24_22.input_2_7
 (37 15)  (1289 367)  (1289 367)  LC_7 Logic Functioning bit
 (40 15)  (1292 367)  (1292 367)  LC_7 Logic Functioning bit
 (42 15)  (1294 367)  (1294 367)  LC_7 Logic Functioning bit
 (53 15)  (1305 367)  (1305 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 352)  (1325 352)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_5 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 355)  (1306 355)  routing T_25_22.glb_netwk_5 <X> T_25_22.wire_bram/ram/WCLK
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 356)  (1306 356)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_5

 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC02_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_0 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (39 8)  (1345 360)  (1345 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (1328 361)  (1328 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 361)  (1329 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (24 9)  (1330 361)  (1330 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (14 12)  (1320 364)  (1320 364)  routing T_25_22.sp4_h_l_21 <X> T_25_22.lc_trk_g3_0
 (15 13)  (1321 365)  (1321 365)  routing T_25_22.sp4_h_l_21 <X> T_25_22.lc_trk_g3_0
 (16 13)  (1322 365)  (1322 365)  routing T_25_22.sp4_h_l_21 <X> T_25_22.lc_trk_g3_0
 (17 13)  (1323 365)  (1323 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (11 14)  (1317 366)  (1317 366)  routing T_25_22.sp4_h_l_43 <X> T_25_22.sp4_v_t_46
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1324 366)  (1324 366)  routing T_25_22.bnl_op_5 <X> T_25_22.lc_trk_g3_5
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (18 15)  (1324 367)  (1324 367)  routing T_25_22.bnl_op_5 <X> T_25_22.lc_trk_g3_5


IO_Tile_0_21

 (11 2)  (6 338)  (6 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13
 (12 2)  (5 338)  (5 338)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_t_13


LogicTile_4_21

 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42


LogicTile_6_21

 (1 2)  (289 338)  (289 338)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (2 2)  (290 338)  (290 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (288 339)  (288 339)  routing T_6_21.glb_netwk_5 <X> T_6_21.wire_logic_cluster/lc_7/clk
 (1 4)  (289 340)  (289 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (310 340)  (310 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (311 340)  (311 340)  routing T_6_21.sp4_h_r_3 <X> T_6_21.lc_trk_g1_3
 (24 4)  (312 340)  (312 340)  routing T_6_21.sp4_h_r_3 <X> T_6_21.lc_trk_g1_3
 (0 5)  (288 341)  (288 341)  routing T_6_21.glb_netwk_3 <X> T_6_21.wire_logic_cluster/lc_7/cen
 (21 5)  (309 341)  (309 341)  routing T_6_21.sp4_h_r_3 <X> T_6_21.lc_trk_g1_3
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 342)  (322 342)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (37 6)  (325 342)  (325 342)  LC_3 Logic Functioning bit
 (38 6)  (326 342)  (326 342)  LC_3 Logic Functioning bit
 (39 6)  (327 342)  (327 342)  LC_3 Logic Functioning bit
 (45 6)  (333 342)  (333 342)  LC_3 Logic Functioning bit
 (53 6)  (341 342)  (341 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (31 7)  (319 343)  (319 343)  routing T_6_21.lc_trk_g1_3 <X> T_6_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 343)  (324 343)  LC_3 Logic Functioning bit
 (37 7)  (325 343)  (325 343)  LC_3 Logic Functioning bit
 (38 7)  (326 343)  (326 343)  LC_3 Logic Functioning bit
 (39 7)  (327 343)  (327 343)  LC_3 Logic Functioning bit
 (45 7)  (333 343)  (333 343)  LC_3 Logic Functioning bit
 (6 8)  (294 344)  (294 344)  routing T_6_21.sp4_h_r_1 <X> T_6_21.sp4_v_b_6
 (11 8)  (299 344)  (299 344)  routing T_6_21.sp4_h_r_3 <X> T_6_21.sp4_v_b_8
 (14 8)  (302 344)  (302 344)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (15 9)  (303 345)  (303 345)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (16 9)  (304 345)  (304 345)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (17 9)  (305 345)  (305 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (0 14)  (288 350)  (288 350)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 350)  (289 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 350)  (321 350)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 350)  (324 350)  LC_7 Logic Functioning bit
 (37 14)  (325 350)  (325 350)  LC_7 Logic Functioning bit
 (38 14)  (326 350)  (326 350)  LC_7 Logic Functioning bit
 (39 14)  (327 350)  (327 350)  LC_7 Logic Functioning bit
 (45 14)  (333 350)  (333 350)  LC_7 Logic Functioning bit
 (0 15)  (288 351)  (288 351)  routing T_6_21.glb_netwk_6 <X> T_6_21.wire_logic_cluster/lc_7/s_r
 (36 15)  (324 351)  (324 351)  LC_7 Logic Functioning bit
 (37 15)  (325 351)  (325 351)  LC_7 Logic Functioning bit
 (38 15)  (326 351)  (326 351)  LC_7 Logic Functioning bit
 (39 15)  (327 351)  (327 351)  LC_7 Logic Functioning bit
 (45 15)  (333 351)  (333 351)  LC_7 Logic Functioning bit
 (48 15)  (336 351)  (336 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_7_21

 (14 0)  (356 336)  (356 336)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (25 0)  (367 336)  (367 336)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (15 1)  (357 337)  (357 337)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (16 1)  (358 337)  (358 337)  routing T_7_21.sp4_h_r_8 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (364 337)  (364 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 337)  (365 337)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (24 1)  (366 337)  (366 337)  routing T_7_21.sp4_h_r_10 <X> T_7_21.lc_trk_g0_2
 (8 4)  (350 340)  (350 340)  routing T_7_21.sp4_v_b_4 <X> T_7_21.sp4_h_r_4
 (9 4)  (351 340)  (351 340)  routing T_7_21.sp4_v_b_4 <X> T_7_21.sp4_h_r_4
 (12 5)  (354 341)  (354 341)  routing T_7_21.sp4_h_r_5 <X> T_7_21.sp4_v_b_5
 (14 6)  (356 342)  (356 342)  routing T_7_21.sp4_h_l_1 <X> T_7_21.lc_trk_g1_4
 (25 6)  (367 342)  (367 342)  routing T_7_21.sp4_h_r_14 <X> T_7_21.lc_trk_g1_6
 (15 7)  (357 343)  (357 343)  routing T_7_21.sp4_h_l_1 <X> T_7_21.lc_trk_g1_4
 (16 7)  (358 343)  (358 343)  routing T_7_21.sp4_h_l_1 <X> T_7_21.lc_trk_g1_4
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 343)  (365 343)  routing T_7_21.sp4_h_r_14 <X> T_7_21.lc_trk_g1_6
 (24 7)  (366 343)  (366 343)  routing T_7_21.sp4_h_r_14 <X> T_7_21.lc_trk_g1_6
 (6 8)  (348 344)  (348 344)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_b_6
 (26 10)  (368 346)  (368 346)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (377 346)  (377 346)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_5
 (27 11)  (369 347)  (369 347)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 347)  (373 347)  routing T_7_21.lc_trk_g0_2 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 347)  (374 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (376 347)  (376 347)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_5
 (35 11)  (377 347)  (377 347)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.input_2_5
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit


RAM_Tile_8_21

 (7 1)  (403 337)  (403 337)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 338)  (397 338)  routing T_8_21.glb_netwk_5 <X> T_8_21.wire_bram/ram/RCLK
 (2 2)  (398 338)  (398 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (14 2)  (410 338)  (410 338)  routing T_8_21.sp4_h_l_1 <X> T_8_21.lc_trk_g0_4
 (0 3)  (396 339)  (396 339)  routing T_8_21.glb_netwk_5 <X> T_8_21.wire_bram/ram/RCLK
 (9 3)  (405 339)  (405 339)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_v_t_36
 (10 3)  (406 339)  (406 339)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_v_t_36
 (15 3)  (411 339)  (411 339)  routing T_8_21.sp4_h_l_1 <X> T_8_21.lc_trk_g0_4
 (16 3)  (412 339)  (412 339)  routing T_8_21.sp4_h_l_1 <X> T_8_21.lc_trk_g0_4
 (17 3)  (413 339)  (413 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (3 6)  (399 342)  (399 342)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_t_23
 (3 7)  (399 343)  (399 343)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_t_23
 (16 7)  (412 343)  (412 343)  routing T_8_21.sp12_h_r_12 <X> T_8_21.lc_trk_g1_4
 (17 7)  (413 343)  (413 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (27 8)  (423 344)  (423 344)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_bram/ram/WDATA_11
 (29 8)  (425 344)  (425 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 344)  (426 344)  routing T_8_21.lc_trk_g1_4 <X> T_8_21.wire_bram/ram/WDATA_11
 (40 8)  (436 344)  (436 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_25
 (5 9)  (401 345)  (401 345)  routing T_8_21.sp4_h_r_6 <X> T_8_21.sp4_v_b_6
 (36 9)  (432 345)  (432 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (12 10)  (408 346)  (408 346)  routing T_8_21.sp4_h_r_5 <X> T_8_21.sp4_h_l_45
 (13 11)  (409 347)  (409 347)  routing T_8_21.sp4_h_r_5 <X> T_8_21.sp4_h_l_45
 (1 14)  (397 350)  (397 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (12 14)  (408 350)  (408 350)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_h_l_46
 (1 15)  (397 351)  (397 351)  routing T_8_21.lc_trk_g0_4 <X> T_8_21.wire_bram/ram/RE
 (13 15)  (409 351)  (409 351)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_h_l_46


LogicTile_9_21

 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 336)  (465 336)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (475 336)  (475 336)  LC_0 Logic Functioning bit
 (39 0)  (477 336)  (477 336)  LC_0 Logic Functioning bit
 (44 0)  (482 336)  (482 336)  LC_0 Logic Functioning bit
 (45 0)  (483 336)  (483 336)  LC_0 Logic Functioning bit
 (46 0)  (484 336)  (484 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (41 1)  (479 337)  (479 337)  LC_0 Logic Functioning bit
 (43 1)  (481 337)  (481 337)  LC_0 Logic Functioning bit
 (45 1)  (483 337)  (483 337)  LC_0 Logic Functioning bit
 (47 1)  (485 337)  (485 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (486 337)  (486 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (487 337)  (487 337)  Carry_In_Mux bit 

 (52 1)  (490 337)  (490 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (53 1)  (491 337)  (491 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_5 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (442 338)  (442 338)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_37
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 338)  (466 338)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (44 2)  (482 338)  (482 338)  LC_1 Logic Functioning bit
 (45 2)  (483 338)  (483 338)  LC_1 Logic Functioning bit
 (0 3)  (438 339)  (438 339)  routing T_9_21.glb_netwk_5 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (5 3)  (443 339)  (443 339)  routing T_9_21.sp4_h_r_0 <X> T_9_21.sp4_v_t_37
 (8 3)  (446 339)  (446 339)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_36
 (9 3)  (447 339)  (447 339)  routing T_9_21.sp4_h_r_1 <X> T_9_21.sp4_v_t_36
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (42 3)  (480 339)  (480 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (45 3)  (483 339)  (483 339)  LC_1 Logic Functioning bit
 (46 3)  (484 339)  (484 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (485 339)  (485 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (486 339)  (486 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (490 339)  (490 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (14 4)  (452 340)  (452 340)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (21 4)  (459 340)  (459 340)  routing T_9_21.wire_logic_cluster/lc_3/out <X> T_9_21.lc_trk_g1_3
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (463 340)  (463 340)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g1_2
 (27 4)  (465 340)  (465 340)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (37 4)  (475 340)  (475 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (44 4)  (482 340)  (482 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (14 5)  (452 341)  (452 341)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (15 5)  (453 341)  (453 341)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (16 5)  (454 341)  (454 341)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (45 5)  (483 341)  (483 341)  LC_2 Logic Functioning bit
 (47 5)  (485 341)  (485 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (486 341)  (486 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (449 342)  (449 342)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_v_t_40
 (13 6)  (451 342)  (451 342)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_v_t_40
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 342)  (465 342)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (39 6)  (477 342)  (477 342)  LC_3 Logic Functioning bit
 (45 6)  (483 342)  (483 342)  LC_3 Logic Functioning bit
 (46 6)  (484 342)  (484 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (486 342)  (486 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (491 342)  (491 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (446 343)  (446 343)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_v_t_41
 (9 7)  (447 343)  (447 343)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_v_t_41
 (10 7)  (448 343)  (448 343)  routing T_9_21.sp4_h_r_10 <X> T_9_21.sp4_v_t_41
 (12 7)  (450 343)  (450 343)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_v_t_40
 (27 7)  (465 343)  (465 343)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 343)  (468 343)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (41 7)  (479 343)  (479 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (45 7)  (483 343)  (483 343)  LC_3 Logic Functioning bit
 (47 7)  (485 343)  (485 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (52 7)  (490 343)  (490 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 11)  (452 347)  (452 347)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g2_4
 (15 11)  (453 347)  (453 347)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g2_4
 (16 11)  (454 347)  (454 347)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g3_1
 (0 14)  (438 350)  (438 350)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 350)  (439 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 351)  (438 351)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (452 351)  (452 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (15 15)  (453 351)  (453 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (16 15)  (454 351)  (454 351)  routing T_9_21.sp4_h_l_17 <X> T_9_21.lc_trk_g3_4
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_10_21

 (21 0)  (513 336)  (513 336)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (516 336)  (516 336)  routing T_10_21.lft_op_3 <X> T_10_21.lc_trk_g0_3
 (25 0)  (517 336)  (517 336)  routing T_10_21.lft_op_2 <X> T_10_21.lc_trk_g0_2
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (516 337)  (516 337)  routing T_10_21.lft_op_2 <X> T_10_21.lc_trk_g0_2
 (14 4)  (506 340)  (506 340)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g1_0
 (15 4)  (507 340)  (507 340)  routing T_10_21.lft_op_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 340)  (510 340)  routing T_10_21.lft_op_1 <X> T_10_21.lc_trk_g1_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 340)  (529 340)  LC_2 Logic Functioning bit
 (39 4)  (531 340)  (531 340)  LC_2 Logic Functioning bit
 (40 4)  (532 340)  (532 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (42 4)  (534 340)  (534 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (48 4)  (540 340)  (540 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (507 341)  (507 341)  routing T_10_21.lft_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (39 5)  (531 341)  (531 341)  LC_2 Logic Functioning bit
 (40 5)  (532 341)  (532 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (14 6)  (506 342)  (506 342)  routing T_10_21.bnr_op_4 <X> T_10_21.lc_trk_g1_4
 (14 7)  (506 343)  (506 343)  routing T_10_21.bnr_op_4 <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (5 8)  (497 344)  (497 344)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_h_r_6
 (4 9)  (496 345)  (496 345)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_h_r_6
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 346)  (526 346)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (532 346)  (532 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (40 11)  (532 347)  (532 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (46 11)  (538 347)  (538 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (19 12)  (511 348)  (511 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (513 348)  (513 348)  routing T_10_21.rgt_op_3 <X> T_10_21.lc_trk_g3_3
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (516 348)  (516 348)  routing T_10_21.rgt_op_3 <X> T_10_21.lc_trk_g3_3
 (19 13)  (511 349)  (511 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 350)  (515 350)  routing T_10_21.sp4_h_r_31 <X> T_10_21.lc_trk_g3_7
 (24 14)  (516 350)  (516 350)  routing T_10_21.sp4_h_r_31 <X> T_10_21.lc_trk_g3_7
 (26 14)  (518 350)  (518 350)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 350)  (525 350)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 350)  (527 350)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.input_2_7
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (39 14)  (531 350)  (531 350)  LC_7 Logic Functioning bit
 (40 14)  (532 350)  (532 350)  LC_7 Logic Functioning bit
 (41 14)  (533 350)  (533 350)  LC_7 Logic Functioning bit
 (42 14)  (534 350)  (534 350)  LC_7 Logic Functioning bit
 (14 15)  (506 351)  (506 351)  routing T_10_21.tnl_op_4 <X> T_10_21.lc_trk_g3_4
 (15 15)  (507 351)  (507 351)  routing T_10_21.tnl_op_4 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (513 351)  (513 351)  routing T_10_21.sp4_h_r_31 <X> T_10_21.lc_trk_g3_7
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 351)  (524 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 351)  (525 351)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.input_2_7
 (34 15)  (526 351)  (526 351)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.input_2_7
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit
 (39 15)  (531 351)  (531 351)  LC_7 Logic Functioning bit
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (5 0)  (551 336)  (551 336)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_0
 (16 0)  (562 336)  (562 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (564 336)  (564 336)  routing T_11_21.sp4_v_b_1 <X> T_11_21.lc_trk_g0_1
 (21 0)  (567 336)  (567 336)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g0_3
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (569 336)  (569 336)  routing T_11_21.sp4_v_b_3 <X> T_11_21.lc_trk_g0_3
 (25 0)  (571 336)  (571 336)  routing T_11_21.bnr_op_2 <X> T_11_21.lc_trk_g0_2
 (27 0)  (573 336)  (573 336)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 336)  (580 336)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 336)  (582 336)  LC_0 Logic Functioning bit
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (47 0)  (593 336)  (593 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (552 337)  (552 337)  routing T_11_21.sp4_v_b_0 <X> T_11_21.sp4_h_r_0
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 337)  (571 337)  routing T_11_21.bnr_op_2 <X> T_11_21.lc_trk_g0_2
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (38 1)  (584 337)  (584 337)  LC_0 Logic Functioning bit
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (554 338)  (554 338)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_h_l_36
 (10 2)  (556 338)  (556 338)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_h_l_36
 (22 2)  (568 338)  (568 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 338)  (569 338)  routing T_11_21.sp12_h_l_12 <X> T_11_21.lc_trk_g0_7
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 338)  (574 338)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 338)  (580 338)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (40 2)  (586 338)  (586 338)  LC_1 Logic Functioning bit
 (42 2)  (588 338)  (588 338)  LC_1 Logic Functioning bit
 (48 2)  (594 338)  (594 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (546 339)  (546 339)  routing T_11_21.glb_netwk_5 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g0_7 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 340)  (569 340)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g1_3
 (24 4)  (570 340)  (570 340)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g1_3
 (25 4)  (571 340)  (571 340)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (41 4)  (587 340)  (587 340)  LC_2 Logic Functioning bit
 (45 4)  (591 340)  (591 340)  LC_2 Logic Functioning bit
 (50 4)  (596 340)  (596 340)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (597 340)  (597 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (567 341)  (567 341)  routing T_11_21.sp4_h_r_3 <X> T_11_21.lc_trk_g1_3
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (569 341)  (569 341)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (24 5)  (570 341)  (570 341)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (25 5)  (571 341)  (571 341)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g1_2
 (26 5)  (572 341)  (572 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 342)  (570 342)  routing T_11_21.bot_op_7 <X> T_11_21.lc_trk_g1_7
 (28 6)  (574 342)  (574 342)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (40 6)  (586 342)  (586 342)  LC_3 Logic Functioning bit
 (41 6)  (587 342)  (587 342)  LC_3 Logic Functioning bit
 (42 6)  (588 342)  (588 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (11 7)  (557 343)  (557 343)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_h_l_40
 (15 7)  (561 343)  (561 343)  routing T_11_21.bot_op_4 <X> T_11_21.lc_trk_g1_4
 (17 7)  (563 343)  (563 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (564 343)  (564 343)  routing T_11_21.sp4_r_v_b_29 <X> T_11_21.lc_trk_g1_5
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (40 7)  (586 343)  (586 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (42 7)  (588 343)  (588 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (16 8)  (562 344)  (562 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 344)  (564 344)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (25 8)  (571 344)  (571 344)  routing T_11_21.wire_logic_cluster/lc_2/out <X> T_11_21.lc_trk_g2_2
 (27 8)  (573 344)  (573 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 344)  (574 344)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (53 8)  (599 344)  (599 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (18 9)  (564 345)  (564 345)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g2_1
 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 345)  (576 345)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 345)  (578 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (580 345)  (580 345)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.input_2_4
 (35 9)  (581 345)  (581 345)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.input_2_4
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (40 9)  (586 345)  (586 345)  LC_4 Logic Functioning bit
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (19 12)  (565 348)  (565 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (10 13)  (556 349)  (556 349)  routing T_11_21.sp4_h_r_5 <X> T_11_21.sp4_v_b_10
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 349)  (571 349)  routing T_11_21.sp4_r_v_b_42 <X> T_11_21.lc_trk_g3_2
 (25 14)  (571 350)  (571 350)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (26 14)  (572 350)  (572 350)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 350)  (574 350)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 350)  (577 350)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 351)  (569 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (24 15)  (570 351)  (570 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (25 15)  (571 351)  (571 351)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g3_6
 (27 15)  (573 351)  (573 351)  routing T_11_21.lc_trk_g1_4 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 351)  (576 351)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 351)  (577 351)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 351)  (583 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 336)  (623 336)  routing T_12_21.sp4_v_b_19 <X> T_12_21.lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.sp4_v_b_19 <X> T_12_21.lc_trk_g0_3
 (25 0)  (625 336)  (625 336)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g0_2
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.lft_op_2 <X> T_12_21.lc_trk_g0_2
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_5 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 338)  (614 338)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (15 2)  (615 338)  (615 338)  routing T_12_21.sp4_h_r_13 <X> T_12_21.lc_trk_g0_5
 (16 2)  (616 338)  (616 338)  routing T_12_21.sp4_h_r_13 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (618 338)  (618 338)  routing T_12_21.sp4_h_r_13 <X> T_12_21.lc_trk_g0_5
 (21 2)  (621 338)  (621 338)  routing T_12_21.lft_op_7 <X> T_12_21.lc_trk_g0_7
 (22 2)  (622 338)  (622 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (624 338)  (624 338)  routing T_12_21.lft_op_7 <X> T_12_21.lc_trk_g0_7
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (40 2)  (640 338)  (640 338)  LC_1 Logic Functioning bit
 (42 2)  (642 338)  (642 338)  LC_1 Logic Functioning bit
 (0 3)  (600 339)  (600 339)  routing T_12_21.glb_netwk_5 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (15 3)  (615 339)  (615 339)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (16 3)  (616 339)  (616 339)  routing T_12_21.sp4_h_l_1 <X> T_12_21.lc_trk_g0_4
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (37 3)  (637 339)  (637 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (39 3)  (639 339)  (639 339)  LC_1 Logic Functioning bit
 (40 3)  (640 339)  (640 339)  LC_1 Logic Functioning bit
 (42 3)  (642 339)  (642 339)  LC_1 Logic Functioning bit
 (3 4)  (603 340)  (603 340)  routing T_12_21.sp12_v_b_0 <X> T_12_21.sp12_h_r_0
 (21 4)  (621 340)  (621 340)  routing T_12_21.sp4_h_r_11 <X> T_12_21.lc_trk_g1_3
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 340)  (623 340)  routing T_12_21.sp4_h_r_11 <X> T_12_21.lc_trk_g1_3
 (24 4)  (624 340)  (624 340)  routing T_12_21.sp4_h_r_11 <X> T_12_21.lc_trk_g1_3
 (25 4)  (625 340)  (625 340)  routing T_12_21.sp4_h_r_10 <X> T_12_21.lc_trk_g1_2
 (3 5)  (603 341)  (603 341)  routing T_12_21.sp12_v_b_0 <X> T_12_21.sp12_h_r_0
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 341)  (623 341)  routing T_12_21.sp4_h_r_10 <X> T_12_21.lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.sp4_h_r_10 <X> T_12_21.lc_trk_g1_2
 (15 6)  (615 342)  (615 342)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 342)  (623 342)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g1_7
 (24 6)  (624 342)  (624 342)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g1_7
 (18 7)  (618 343)  (618 343)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (21 7)  (621 343)  (621 343)  routing T_12_21.sp4_h_r_7 <X> T_12_21.lc_trk_g1_7
 (8 9)  (608 345)  (608 345)  routing T_12_21.sp4_h_r_7 <X> T_12_21.sp4_v_b_7
 (5 10)  (605 346)  (605 346)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_h_l_43
 (8 10)  (608 346)  (608 346)  routing T_12_21.sp4_h_r_7 <X> T_12_21.sp4_h_l_42
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g3_5 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 346)  (635 346)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.input_2_5
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (47 10)  (647 346)  (647 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (604 347)  (604 347)  routing T_12_21.sp4_h_r_3 <X> T_12_21.sp4_h_l_43
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (635 347)  (635 347)  routing T_12_21.lc_trk_g0_7 <X> T_12_21.input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (41 11)  (641 347)  (641 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (11 12)  (611 348)  (611 348)  routing T_12_21.sp4_h_l_40 <X> T_12_21.sp4_v_b_11
 (13 12)  (613 348)  (613 348)  routing T_12_21.sp4_h_l_40 <X> T_12_21.sp4_v_b_11
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 348)  (635 348)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.input_2_6
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (48 12)  (648 348)  (648 348)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (12 13)  (612 349)  (612 349)  routing T_12_21.sp4_h_l_40 <X> T_12_21.sp4_v_b_11
 (14 13)  (614 349)  (614 349)  routing T_12_21.sp4_h_r_24 <X> T_12_21.lc_trk_g3_0
 (15 13)  (615 349)  (615 349)  routing T_12_21.sp4_h_r_24 <X> T_12_21.lc_trk_g3_0
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp4_h_r_24 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 349)  (632 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (17 14)  (617 350)  (617 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 350)  (618 350)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g3_5
 (21 14)  (621 350)  (621 350)  routing T_12_21.bnl_op_7 <X> T_12_21.lc_trk_g3_7
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 350)  (637 350)  LC_7 Logic Functioning bit
 (41 14)  (641 350)  (641 350)  LC_7 Logic Functioning bit
 (43 14)  (643 350)  (643 350)  LC_7 Logic Functioning bit
 (21 15)  (621 351)  (621 351)  routing T_12_21.bnl_op_7 <X> T_12_21.lc_trk_g3_7
 (26 15)  (626 351)  (626 351)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 351)  (630 351)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 351)  (632 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (633 351)  (633 351)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.input_2_7
 (34 15)  (634 351)  (634 351)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.input_2_7
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (41 15)  (641 351)  (641 351)  LC_7 Logic Functioning bit
 (43 15)  (643 351)  (643 351)  LC_7 Logic Functioning bit
 (47 15)  (647 351)  (647 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_13_21

 (13 0)  (667 336)  (667 336)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_2
 (21 0)  (675 336)  (675 336)  routing T_13_21.wire_logic_cluster/lc_3/out <X> T_13_21.lc_trk_g0_3
 (22 0)  (676 336)  (676 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 336)  (683 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 336)  (684 336)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 336)  (685 336)  routing T_13_21.lc_trk_g0_5 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 336)  (686 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 336)  (691 336)  LC_0 Logic Functioning bit
 (38 0)  (692 336)  (692 336)  LC_0 Logic Functioning bit
 (39 0)  (693 336)  (693 336)  LC_0 Logic Functioning bit
 (40 0)  (694 336)  (694 336)  LC_0 Logic Functioning bit
 (41 0)  (695 336)  (695 336)  LC_0 Logic Functioning bit
 (42 0)  (696 336)  (696 336)  LC_0 Logic Functioning bit
 (43 0)  (697 336)  (697 336)  LC_0 Logic Functioning bit
 (4 1)  (658 337)  (658 337)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_h_r_0
 (12 1)  (666 337)  (666 337)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_2
 (28 1)  (682 337)  (682 337)  routing T_13_21.lc_trk_g2_0 <X> T_13_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 337)  (683 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 337)  (684 337)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 337)  (686 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 337)  (687 337)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_0
 (34 1)  (688 337)  (688 337)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_0
 (35 1)  (689 337)  (689 337)  routing T_13_21.lc_trk_g3_3 <X> T_13_21.input_2_0
 (36 1)  (690 337)  (690 337)  LC_0 Logic Functioning bit
 (37 1)  (691 337)  (691 337)  LC_0 Logic Functioning bit
 (38 1)  (692 337)  (692 337)  LC_0 Logic Functioning bit
 (39 1)  (693 337)  (693 337)  LC_0 Logic Functioning bit
 (40 1)  (694 337)  (694 337)  LC_0 Logic Functioning bit
 (41 1)  (695 337)  (695 337)  LC_0 Logic Functioning bit
 (42 1)  (696 337)  (696 337)  LC_0 Logic Functioning bit
 (43 1)  (697 337)  (697 337)  LC_0 Logic Functioning bit
 (17 2)  (671 338)  (671 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (672 338)  (672 338)  routing T_13_21.bnr_op_5 <X> T_13_21.lc_trk_g0_5
 (21 2)  (675 338)  (675 338)  routing T_13_21.bnr_op_7 <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (679 338)  (679 338)  routing T_13_21.bnr_op_6 <X> T_13_21.lc_trk_g0_6
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 338)  (684 338)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 338)  (685 338)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 338)  (688 338)  routing T_13_21.lc_trk_g1_5 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (40 2)  (694 338)  (694 338)  LC_1 Logic Functioning bit
 (50 2)  (704 338)  (704 338)  Cascade bit: LH_LC01_inmux02_5

 (16 3)  (670 339)  (670 339)  routing T_13_21.sp12_h_r_12 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (672 339)  (672 339)  routing T_13_21.bnr_op_5 <X> T_13_21.lc_trk_g0_5
 (21 3)  (675 339)  (675 339)  routing T_13_21.bnr_op_7 <X> T_13_21.lc_trk_g0_7
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 339)  (679 339)  routing T_13_21.bnr_op_6 <X> T_13_21.lc_trk_g0_6
 (26 3)  (680 339)  (680 339)  routing T_13_21.lc_trk_g0_3 <X> T_13_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 339)  (683 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (12 4)  (666 340)  (666 340)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_h_r_5
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.bnr_op_1 <X> T_13_21.lc_trk_g1_1
 (26 4)  (680 340)  (680 340)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 340)  (682 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 340)  (683 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 340)  (684 340)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 340)  (686 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 340)  (687 340)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 340)  (690 340)  LC_2 Logic Functioning bit
 (37 4)  (691 340)  (691 340)  LC_2 Logic Functioning bit
 (38 4)  (692 340)  (692 340)  LC_2 Logic Functioning bit
 (42 4)  (696 340)  (696 340)  LC_2 Logic Functioning bit
 (43 4)  (697 340)  (697 340)  LC_2 Logic Functioning bit
 (50 4)  (704 340)  (704 340)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (665 341)  (665 341)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_h_r_5
 (13 5)  (667 341)  (667 341)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_h_r_5
 (18 5)  (672 341)  (672 341)  routing T_13_21.bnr_op_1 <X> T_13_21.lc_trk_g1_1
 (29 5)  (683 341)  (683 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 341)  (684 341)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 341)  (690 341)  LC_2 Logic Functioning bit
 (37 5)  (691 341)  (691 341)  LC_2 Logic Functioning bit
 (39 5)  (693 341)  (693 341)  LC_2 Logic Functioning bit
 (40 5)  (694 341)  (694 341)  LC_2 Logic Functioning bit
 (42 5)  (696 341)  (696 341)  LC_2 Logic Functioning bit
 (43 5)  (697 341)  (697 341)  LC_2 Logic Functioning bit
 (46 5)  (700 341)  (700 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (669 342)  (669 342)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g1_5
 (16 6)  (670 342)  (670 342)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g1_5
 (17 6)  (671 342)  (671 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 342)  (672 342)  routing T_13_21.sp4_h_r_13 <X> T_13_21.lc_trk_g1_5
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 342)  (688 342)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 342)  (689 342)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_3
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (38 6)  (692 342)  (692 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (40 6)  (694 342)  (694 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (42 6)  (696 342)  (696 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (27 7)  (681 343)  (681 343)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 343)  (682 343)  routing T_13_21.lc_trk_g3_4 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 343)  (684 343)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 343)  (686 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (687 343)  (687 343)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.input_2_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (12 8)  (666 344)  (666 344)  routing T_13_21.sp4_v_t_45 <X> T_13_21.sp4_h_r_8
 (14 8)  (668 344)  (668 344)  routing T_13_21.rgt_op_0 <X> T_13_21.lc_trk_g2_0
 (17 8)  (671 344)  (671 344)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (672 344)  (672 344)  routing T_13_21.bnl_op_1 <X> T_13_21.lc_trk_g2_1
 (15 9)  (669 345)  (669 345)  routing T_13_21.rgt_op_0 <X> T_13_21.lc_trk_g2_0
 (17 9)  (671 345)  (671 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (672 345)  (672 345)  routing T_13_21.bnl_op_1 <X> T_13_21.lc_trk_g2_1
 (15 10)  (669 346)  (669 346)  routing T_13_21.rgt_op_5 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.rgt_op_5 <X> T_13_21.lc_trk_g2_5
 (21 10)  (675 346)  (675 346)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (24 10)  (678 346)  (678 346)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (15 11)  (669 347)  (669 347)  routing T_13_21.sp4_v_t_33 <X> T_13_21.lc_trk_g2_4
 (16 11)  (670 347)  (670 347)  routing T_13_21.sp4_v_t_33 <X> T_13_21.lc_trk_g2_4
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (675 347)  (675 347)  routing T_13_21.sp4_h_l_34 <X> T_13_21.lc_trk_g2_7
 (21 12)  (675 348)  (675 348)  routing T_13_21.rgt_op_3 <X> T_13_21.lc_trk_g3_3
 (22 12)  (676 348)  (676 348)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 348)  (678 348)  routing T_13_21.rgt_op_3 <X> T_13_21.lc_trk_g3_3
 (9 14)  (663 350)  (663 350)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_h_l_47
 (10 14)  (664 350)  (664 350)  routing T_13_21.sp4_h_r_7 <X> T_13_21.sp4_h_l_47
 (14 14)  (668 350)  (668 350)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g3_4
 (15 15)  (669 351)  (669 351)  routing T_13_21.rgt_op_4 <X> T_13_21.lc_trk_g3_4
 (17 15)  (671 351)  (671 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_14_21

 (4 0)  (712 336)  (712 336)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_v_b_0
 (6 0)  (714 336)  (714 336)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_v_b_0
 (21 0)  (729 336)  (729 336)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g0_3
 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 336)  (734 336)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 336)  (742 336)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (37 0)  (745 336)  (745 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (43 0)  (751 336)  (751 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (5 1)  (713 337)  (713 337)  routing T_14_21.sp4_h_l_43 <X> T_14_21.sp4_v_b_0
 (17 1)  (725 337)  (725 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (734 337)  (734 337)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 337)  (735 337)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 337)  (736 337)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 337)  (737 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 337)  (739 337)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 337)  (740 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (743 337)  (743 337)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.input_2_0
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (37 1)  (745 337)  (745 337)  LC_0 Logic Functioning bit
 (38 1)  (746 337)  (746 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (43 1)  (751 337)  (751 337)  LC_0 Logic Functioning bit
 (45 1)  (753 337)  (753 337)  LC_0 Logic Functioning bit
 (48 1)  (756 337)  (756 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (759 337)  (759 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (726 338)  (726 338)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (21 2)  (729 338)  (729 338)  routing T_14_21.sp4_h_l_2 <X> T_14_21.lc_trk_g0_7
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 338)  (731 338)  routing T_14_21.sp4_h_l_2 <X> T_14_21.lc_trk_g0_7
 (24 2)  (732 338)  (732 338)  routing T_14_21.sp4_h_l_2 <X> T_14_21.lc_trk_g0_7
 (26 2)  (734 338)  (734 338)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 338)  (741 338)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (38 2)  (746 338)  (746 338)  LC_1 Logic Functioning bit
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_5 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (14 3)  (722 339)  (722 339)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g0_4
 (15 3)  (723 339)  (723 339)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (726 339)  (726 339)  routing T_14_21.bnr_op_5 <X> T_14_21.lc_trk_g0_5
 (22 3)  (730 339)  (730 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 339)  (731 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.lc_trk_g0_6
 (24 3)  (732 339)  (732 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.lc_trk_g0_6
 (25 3)  (733 339)  (733 339)  routing T_14_21.sp4_h_r_6 <X> T_14_21.lc_trk_g0_6
 (26 3)  (734 339)  (734 339)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 339)  (735 339)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 339)  (737 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 339)  (738 339)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (37 3)  (745 339)  (745 339)  LC_1 Logic Functioning bit
 (38 3)  (746 339)  (746 339)  LC_1 Logic Functioning bit
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (43 3)  (751 339)  (751 339)  LC_1 Logic Functioning bit
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 340)  (722 340)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g1_0
 (16 4)  (724 340)  (724 340)  routing T_14_21.sp12_h_r_9 <X> T_14_21.lc_trk_g1_1
 (17 4)  (725 340)  (725 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 4)  (729 340)  (729 340)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (731 340)  (731 340)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g1_3
 (25 4)  (733 340)  (733 340)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g1_2
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 340)  (738 340)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 340)  (741 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 340)  (742 340)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (37 4)  (745 340)  (745 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (47 4)  (755 340)  (755 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (758 340)  (758 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 341)  (708 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (8 5)  (716 341)  (716 341)  routing T_14_21.sp4_h_l_47 <X> T_14_21.sp4_v_b_4
 (9 5)  (717 341)  (717 341)  routing T_14_21.sp4_h_l_47 <X> T_14_21.sp4_v_b_4
 (10 5)  (718 341)  (718 341)  routing T_14_21.sp4_h_l_47 <X> T_14_21.sp4_v_b_4
 (15 5)  (723 341)  (723 341)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g1_0
 (16 5)  (724 341)  (724 341)  routing T_14_21.sp4_h_r_8 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (729 341)  (729 341)  routing T_14_21.sp4_v_b_11 <X> T_14_21.lc_trk_g1_3
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 341)  (732 341)  routing T_14_21.lft_op_2 <X> T_14_21.lc_trk_g1_2
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g3_2 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 341)  (745 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (15 6)  (723 342)  (723 342)  routing T_14_21.sp4_h_r_5 <X> T_14_21.lc_trk_g1_5
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp4_h_r_5 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (729 342)  (729 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (731 342)  (731 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (24 6)  (732 342)  (732 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g1_6
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 342)  (738 342)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 342)  (739 342)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (37 6)  (745 342)  (745 342)  LC_3 Logic Functioning bit
 (38 6)  (746 342)  (746 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (43 6)  (751 342)  (751 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (46 6)  (754 342)  (754 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (726 343)  (726 343)  routing T_14_21.sp4_h_r_5 <X> T_14_21.lc_trk_g1_5
 (21 7)  (729 343)  (729 343)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 343)  (733 343)  routing T_14_21.bnr_op_6 <X> T_14_21.lc_trk_g1_6
 (26 7)  (734 343)  (734 343)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 343)  (735 343)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 343)  (737 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 343)  (740 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (741 343)  (741 343)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_3
 (34 7)  (742 343)  (742 343)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.input_2_3
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (38 7)  (746 343)  (746 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (45 7)  (753 343)  (753 343)  LC_3 Logic Functioning bit
 (48 7)  (756 343)  (756 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (722 344)  (722 344)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g2_0
 (26 8)  (734 344)  (734 344)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (43 8)  (751 344)  (751 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 345)  (731 345)  routing T_14_21.sp4_h_l_15 <X> T_14_21.lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.sp4_h_l_15 <X> T_14_21.lc_trk_g2_2
 (25 9)  (733 345)  (733 345)  routing T_14_21.sp4_h_l_15 <X> T_14_21.lc_trk_g2_2
 (26 9)  (734 345)  (734 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 345)  (735 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 345)  (738 345)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 345)  (739 345)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 345)  (740 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (742 345)  (742 345)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.input_2_4
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (37 9)  (745 345)  (745 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (43 9)  (751 345)  (751 345)  LC_4 Logic Functioning bit
 (45 9)  (753 345)  (753 345)  LC_4 Logic Functioning bit
 (48 9)  (756 345)  (756 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (759 345)  (759 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (10 10)  (718 346)  (718 346)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_h_l_42
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 346)  (742 346)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 346)  (743 346)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (37 10)  (745 346)  (745 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (43 10)  (751 346)  (751 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (47 10)  (755 346)  (755 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (759 346)  (759 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 347)  (738 347)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 347)  (739 347)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 347)  (740 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 347)  (741 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (34 11)  (742 347)  (742 347)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.input_2_5
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (37 11)  (745 347)  (745 347)  LC_5 Logic Functioning bit
 (38 11)  (746 347)  (746 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (40 11)  (748 347)  (748 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (45 11)  (753 347)  (753 347)  LC_5 Logic Functioning bit
 (51 11)  (759 347)  (759 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (713 348)  (713 348)  routing T_14_21.sp4_v_b_3 <X> T_14_21.sp4_h_r_9
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 348)  (742 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (51 12)  (759 348)  (759 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (712 349)  (712 349)  routing T_14_21.sp4_v_b_3 <X> T_14_21.sp4_h_r_9
 (6 13)  (714 349)  (714 349)  routing T_14_21.sp4_v_b_3 <X> T_14_21.sp4_h_r_9
 (15 13)  (723 349)  (723 349)  routing T_14_21.sp4_v_t_29 <X> T_14_21.lc_trk_g3_0
 (16 13)  (724 349)  (724 349)  routing T_14_21.sp4_v_t_29 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (730 349)  (730 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (731 349)  (731 349)  routing T_14_21.sp12_v_b_18 <X> T_14_21.lc_trk_g3_2
 (25 13)  (733 349)  (733 349)  routing T_14_21.sp12_v_b_18 <X> T_14_21.lc_trk_g3_2
 (26 13)  (734 349)  (734 349)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 349)  (739 349)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 350)  (722 350)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g3_4
 (22 14)  (730 350)  (730 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 350)  (731 350)  routing T_14_21.sp4_v_b_47 <X> T_14_21.lc_trk_g3_7
 (24 14)  (732 350)  (732 350)  routing T_14_21.sp4_v_b_47 <X> T_14_21.lc_trk_g3_7
 (0 15)  (708 351)  (708 351)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 351)  (723 351)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g3_4
 (16 15)  (724 351)  (724 351)  routing T_14_21.sp4_h_r_36 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_15_21

 (12 0)  (774 336)  (774 336)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_h_r_2
 (16 0)  (778 336)  (778 336)  routing T_15_21.sp4_v_b_1 <X> T_15_21.lc_trk_g0_1
 (17 0)  (779 336)  (779 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (780 336)  (780 336)  routing T_15_21.sp4_v_b_1 <X> T_15_21.lc_trk_g0_1
 (25 0)  (787 336)  (787 336)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 336)  (790 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 336)  (793 336)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (11 1)  (773 337)  (773 337)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_h_r_2
 (13 1)  (775 337)  (775 337)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_h_r_2
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 337)  (785 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.sp4_h_r_10 <X> T_15_21.lc_trk_g0_2
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 337)  (796 337)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.input_2_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (53 1)  (815 337)  (815 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (8 2)  (770 338)  (770 338)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_h_l_36
 (21 2)  (783 338)  (783 338)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 338)  (785 338)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g0_7
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp4_v_b_6 <X> T_15_21.lc_trk_g0_6
 (26 2)  (788 338)  (788 338)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 338)  (796 338)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (14 3)  (776 339)  (776 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (15 3)  (777 339)  (777 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (16 3)  (778 339)  (778 339)  routing T_15_21.sp4_h_r_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (779 339)  (779 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (783 339)  (783 339)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g0_7
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (785 339)  (785 339)  routing T_15_21.sp4_v_b_6 <X> T_15_21.lc_trk_g0_6
 (26 3)  (788 339)  (788 339)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 339)  (789 339)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 339)  (792 339)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 339)  (793 339)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (39 3)  (801 339)  (801 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (11 4)  (773 340)  (773 340)  routing T_15_21.sp4_h_r_0 <X> T_15_21.sp4_v_b_5
 (12 4)  (774 340)  (774 340)  routing T_15_21.sp4_v_t_40 <X> T_15_21.sp4_h_r_5
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (783 340)  (783 340)  routing T_15_21.sp12_h_r_3 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 340)  (786 340)  routing T_15_21.sp12_h_r_3 <X> T_15_21.lc_trk_g1_3
 (25 4)  (787 340)  (787 340)  routing T_15_21.sp4_v_b_10 <X> T_15_21.lc_trk_g1_2
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 340)  (792 340)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 340)  (796 340)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (42 4)  (804 340)  (804 340)  LC_2 Logic Functioning bit
 (50 4)  (812 340)  (812 340)  Cascade bit: LH_LC02_inmux02_5

 (9 5)  (771 341)  (771 341)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_v_b_4
 (21 5)  (783 341)  (783 341)  routing T_15_21.sp12_h_r_3 <X> T_15_21.lc_trk_g1_3
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (785 341)  (785 341)  routing T_15_21.sp4_v_b_10 <X> T_15_21.lc_trk_g1_2
 (25 5)  (787 341)  (787 341)  routing T_15_21.sp4_v_b_10 <X> T_15_21.lc_trk_g1_2
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 341)  (793 341)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 341)  (798 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (53 5)  (815 341)  (815 341)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (767 342)  (767 342)  routing T_15_21.sp4_v_b_3 <X> T_15_21.sp4_h_l_38
 (12 6)  (774 342)  (774 342)  routing T_15_21.sp4_v_b_5 <X> T_15_21.sp4_h_l_40
 (15 6)  (777 342)  (777 342)  routing T_15_21.bot_op_5 <X> T_15_21.lc_trk_g1_5
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 342)  (793 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 342)  (795 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (22 7)  (784 343)  (784 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 343)  (786 343)  routing T_15_21.bot_op_6 <X> T_15_21.lc_trk_g1_6
 (26 7)  (788 343)  (788 343)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 343)  (792 343)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 343)  (793 343)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (37 7)  (799 343)  (799 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (39 7)  (801 343)  (801 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (25 8)  (787 344)  (787 344)  routing T_15_21.bnl_op_2 <X> T_15_21.lc_trk_g2_2
 (26 8)  (788 344)  (788 344)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (42 8)  (804 344)  (804 344)  LC_4 Logic Functioning bit
 (50 8)  (812 344)  (812 344)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (770 345)  (770 345)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_v_b_7
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 345)  (787 345)  routing T_15_21.bnl_op_2 <X> T_15_21.lc_trk_g2_2
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 345)  (793 345)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (53 9)  (815 345)  (815 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (774 346)  (774 346)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_h_l_45
 (17 10)  (779 346)  (779 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 346)  (780 346)  routing T_15_21.wire_logic_cluster/lc_5/out <X> T_15_21.lc_trk_g2_5
 (26 10)  (788 346)  (788 346)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 346)  (795 346)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (26 11)  (788 347)  (788 347)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 347)  (798 347)  LC_5 Logic Functioning bit
 (37 11)  (799 347)  (799 347)  LC_5 Logic Functioning bit
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (39 11)  (801 347)  (801 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (21 12)  (783 348)  (783 348)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g3_3
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 348)  (789 348)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 348)  (793 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (41 12)  (803 348)  (803 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (21 13)  (783 349)  (783 349)  routing T_15_21.bnl_op_3 <X> T_15_21.lc_trk_g3_3
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g1_6 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 349)  (798 349)  LC_6 Logic Functioning bit
 (38 13)  (800 349)  (800 349)  LC_6 Logic Functioning bit
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (3 14)  (765 350)  (765 350)  routing T_15_21.sp12_h_r_1 <X> T_15_21.sp12_v_t_22
 (21 14)  (783 350)  (783 350)  routing T_15_21.bnl_op_7 <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (787 350)  (787 350)  routing T_15_21.bnl_op_6 <X> T_15_21.lc_trk_g3_6
 (26 14)  (788 350)  (788 350)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 350)  (793 350)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (42 14)  (804 350)  (804 350)  LC_7 Logic Functioning bit
 (50 14)  (812 350)  (812 350)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (765 351)  (765 351)  routing T_15_21.sp12_h_r_1 <X> T_15_21.sp12_v_t_22
 (21 15)  (783 351)  (783 351)  routing T_15_21.bnl_op_7 <X> T_15_21.lc_trk_g3_7
 (22 15)  (784 351)  (784 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 351)  (787 351)  routing T_15_21.bnl_op_6 <X> T_15_21.lc_trk_g3_6
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (53 15)  (815 351)  (815 351)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_21

 (27 0)  (843 336)  (843 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 336)  (849 336)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (38 0)  (854 336)  (854 336)  LC_0 Logic Functioning bit
 (41 0)  (857 336)  (857 336)  LC_0 Logic Functioning bit
 (43 0)  (859 336)  (859 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (16 1)  (832 337)  (832 337)  routing T_16_21.sp12_h_r_8 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 337)  (839 337)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g0_2
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.input_2_0
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (40 1)  (856 337)  (856 337)  LC_0 Logic Functioning bit
 (42 1)  (858 337)  (858 337)  LC_0 Logic Functioning bit
 (45 1)  (861 337)  (861 337)  LC_0 Logic Functioning bit
 (51 1)  (867 337)  (867 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_5 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (828 338)  (828 338)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_h_l_39
 (25 2)  (841 338)  (841 338)  routing T_16_21.sp4_v_b_6 <X> T_16_21.lc_trk_g0_6
 (27 2)  (843 338)  (843 338)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (37 2)  (853 338)  (853 338)  LC_1 Logic Functioning bit
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (39 2)  (855 338)  (855 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (46 2)  (862 338)  (862 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_5 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23
 (4 3)  (820 339)  (820 339)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_l_37
 (11 3)  (827 339)  (827 339)  routing T_16_21.sp4_v_t_39 <X> T_16_21.sp4_h_l_39
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (839 339)  (839 339)  routing T_16_21.sp4_v_b_6 <X> T_16_21.lc_trk_g0_6
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 339)  (849 339)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.input_2_1
 (34 3)  (850 339)  (850 339)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.input_2_1
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (45 3)  (861 339)  (861 339)  LC_1 Logic Functioning bit
 (0 4)  (816 340)  (816 340)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (833 340)  (833 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 340)  (851 340)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_2
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (51 4)  (867 340)  (867 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (816 341)  (816 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (18 5)  (834 341)  (834 341)  routing T_16_21.sp4_r_v_b_25 <X> T_16_21.lc_trk_g1_1
 (27 5)  (843 341)  (843 341)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (45 5)  (861 341)  (861 341)  LC_2 Logic Functioning bit
 (4 7)  (820 343)  (820 343)  routing T_16_21.sp4_v_b_10 <X> T_16_21.sp4_h_l_38
 (14 7)  (830 343)  (830 343)  routing T_16_21.sp4_r_v_b_28 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (8 8)  (824 344)  (824 344)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_r_7
 (9 8)  (825 344)  (825 344)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_r_7
 (15 8)  (831 344)  (831 344)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (16 8)  (832 344)  (832 344)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (837 344)  (837 344)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (839 344)  (839 344)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g2_3
 (15 9)  (831 345)  (831 345)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g2_0
 (16 9)  (832 345)  (832 345)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g2_0
 (17 9)  (833 345)  (833 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (834 345)  (834 345)  routing T_16_21.sp4_h_r_25 <X> T_16_21.lc_trk_g2_1
 (21 9)  (837 345)  (837 345)  routing T_16_21.sp4_v_t_22 <X> T_16_21.lc_trk_g2_3
 (8 10)  (824 346)  (824 346)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_42
 (9 10)  (825 346)  (825 346)  routing T_16_21.sp4_v_t_42 <X> T_16_21.sp4_h_l_42
 (21 10)  (837 346)  (837 346)  routing T_16_21.sp4_v_t_18 <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp4_v_t_18 <X> T_16_21.lc_trk_g2_7
 (25 10)  (841 346)  (841 346)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g2_6
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (41 10)  (857 346)  (857 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (841 347)  (841 347)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g2_6
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (40 11)  (856 347)  (856 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (5 12)  (821 348)  (821 348)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_h_r_9
 (14 12)  (830 348)  (830 348)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (19 12)  (835 348)  (835 348)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (842 348)  (842 348)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 348)  (846 348)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (50 12)  (866 348)  (866 348)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 348)  (867 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (822 349)  (822 349)  routing T_16_21.sp4_v_b_9 <X> T_16_21.sp4_h_r_9
 (14 13)  (830 349)  (830 349)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (15 13)  (831 349)  (831 349)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (16 13)  (832 349)  (832 349)  routing T_16_21.sp4_h_r_40 <X> T_16_21.lc_trk_g3_0
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 13)  (843 349)  (843 349)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 349)  (844 349)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (0 14)  (816 350)  (816 350)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 350)  (824 350)  routing T_16_21.sp4_h_r_10 <X> T_16_21.sp4_h_l_47
 (12 14)  (828 350)  (828 350)  routing T_16_21.sp4_h_r_8 <X> T_16_21.sp4_h_l_46
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (834 350)  (834 350)  routing T_16_21.bnl_op_5 <X> T_16_21.lc_trk_g3_5
 (0 15)  (816 351)  (816 351)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (13 15)  (829 351)  (829 351)  routing T_16_21.sp4_h_r_8 <X> T_16_21.sp4_h_l_46
 (18 15)  (834 351)  (834 351)  routing T_16_21.bnl_op_5 <X> T_16_21.lc_trk_g3_5


LogicTile_17_21

 (12 0)  (886 336)  (886 336)  routing T_17_21.sp4_h_l_46 <X> T_17_21.sp4_h_r_2
 (6 1)  (880 337)  (880 337)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_h_r_0
 (13 1)  (887 337)  (887 337)  routing T_17_21.sp4_h_l_46 <X> T_17_21.sp4_h_r_2
 (12 2)  (886 338)  (886 338)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_h_l_39
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 338)  (909 338)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_1
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (41 2)  (915 338)  (915 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (11 3)  (885 339)  (885 339)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_h_l_39
 (13 3)  (887 339)  (887 339)  routing T_17_21.sp4_v_t_45 <X> T_17_21.sp4_h_l_39
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 339)  (902 339)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (908 339)  (908 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_1
 (35 3)  (909 339)  (909 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.input_2_1
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (41 3)  (915 339)  (915 339)  LC_1 Logic Functioning bit
 (43 3)  (917 339)  (917 339)  LC_1 Logic Functioning bit
 (52 3)  (926 339)  (926 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (8 4)  (882 340)  (882 340)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_h_r_4
 (9 4)  (883 340)  (883 340)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_h_r_4
 (10 4)  (884 340)  (884 340)  routing T_17_21.sp4_v_b_10 <X> T_17_21.sp4_h_r_4
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 342)  (892 342)  routing T_17_21.bnr_op_5 <X> T_17_21.lc_trk_g1_5
 (18 7)  (892 343)  (892 343)  routing T_17_21.bnr_op_5 <X> T_17_21.lc_trk_g1_5
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (13 8)  (887 344)  (887 344)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_v_b_8
 (11 9)  (885 345)  (885 345)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_h_r_8
 (12 9)  (886 345)  (886 345)  routing T_17_21.sp4_h_l_45 <X> T_17_21.sp4_v_b_8
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 345)  (897 345)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g2_2
 (24 9)  (898 345)  (898 345)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g2_2
 (25 9)  (899 345)  (899 345)  routing T_17_21.sp4_h_l_15 <X> T_17_21.lc_trk_g2_2
 (8 10)  (882 346)  (882 346)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_h_l_42
 (10 10)  (884 346)  (884 346)  routing T_17_21.sp4_h_r_11 <X> T_17_21.sp4_h_l_42
 (14 12)  (888 348)  (888 348)  routing T_17_21.bnl_op_0 <X> T_17_21.lc_trk_g3_0
 (14 13)  (888 349)  (888 349)  routing T_17_21.bnl_op_0 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (6 14)  (880 350)  (880 350)  routing T_17_21.sp4_h_l_41 <X> T_17_21.sp4_v_t_44
 (8 14)  (882 350)  (882 350)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_h_l_47
 (9 14)  (883 350)  (883 350)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_h_l_47


LogicTile_18_21

 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 336)  (958 336)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 336)  (964 336)  LC_0 Logic Functioning bit
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (44 0)  (972 336)  (972 336)  LC_0 Logic Functioning bit
 (30 1)  (958 337)  (958 337)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (40 1)  (968 337)  (968 337)  LC_0 Logic Functioning bit
 (41 1)  (969 337)  (969 337)  LC_0 Logic Functioning bit
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (47 1)  (975 337)  (975 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (977 337)  (977 337)  Carry_In_Mux bit 

 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_5 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (10 2)  (938 338)  (938 338)  routing T_18_21.sp4_v_b_8 <X> T_18_21.sp4_h_l_36
 (15 2)  (943 338)  (943 338)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g0_5
 (16 2)  (944 338)  (944 338)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g0_5
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 338)  (946 338)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g0_5
 (28 2)  (956 338)  (956 338)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 338)  (957 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 338)  (960 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 338)  (964 338)  LC_1 Logic Functioning bit
 (37 2)  (965 338)  (965 338)  LC_1 Logic Functioning bit
 (38 2)  (966 338)  (966 338)  LC_1 Logic Functioning bit
 (39 2)  (967 338)  (967 338)  LC_1 Logic Functioning bit
 (44 2)  (972 338)  (972 338)  LC_1 Logic Functioning bit
 (0 3)  (928 339)  (928 339)  routing T_18_21.glb_netwk_5 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (19 3)  (947 339)  (947 339)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (30 3)  (958 339)  (958 339)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_1/in_1
 (40 3)  (968 339)  (968 339)  LC_1 Logic Functioning bit
 (41 3)  (969 339)  (969 339)  LC_1 Logic Functioning bit
 (42 3)  (970 339)  (970 339)  LC_1 Logic Functioning bit
 (43 3)  (971 339)  (971 339)  LC_1 Logic Functioning bit
 (47 3)  (975 339)  (975 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (928 340)  (928 340)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (1 4)  (929 340)  (929 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 340)  (958 340)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 340)  (964 340)  LC_2 Logic Functioning bit
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (44 4)  (972 340)  (972 340)  LC_2 Logic Functioning bit
 (0 5)  (928 341)  (928 341)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (1 5)  (929 341)  (929 341)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_7/cen
 (10 5)  (938 341)  (938 341)  routing T_18_21.sp4_h_r_11 <X> T_18_21.sp4_v_b_4
 (11 5)  (939 341)  (939 341)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_h_r_5
 (13 5)  (941 341)  (941 341)  routing T_18_21.sp4_h_l_44 <X> T_18_21.sp4_h_r_5
 (40 5)  (968 341)  (968 341)  LC_2 Logic Functioning bit
 (41 5)  (969 341)  (969 341)  LC_2 Logic Functioning bit
 (42 5)  (970 341)  (970 341)  LC_2 Logic Functioning bit
 (43 5)  (971 341)  (971 341)  LC_2 Logic Functioning bit
 (8 6)  (936 342)  (936 342)  routing T_18_21.sp4_v_t_47 <X> T_18_21.sp4_h_l_41
 (9 6)  (937 342)  (937 342)  routing T_18_21.sp4_v_t_47 <X> T_18_21.sp4_h_l_41
 (10 6)  (938 342)  (938 342)  routing T_18_21.sp4_v_t_47 <X> T_18_21.sp4_h_l_41
 (15 6)  (943 342)  (943 342)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g1_5
 (16 6)  (944 342)  (944 342)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g1_5
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g1_5
 (25 6)  (953 342)  (953 342)  routing T_18_21.wire_logic_cluster/lc_6/out <X> T_18_21.lc_trk_g1_6
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 342)  (955 342)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 342)  (958 342)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (39 6)  (967 342)  (967 342)  LC_3 Logic Functioning bit
 (44 6)  (972 342)  (972 342)  LC_3 Logic Functioning bit
 (46 6)  (974 342)  (974 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (13 7)  (941 343)  (941 343)  routing T_18_21.sp4_v_b_0 <X> T_18_21.sp4_h_l_40
 (18 7)  (946 343)  (946 343)  routing T_18_21.sp4_h_r_21 <X> T_18_21.lc_trk_g1_5
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 343)  (956 343)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (41 7)  (969 343)  (969 343)  LC_3 Logic Functioning bit
 (43 7)  (971 343)  (971 343)  LC_3 Logic Functioning bit
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (44 8)  (972 344)  (972 344)  LC_4 Logic Functioning bit
 (48 8)  (976 344)  (976 344)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (950 345)  (950 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 345)  (953 345)  routing T_18_21.sp4_r_v_b_34 <X> T_18_21.lc_trk_g2_2
 (26 9)  (954 345)  (954 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (41 9)  (969 345)  (969 345)  LC_4 Logic Functioning bit
 (43 9)  (971 345)  (971 345)  LC_4 Logic Functioning bit
 (5 10)  (933 346)  (933 346)  routing T_18_21.sp4_v_t_37 <X> T_18_21.sp4_h_l_43
 (12 10)  (940 346)  (940 346)  routing T_18_21.sp4_v_t_45 <X> T_18_21.sp4_h_l_45
 (21 10)  (949 346)  (949 346)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g2_7
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 346)  (951 346)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g2_7
 (24 10)  (952 346)  (952 346)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g2_7
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (48 10)  (976 346)  (976 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (932 347)  (932 347)  routing T_18_21.sp4_v_t_37 <X> T_18_21.sp4_h_l_43
 (6 11)  (934 347)  (934 347)  routing T_18_21.sp4_v_t_37 <X> T_18_21.sp4_h_l_43
 (11 11)  (939 347)  (939 347)  routing T_18_21.sp4_v_t_45 <X> T_18_21.sp4_h_l_45
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 347)  (956 347)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (14 12)  (942 348)  (942 348)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 348)  (961 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (45 12)  (973 348)  (973 348)  LC_6 Logic Functioning bit
 (14 13)  (942 349)  (942 349)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (15 13)  (943 349)  (943 349)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp4_h_r_40 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (38 13)  (966 349)  (966 349)  LC_6 Logic Functioning bit
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (45 13)  (973 349)  (973 349)  LC_6 Logic Functioning bit
 (48 13)  (976 349)  (976 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 350)  (928 350)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (946 350)  (946 350)  routing T_18_21.bnl_op_5 <X> T_18_21.lc_trk_g3_5
 (21 14)  (949 350)  (949 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (0 15)  (928 351)  (928 351)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (946 351)  (946 351)  routing T_18_21.bnl_op_5 <X> T_18_21.lc_trk_g3_5


LogicTile_19_21

 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_5 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (991 338)  (991 338)  routing T_19_21.sp4_v_b_1 <X> T_19_21.sp4_h_l_36
 (0 3)  (982 339)  (982 339)  routing T_19_21.glb_netwk_5 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (12 4)  (994 340)  (994 340)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_h_r_5
 (25 4)  (1007 340)  (1007 340)  routing T_19_21.sp4_v_b_2 <X> T_19_21.lc_trk_g1_2
 (13 5)  (995 341)  (995 341)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_h_r_5
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1005 341)  (1005 341)  routing T_19_21.sp4_v_b_2 <X> T_19_21.lc_trk_g1_2
 (8 6)  (990 342)  (990 342)  routing T_19_21.sp4_v_t_47 <X> T_19_21.sp4_h_l_41
 (9 6)  (991 342)  (991 342)  routing T_19_21.sp4_v_t_47 <X> T_19_21.sp4_h_l_41
 (10 6)  (992 342)  (992 342)  routing T_19_21.sp4_v_t_47 <X> T_19_21.sp4_h_l_41
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 342)  (1010 342)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 342)  (1012 342)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 342)  (1015 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (42 6)  (1024 342)  (1024 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (46 6)  (1028 342)  (1028 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1030 342)  (1030 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 343)  (1012 343)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1016 343)  (1016 343)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.input_2_3
 (51 7)  (1033 343)  (1033 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 10)  (997 346)  (997 346)  routing T_19_21.rgt_op_5 <X> T_19_21.lc_trk_g2_5
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 346)  (1000 346)  routing T_19_21.rgt_op_5 <X> T_19_21.lc_trk_g2_5
 (25 10)  (1007 346)  (1007 346)  routing T_19_21.sp4_v_b_30 <X> T_19_21.lc_trk_g2_6
 (10 11)  (992 347)  (992 347)  routing T_19_21.sp4_h_l_39 <X> T_19_21.sp4_v_t_42
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1005 347)  (1005 347)  routing T_19_21.sp4_v_b_30 <X> T_19_21.lc_trk_g2_6
 (9 14)  (991 350)  (991 350)  routing T_19_21.sp4_v_b_10 <X> T_19_21.sp4_h_l_47
 (15 14)  (997 350)  (997 350)  routing T_19_21.tnr_op_5 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_20_21

 (5 0)  (1041 336)  (1041 336)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_h_r_0
 (14 0)  (1050 336)  (1050 336)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (15 0)  (1051 336)  (1051 336)  routing T_20_21.top_op_1 <X> T_20_21.lc_trk_g0_1
 (17 0)  (1053 336)  (1053 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1059 336)  (1059 336)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g0_3
 (24 0)  (1060 336)  (1060 336)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g0_3
 (4 1)  (1040 337)  (1040 337)  routing T_20_21.sp4_h_l_44 <X> T_20_21.sp4_h_r_0
 (14 1)  (1050 337)  (1050 337)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (15 1)  (1051 337)  (1051 337)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (16 1)  (1052 337)  (1052 337)  routing T_20_21.sp4_h_l_5 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (1054 337)  (1054 337)  routing T_20_21.top_op_1 <X> T_20_21.lc_trk_g0_1
 (21 1)  (1057 337)  (1057 337)  routing T_20_21.sp4_h_r_3 <X> T_20_21.lc_trk_g0_3
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 338)  (1067 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 338)  (1069 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (40 2)  (1076 338)  (1076 338)  LC_1 Logic Functioning bit
 (41 2)  (1077 338)  (1077 338)  LC_1 Logic Functioning bit
 (42 2)  (1078 338)  (1078 338)  LC_1 Logic Functioning bit
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (48 2)  (1084 338)  (1084 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (1089 338)  (1089 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 339)  (1068 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1071 339)  (1071 339)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.input_2_1
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (37 3)  (1073 339)  (1073 339)  LC_1 Logic Functioning bit
 (38 3)  (1074 339)  (1074 339)  LC_1 Logic Functioning bit
 (39 3)  (1075 339)  (1075 339)  LC_1 Logic Functioning bit
 (40 3)  (1076 339)  (1076 339)  LC_1 Logic Functioning bit
 (42 3)  (1078 339)  (1078 339)  LC_1 Logic Functioning bit
 (43 3)  (1079 339)  (1079 339)  LC_1 Logic Functioning bit
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp4_v_b_19 <X> T_20_21.lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.sp4_v_b_19 <X> T_20_21.lc_trk_g1_3
 (4 5)  (1040 341)  (1040 341)  routing T_20_21.sp4_h_l_42 <X> T_20_21.sp4_h_r_3
 (6 5)  (1042 341)  (1042 341)  routing T_20_21.sp4_h_l_42 <X> T_20_21.sp4_h_r_3
 (15 8)  (1051 344)  (1051 344)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g2_1
 (16 8)  (1052 344)  (1052 344)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g2_1
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1054 344)  (1054 344)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g2_1
 (18 9)  (1054 345)  (1054 345)  routing T_20_21.sp4_h_r_41 <X> T_20_21.lc_trk_g2_1
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 346)  (1063 346)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 347)  (1066 347)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g3_3 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (43 11)  (1079 347)  (1079 347)  LC_5 Logic Functioning bit
 (5 12)  (1041 348)  (1041 348)  routing T_20_21.sp4_v_b_3 <X> T_20_21.sp4_h_r_9
 (21 12)  (1057 348)  (1057 348)  routing T_20_21.sp4_h_r_35 <X> T_20_21.lc_trk_g3_3
 (22 12)  (1058 348)  (1058 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 348)  (1059 348)  routing T_20_21.sp4_h_r_35 <X> T_20_21.lc_trk_g3_3
 (24 12)  (1060 348)  (1060 348)  routing T_20_21.sp4_h_r_35 <X> T_20_21.lc_trk_g3_3
 (4 13)  (1040 349)  (1040 349)  routing T_20_21.sp4_v_b_3 <X> T_20_21.sp4_h_r_9
 (6 13)  (1042 349)  (1042 349)  routing T_20_21.sp4_v_b_3 <X> T_20_21.sp4_h_r_9
 (15 14)  (1051 350)  (1051 350)  routing T_20_21.sp4_h_l_16 <X> T_20_21.lc_trk_g3_5
 (16 14)  (1052 350)  (1052 350)  routing T_20_21.sp4_h_l_16 <X> T_20_21.lc_trk_g3_5
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1054 351)  (1054 351)  routing T_20_21.sp4_h_l_16 <X> T_20_21.lc_trk_g3_5


LogicTile_21_21

 (11 1)  (1101 337)  (1101 337)  routing T_21_21.sp4_h_l_39 <X> T_21_21.sp4_h_r_2
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_5 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 339)  (1090 339)  routing T_21_21.glb_netwk_5 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (0 4)  (1090 340)  (1090 340)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 341)  (1090 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g3_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (16 6)  (1106 342)  (1106 342)  routing T_21_21.sp12_h_l_18 <X> T_21_21.lc_trk_g1_5
 (17 6)  (1107 342)  (1107 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (1108 343)  (1108 343)  routing T_21_21.sp12_h_l_18 <X> T_21_21.lc_trk_g1_5
 (19 10)  (1109 346)  (1109 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 12)  (1112 348)  (1112 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1111 349)  (1111 349)  routing T_21_21.sp4_r_v_b_43 <X> T_21_21.lc_trk_g3_3
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (31 14)  (1121 350)  (1121 350)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 350)  (1124 350)  routing T_21_21.lc_trk_g1_5 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 350)  (1126 350)  LC_7 Logic Functioning bit
 (37 14)  (1127 350)  (1127 350)  LC_7 Logic Functioning bit
 (38 14)  (1128 350)  (1128 350)  LC_7 Logic Functioning bit
 (39 14)  (1129 350)  (1129 350)  LC_7 Logic Functioning bit
 (45 14)  (1135 350)  (1135 350)  LC_7 Logic Functioning bit
 (51 14)  (1141 350)  (1141 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1090 351)  (1090 351)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (9 15)  (1099 351)  (1099 351)  routing T_21_21.sp4_v_b_2 <X> T_21_21.sp4_v_t_47
 (10 15)  (1100 351)  (1100 351)  routing T_21_21.sp4_v_b_2 <X> T_21_21.sp4_v_t_47
 (36 15)  (1126 351)  (1126 351)  LC_7 Logic Functioning bit
 (37 15)  (1127 351)  (1127 351)  LC_7 Logic Functioning bit
 (38 15)  (1128 351)  (1128 351)  LC_7 Logic Functioning bit
 (39 15)  (1129 351)  (1129 351)  LC_7 Logic Functioning bit
 (45 15)  (1135 351)  (1135 351)  LC_7 Logic Functioning bit


LogicTile_22_21

 (1 2)  (1145 338)  (1145 338)  routing T_22_21.glb_netwk_5 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (1169 338)  (1169 338)  routing T_22_21.sp4_h_l_11 <X> T_22_21.lc_trk_g0_6
 (0 3)  (1144 339)  (1144 339)  routing T_22_21.glb_netwk_5 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1167 339)  (1167 339)  routing T_22_21.sp4_h_l_11 <X> T_22_21.lc_trk_g0_6
 (24 3)  (1168 339)  (1168 339)  routing T_22_21.sp4_h_l_11 <X> T_22_21.lc_trk_g0_6
 (25 3)  (1169 339)  (1169 339)  routing T_22_21.sp4_h_l_11 <X> T_22_21.lc_trk_g0_6
 (2 10)  (1146 346)  (1146 346)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (3 11)  (1147 347)  (1147 347)  routing T_22_21.sp12_v_b_1 <X> T_22_21.sp12_h_l_22
 (5 12)  (1149 348)  (1149 348)  routing T_22_21.sp4_v_b_3 <X> T_22_21.sp4_h_r_9
 (25 12)  (1169 348)  (1169 348)  routing T_22_21.sp4_v_t_23 <X> T_22_21.lc_trk_g3_2
 (26 12)  (1170 348)  (1170 348)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 348)  (1171 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 348)  (1174 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 348)  (1177 348)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 348)  (1178 348)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 348)  (1179 348)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.input_2_6
 (36 12)  (1180 348)  (1180 348)  LC_6 Logic Functioning bit
 (37 12)  (1181 348)  (1181 348)  LC_6 Logic Functioning bit
 (43 12)  (1187 348)  (1187 348)  LC_6 Logic Functioning bit
 (45 12)  (1189 348)  (1189 348)  LC_6 Logic Functioning bit
 (4 13)  (1148 349)  (1148 349)  routing T_22_21.sp4_v_b_3 <X> T_22_21.sp4_h_r_9
 (6 13)  (1150 349)  (1150 349)  routing T_22_21.sp4_v_b_3 <X> T_22_21.sp4_h_r_9
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1167 349)  (1167 349)  routing T_22_21.sp4_v_t_23 <X> T_22_21.lc_trk_g3_2
 (25 13)  (1169 349)  (1169 349)  routing T_22_21.sp4_v_t_23 <X> T_22_21.lc_trk_g3_2
 (26 13)  (1170 349)  (1170 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 349)  (1171 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 349)  (1172 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 349)  (1173 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 349)  (1174 349)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 349)  (1175 349)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 349)  (1176 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1179 349)  (1179 349)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.input_2_6
 (36 13)  (1180 349)  (1180 349)  LC_6 Logic Functioning bit
 (37 13)  (1181 349)  (1181 349)  LC_6 Logic Functioning bit
 (41 13)  (1185 349)  (1185 349)  LC_6 Logic Functioning bit
 (42 13)  (1186 349)  (1186 349)  LC_6 Logic Functioning bit
 (43 13)  (1187 349)  (1187 349)  LC_6 Logic Functioning bit
 (45 13)  (1189 349)  (1189 349)  LC_6 Logic Functioning bit
 (51 13)  (1195 349)  (1195 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1144 350)  (1144 350)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 350)  (1145 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1166 350)  (1166 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1169 350)  (1169 350)  routing T_22_21.wire_logic_cluster/lc_6/out <X> T_22_21.lc_trk_g3_6
 (0 15)  (1144 351)  (1144 351)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (1166 351)  (1166 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_23_21

 (22 0)  (1220 336)  (1220 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1222 336)  (1222 336)  routing T_23_21.bot_op_3 <X> T_23_21.lc_trk_g0_3
 (13 4)  (1211 340)  (1211 340)  routing T_23_21.sp4_h_l_40 <X> T_23_21.sp4_v_b_5
 (12 5)  (1210 341)  (1210 341)  routing T_23_21.sp4_h_l_40 <X> T_23_21.sp4_v_b_5
 (22 5)  (1220 341)  (1220 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1222 341)  (1222 341)  routing T_23_21.bot_op_2 <X> T_23_21.lc_trk_g1_2
 (29 8)  (1227 344)  (1227 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 344)  (1229 344)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 344)  (1231 344)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 344)  (1233 344)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.input_2_4
 (37 8)  (1235 344)  (1235 344)  LC_4 Logic Functioning bit
 (41 8)  (1239 344)  (1239 344)  LC_4 Logic Functioning bit
 (43 8)  (1241 344)  (1241 344)  LC_4 Logic Functioning bit
 (51 8)  (1249 344)  (1249 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1225 345)  (1225 345)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 345)  (1226 345)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 345)  (1227 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 345)  (1228 345)  routing T_23_21.lc_trk_g0_3 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1230 345)  (1230 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1231 345)  (1231 345)  routing T_23_21.lc_trk_g2_4 <X> T_23_21.input_2_4
 (36 9)  (1234 345)  (1234 345)  LC_4 Logic Functioning bit
 (41 9)  (1239 345)  (1239 345)  LC_4 Logic Functioning bit
 (43 9)  (1241 345)  (1241 345)  LC_4 Logic Functioning bit
 (14 10)  (1212 346)  (1212 346)  routing T_23_21.sp4_h_r_44 <X> T_23_21.lc_trk_g2_4
 (15 10)  (1213 346)  (1213 346)  routing T_23_21.sp4_h_l_24 <X> T_23_21.lc_trk_g2_5
 (16 10)  (1214 346)  (1214 346)  routing T_23_21.sp4_h_l_24 <X> T_23_21.lc_trk_g2_5
 (17 10)  (1215 346)  (1215 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1216 346)  (1216 346)  routing T_23_21.sp4_h_l_24 <X> T_23_21.lc_trk_g2_5
 (14 11)  (1212 347)  (1212 347)  routing T_23_21.sp4_h_r_44 <X> T_23_21.lc_trk_g2_4
 (15 11)  (1213 347)  (1213 347)  routing T_23_21.sp4_h_r_44 <X> T_23_21.lc_trk_g2_4
 (16 11)  (1214 347)  (1214 347)  routing T_23_21.sp4_h_r_44 <X> T_23_21.lc_trk_g2_4
 (17 11)  (1215 347)  (1215 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (17 12)  (1215 348)  (1215 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (1225 348)  (1225 348)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 348)  (1227 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 348)  (1229 348)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 348)  (1230 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 348)  (1231 348)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 348)  (1233 348)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.input_2_6
 (37 12)  (1235 348)  (1235 348)  LC_6 Logic Functioning bit
 (41 12)  (1239 348)  (1239 348)  LC_6 Logic Functioning bit
 (43 12)  (1241 348)  (1241 348)  LC_6 Logic Functioning bit
 (27 13)  (1225 349)  (1225 349)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 349)  (1226 349)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 349)  (1227 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 349)  (1228 349)  routing T_23_21.lc_trk_g1_2 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 349)  (1230 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1231 349)  (1231 349)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.input_2_6
 (34 13)  (1232 349)  (1232 349)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.input_2_6
 (35 13)  (1233 349)  (1233 349)  routing T_23_21.lc_trk_g3_7 <X> T_23_21.input_2_6
 (36 13)  (1234 349)  (1234 349)  LC_6 Logic Functioning bit
 (41 13)  (1239 349)  (1239 349)  LC_6 Logic Functioning bit
 (43 13)  (1241 349)  (1241 349)  LC_6 Logic Functioning bit
 (46 13)  (1244 349)  (1244 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (1220 350)  (1220 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1219 351)  (1219 351)  routing T_23_21.sp4_r_v_b_47 <X> T_23_21.lc_trk_g3_7


LogicTile_24_21

 (15 4)  (1267 340)  (1267 340)  routing T_24_21.sp4_v_b_17 <X> T_24_21.lc_trk_g1_1
 (16 4)  (1268 340)  (1268 340)  routing T_24_21.sp4_v_b_17 <X> T_24_21.lc_trk_g1_1
 (17 4)  (1269 340)  (1269 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 6)  (1277 342)  (1277 342)  routing T_24_21.sp4_v_b_6 <X> T_24_21.lc_trk_g1_6
 (22 7)  (1274 343)  (1274 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1275 343)  (1275 343)  routing T_24_21.sp4_v_b_6 <X> T_24_21.lc_trk_g1_6
 (4 8)  (1256 344)  (1256 344)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_6
 (6 8)  (1258 344)  (1258 344)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_6
 (27 8)  (1279 344)  (1279 344)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 344)  (1280 344)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 344)  (1281 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 344)  (1282 344)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 344)  (1283 344)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 344)  (1284 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 344)  (1286 344)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 344)  (1289 344)  LC_4 Logic Functioning bit
 (41 8)  (1293 344)  (1293 344)  LC_4 Logic Functioning bit
 (43 8)  (1295 344)  (1295 344)  LC_4 Logic Functioning bit
 (53 8)  (1305 344)  (1305 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (5 9)  (1257 345)  (1257 345)  routing T_24_21.sp4_h_l_37 <X> T_24_21.sp4_v_b_6
 (27 9)  (1279 345)  (1279 345)  routing T_24_21.lc_trk_g1_1 <X> T_24_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 345)  (1281 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 345)  (1283 345)  routing T_24_21.lc_trk_g1_6 <X> T_24_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 345)  (1284 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1285 345)  (1285 345)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.input_2_4
 (34 9)  (1286 345)  (1286 345)  routing T_24_21.lc_trk_g3_1 <X> T_24_21.input_2_4
 (36 9)  (1288 345)  (1288 345)  LC_4 Logic Functioning bit
 (41 9)  (1293 345)  (1293 345)  LC_4 Logic Functioning bit
 (43 9)  (1295 345)  (1295 345)  LC_4 Logic Functioning bit
 (36 10)  (1288 346)  (1288 346)  LC_5 Logic Functioning bit
 (37 10)  (1289 346)  (1289 346)  LC_5 Logic Functioning bit
 (38 10)  (1290 346)  (1290 346)  LC_5 Logic Functioning bit
 (39 10)  (1291 346)  (1291 346)  LC_5 Logic Functioning bit
 (40 10)  (1292 346)  (1292 346)  LC_5 Logic Functioning bit
 (41 10)  (1293 346)  (1293 346)  LC_5 Logic Functioning bit
 (42 10)  (1294 346)  (1294 346)  LC_5 Logic Functioning bit
 (43 10)  (1295 346)  (1295 346)  LC_5 Logic Functioning bit
 (46 10)  (1298 346)  (1298 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1300 346)  (1300 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (1304 346)  (1304 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (1288 347)  (1288 347)  LC_5 Logic Functioning bit
 (37 11)  (1289 347)  (1289 347)  LC_5 Logic Functioning bit
 (38 11)  (1290 347)  (1290 347)  LC_5 Logic Functioning bit
 (39 11)  (1291 347)  (1291 347)  LC_5 Logic Functioning bit
 (40 11)  (1292 347)  (1292 347)  LC_5 Logic Functioning bit
 (41 11)  (1293 347)  (1293 347)  LC_5 Logic Functioning bit
 (42 11)  (1294 347)  (1294 347)  LC_5 Logic Functioning bit
 (43 11)  (1295 347)  (1295 347)  LC_5 Logic Functioning bit
 (51 11)  (1303 347)  (1303 347)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (15 12)  (1267 348)  (1267 348)  routing T_24_21.sp4_h_r_33 <X> T_24_21.lc_trk_g3_1
 (16 12)  (1268 348)  (1268 348)  routing T_24_21.sp4_h_r_33 <X> T_24_21.lc_trk_g3_1
 (17 12)  (1269 348)  (1269 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1270 348)  (1270 348)  routing T_24_21.sp4_h_r_33 <X> T_24_21.lc_trk_g3_1
 (14 14)  (1266 350)  (1266 350)  routing T_24_21.bnl_op_4 <X> T_24_21.lc_trk_g3_4
 (14 15)  (1266 351)  (1266 351)  routing T_24_21.bnl_op_4 <X> T_24_21.lc_trk_g3_4
 (17 15)  (1269 351)  (1269 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_5 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (0 3)  (1306 339)  (1306 339)  routing T_25_21.glb_netwk_5 <X> T_25_21.wire_bram/ram/RCLK
 (10 3)  (1316 339)  (1316 339)  routing T_25_21.sp4_h_l_45 <X> T_25_21.sp4_v_t_36
 (12 3)  (1318 339)  (1318 339)  routing T_25_21.sp4_h_l_39 <X> T_25_21.sp4_v_t_39
 (15 6)  (1321 342)  (1321 342)  routing T_25_21.lft_op_5 <X> T_25_21.lc_trk_g1_5
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1324 342)  (1324 342)  routing T_25_21.lft_op_5 <X> T_25_21.lc_trk_g1_5
 (27 8)  (1333 344)  (1333 344)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.wire_bram/ram/WDATA_11
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 344)  (1336 344)  routing T_25_21.lc_trk_g3_4 <X> T_25_21.wire_bram/ram/WDATA_11
 (9 11)  (1315 347)  (1315 347)  routing T_25_21.sp4_v_b_7 <X> T_25_21.sp4_v_t_42
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (12 14)  (1318 350)  (1318 350)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (14 14)  (1320 350)  (1320 350)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g3_4
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (11 15)  (1317 351)  (1317 351)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (13 15)  (1319 351)  (1319 351)  routing T_25_21.sp4_v_t_40 <X> T_25_21.sp4_h_l_46
 (15 15)  (1321 351)  (1321 351)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g3_4
 (16 15)  (1322 351)  (1322 351)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g3_4
 (17 15)  (1323 351)  (1323 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_26_21

 (13 0)  (1361 336)  (1361 336)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_b_2
 (11 1)  (1359 337)  (1359 337)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_h_r_2
 (12 1)  (1360 337)  (1360 337)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_b_2
 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (11 8)  (1359 344)  (1359 344)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_b_8
 (13 8)  (1361 344)  (1361 344)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_b_8
 (12 9)  (1360 345)  (1360 345)  routing T_26_21.sp4_h_l_39 <X> T_26_21.sp4_v_b_8
 (11 10)  (1359 346)  (1359 346)  routing T_26_21.sp4_h_r_2 <X> T_26_21.sp4_v_t_45
 (13 10)  (1361 346)  (1361 346)  routing T_26_21.sp4_h_r_2 <X> T_26_21.sp4_v_t_45
 (12 11)  (1360 347)  (1360 347)  routing T_26_21.sp4_h_r_2 <X> T_26_21.sp4_v_t_45


IO_Tile_0_20

 (4 0)  (13 320)  (13 320)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g0_0
 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (4 1)  (13 321)  (13 321)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g0_0
 (6 1)  (11 321)  (11 321)  routing T_0_20.span4_horz_8 <X> T_0_20.lc_trk_g0_0
 (7 1)  (10 321)  (10 321)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (16 4)  (1 324)  (1 324)  IOB_0 IO Functioning bit
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0



LogicTile_3_20

 (19 14)  (145 334)  (145 334)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_4_20

 (11 11)  (191 331)  (191 331)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_h_l_45
 (13 11)  (193 331)  (193 331)  routing T_4_20.sp4_h_r_0 <X> T_4_20.sp4_h_l_45


LogicTile_5_20

 (28 2)  (262 322)  (262 322)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 322)  (265 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 322)  (267 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 322)  (268 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (27 3)  (261 323)  (261 323)  routing T_5_20.lc_trk_g1_0 <X> T_5_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 323)  (264 323)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 323)  (270 323)  LC_1 Logic Functioning bit
 (38 3)  (272 323)  (272 323)  LC_1 Logic Functioning bit
 (51 3)  (285 323)  (285 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (248 324)  (248 324)  routing T_5_20.sp12_h_r_0 <X> T_5_20.lc_trk_g1_0
 (14 5)  (248 325)  (248 325)  routing T_5_20.sp12_h_r_0 <X> T_5_20.lc_trk_g1_0
 (15 5)  (249 325)  (249 325)  routing T_5_20.sp12_h_r_0 <X> T_5_20.lc_trk_g1_0
 (17 5)  (251 325)  (251 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (25 8)  (259 328)  (259 328)  routing T_5_20.sp4_v_b_26 <X> T_5_20.lc_trk_g2_2
 (5 9)  (239 329)  (239 329)  routing T_5_20.sp4_h_r_6 <X> T_5_20.sp4_v_b_6
 (8 9)  (242 329)  (242 329)  routing T_5_20.sp4_h_r_7 <X> T_5_20.sp4_v_b_7
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 329)  (257 329)  routing T_5_20.sp4_v_b_26 <X> T_5_20.lc_trk_g2_2
 (5 13)  (239 333)  (239 333)  routing T_5_20.sp4_h_r_9 <X> T_5_20.sp4_v_b_9
 (21 14)  (255 334)  (255 334)  routing T_5_20.sp4_h_r_39 <X> T_5_20.lc_trk_g3_7
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (257 334)  (257 334)  routing T_5_20.sp4_h_r_39 <X> T_5_20.lc_trk_g3_7
 (24 14)  (258 334)  (258 334)  routing T_5_20.sp4_h_r_39 <X> T_5_20.lc_trk_g3_7


LogicTile_6_20

 (13 0)  (301 320)  (301 320)  routing T_6_20.sp4_h_l_39 <X> T_6_20.sp4_v_b_2
 (21 0)  (309 320)  (309 320)  routing T_6_20.sp4_h_r_11 <X> T_6_20.lc_trk_g0_3
 (22 0)  (310 320)  (310 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 320)  (311 320)  routing T_6_20.sp4_h_r_11 <X> T_6_20.lc_trk_g0_3
 (24 0)  (312 320)  (312 320)  routing T_6_20.sp4_h_r_11 <X> T_6_20.lc_trk_g0_3
 (29 0)  (317 320)  (317 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 320)  (318 320)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 320)  (320 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 320)  (321 320)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 320)  (322 320)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 320)  (325 320)  LC_0 Logic Functioning bit
 (38 0)  (326 320)  (326 320)  LC_0 Logic Functioning bit
 (39 0)  (327 320)  (327 320)  LC_0 Logic Functioning bit
 (41 0)  (329 320)  (329 320)  LC_0 Logic Functioning bit
 (42 0)  (330 320)  (330 320)  LC_0 Logic Functioning bit
 (43 0)  (331 320)  (331 320)  LC_0 Logic Functioning bit
 (48 0)  (336 320)  (336 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (300 321)  (300 321)  routing T_6_20.sp4_h_l_39 <X> T_6_20.sp4_v_b_2
 (28 1)  (316 321)  (316 321)  routing T_6_20.lc_trk_g2_0 <X> T_6_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 321)  (317 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 321)  (318 321)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (319 321)  (319 321)  routing T_6_20.lc_trk_g3_2 <X> T_6_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 321)  (320 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (321 321)  (321 321)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.input_2_0
 (34 1)  (322 321)  (322 321)  routing T_6_20.lc_trk_g3_1 <X> T_6_20.input_2_0
 (36 1)  (324 321)  (324 321)  LC_0 Logic Functioning bit
 (37 1)  (325 321)  (325 321)  LC_0 Logic Functioning bit
 (39 1)  (327 321)  (327 321)  LC_0 Logic Functioning bit
 (40 1)  (328 321)  (328 321)  LC_0 Logic Functioning bit
 (41 1)  (329 321)  (329 321)  LC_0 Logic Functioning bit
 (43 1)  (331 321)  (331 321)  LC_0 Logic Functioning bit
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (310 322)  (310 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (311 322)  (311 322)  routing T_6_20.sp4_h_r_7 <X> T_6_20.lc_trk_g0_7
 (24 2)  (312 322)  (312 322)  routing T_6_20.sp4_h_r_7 <X> T_6_20.lc_trk_g0_7
 (32 2)  (320 322)  (320 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 322)  (321 322)  routing T_6_20.lc_trk_g2_0 <X> T_6_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 322)  (324 322)  LC_1 Logic Functioning bit
 (37 2)  (325 322)  (325 322)  LC_1 Logic Functioning bit
 (38 2)  (326 322)  (326 322)  LC_1 Logic Functioning bit
 (39 2)  (327 322)  (327 322)  LC_1 Logic Functioning bit
 (45 2)  (333 322)  (333 322)  LC_1 Logic Functioning bit
 (0 3)  (288 323)  (288 323)  routing T_6_20.glb_netwk_5 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (21 3)  (309 323)  (309 323)  routing T_6_20.sp4_h_r_7 <X> T_6_20.lc_trk_g0_7
 (36 3)  (324 323)  (324 323)  LC_1 Logic Functioning bit
 (37 3)  (325 323)  (325 323)  LC_1 Logic Functioning bit
 (38 3)  (326 323)  (326 323)  LC_1 Logic Functioning bit
 (39 3)  (327 323)  (327 323)  LC_1 Logic Functioning bit
 (45 3)  (333 323)  (333 323)  LC_1 Logic Functioning bit
 (1 4)  (289 324)  (289 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (303 324)  (303 324)  routing T_6_20.sp4_h_r_9 <X> T_6_20.lc_trk_g1_1
 (16 4)  (304 324)  (304 324)  routing T_6_20.sp4_h_r_9 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 324)  (306 324)  routing T_6_20.sp4_h_r_9 <X> T_6_20.lc_trk_g1_1
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (37 4)  (325 324)  (325 324)  LC_2 Logic Functioning bit
 (38 4)  (326 324)  (326 324)  LC_2 Logic Functioning bit
 (39 4)  (327 324)  (327 324)  LC_2 Logic Functioning bit
 (45 4)  (333 324)  (333 324)  LC_2 Logic Functioning bit
 (0 5)  (288 325)  (288 325)  routing T_6_20.glb_netwk_3 <X> T_6_20.wire_logic_cluster/lc_7/cen
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (38 5)  (326 325)  (326 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (45 5)  (333 325)  (333 325)  LC_2 Logic Functioning bit
 (21 6)  (309 326)  (309 326)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g1_7
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 326)  (319 326)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 326)  (322 326)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 326)  (323 326)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.input_2_3
 (37 6)  (325 326)  (325 326)  LC_3 Logic Functioning bit
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (39 6)  (327 326)  (327 326)  LC_3 Logic Functioning bit
 (41 6)  (329 326)  (329 326)  LC_3 Logic Functioning bit
 (42 6)  (330 326)  (330 326)  LC_3 Logic Functioning bit
 (43 6)  (331 326)  (331 326)  LC_3 Logic Functioning bit
 (48 6)  (336 326)  (336 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 327)  (320 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (321 327)  (321 327)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.input_2_3
 (34 7)  (322 327)  (322 327)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.input_2_3
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (37 7)  (325 327)  (325 327)  LC_3 Logic Functioning bit
 (38 7)  (326 327)  (326 327)  LC_3 Logic Functioning bit
 (40 7)  (328 327)  (328 327)  LC_3 Logic Functioning bit
 (41 7)  (329 327)  (329 327)  LC_3 Logic Functioning bit
 (42 7)  (330 327)  (330 327)  LC_3 Logic Functioning bit
 (14 8)  (302 328)  (302 328)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g2_0
 (36 8)  (324 328)  (324 328)  LC_4 Logic Functioning bit
 (38 8)  (326 328)  (326 328)  LC_4 Logic Functioning bit
 (41 8)  (329 328)  (329 328)  LC_4 Logic Functioning bit
 (43 8)  (331 328)  (331 328)  LC_4 Logic Functioning bit
 (45 8)  (333 328)  (333 328)  LC_4 Logic Functioning bit
 (15 9)  (303 329)  (303 329)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g2_0
 (17 9)  (305 329)  (305 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (315 329)  (315 329)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 329)  (317 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 329)  (325 329)  LC_4 Logic Functioning bit
 (39 9)  (327 329)  (327 329)  LC_4 Logic Functioning bit
 (40 9)  (328 329)  (328 329)  LC_4 Logic Functioning bit
 (42 9)  (330 329)  (330 329)  LC_4 Logic Functioning bit
 (45 9)  (333 329)  (333 329)  LC_4 Logic Functioning bit
 (15 10)  (303 330)  (303 330)  routing T_6_20.tnr_op_5 <X> T_6_20.lc_trk_g2_5
 (17 10)  (305 330)  (305 330)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (315 330)  (315 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 330)  (316 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 330)  (318 330)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 330)  (321 330)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (328 330)  (328 330)  LC_5 Logic Functioning bit
 (42 10)  (330 330)  (330 330)  LC_5 Logic Functioning bit
 (30 11)  (318 331)  (318 331)  routing T_6_20.lc_trk_g3_7 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 331)  (319 331)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (40 11)  (328 331)  (328 331)  LC_5 Logic Functioning bit
 (42 11)  (330 331)  (330 331)  LC_5 Logic Functioning bit
 (17 12)  (305 332)  (305 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (306 332)  (306 332)  routing T_6_20.wire_logic_cluster/lc_1/out <X> T_6_20.lc_trk_g3_1
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (313 332)  (313 332)  routing T_6_20.wire_logic_cluster/lc_2/out <X> T_6_20.lc_trk_g3_2
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 332)  (319 332)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 332)  (321 332)  routing T_6_20.lc_trk_g2_5 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (325 332)  (325 332)  LC_6 Logic Functioning bit
 (50 12)  (338 332)  (338 332)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (309 333)  (309 333)  routing T_6_20.sp4_r_v_b_43 <X> T_6_20.lc_trk_g3_3
 (22 13)  (310 333)  (310 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (315 333)  (315 333)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 333)  (318 333)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (0 14)  (288 334)  (288 334)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 334)  (289 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (302 334)  (302 334)  routing T_6_20.wire_logic_cluster/lc_4/out <X> T_6_20.lc_trk_g3_4
 (21 14)  (309 334)  (309 334)  routing T_6_20.rgt_op_7 <X> T_6_20.lc_trk_g3_7
 (22 14)  (310 334)  (310 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 334)  (312 334)  routing T_6_20.rgt_op_7 <X> T_6_20.lc_trk_g3_7
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (45 14)  (333 334)  (333 334)  LC_7 Logic Functioning bit
 (0 15)  (288 335)  (288 335)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/s_r
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (314 335)  (314 335)  routing T_6_20.lc_trk_g0_3 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (325 335)  (325 335)  LC_7 Logic Functioning bit
 (39 15)  (327 335)  (327 335)  LC_7 Logic Functioning bit
 (40 15)  (328 335)  (328 335)  LC_7 Logic Functioning bit
 (42 15)  (330 335)  (330 335)  LC_7 Logic Functioning bit
 (45 15)  (333 335)  (333 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (22 0)  (364 320)  (364 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 320)  (365 320)  routing T_7_20.sp12_h_r_11 <X> T_7_20.lc_trk_g0_3
 (26 0)  (368 320)  (368 320)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 320)  (376 320)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (39 0)  (381 320)  (381 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (53 0)  (395 320)  (395 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (10 1)  (352 321)  (352 321)  routing T_7_20.sp4_h_r_8 <X> T_7_20.sp4_v_b_1
 (12 1)  (354 321)  (354 321)  routing T_7_20.sp4_h_r_2 <X> T_7_20.sp4_v_b_2
 (26 1)  (368 321)  (368 321)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (45 1)  (387 321)  (387 321)  LC_0 Logic Functioning bit
 (46 1)  (388 321)  (388 321)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (31 2)  (373 322)  (373 322)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (383 322)  (383 322)  LC_1 Logic Functioning bit
 (43 2)  (385 322)  (385 322)  LC_1 Logic Functioning bit
 (45 2)  (387 322)  (387 322)  LC_1 Logic Functioning bit
 (0 3)  (342 323)  (342 323)  routing T_7_20.glb_netwk_5 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (22 3)  (364 323)  (364 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 323)  (366 323)  routing T_7_20.bot_op_6 <X> T_7_20.lc_trk_g0_6
 (27 3)  (369 323)  (369 323)  routing T_7_20.lc_trk_g1_0 <X> T_7_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 323)  (371 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (373 323)  (373 323)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (382 323)  (382 323)  LC_1 Logic Functioning bit
 (42 3)  (384 323)  (384 323)  LC_1 Logic Functioning bit
 (45 3)  (387 323)  (387 323)  LC_1 Logic Functioning bit
 (52 3)  (394 323)  (394 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (53 3)  (395 323)  (395 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (356 324)  (356 324)  routing T_7_20.sp4_h_l_5 <X> T_7_20.lc_trk_g1_0
 (26 4)  (368 324)  (368 324)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (370 324)  (370 324)  routing T_7_20.lc_trk_g2_1 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (45 4)  (387 324)  (387 324)  LC_2 Logic Functioning bit
 (48 4)  (390 324)  (390 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (356 325)  (356 325)  routing T_7_20.sp4_h_l_5 <X> T_7_20.lc_trk_g1_0
 (15 5)  (357 325)  (357 325)  routing T_7_20.sp4_h_l_5 <X> T_7_20.lc_trk_g1_0
 (16 5)  (358 325)  (358 325)  routing T_7_20.sp4_h_l_5 <X> T_7_20.lc_trk_g1_0
 (17 5)  (359 325)  (359 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (368 325)  (368 325)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 325)  (378 325)  LC_2 Logic Functioning bit
 (38 5)  (380 325)  (380 325)  LC_2 Logic Functioning bit
 (41 5)  (383 325)  (383 325)  LC_2 Logic Functioning bit
 (43 5)  (385 325)  (385 325)  LC_2 Logic Functioning bit
 (45 5)  (387 325)  (387 325)  LC_2 Logic Functioning bit
 (53 5)  (395 325)  (395 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 326)  (372 326)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 326)  (373 326)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 326)  (375 326)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (379 326)  (379 326)  LC_3 Logic Functioning bit
 (39 6)  (381 326)  (381 326)  LC_3 Logic Functioning bit
 (45 6)  (387 326)  (387 326)  LC_3 Logic Functioning bit
 (47 6)  (389 326)  (389 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (372 327)  (372 327)  routing T_7_20.lc_trk_g0_6 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 327)  (373 327)  routing T_7_20.lc_trk_g2_6 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (379 327)  (379 327)  LC_3 Logic Functioning bit
 (39 7)  (381 327)  (381 327)  LC_3 Logic Functioning bit
 (45 7)  (387 327)  (387 327)  LC_3 Logic Functioning bit
 (53 7)  (395 327)  (395 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (357 328)  (357 328)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g2_1
 (16 8)  (358 328)  (358 328)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g2_1
 (17 8)  (359 328)  (359 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (360 328)  (360 328)  routing T_7_20.sp4_h_r_33 <X> T_7_20.lc_trk_g2_1
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 328)  (375 328)  routing T_7_20.lc_trk_g2_5 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 328)  (378 328)  LC_4 Logic Functioning bit
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (38 8)  (380 328)  (380 328)  LC_4 Logic Functioning bit
 (39 8)  (381 328)  (381 328)  LC_4 Logic Functioning bit
 (45 8)  (387 328)  (387 328)  LC_4 Logic Functioning bit
 (47 8)  (389 328)  (389 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (378 329)  (378 329)  LC_4 Logic Functioning bit
 (37 9)  (379 329)  (379 329)  LC_4 Logic Functioning bit
 (38 9)  (380 329)  (380 329)  LC_4 Logic Functioning bit
 (39 9)  (381 329)  (381 329)  LC_4 Logic Functioning bit
 (45 9)  (387 329)  (387 329)  LC_4 Logic Functioning bit
 (16 10)  (358 330)  (358 330)  routing T_7_20.sp4_v_t_16 <X> T_7_20.lc_trk_g2_5
 (17 10)  (359 330)  (359 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 330)  (360 330)  routing T_7_20.sp4_v_t_16 <X> T_7_20.lc_trk_g2_5
 (32 10)  (374 330)  (374 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 330)  (375 330)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 330)  (376 330)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 330)  (378 330)  LC_5 Logic Functioning bit
 (37 10)  (379 330)  (379 330)  LC_5 Logic Functioning bit
 (38 10)  (380 330)  (380 330)  LC_5 Logic Functioning bit
 (39 10)  (381 330)  (381 330)  LC_5 Logic Functioning bit
 (45 10)  (387 330)  (387 330)  LC_5 Logic Functioning bit
 (48 10)  (390 330)  (390 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (393 330)  (393 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (364 331)  (364 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (365 331)  (365 331)  routing T_7_20.sp4_h_r_30 <X> T_7_20.lc_trk_g2_6
 (24 11)  (366 331)  (366 331)  routing T_7_20.sp4_h_r_30 <X> T_7_20.lc_trk_g2_6
 (25 11)  (367 331)  (367 331)  routing T_7_20.sp4_h_r_30 <X> T_7_20.lc_trk_g2_6
 (31 11)  (373 331)  (373 331)  routing T_7_20.lc_trk_g3_3 <X> T_7_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (378 331)  (378 331)  LC_5 Logic Functioning bit
 (37 11)  (379 331)  (379 331)  LC_5 Logic Functioning bit
 (38 11)  (380 331)  (380 331)  LC_5 Logic Functioning bit
 (39 11)  (381 331)  (381 331)  LC_5 Logic Functioning bit
 (44 11)  (386 331)  (386 331)  LC_5 Logic Functioning bit
 (45 11)  (387 331)  (387 331)  LC_5 Logic Functioning bit
 (22 12)  (364 332)  (364 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (369 332)  (369 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 332)  (370 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 332)  (371 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 332)  (372 332)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 332)  (374 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (379 332)  (379 332)  LC_6 Logic Functioning bit
 (39 12)  (381 332)  (381 332)  LC_6 Logic Functioning bit
 (45 12)  (387 332)  (387 332)  LC_6 Logic Functioning bit
 (47 12)  (389 332)  (389 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (30 13)  (372 333)  (372 333)  routing T_7_20.lc_trk_g3_6 <X> T_7_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 333)  (373 333)  routing T_7_20.lc_trk_g0_3 <X> T_7_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 333)  (379 333)  LC_6 Logic Functioning bit
 (39 13)  (381 333)  (381 333)  LC_6 Logic Functioning bit
 (45 13)  (387 333)  (387 333)  LC_6 Logic Functioning bit
 (0 14)  (342 334)  (342 334)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 334)  (365 334)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (24 14)  (366 334)  (366 334)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (25 14)  (367 334)  (367 334)  routing T_7_20.wire_logic_cluster/lc_6/out <X> T_7_20.lc_trk_g3_6
 (31 14)  (373 334)  (373 334)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 334)  (374 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 334)  (375 334)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 334)  (376 334)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 334)  (378 334)  LC_7 Logic Functioning bit
 (37 14)  (379 334)  (379 334)  LC_7 Logic Functioning bit
 (38 14)  (380 334)  (380 334)  LC_7 Logic Functioning bit
 (39 14)  (381 334)  (381 334)  LC_7 Logic Functioning bit
 (45 14)  (387 334)  (387 334)  LC_7 Logic Functioning bit
 (0 15)  (342 335)  (342 335)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/s_r
 (21 15)  (363 335)  (363 335)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (22 15)  (364 335)  (364 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (373 335)  (373 335)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 335)  (378 335)  LC_7 Logic Functioning bit
 (37 15)  (379 335)  (379 335)  LC_7 Logic Functioning bit
 (38 15)  (380 335)  (380 335)  LC_7 Logic Functioning bit
 (39 15)  (381 335)  (381 335)  LC_7 Logic Functioning bit
 (45 15)  (387 335)  (387 335)  LC_7 Logic Functioning bit
 (51 15)  (393 335)  (393 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (395 335)  (395 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_8_20

 (7 0)  (403 320)  (403 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 321)  (403 321)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (397 322)  (397 322)  routing T_8_20.glb_netwk_5 <X> T_8_20.wire_bram/ram/WCLK
 (2 2)  (398 322)  (398 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (5 2)  (401 322)  (401 322)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_h_l_37
 (7 2)  (403 322)  (403 322)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 322)  (411 322)  routing T_8_20.sp12_h_r_5 <X> T_8_20.lc_trk_g0_5
 (17 2)  (413 322)  (413 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (414 322)  (414 322)  routing T_8_20.sp12_h_r_5 <X> T_8_20.lc_trk_g0_5
 (0 3)  (396 323)  (396 323)  routing T_8_20.glb_netwk_5 <X> T_8_20.wire_bram/ram/WCLK
 (6 3)  (402 323)  (402 323)  routing T_8_20.sp4_v_t_37 <X> T_8_20.sp4_h_l_37
 (7 3)  (403 323)  (403 323)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 323)  (414 323)  routing T_8_20.sp12_h_r_5 <X> T_8_20.lc_trk_g0_5
 (1 4)  (397 324)  (397 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (403 324)  (403 324)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (12 4)  (408 324)  (408 324)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_h_r_5
 (21 4)  (417 324)  (417 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (22 4)  (418 324)  (418 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (419 324)  (419 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (24 4)  (420 324)  (420 324)  routing T_8_20.sp4_h_r_11 <X> T_8_20.lc_trk_g1_3
 (0 5)  (396 325)  (396 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (1 5)  (397 325)  (397 325)  routing T_8_20.lc_trk_g1_3 <X> T_8_20.wire_bram/ram/WCLKE
 (7 5)  (403 325)  (403 325)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (11 5)  (407 325)  (407 325)  routing T_8_20.sp4_v_b_5 <X> T_8_20.sp4_h_r_5
 (7 6)  (403 326)  (403 326)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (7 7)  (403 327)  (403 327)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (5 8)  (401 328)  (401 328)  routing T_8_20.sp4_v_b_0 <X> T_8_20.sp4_h_r_6
 (6 8)  (402 328)  (402 328)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_b_6
 (11 8)  (407 328)  (407 328)  routing T_8_20.sp4_h_r_3 <X> T_8_20.sp4_v_b_8
 (29 8)  (425 328)  (425 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 328)  (426 328)  routing T_8_20.lc_trk_g0_5 <X> T_8_20.wire_bram/ram/WDATA_3
 (38 8)  (434 328)  (434 328)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (4 9)  (400 329)  (400 329)  routing T_8_20.sp4_v_b_0 <X> T_8_20.sp4_h_r_6
 (6 9)  (402 329)  (402 329)  routing T_8_20.sp4_v_b_0 <X> T_8_20.sp4_h_r_6
 (40 9)  (436 329)  (436 329)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (15 11)  (411 331)  (411 331)  routing T_8_20.sp4_v_t_33 <X> T_8_20.lc_trk_g2_4
 (16 11)  (412 331)  (412 331)  routing T_8_20.sp4_v_t_33 <X> T_8_20.lc_trk_g2_4
 (17 11)  (413 331)  (413 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (12 13)  (408 333)  (408 333)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_b_11
 (0 14)  (396 334)  (396 334)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (1 14)  (397 334)  (397 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (13 14)  (409 334)  (409 334)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_46
 (1 15)  (397 335)  (397 335)  routing T_8_20.lc_trk_g2_4 <X> T_8_20.wire_bram/ram/WE
 (12 15)  (408 335)  (408 335)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_v_t_46


LogicTile_9_20

 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 320)  (466 320)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (44 0)  (482 320)  (482 320)  LC_0 Logic Functioning bit
 (45 0)  (483 320)  (483 320)  LC_0 Logic Functioning bit
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (43 1)  (481 321)  (481 321)  LC_0 Logic Functioning bit
 (45 1)  (483 321)  (483 321)  LC_0 Logic Functioning bit
 (47 1)  (485 321)  (485 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (487 321)  (487 321)  Carry_In_Mux bit 

 (51 1)  (489 321)  (489 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_5 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 322)  (468 322)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (37 2)  (475 322)  (475 322)  LC_1 Logic Functioning bit
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (39 2)  (477 322)  (477 322)  LC_1 Logic Functioning bit
 (44 2)  (482 322)  (482 322)  LC_1 Logic Functioning bit
 (0 3)  (438 323)  (438 323)  routing T_9_20.glb_netwk_5 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_v_b_22 <X> T_9_20.lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.sp4_v_b_22 <X> T_9_20.lc_trk_g0_6
 (30 3)  (468 323)  (468 323)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (40 3)  (478 323)  (478 323)  LC_1 Logic Functioning bit
 (41 3)  (479 323)  (479 323)  LC_1 Logic Functioning bit
 (42 3)  (480 323)  (480 323)  LC_1 Logic Functioning bit
 (43 3)  (481 323)  (481 323)  LC_1 Logic Functioning bit
 (51 3)  (489 323)  (489 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (52 3)  (490 323)  (490 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (459 324)  (459 324)  routing T_9_20.sp4_h_r_19 <X> T_9_20.lc_trk_g1_3
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 324)  (461 324)  routing T_9_20.sp4_h_r_19 <X> T_9_20.lc_trk_g1_3
 (24 4)  (462 324)  (462 324)  routing T_9_20.sp4_h_r_19 <X> T_9_20.lc_trk_g1_3
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (44 4)  (482 324)  (482 324)  LC_2 Logic Functioning bit
 (21 5)  (459 325)  (459 325)  routing T_9_20.sp4_h_r_19 <X> T_9_20.lc_trk_g1_3
 (40 5)  (478 325)  (478 325)  LC_2 Logic Functioning bit
 (41 5)  (479 325)  (479 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (43 5)  (481 325)  (481 325)  LC_2 Logic Functioning bit
 (48 5)  (486 325)  (486 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (452 326)  (452 326)  routing T_9_20.sp4_h_l_1 <X> T_9_20.lc_trk_g1_4
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g1_5
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (42 6)  (480 326)  (480 326)  LC_3 Logic Functioning bit
 (44 6)  (482 326)  (482 326)  LC_3 Logic Functioning bit
 (15 7)  (453 327)  (453 327)  routing T_9_20.sp4_h_l_1 <X> T_9_20.lc_trk_g1_4
 (16 7)  (454 327)  (454 327)  routing T_9_20.sp4_h_l_1 <X> T_9_20.lc_trk_g1_4
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (471 327)  (471 327)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_3
 (35 7)  (473 327)  (473 327)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.input_2_3
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (38 7)  (476 327)  (476 327)  LC_3 Logic Functioning bit
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (51 7)  (489 327)  (489 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (490 327)  (490 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 8)  (460 328)  (460 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (42 8)  (480 328)  (480 328)  LC_4 Logic Functioning bit
 (44 8)  (482 328)  (482 328)  LC_4 Logic Functioning bit
 (14 9)  (452 329)  (452 329)  routing T_9_20.sp4_h_r_24 <X> T_9_20.lc_trk_g2_0
 (15 9)  (453 329)  (453 329)  routing T_9_20.sp4_h_r_24 <X> T_9_20.lc_trk_g2_0
 (16 9)  (454 329)  (454 329)  routing T_9_20.sp4_h_r_24 <X> T_9_20.lc_trk_g2_0
 (17 9)  (455 329)  (455 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (32 9)  (470 329)  (470 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (471 329)  (471 329)  routing T_9_20.lc_trk_g2_0 <X> T_9_20.input_2_4
 (37 9)  (475 329)  (475 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (40 9)  (478 329)  (478 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (47 9)  (485 329)  (485 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (9 10)  (447 330)  (447 330)  routing T_9_20.sp4_v_b_7 <X> T_9_20.sp4_h_l_42
 (15 10)  (453 330)  (453 330)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (16 10)  (454 330)  (454 330)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (37 10)  (475 330)  (475 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (44 10)  (482 330)  (482 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (46 10)  (484 330)  (484 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (442 331)  (442 331)  routing T_9_20.sp4_v_b_1 <X> T_9_20.sp4_h_l_43
 (18 11)  (456 331)  (456 331)  routing T_9_20.sp4_h_l_16 <X> T_9_20.lc_trk_g2_5
 (40 11)  (478 331)  (478 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (45 11)  (483 331)  (483 331)  LC_5 Logic Functioning bit
 (46 11)  (484 331)  (484 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (485 331)  (485 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (452 332)  (452 332)  routing T_9_20.wire_logic_cluster/lc_0/out <X> T_9_20.lc_trk_g3_0
 (27 12)  (465 332)  (465 332)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (44 12)  (482 332)  (482 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (42 13)  (480 333)  (480 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (45 13)  (483 333)  (483 333)  LC_6 Logic Functioning bit
 (46 13)  (484 333)  (484 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (47 13)  (485 333)  (485 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (486 333)  (486 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (438 334)  (438 334)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (443 334)  (443 334)  routing T_9_20.sp4_v_b_9 <X> T_9_20.sp4_h_l_44
 (21 14)  (459 334)  (459 334)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g3_7
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 334)  (465 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 334)  (466 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (44 14)  (482 334)  (482 334)  LC_7 Logic Functioning bit
 (45 14)  (483 334)  (483 334)  LC_7 Logic Functioning bit
 (0 15)  (438 335)  (438 335)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 335)  (478 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit
 (45 15)  (483 335)  (483 335)  LC_7 Logic Functioning bit
 (46 15)  (484 335)  (484 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (485 335)  (485 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (486 335)  (486 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_20

 (15 0)  (507 320)  (507 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (16 0)  (508 320)  (508 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (510 320)  (510 320)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (22 0)  (514 320)  (514 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 320)  (515 320)  routing T_10_20.sp12_h_r_11 <X> T_10_20.lc_trk_g0_3
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 320)  (527 320)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.input_2_0
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (40 0)  (532 320)  (532 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (42 0)  (534 320)  (534 320)  LC_0 Logic Functioning bit
 (18 1)  (510 321)  (510 321)  routing T_10_20.sp4_h_l_4 <X> T_10_20.lc_trk_g0_1
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 321)  (525 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.input_2_0
 (35 1)  (527 321)  (527 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.input_2_0
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (41 1)  (533 321)  (533 321)  LC_0 Logic Functioning bit
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (506 322)  (506 322)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g0_4
 (16 2)  (508 322)  (508 322)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (510 322)  (510 322)  routing T_10_20.sp4_v_b_5 <X> T_10_20.lc_trk_g0_5
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 322)  (527 322)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.input_2_1
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (0 3)  (492 323)  (492 323)  routing T_10_20.glb_netwk_5 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (21 4)  (513 324)  (513 324)  routing T_10_20.sp4_v_b_11 <X> T_10_20.lc_trk_g1_3
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp4_v_b_11 <X> T_10_20.lc_trk_g1_3
 (21 5)  (513 325)  (513 325)  routing T_10_20.sp4_v_b_11 <X> T_10_20.lc_trk_g1_3
 (15 6)  (507 326)  (507 326)  routing T_10_20.sp4_v_b_21 <X> T_10_20.lc_trk_g1_5
 (16 6)  (508 326)  (508 326)  routing T_10_20.sp4_v_b_21 <X> T_10_20.lc_trk_g1_5
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (52 6)  (544 326)  (544 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g0_3 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (46 7)  (538 327)  (538 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 328)  (527 328)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_4
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (45 8)  (537 328)  (537 328)  LC_4 Logic Functioning bit
 (48 8)  (540 328)  (540 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 329)  (515 329)  routing T_10_20.sp4_h_l_15 <X> T_10_20.lc_trk_g2_2
 (24 9)  (516 329)  (516 329)  routing T_10_20.sp4_h_l_15 <X> T_10_20.lc_trk_g2_2
 (25 9)  (517 329)  (517 329)  routing T_10_20.sp4_h_l_15 <X> T_10_20.lc_trk_g2_2
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (526 329)  (526 329)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.input_2_4
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (39 9)  (531 329)  (531 329)  LC_4 Logic Functioning bit
 (42 9)  (534 329)  (534 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (51 9)  (543 329)  (543 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (506 330)  (506 330)  routing T_10_20.sp4_v_t_17 <X> T_10_20.lc_trk_g2_4
 (15 10)  (507 330)  (507 330)  routing T_10_20.sp4_h_l_24 <X> T_10_20.lc_trk_g2_5
 (16 10)  (508 330)  (508 330)  routing T_10_20.sp4_h_l_24 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.sp4_h_l_24 <X> T_10_20.lc_trk_g2_5
 (25 10)  (517 330)  (517 330)  routing T_10_20.rgt_op_6 <X> T_10_20.lc_trk_g2_6
 (16 11)  (508 331)  (508 331)  routing T_10_20.sp4_v_t_17 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 331)  (516 331)  routing T_10_20.rgt_op_6 <X> T_10_20.lc_trk_g2_6
 (4 12)  (496 332)  (496 332)  routing T_10_20.sp4_h_l_44 <X> T_10_20.sp4_v_b_9
 (25 12)  (517 332)  (517 332)  routing T_10_20.rgt_op_2 <X> T_10_20.lc_trk_g3_2
 (3 13)  (495 333)  (495 333)  routing T_10_20.sp12_h_l_22 <X> T_10_20.sp12_h_r_1
 (5 13)  (497 333)  (497 333)  routing T_10_20.sp4_h_l_44 <X> T_10_20.sp4_v_b_9
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_r_v_b_40 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 333)  (516 333)  routing T_10_20.rgt_op_2 <X> T_10_20.lc_trk_g3_2
 (13 14)  (505 334)  (505 334)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_v_t_46
 (8 15)  (500 335)  (500 335)  routing T_10_20.sp4_h_r_4 <X> T_10_20.sp4_v_t_47
 (9 15)  (501 335)  (501 335)  routing T_10_20.sp4_h_r_4 <X> T_10_20.sp4_v_t_47
 (10 15)  (502 335)  (502 335)  routing T_10_20.sp4_h_r_4 <X> T_10_20.sp4_v_t_47
 (12 15)  (504 335)  (504 335)  routing T_10_20.sp4_h_r_11 <X> T_10_20.sp4_v_t_46
 (14 15)  (506 335)  (506 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (15 15)  (507 335)  (507 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp4_h_l_17 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_11_20

 (2 0)  (548 320)  (548 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (13 0)  (559 320)  (559 320)  routing T_11_20.sp4_h_l_39 <X> T_11_20.sp4_v_b_2
 (15 0)  (561 320)  (561 320)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g0_1
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 320)  (564 320)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g0_1
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (571 320)  (571 320)  routing T_11_20.sp4_v_b_2 <X> T_11_20.lc_trk_g0_2
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 320)  (583 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (40 0)  (586 320)  (586 320)  LC_0 Logic Functioning bit
 (41 0)  (587 320)  (587 320)  LC_0 Logic Functioning bit
 (42 0)  (588 320)  (588 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (12 1)  (558 321)  (558 321)  routing T_11_20.sp4_h_l_39 <X> T_11_20.sp4_v_b_2
 (21 1)  (567 321)  (567 321)  routing T_11_20.sp4_r_v_b_32 <X> T_11_20.lc_trk_g0_3
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (569 321)  (569 321)  routing T_11_20.sp4_v_b_2 <X> T_11_20.lc_trk_g0_2
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (38 1)  (584 321)  (584 321)  LC_0 Logic Functioning bit
 (39 1)  (585 321)  (585 321)  LC_0 Logic Functioning bit
 (40 1)  (586 321)  (586 321)  LC_0 Logic Functioning bit
 (41 1)  (587 321)  (587 321)  LC_0 Logic Functioning bit
 (42 1)  (588 321)  (588 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (51 1)  (597 321)  (597 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_5 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (560 322)  (560 322)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (21 2)  (567 322)  (567 322)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g0_7
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 322)  (569 322)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g0_7
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 322)  (577 322)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 322)  (583 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (47 2)  (593 322)  (593 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (546 323)  (546 323)  routing T_11_20.glb_netwk_5 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (14 3)  (560 323)  (560 323)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (16 3)  (562 323)  (562 323)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (564 323)  (564 323)  routing T_11_20.sp4_v_b_13 <X> T_11_20.lc_trk_g0_5
 (21 3)  (567 323)  (567 323)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g0_7
 (26 3)  (572 323)  (572 323)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 323)  (576 323)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.input_2_1
 (34 3)  (580 323)  (580 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.input_2_1
 (35 3)  (581 323)  (581 323)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (14 4)  (560 324)  (560 324)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (15 4)  (561 324)  (561 324)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (15 5)  (561 325)  (561 325)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (564 325)  (564 325)  routing T_11_20.top_op_1 <X> T_11_20.lc_trk_g1_1
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 325)  (570 325)  routing T_11_20.top_op_2 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.top_op_2 <X> T_11_20.lc_trk_g1_2
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (15 6)  (561 326)  (561 326)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (16 6)  (562 326)  (562 326)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (567 326)  (567 326)  routing T_11_20.sp12_h_l_4 <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 326)  (570 326)  routing T_11_20.sp12_h_l_4 <X> T_11_20.lc_trk_g1_7
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (40 6)  (586 326)  (586 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (13 7)  (559 327)  (559 327)  routing T_11_20.sp4_v_b_0 <X> T_11_20.sp4_h_l_40
 (18 7)  (564 327)  (564 327)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g1_5
 (21 7)  (567 327)  (567 327)  routing T_11_20.sp12_h_l_4 <X> T_11_20.lc_trk_g1_7
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 327)  (580 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_3
 (35 7)  (581 327)  (581 327)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.input_2_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (40 7)  (586 327)  (586 327)  LC_3 Logic Functioning bit
 (41 7)  (587 327)  (587 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (13 8)  (559 328)  (559 328)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 328)  (574 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g3_4 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (586 328)  (586 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (50 8)  (596 328)  (596 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 328)  (597 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (558 329)  (558 329)  routing T_11_20.sp4_h_l_45 <X> T_11_20.sp4_v_b_8
 (15 9)  (561 329)  (561 329)  routing T_11_20.sp4_v_t_29 <X> T_11_20.lc_trk_g2_0
 (16 9)  (562 329)  (562 329)  routing T_11_20.sp4_v_t_29 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (14 10)  (560 330)  (560 330)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (21 10)  (567 330)  (567 330)  routing T_11_20.wire_logic_cluster/lc_7/out <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 330)  (571 330)  routing T_11_20.wire_logic_cluster/lc_6/out <X> T_11_20.lc_trk_g2_6
 (26 10)  (572 330)  (572 330)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (15 11)  (561 331)  (561 331)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (16 11)  (562 331)  (562 331)  routing T_11_20.sp4_h_r_36 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (582 331)  (582 331)  LC_5 Logic Functioning bit
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (40 11)  (586 331)  (586 331)  LC_5 Logic Functioning bit
 (41 11)  (587 331)  (587 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (19 12)  (565 332)  (565 332)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (26 12)  (572 332)  (572 332)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 332)  (587 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (45 12)  (591 332)  (591 332)  LC_6 Logic Functioning bit
 (47 12)  (593 332)  (593 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (569 333)  (569 333)  routing T_11_20.sp12_v_b_18 <X> T_11_20.lc_trk_g3_2
 (25 13)  (571 333)  (571 333)  routing T_11_20.sp12_v_b_18 <X> T_11_20.lc_trk_g3_2
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 333)  (574 333)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (40 13)  (586 333)  (586 333)  LC_6 Logic Functioning bit
 (41 13)  (587 333)  (587 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (14 14)  (560 334)  (560 334)  routing T_11_20.wire_logic_cluster/lc_4/out <X> T_11_20.lc_trk_g3_4
 (25 14)  (571 334)  (571 334)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (26 14)  (572 334)  (572 334)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (586 334)  (586 334)  LC_7 Logic Functioning bit
 (42 14)  (588 334)  (588 334)  LC_7 Logic Functioning bit
 (45 14)  (591 334)  (591 334)  LC_7 Logic Functioning bit
 (17 15)  (563 335)  (563 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.sp4_h_r_38 <X> T_11_20.lc_trk_g3_6
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 335)  (574 335)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (48 15)  (594 335)  (594 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_20

 (15 0)  (615 320)  (615 320)  routing T_12_20.sp4_h_r_9 <X> T_12_20.lc_trk_g0_1
 (16 0)  (616 320)  (616 320)  routing T_12_20.sp4_h_r_9 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.sp4_h_r_9 <X> T_12_20.lc_trk_g0_1
 (21 0)  (621 320)  (621 320)  routing T_12_20.lft_op_3 <X> T_12_20.lc_trk_g0_3
 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 320)  (624 320)  routing T_12_20.lft_op_3 <X> T_12_20.lc_trk_g0_3
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 322)  (614 322)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g0_4
 (22 2)  (622 322)  (622 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 322)  (624 322)  routing T_12_20.bot_op_7 <X> T_12_20.lc_trk_g0_7
 (26 2)  (626 322)  (626 322)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g1_5 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 322)  (635 322)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_1
 (36 2)  (636 322)  (636 322)  LC_1 Logic Functioning bit
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (38 2)  (638 322)  (638 322)  LC_1 Logic Functioning bit
 (0 3)  (600 323)  (600 323)  routing T_12_20.glb_netwk_5 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (11 3)  (611 323)  (611 323)  routing T_12_20.sp4_h_r_2 <X> T_12_20.sp4_h_l_39
 (15 3)  (615 323)  (615 323)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g0_4
 (17 3)  (617 323)  (617 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 323)  (623 323)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.sp4_v_b_22 <X> T_12_20.lc_trk_g0_6
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 323)  (633 323)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_1
 (35 3)  (635 323)  (635 323)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.input_2_1
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (15 4)  (615 324)  (615 324)  routing T_12_20.top_op_1 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 324)  (633 324)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 324)  (636 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (11 5)  (611 325)  (611 325)  routing T_12_20.sp4_h_l_40 <X> T_12_20.sp4_h_r_5
 (18 5)  (618 325)  (618 325)  routing T_12_20.top_op_1 <X> T_12_20.lc_trk_g1_1
 (22 5)  (622 325)  (622 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 325)  (623 325)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g1_2
 (24 5)  (624 325)  (624 325)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g1_2
 (25 5)  (625 325)  (625 325)  routing T_12_20.sp4_h_r_2 <X> T_12_20.lc_trk_g1_2
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (40 5)  (640 325)  (640 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (10 6)  (610 326)  (610 326)  routing T_12_20.sp4_v_b_11 <X> T_12_20.sp4_h_l_41
 (14 6)  (614 326)  (614 326)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g1_4
 (15 6)  (615 326)  (615 326)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g1_5
 (17 6)  (617 326)  (617 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 326)  (618 326)  routing T_12_20.lft_op_5 <X> T_12_20.lc_trk_g1_5
 (21 6)  (621 326)  (621 326)  routing T_12_20.wire_logic_cluster/lc_7/out <X> T_12_20.lc_trk_g1_7
 (22 6)  (622 326)  (622 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (615 327)  (615 327)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (15 8)  (615 328)  (615 328)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g2_1
 (16 8)  (616 328)  (616 328)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 328)  (635 328)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (40 8)  (640 328)  (640 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (42 8)  (642 328)  (642 328)  LC_4 Logic Functioning bit
 (18 9)  (618 329)  (618 329)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g2_1
 (27 9)  (627 329)  (627 329)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 329)  (632 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (633 329)  (633 329)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (34 9)  (634 329)  (634 329)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_4
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (621 330)  (621 330)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (47 10)  (647 330)  (647 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (650 330)  (650 330)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (608 331)  (608 331)  routing T_12_20.sp4_h_r_7 <X> T_12_20.sp4_v_t_42
 (9 11)  (609 331)  (609 331)  routing T_12_20.sp4_h_r_7 <X> T_12_20.sp4_v_t_42
 (18 11)  (618 331)  (618 331)  routing T_12_20.sp4_r_v_b_37 <X> T_12_20.lc_trk_g2_5
 (21 11)  (621 331)  (621 331)  routing T_12_20.bnl_op_7 <X> T_12_20.lc_trk_g2_7
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 331)  (636 331)  LC_5 Logic Functioning bit
 (38 11)  (638 331)  (638 331)  LC_5 Logic Functioning bit
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g0_4 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 332)  (635 332)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_6
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (40 12)  (640 332)  (640 332)  LC_6 Logic Functioning bit
 (41 12)  (641 332)  (641 332)  LC_6 Logic Functioning bit
 (42 12)  (642 332)  (642 332)  LC_6 Logic Functioning bit
 (21 13)  (621 333)  (621 333)  routing T_12_20.sp4_r_v_b_43 <X> T_12_20.lc_trk_g3_3
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g1_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 333)  (631 333)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 333)  (634 333)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_6
 (35 13)  (635 333)  (635 333)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.input_2_6
 (38 13)  (638 333)  (638 333)  LC_6 Logic Functioning bit
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (40 13)  (640 333)  (640 333)  LC_6 Logic Functioning bit
 (12 14)  (612 334)  (612 334)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_h_l_46
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 334)  (618 334)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g3_5
 (26 14)  (626 334)  (626 334)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (631 334)  (631 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 334)  (634 334)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (41 14)  (641 334)  (641 334)  LC_7 Logic Functioning bit
 (45 14)  (645 334)  (645 334)  LC_7 Logic Functioning bit
 (50 14)  (650 334)  (650 334)  Cascade bit: LH_LC07_inmux02_5

 (13 15)  (613 335)  (613 335)  routing T_12_20.sp4_h_r_8 <X> T_12_20.sp4_h_l_46
 (28 15)  (628 335)  (628 335)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 335)  (629 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 335)  (631 335)  routing T_12_20.lc_trk_g1_7 <X> T_12_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 335)  (636 335)  LC_7 Logic Functioning bit
 (38 15)  (638 335)  (638 335)  LC_7 Logic Functioning bit
 (39 15)  (639 335)  (639 335)  LC_7 Logic Functioning bit
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit
 (53 15)  (653 335)  (653 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_20

 (14 0)  (668 320)  (668 320)  routing T_13_20.sp4_v_b_0 <X> T_13_20.lc_trk_g0_0
 (21 0)  (675 320)  (675 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 320)  (677 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp4_v_b_0 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g0_3
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 322)  (684 322)  routing T_13_20.lc_trk_g2_4 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 322)  (689 322)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_1
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (40 2)  (694 322)  (694 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (42 2)  (696 322)  (696 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp12_h_r_12 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g2_1 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g2_6 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 323)  (687 323)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_1
 (34 3)  (688 323)  (688 323)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_1
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 324)  (677 324)  routing T_13_20.sp4_h_r_3 <X> T_13_20.lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.sp4_h_r_3 <X> T_13_20.lc_trk_g1_3
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 324)  (685 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (38 4)  (692 324)  (692 324)  LC_2 Logic Functioning bit
 (39 4)  (693 324)  (693 324)  LC_2 Logic Functioning bit
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (8 5)  (662 325)  (662 325)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_v_b_4
 (9 5)  (663 325)  (663 325)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_v_b_4
 (10 5)  (664 325)  (664 325)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_v_b_4
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp4_h_r_3 <X> T_13_20.lc_trk_g1_3
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 325)  (684 325)  routing T_13_20.lc_trk_g2_7 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 325)  (686 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 325)  (687 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.input_2_2
 (34 5)  (688 325)  (688 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.input_2_2
 (35 5)  (689 325)  (689 325)  routing T_13_20.lc_trk_g3_3 <X> T_13_20.input_2_2
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (38 5)  (692 325)  (692 325)  LC_2 Logic Functioning bit
 (39 5)  (693 325)  (693 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (8 6)  (662 326)  (662 326)  routing T_13_20.sp4_h_r_8 <X> T_13_20.sp4_h_l_41
 (10 6)  (664 326)  (664 326)  routing T_13_20.sp4_h_r_8 <X> T_13_20.sp4_h_l_41
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 326)  (688 326)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 326)  (690 326)  LC_3 Logic Functioning bit
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (41 6)  (695 326)  (695 326)  LC_3 Logic Functioning bit
 (42 6)  (696 326)  (696 326)  LC_3 Logic Functioning bit
 (43 6)  (697 326)  (697 326)  LC_3 Logic Functioning bit
 (50 6)  (704 326)  (704 326)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 327)  (669 327)  routing T_13_20.bot_op_4 <X> T_13_20.lc_trk_g1_4
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 327)  (690 327)  LC_3 Logic Functioning bit
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (41 7)  (695 327)  (695 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (43 7)  (697 327)  (697 327)  LC_3 Logic Functioning bit
 (51 7)  (705 327)  (705 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (706 327)  (706 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (8 8)  (662 328)  (662 328)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_h_r_7
 (9 8)  (663 328)  (663 328)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_h_r_7
 (15 8)  (669 328)  (669 328)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g2_1
 (17 8)  (671 328)  (671 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 328)  (672 328)  routing T_13_20.rgt_op_1 <X> T_13_20.lc_trk_g2_1
 (21 8)  (675 328)  (675 328)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g2_3
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (680 328)  (680 328)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 328)  (685 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 328)  (694 328)  LC_4 Logic Functioning bit
 (42 8)  (696 328)  (696 328)  LC_4 Logic Functioning bit
 (50 8)  (704 328)  (704 328)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (669 329)  (669 329)  routing T_13_20.tnr_op_0 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (41 9)  (695 329)  (695 329)  LC_4 Logic Functioning bit
 (51 9)  (705 329)  (705 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (669 330)  (669 330)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.rgt_op_5 <X> T_13_20.lc_trk_g2_5
 (21 10)  (675 330)  (675 330)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g2_7
 (22 10)  (676 330)  (676 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 330)  (678 330)  routing T_13_20.rgt_op_7 <X> T_13_20.lc_trk_g2_7
 (25 10)  (679 330)  (679 330)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (15 11)  (669 331)  (669 331)  routing T_13_20.tnr_op_4 <X> T_13_20.lc_trk_g2_4
 (17 11)  (671 331)  (671 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (676 331)  (676 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 331)  (678 331)  routing T_13_20.rgt_op_6 <X> T_13_20.lc_trk_g2_6
 (6 12)  (660 332)  (660 332)  routing T_13_20.sp4_h_r_4 <X> T_13_20.sp4_v_b_9
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 332)  (672 332)  routing T_13_20.wire_logic_cluster/lc_1/out <X> T_13_20.lc_trk_g3_1
 (22 12)  (676 332)  (676 332)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (678 332)  (678 332)  routing T_13_20.tnr_op_3 <X> T_13_20.lc_trk_g3_3
 (4 14)  (658 334)  (658 334)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_v_t_44
 (6 14)  (660 334)  (660 334)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_v_t_44
 (14 14)  (668 334)  (668 334)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g3_4
 (26 14)  (680 334)  (680 334)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 334)  (690 334)  LC_7 Logic Functioning bit
 (38 14)  (692 334)  (692 334)  LC_7 Logic Functioning bit
 (41 14)  (695 334)  (695 334)  LC_7 Logic Functioning bit
 (5 15)  (659 335)  (659 335)  routing T_13_20.sp4_h_r_3 <X> T_13_20.sp4_v_t_44
 (15 15)  (669 335)  (669 335)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g3_4
 (16 15)  (670 335)  (670 335)  routing T_13_20.sp4_h_r_36 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (27 15)  (681 335)  (681 335)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 335)  (687 335)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.input_2_7
 (35 15)  (689 335)  (689 335)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.input_2_7
 (36 15)  (690 335)  (690 335)  LC_7 Logic Functioning bit
 (38 15)  (692 335)  (692 335)  LC_7 Logic Functioning bit
 (39 15)  (693 335)  (693 335)  LC_7 Logic Functioning bit
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (4 0)  (712 320)  (712 320)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_0
 (8 0)  (716 320)  (716 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_1
 (9 0)  (717 320)  (717 320)  routing T_14_20.sp4_v_b_1 <X> T_14_20.sp4_h_r_1
 (25 0)  (733 320)  (733 320)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (5 1)  (713 321)  (713 321)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_v_b_0
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 321)  (731 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_h_l_7 <X> T_14_20.lc_trk_g0_2
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_5 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (716 322)  (716 322)  routing T_14_20.sp4_v_t_42 <X> T_14_20.sp4_h_l_36
 (9 2)  (717 322)  (717 322)  routing T_14_20.sp4_v_t_42 <X> T_14_20.sp4_h_l_36
 (10 2)  (718 322)  (718 322)  routing T_14_20.sp4_v_t_42 <X> T_14_20.sp4_h_l_36
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp12_h_l_12 <X> T_14_20.lc_trk_g0_7
 (25 2)  (733 322)  (733 322)  routing T_14_20.sp4_v_b_6 <X> T_14_20.lc_trk_g0_6
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 322)  (738 322)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (45 2)  (753 322)  (753 322)  LC_1 Logic Functioning bit
 (0 3)  (708 323)  (708 323)  routing T_14_20.glb_netwk_5 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (731 323)  (731 323)  routing T_14_20.sp4_v_b_6 <X> T_14_20.lc_trk_g0_6
 (26 3)  (734 323)  (734 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 323)  (741 323)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.input_2_1
 (34 3)  (742 323)  (742 323)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.input_2_1
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (45 3)  (753 323)  (753 323)  LC_1 Logic Functioning bit
 (46 3)  (754 323)  (754 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (755 323)  (755 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 324)  (711 324)  routing T_14_20.sp12_v_b_0 <X> T_14_20.sp12_h_r_0
 (15 4)  (723 324)  (723 324)  routing T_14_20.sp4_h_r_9 <X> T_14_20.lc_trk_g1_1
 (16 4)  (724 324)  (724 324)  routing T_14_20.sp4_h_r_9 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 324)  (726 324)  routing T_14_20.sp4_h_r_9 <X> T_14_20.lc_trk_g1_1
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp4_v_b_19 <X> T_14_20.lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.sp4_v_b_19 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (45 4)  (753 324)  (753 324)  LC_2 Logic Functioning bit
 (46 4)  (754 324)  (754 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (759 324)  (759 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (3 5)  (711 325)  (711 325)  routing T_14_20.sp12_v_b_0 <X> T_14_20.sp12_h_r_0
 (14 5)  (722 325)  (722 325)  routing T_14_20.sp4_h_r_0 <X> T_14_20.lc_trk_g1_0
 (15 5)  (723 325)  (723 325)  routing T_14_20.sp4_h_r_0 <X> T_14_20.lc_trk_g1_0
 (16 5)  (724 325)  (724 325)  routing T_14_20.sp4_h_r_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (730 325)  (730 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 325)  (731 325)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g1_2
 (24 5)  (732 325)  (732 325)  routing T_14_20.sp4_v_b_18 <X> T_14_20.lc_trk_g1_2
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (45 5)  (753 325)  (753 325)  LC_2 Logic Functioning bit
 (10 6)  (718 326)  (718 326)  routing T_14_20.sp4_v_b_11 <X> T_14_20.sp4_h_l_41
 (15 6)  (723 326)  (723 326)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g1_5
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (729 326)  (729 326)  routing T_14_20.lft_op_7 <X> T_14_20.lc_trk_g1_7
 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.lft_op_7 <X> T_14_20.lc_trk_g1_7
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (42 6)  (750 326)  (750 326)  LC_3 Logic Functioning bit
 (43 6)  (751 326)  (751 326)  LC_3 Logic Functioning bit
 (45 6)  (753 326)  (753 326)  LC_3 Logic Functioning bit
 (46 6)  (754 326)  (754 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (720 327)  (720 327)  routing T_14_20.sp4_h_l_40 <X> T_14_20.sp4_v_t_40
 (18 7)  (726 327)  (726 327)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g1_5
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (40 7)  (748 327)  (748 327)  LC_3 Logic Functioning bit
 (42 7)  (750 327)  (750 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (45 7)  (753 327)  (753 327)  LC_3 Logic Functioning bit
 (4 8)  (712 328)  (712 328)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_v_b_6
 (6 8)  (714 328)  (714 328)  routing T_14_20.sp4_v_t_47 <X> T_14_20.sp4_v_b_6
 (16 8)  (724 328)  (724 328)  routing T_14_20.sp4_v_t_12 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.sp4_v_t_12 <X> T_14_20.lc_trk_g2_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 328)  (744 328)  LC_4 Logic Functioning bit
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (38 8)  (746 328)  (746 328)  LC_4 Logic Functioning bit
 (39 8)  (747 328)  (747 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (43 8)  (751 328)  (751 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (46 8)  (754 328)  (754 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (6 9)  (714 329)  (714 329)  routing T_14_20.sp4_h_l_43 <X> T_14_20.sp4_h_r_6
 (14 9)  (722 329)  (722 329)  routing T_14_20.sp4_r_v_b_32 <X> T_14_20.lc_trk_g2_0
 (17 9)  (725 329)  (725 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 329)  (739 329)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 329)  (740 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 329)  (741 329)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.input_2_4
 (37 9)  (745 329)  (745 329)  LC_4 Logic Functioning bit
 (39 9)  (747 329)  (747 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (45 9)  (753 329)  (753 329)  LC_4 Logic Functioning bit
 (46 9)  (754 329)  (754 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (733 330)  (733 330)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 330)  (744 330)  LC_5 Logic Functioning bit
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (39 10)  (747 330)  (747 330)  LC_5 Logic Functioning bit
 (43 10)  (751 330)  (751 330)  LC_5 Logic Functioning bit
 (45 10)  (753 330)  (753 330)  LC_5 Logic Functioning bit
 (47 10)  (755 330)  (755 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (15 11)  (723 331)  (723 331)  routing T_14_20.sp4_v_t_33 <X> T_14_20.lc_trk_g2_4
 (16 11)  (724 331)  (724 331)  routing T_14_20.sp4_v_t_33 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 331)  (731 331)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (25 11)  (733 331)  (733 331)  routing T_14_20.sp4_v_b_38 <X> T_14_20.lc_trk_g2_6
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (742 331)  (742 331)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.input_2_5
 (36 11)  (744 331)  (744 331)  LC_5 Logic Functioning bit
 (37 11)  (745 331)  (745 331)  LC_5 Logic Functioning bit
 (38 11)  (746 331)  (746 331)  LC_5 Logic Functioning bit
 (39 11)  (747 331)  (747 331)  LC_5 Logic Functioning bit
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (45 11)  (753 331)  (753 331)  LC_5 Logic Functioning bit
 (51 11)  (759 331)  (759 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (712 332)  (712 332)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_v_b_9
 (6 12)  (714 332)  (714 332)  routing T_14_20.sp4_v_t_36 <X> T_14_20.sp4_v_b_9
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (21 12)  (729 332)  (729 332)  routing T_14_20.sp4_v_t_14 <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 332)  (731 332)  routing T_14_20.sp4_v_t_14 <X> T_14_20.lc_trk_g3_3
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_6
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (45 12)  (753 332)  (753 332)  LC_6 Logic Functioning bit
 (47 12)  (755 332)  (755 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.tnl_op_2 <X> T_14_20.lc_trk_g3_2
 (25 13)  (733 333)  (733 333)  routing T_14_20.tnl_op_2 <X> T_14_20.lc_trk_g3_2
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.input_2_6
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (39 13)  (747 333)  (747 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (45 13)  (753 333)  (753 333)  LC_6 Logic Functioning bit
 (46 13)  (754 333)  (754 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (708 334)  (708 334)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (0 15)  (708 335)  (708 335)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (10 15)  (718 335)  (718 335)  routing T_14_20.sp4_h_l_40 <X> T_14_20.sp4_v_t_47
 (11 15)  (719 335)  (719 335)  routing T_14_20.sp4_h_r_3 <X> T_14_20.sp4_h_l_46
 (13 15)  (721 335)  (721 335)  routing T_14_20.sp4_h_r_3 <X> T_14_20.sp4_h_l_46
 (14 15)  (722 335)  (722 335)  routing T_14_20.sp4_h_l_17 <X> T_14_20.lc_trk_g3_4
 (15 15)  (723 335)  (723 335)  routing T_14_20.sp4_h_l_17 <X> T_14_20.lc_trk_g3_4
 (16 15)  (724 335)  (724 335)  routing T_14_20.sp4_h_l_17 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 335)  (742 335)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.input_2_7
 (35 15)  (743 335)  (743 335)  routing T_14_20.lc_trk_g1_2 <X> T_14_20.input_2_7
 (36 15)  (744 335)  (744 335)  LC_7 Logic Functioning bit
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (40 15)  (748 335)  (748 335)  LC_7 Logic Functioning bit
 (42 15)  (750 335)  (750 335)  LC_7 Logic Functioning bit
 (45 15)  (753 335)  (753 335)  LC_7 Logic Functioning bit
 (51 15)  (759 335)  (759 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_20

 (4 0)  (766 320)  (766 320)  routing T_15_20.sp4_h_l_43 <X> T_15_20.sp4_v_b_0
 (5 0)  (767 320)  (767 320)  routing T_15_20.sp4_v_t_37 <X> T_15_20.sp4_h_r_0
 (6 0)  (768 320)  (768 320)  routing T_15_20.sp4_h_l_43 <X> T_15_20.sp4_v_b_0
 (15 0)  (777 320)  (777 320)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g0_1
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp4_v_b_17 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 320)  (786 320)  routing T_15_20.bot_op_3 <X> T_15_20.lc_trk_g0_3
 (25 0)  (787 320)  (787 320)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (5 1)  (767 321)  (767 321)  routing T_15_20.sp4_h_l_43 <X> T_15_20.sp4_v_b_0
 (19 1)  (781 321)  (781 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (17 2)  (779 322)  (779 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 322)  (780 322)  routing T_15_20.bnr_op_5 <X> T_15_20.lc_trk_g0_5
 (25 2)  (787 322)  (787 322)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g0_6
 (18 3)  (780 323)  (780 323)  routing T_15_20.bnr_op_5 <X> T_15_20.lc_trk_g0_5
 (19 3)  (781 323)  (781 323)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.bnr_op_6 <X> T_15_20.lc_trk_g0_6
 (16 4)  (778 324)  (778 324)  routing T_15_20.sp4_v_b_1 <X> T_15_20.lc_trk_g1_1
 (17 4)  (779 324)  (779 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 324)  (780 324)  routing T_15_20.sp4_v_b_1 <X> T_15_20.lc_trk_g1_1
 (12 6)  (774 326)  (774 326)  routing T_15_20.sp4_v_b_5 <X> T_15_20.sp4_h_l_40
 (15 6)  (777 326)  (777 326)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g1_5
 (26 8)  (788 328)  (788 328)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g0_5 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (802 328)  (802 328)  LC_4 Logic Functioning bit
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (796 329)  (796 329)  routing T_15_20.lc_trk_g1_1 <X> T_15_20.input_2_4
 (15 10)  (777 330)  (777 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.rgt_op_5 <X> T_15_20.lc_trk_g2_5
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (42 10)  (804 330)  (804 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (814 330)  (814 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (766 331)  (766 331)  routing T_15_20.sp4_h_r_10 <X> T_15_20.sp4_h_l_43
 (6 11)  (768 331)  (768 331)  routing T_15_20.sp4_h_r_10 <X> T_15_20.sp4_h_l_43
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (40 11)  (802 331)  (802 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (42 11)  (804 331)  (804 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (47 11)  (809 331)  (809 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (3 12)  (765 332)  (765 332)  routing T_15_20.sp12_v_b_1 <X> T_15_20.sp12_h_r_1
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 332)  (790 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (52 12)  (814 332)  (814 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (3 13)  (765 333)  (765 333)  routing T_15_20.sp12_v_b_1 <X> T_15_20.sp12_h_r_1
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 333)  (789 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 333)  (797 333)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.input_2_6
 (36 13)  (798 333)  (798 333)  LC_6 Logic Functioning bit
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (38 13)  (800 333)  (800 333)  LC_6 Logic Functioning bit
 (39 13)  (801 333)  (801 333)  LC_6 Logic Functioning bit
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (47 13)  (809 333)  (809 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (787 334)  (787 334)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (50 14)  (812 334)  (812 334)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 335)  (785 335)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (25 15)  (787 335)  (787 335)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (46 15)  (808 335)  (808 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_20

 (8 0)  (824 320)  (824 320)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_h_r_1
 (10 0)  (826 320)  (826 320)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_h_r_1
 (14 0)  (830 320)  (830 320)  routing T_16_20.sp4_h_r_8 <X> T_16_20.lc_trk_g0_0
 (15 0)  (831 320)  (831 320)  routing T_16_20.bot_op_1 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 320)  (840 320)  routing T_16_20.bot_op_3 <X> T_16_20.lc_trk_g0_3
 (26 0)  (842 320)  (842 320)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (856 320)  (856 320)  LC_0 Logic Functioning bit
 (42 0)  (858 320)  (858 320)  LC_0 Logic Functioning bit
 (51 0)  (867 320)  (867 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (6 1)  (822 321)  (822 321)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_h_r_0
 (15 1)  (831 321)  (831 321)  routing T_16_20.sp4_h_r_8 <X> T_16_20.lc_trk_g0_0
 (16 1)  (832 321)  (832 321)  routing T_16_20.sp4_h_r_8 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (19 1)  (835 321)  (835 321)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (51 1)  (867 321)  (867 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (12 2)  (828 322)  (828 322)  routing T_16_20.sp4_v_t_39 <X> T_16_20.sp4_h_l_39
 (14 2)  (830 322)  (830 322)  routing T_16_20.sp4_h_l_1 <X> T_16_20.lc_trk_g0_4
 (16 2)  (832 322)  (832 322)  routing T_16_20.sp12_h_r_13 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 2)  (842 322)  (842 322)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (48 2)  (864 322)  (864 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (866 322)  (866 322)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (827 323)  (827 323)  routing T_16_20.sp4_v_t_39 <X> T_16_20.sp4_h_l_39
 (15 3)  (831 323)  (831 323)  routing T_16_20.sp4_h_l_1 <X> T_16_20.lc_trk_g0_4
 (16 3)  (832 323)  (832 323)  routing T_16_20.sp4_h_l_1 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (838 323)  (838 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 323)  (840 323)  routing T_16_20.bot_op_6 <X> T_16_20.lc_trk_g0_6
 (27 3)  (843 323)  (843 323)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (12 4)  (828 324)  (828 324)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_r_5
 (14 4)  (830 324)  (830 324)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g1_0
 (10 5)  (826 325)  (826 325)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_b_4
 (11 5)  (827 325)  (827 325)  routing T_16_20.sp4_v_b_5 <X> T_16_20.sp4_h_r_5
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 6)  (824 326)  (824 326)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_41
 (10 6)  (826 326)  (826 326)  routing T_16_20.sp4_h_r_8 <X> T_16_20.sp4_h_l_41
 (11 6)  (827 326)  (827 326)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_t_40
 (15 6)  (831 326)  (831 326)  routing T_16_20.bot_op_5 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (837 326)  (837 326)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 326)  (839 326)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (24 6)  (840 326)  (840 326)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (25 6)  (841 326)  (841 326)  routing T_16_20.sp4_h_r_14 <X> T_16_20.lc_trk_g1_6
 (28 6)  (844 326)  (844 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (40 6)  (856 326)  (856 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (42 6)  (858 326)  (858 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (837 327)  (837 327)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (22 7)  (838 327)  (838 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (839 327)  (839 327)  routing T_16_20.sp4_h_r_14 <X> T_16_20.lc_trk_g1_6
 (24 7)  (840 327)  (840 327)  routing T_16_20.sp4_h_r_14 <X> T_16_20.lc_trk_g1_6
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 327)  (849 327)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_3
 (34 7)  (850 327)  (850 327)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_3
 (35 7)  (851 327)  (851 327)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.input_2_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (42 7)  (858 327)  (858 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (47 7)  (863 327)  (863 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (830 328)  (830 328)  routing T_16_20.bnl_op_0 <X> T_16_20.lc_trk_g2_0
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (51 8)  (867 328)  (867 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (820 329)  (820 329)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_h_r_6
 (6 9)  (822 329)  (822 329)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_h_r_6
 (14 9)  (830 329)  (830 329)  routing T_16_20.bnl_op_0 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 329)  (847 329)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (12 10)  (828 330)  (828 330)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_45
 (14 10)  (830 330)  (830 330)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (25 10)  (841 330)  (841 330)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 330)  (846 330)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (4 11)  (820 331)  (820 331)  routing T_16_20.sp4_v_b_1 <X> T_16_20.sp4_h_l_43
 (13 11)  (829 331)  (829 331)  routing T_16_20.sp4_h_r_5 <X> T_16_20.sp4_h_l_45
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (15 11)  (831 331)  (831 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_h_r_44 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (25 11)  (841 331)  (841 331)  routing T_16_20.sp4_h_r_46 <X> T_16_20.lc_trk_g2_6
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g0_6 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (40 11)  (856 331)  (856 331)  LC_5 Logic Functioning bit
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (42 11)  (858 331)  (858 331)  LC_5 Logic Functioning bit
 (43 11)  (859 331)  (859 331)  LC_5 Logic Functioning bit
 (3 12)  (819 332)  (819 332)  routing T_16_20.sp12_v_b_1 <X> T_16_20.sp12_h_r_1
 (14 12)  (830 332)  (830 332)  routing T_16_20.sp4_h_l_21 <X> T_16_20.lc_trk_g3_0
 (25 12)  (841 332)  (841 332)  routing T_16_20.sp4_h_r_34 <X> T_16_20.lc_trk_g3_2
 (3 13)  (819 333)  (819 333)  routing T_16_20.sp12_v_b_1 <X> T_16_20.sp12_h_r_1
 (15 13)  (831 333)  (831 333)  routing T_16_20.sp4_h_l_21 <X> T_16_20.lc_trk_g3_0
 (16 13)  (832 333)  (832 333)  routing T_16_20.sp4_h_l_21 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 333)  (839 333)  routing T_16_20.sp4_h_r_34 <X> T_16_20.lc_trk_g3_2
 (24 13)  (840 333)  (840 333)  routing T_16_20.sp4_h_r_34 <X> T_16_20.lc_trk_g3_2


LogicTile_17_20

 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (897 320)  (897 320)  routing T_17_20.sp4_v_b_19 <X> T_17_20.lc_trk_g0_3
 (24 0)  (898 320)  (898 320)  routing T_17_20.sp4_v_b_19 <X> T_17_20.lc_trk_g0_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (48 0)  (922 320)  (922 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (45 1)  (919 321)  (919 321)  LC_0 Logic Functioning bit
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_5 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (885 322)  (885 322)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_t_39
 (14 2)  (888 322)  (888 322)  routing T_17_20.sp4_h_l_1 <X> T_17_20.lc_trk_g0_4
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (37 2)  (911 322)  (911 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (39 2)  (913 322)  (913 322)  LC_1 Logic Functioning bit
 (45 2)  (919 322)  (919 322)  LC_1 Logic Functioning bit
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_5 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (8 3)  (882 323)  (882 323)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_t_36
 (15 3)  (889 323)  (889 323)  routing T_17_20.sp4_h_l_1 <X> T_17_20.lc_trk_g0_4
 (16 3)  (890 323)  (890 323)  routing T_17_20.sp4_h_l_1 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (45 3)  (919 323)  (919 323)  LC_1 Logic Functioning bit
 (52 3)  (926 323)  (926 323)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (9 6)  (883 326)  (883 326)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_h_l_41
 (10 6)  (884 326)  (884 326)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_h_l_41
 (10 7)  (884 327)  (884 327)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_v_t_41
 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_6
 (25 8)  (899 328)  (899 328)  routing T_17_20.sp4_v_t_23 <X> T_17_20.lc_trk_g2_2
 (8 9)  (882 329)  (882 329)  routing T_17_20.sp4_h_r_7 <X> T_17_20.sp4_v_b_7
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_v_t_23 <X> T_17_20.lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.sp4_v_t_23 <X> T_17_20.lc_trk_g2_2
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (38 10)  (912 330)  (912 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (8 11)  (882 331)  (882 331)  routing T_17_20.sp4_h_l_42 <X> T_17_20.sp4_v_t_42
 (13 11)  (887 331)  (887 331)  routing T_17_20.sp4_v_b_3 <X> T_17_20.sp4_h_l_45
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (39 11)  (913 331)  (913 331)  LC_5 Logic Functioning bit
 (45 11)  (919 331)  (919 331)  LC_5 Logic Functioning bit
 (48 11)  (922 331)  (922 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (2 12)  (876 332)  (876 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (21 12)  (895 332)  (895 332)  routing T_17_20.sp4_v_t_14 <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 332)  (897 332)  routing T_17_20.sp4_v_t_14 <X> T_17_20.lc_trk_g3_3
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 332)  (910 332)  LC_6 Logic Functioning bit
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (11 13)  (885 333)  (885 333)  routing T_17_20.sp4_h_l_46 <X> T_17_20.sp4_h_r_11
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (45 13)  (919 333)  (919 333)  LC_6 Logic Functioning bit
 (0 14)  (874 334)  (874 334)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 334)  (888 334)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (21 14)  (895 334)  (895 334)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g3_7
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 334)  (897 334)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g3_7
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (0 15)  (874 335)  (874 335)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (15 15)  (889 335)  (889 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (895 335)  (895 335)  routing T_17_20.sp4_v_t_26 <X> T_17_20.lc_trk_g3_7
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (39 15)  (913 335)  (913 335)  LC_7 Logic Functioning bit
 (45 15)  (919 335)  (919 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (14 0)  (942 320)  (942 320)  routing T_18_20.lft_op_0 <X> T_18_20.lc_trk_g0_0
 (15 0)  (943 320)  (943 320)  routing T_18_20.lft_op_1 <X> T_18_20.lc_trk_g0_1
 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 320)  (946 320)  routing T_18_20.lft_op_1 <X> T_18_20.lc_trk_g0_1
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (965 320)  (965 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (42 0)  (970 320)  (970 320)  LC_0 Logic Functioning bit
 (44 0)  (972 320)  (972 320)  LC_0 Logic Functioning bit
 (11 1)  (939 321)  (939 321)  routing T_18_20.sp4_h_l_43 <X> T_18_20.sp4_h_r_2
 (13 1)  (941 321)  (941 321)  routing T_18_20.sp4_h_l_43 <X> T_18_20.sp4_h_r_2
 (15 1)  (943 321)  (943 321)  routing T_18_20.lft_op_0 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (38 1)  (966 321)  (966 321)  LC_0 Logic Functioning bit
 (41 1)  (969 321)  (969 321)  LC_0 Logic Functioning bit
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (48 1)  (976 321)  (976 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (5 2)  (933 322)  (933 322)  routing T_18_20.sp4_v_b_0 <X> T_18_20.sp4_h_l_37
 (21 2)  (949 322)  (949 322)  routing T_18_20.lft_op_7 <X> T_18_20.lc_trk_g0_7
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 322)  (952 322)  routing T_18_20.lft_op_7 <X> T_18_20.lc_trk_g0_7
 (25 2)  (953 322)  (953 322)  routing T_18_20.lft_op_6 <X> T_18_20.lc_trk_g0_6
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (44 2)  (972 322)  (972 322)  LC_1 Logic Functioning bit
 (46 2)  (974 322)  (974 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (10 3)  (938 323)  (938 323)  routing T_18_20.sp4_h_l_45 <X> T_18_20.sp4_v_t_36
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.lft_op_6 <X> T_18_20.lc_trk_g0_6
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (15 4)  (943 324)  (943 324)  routing T_18_20.sp4_h_r_1 <X> T_18_20.lc_trk_g1_1
 (16 4)  (944 324)  (944 324)  routing T_18_20.sp4_h_r_1 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (963 324)  (963 324)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.input_2_2
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (44 4)  (972 324)  (972 324)  LC_2 Logic Functioning bit
 (18 5)  (946 325)  (946 325)  routing T_18_20.sp4_h_r_1 <X> T_18_20.lc_trk_g1_1
 (30 5)  (958 325)  (958 325)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (963 325)  (963 325)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (47 5)  (975 325)  (975 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (940 326)  (940 326)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_40
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (963 326)  (963 326)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.input_2_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (41 6)  (969 326)  (969 326)  LC_3 Logic Functioning bit
 (42 6)  (970 326)  (970 326)  LC_3 Logic Functioning bit
 (44 6)  (972 326)  (972 326)  LC_3 Logic Functioning bit
 (11 7)  (939 327)  (939 327)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_40
 (13 7)  (941 327)  (941 327)  routing T_18_20.sp4_v_t_46 <X> T_18_20.sp4_h_l_40
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 327)  (951 327)  routing T_18_20.sp4_v_b_22 <X> T_18_20.lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.sp4_v_b_22 <X> T_18_20.lc_trk_g1_6
 (32 7)  (960 327)  (960 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (963 327)  (963 327)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.input_2_3
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (47 7)  (975 327)  (975 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (963 328)  (963 328)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_4
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (42 8)  (970 328)  (970 328)  LC_4 Logic Functioning bit
 (44 8)  (972 328)  (972 328)  LC_4 Logic Functioning bit
 (51 8)  (979 328)  (979 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (934 329)  (934 329)  routing T_18_20.sp4_h_l_43 <X> T_18_20.sp4_h_r_6
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 329)  (951 329)  routing T_18_20.sp12_v_t_9 <X> T_18_20.lc_trk_g2_2
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 329)  (961 329)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_4
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (41 9)  (969 329)  (969 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (14 10)  (942 330)  (942 330)  routing T_18_20.sp4_v_b_36 <X> T_18_20.lc_trk_g2_4
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (28 10)  (956 330)  (956 330)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_5
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (41 10)  (969 330)  (969 330)  LC_5 Logic Functioning bit
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (44 10)  (972 330)  (972 330)  LC_5 Logic Functioning bit
 (10 11)  (938 331)  (938 331)  routing T_18_20.sp4_h_l_39 <X> T_18_20.sp4_v_t_42
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp4_v_b_36 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp4_v_b_36 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (946 331)  (946 331)  routing T_18_20.sp4_r_v_b_37 <X> T_18_20.lc_trk_g2_5
 (30 11)  (958 331)  (958 331)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (961 331)  (961 331)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_5
 (34 11)  (962 331)  (962 331)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_5
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (42 11)  (970 331)  (970 331)  LC_5 Logic Functioning bit
 (14 12)  (942 332)  (942 332)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (15 12)  (943 332)  (943 332)  routing T_18_20.rgt_op_1 <X> T_18_20.lc_trk_g3_1
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.rgt_op_1 <X> T_18_20.lc_trk_g3_1
 (25 12)  (953 332)  (953 332)  routing T_18_20.rgt_op_2 <X> T_18_20.lc_trk_g3_2
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (963 332)  (963 332)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_6
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (42 12)  (970 332)  (970 332)  LC_6 Logic Functioning bit
 (44 12)  (972 332)  (972 332)  LC_6 Logic Functioning bit
 (48 12)  (976 332)  (976 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (15 13)  (943 333)  (943 333)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 333)  (952 333)  routing T_18_20.rgt_op_2 <X> T_18_20.lc_trk_g3_2
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (961 333)  (961 333)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_6
 (34 13)  (962 333)  (962 333)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_6
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (41 13)  (969 333)  (969 333)  LC_6 Logic Functioning bit
 (42 13)  (970 333)  (970 333)  LC_6 Logic Functioning bit
 (5 14)  (933 334)  (933 334)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_l_44
 (8 14)  (936 334)  (936 334)  routing T_18_20.sp4_v_t_47 <X> T_18_20.sp4_h_l_47
 (9 14)  (937 334)  (937 334)  routing T_18_20.sp4_v_t_47 <X> T_18_20.sp4_h_l_47
 (14 14)  (942 334)  (942 334)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g3_4
 (15 14)  (943 334)  (943 334)  routing T_18_20.sp4_h_l_24 <X> T_18_20.lc_trk_g3_5
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_h_l_24 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.sp4_h_l_24 <X> T_18_20.lc_trk_g3_5
 (21 14)  (949 334)  (949 334)  routing T_18_20.rgt_op_7 <X> T_18_20.lc_trk_g3_7
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 334)  (952 334)  routing T_18_20.rgt_op_7 <X> T_18_20.lc_trk_g3_7
 (25 14)  (953 334)  (953 334)  routing T_18_20.rgt_op_6 <X> T_18_20.lc_trk_g3_6
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 334)  (958 334)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (963 334)  (963 334)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_7
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (42 14)  (970 334)  (970 334)  LC_7 Logic Functioning bit
 (44 14)  (972 334)  (972 334)  LC_7 Logic Functioning bit
 (4 15)  (932 335)  (932 335)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_l_44
 (6 15)  (934 335)  (934 335)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_h_l_44
 (15 15)  (943 335)  (943 335)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g3_4
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 335)  (952 335)  routing T_18_20.rgt_op_6 <X> T_18_20.lc_trk_g3_6
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 335)  (960 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (961 335)  (961 335)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_7
 (36 15)  (964 335)  (964 335)  LC_7 Logic Functioning bit
 (39 15)  (967 335)  (967 335)  LC_7 Logic Functioning bit
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (42 15)  (970 335)  (970 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (4 0)  (986 320)  (986 320)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_v_b_0
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.bnr_op_3 <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (31 0)  (1013 320)  (1013 320)  routing T_19_20.lc_trk_g0_5 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (37 0)  (1019 320)  (1019 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (5 1)  (987 321)  (987 321)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_v_b_0
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.bnr_op_3 <X> T_19_20.lc_trk_g0_3
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (45 1)  (1027 321)  (1027 321)  LC_0 Logic Functioning bit
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_5 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (999 322)  (999 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (1000 322)  (1000 322)  routing T_19_20.bnr_op_5 <X> T_19_20.lc_trk_g0_5
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (37 2)  (1019 322)  (1019 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (0 3)  (982 323)  (982 323)  routing T_19_20.glb_netwk_5 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (18 3)  (1000 323)  (1000 323)  routing T_19_20.bnr_op_5 <X> T_19_20.lc_trk_g0_5
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (45 3)  (1027 323)  (1027 323)  LC_1 Logic Functioning bit
 (1 4)  (983 324)  (983 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 324)  (1005 324)  routing T_19_20.sp12_h_r_11 <X> T_19_20.lc_trk_g1_3
 (25 4)  (1007 324)  (1007 324)  routing T_19_20.bnr_op_2 <X> T_19_20.lc_trk_g1_2
 (31 4)  (1013 324)  (1013 324)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (37 4)  (1019 324)  (1019 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (45 4)  (1027 324)  (1027 324)  LC_2 Logic Functioning bit
 (0 5)  (982 325)  (982 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (1 5)  (983 325)  (983 325)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1007 325)  (1007 325)  routing T_19_20.bnr_op_2 <X> T_19_20.lc_trk_g1_2
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (45 5)  (1027 325)  (1027 325)  LC_2 Logic Functioning bit
 (11 6)  (993 326)  (993 326)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_v_t_40
 (12 7)  (994 327)  (994 327)  routing T_19_20.sp4_v_b_2 <X> T_19_20.sp4_v_t_40
 (31 8)  (1013 328)  (1013 328)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 328)  (1015 328)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (37 8)  (1019 328)  (1019 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (45 8)  (1027 328)  (1027 328)  LC_4 Logic Functioning bit
 (36 9)  (1018 329)  (1018 329)  LC_4 Logic Functioning bit
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (38 9)  (1020 329)  (1020 329)  LC_4 Logic Functioning bit
 (39 9)  (1021 329)  (1021 329)  LC_4 Logic Functioning bit
 (45 9)  (1027 329)  (1027 329)  LC_4 Logic Functioning bit
 (2 10)  (984 330)  (984 330)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (997 330)  (997 330)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g2_5
 (16 10)  (998 330)  (998 330)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (19 10)  (1001 330)  (1001 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (1003 330)  (1003 330)  routing T_19_20.rgt_op_7 <X> T_19_20.lc_trk_g2_7
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1006 330)  (1006 330)  routing T_19_20.rgt_op_7 <X> T_19_20.lc_trk_g2_7
 (18 11)  (1000 331)  (1000 331)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g2_5
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 332)  (1016 332)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 332)  (1018 332)  LC_6 Logic Functioning bit
 (37 12)  (1019 332)  (1019 332)  LC_6 Logic Functioning bit
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (31 13)  (1013 333)  (1013 333)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (37 13)  (1019 333)  (1019 333)  LC_6 Logic Functioning bit
 (38 13)  (1020 333)  (1020 333)  LC_6 Logic Functioning bit
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (45 13)  (1027 333)  (1027 333)  LC_6 Logic Functioning bit
 (0 14)  (982 334)  (982 334)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (9 14)  (991 334)  (991 334)  routing T_19_20.sp4_v_b_10 <X> T_19_20.sp4_h_l_47
 (15 14)  (997 334)  (997 334)  routing T_19_20.rgt_op_5 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 334)  (1000 334)  routing T_19_20.rgt_op_5 <X> T_19_20.lc_trk_g3_5
 (36 14)  (1018 334)  (1018 334)  LC_7 Logic Functioning bit
 (38 14)  (1020 334)  (1020 334)  LC_7 Logic Functioning bit
 (41 14)  (1023 334)  (1023 334)  LC_7 Logic Functioning bit
 (43 14)  (1025 334)  (1025 334)  LC_7 Logic Functioning bit
 (45 14)  (1027 334)  (1027 334)  LC_7 Logic Functioning bit
 (0 15)  (982 335)  (982 335)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (26 15)  (1008 335)  (1008 335)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 335)  (1019 335)  LC_7 Logic Functioning bit
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit
 (40 15)  (1022 335)  (1022 335)  LC_7 Logic Functioning bit
 (42 15)  (1024 335)  (1024 335)  LC_7 Logic Functioning bit
 (45 15)  (1027 335)  (1027 335)  LC_7 Logic Functioning bit


LogicTile_20_20

 (6 1)  (1042 321)  (1042 321)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_h_r_0
 (11 1)  (1047 321)  (1047 321)  routing T_20_20.sp4_h_l_43 <X> T_20_20.sp4_h_r_2
 (13 1)  (1049 321)  (1049 321)  routing T_20_20.sp4_h_l_43 <X> T_20_20.sp4_h_r_2
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1059 321)  (1059 321)  routing T_20_20.sp12_h_l_17 <X> T_20_20.lc_trk_g0_2
 (25 1)  (1061 321)  (1061 321)  routing T_20_20.sp12_h_l_17 <X> T_20_20.lc_trk_g0_2
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_5 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 322)  (1057 322)  routing T_20_20.wire_logic_cluster/lc_7/out <X> T_20_20.lc_trk_g0_7
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 322)  (1063 322)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 322)  (1064 322)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 322)  (1066 322)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 322)  (1070 322)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 322)  (1076 322)  LC_1 Logic Functioning bit
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_5 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 323)  (1062 323)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.input_2_1
 (0 4)  (1036 324)  (1036 324)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 324)  (1037 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 324)  (1038 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (1048 324)  (1048 324)  routing T_20_20.sp4_v_b_11 <X> T_20_20.sp4_h_r_5
 (15 4)  (1051 324)  (1051 324)  routing T_20_20.bot_op_1 <X> T_20_20.lc_trk_g1_1
 (17 4)  (1053 324)  (1053 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (1063 324)  (1063 324)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (50 4)  (1086 324)  (1086 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 325)  (1037 325)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_7/cen
 (4 5)  (1040 325)  (1040 325)  routing T_20_20.sp4_v_t_47 <X> T_20_20.sp4_h_r_3
 (11 5)  (1047 325)  (1047 325)  routing T_20_20.sp4_v_b_11 <X> T_20_20.sp4_h_r_5
 (13 5)  (1049 325)  (1049 325)  routing T_20_20.sp4_v_b_11 <X> T_20_20.sp4_h_r_5
 (15 5)  (1051 325)  (1051 325)  routing T_20_20.bot_op_0 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.bot_op_2 <X> T_20_20.lc_trk_g1_2
 (27 5)  (1063 325)  (1063 325)  routing T_20_20.lc_trk_g1_1 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 325)  (1066 325)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 325)  (1067 325)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (38 5)  (1074 325)  (1074 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (47 5)  (1083 325)  (1083 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (1051 326)  (1051 326)  routing T_20_20.bot_op_5 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 326)  (1069 326)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 326)  (1070 326)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 326)  (1072 326)  LC_3 Logic Functioning bit
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (50 6)  (1086 326)  (1086 326)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (1089 326)  (1089 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (31 7)  (1067 327)  (1067 327)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 327)  (1072 327)  LC_3 Logic Functioning bit
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (51 7)  (1087 327)  (1087 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 9)  (1058 329)  (1058 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 329)  (1059 329)  routing T_20_20.sp4_h_l_15 <X> T_20_20.lc_trk_g2_2
 (24 9)  (1060 329)  (1060 329)  routing T_20_20.sp4_h_l_15 <X> T_20_20.lc_trk_g2_2
 (25 9)  (1061 329)  (1061 329)  routing T_20_20.sp4_h_l_15 <X> T_20_20.lc_trk_g2_2
 (12 10)  (1048 330)  (1048 330)  routing T_20_20.sp4_h_r_5 <X> T_20_20.sp4_h_l_45
 (21 10)  (1057 330)  (1057 330)  routing T_20_20.rgt_op_7 <X> T_20_20.lc_trk_g2_7
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 330)  (1060 330)  routing T_20_20.rgt_op_7 <X> T_20_20.lc_trk_g2_7
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 330)  (1069 330)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (45 10)  (1081 330)  (1081 330)  LC_5 Logic Functioning bit
 (13 11)  (1049 331)  (1049 331)  routing T_20_20.sp4_h_r_5 <X> T_20_20.sp4_h_l_45
 (31 11)  (1067 331)  (1067 331)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (45 11)  (1081 331)  (1081 331)  LC_5 Logic Functioning bit
 (12 12)  (1048 332)  (1048 332)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_r_11
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.sp4_v_t_14 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_v_t_14 <X> T_20_20.lc_trk_g3_3
 (11 13)  (1047 333)  (1047 333)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_r_11
 (13 13)  (1049 333)  (1049 333)  routing T_20_20.sp4_v_b_5 <X> T_20_20.sp4_h_r_11
 (0 14)  (1036 334)  (1036 334)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.wire_logic_cluster/lc_5/out <X> T_20_20.lc_trk_g3_5
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 334)  (1059 334)  routing T_20_20.sp4_v_b_47 <X> T_20_20.lc_trk_g3_7
 (24 14)  (1060 334)  (1060 334)  routing T_20_20.sp4_v_b_47 <X> T_20_20.lc_trk_g3_7
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (39 14)  (1075 334)  (1075 334)  LC_7 Logic Functioning bit
 (45 14)  (1081 334)  (1081 334)  LC_7 Logic Functioning bit
 (0 15)  (1036 335)  (1036 335)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (10 15)  (1046 335)  (1046 335)  routing T_20_20.sp4_h_l_40 <X> T_20_20.sp4_v_t_47
 (31 15)  (1067 335)  (1067 335)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (45 15)  (1081 335)  (1081 335)  LC_7 Logic Functioning bit


LogicTile_21_20

 (1 3)  (1091 323)  (1091 323)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (12 6)  (1102 326)  (1102 326)  routing T_21_20.sp4_v_t_46 <X> T_21_20.sp4_h_l_40
 (22 6)  (1112 326)  (1112 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 326)  (1114 326)  routing T_21_20.top_op_7 <X> T_21_20.lc_trk_g1_7
 (3 7)  (1093 327)  (1093 327)  routing T_21_20.sp12_h_l_23 <X> T_21_20.sp12_v_t_23
 (11 7)  (1101 327)  (1101 327)  routing T_21_20.sp4_v_t_46 <X> T_21_20.sp4_h_l_40
 (13 7)  (1103 327)  (1103 327)  routing T_21_20.sp4_v_t_46 <X> T_21_20.sp4_h_l_40
 (21 7)  (1111 327)  (1111 327)  routing T_21_20.top_op_7 <X> T_21_20.lc_trk_g1_7
 (8 8)  (1098 328)  (1098 328)  routing T_21_20.sp4_v_b_7 <X> T_21_20.sp4_h_r_7
 (9 8)  (1099 328)  (1099 328)  routing T_21_20.sp4_v_b_7 <X> T_21_20.sp4_h_r_7
 (21 8)  (1111 328)  (1111 328)  routing T_21_20.bnl_op_3 <X> T_21_20.lc_trk_g2_3
 (22 8)  (1112 328)  (1112 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1115 328)  (1115 328)  routing T_21_20.bnl_op_2 <X> T_21_20.lc_trk_g2_2
 (21 9)  (1111 329)  (1111 329)  routing T_21_20.bnl_op_3 <X> T_21_20.lc_trk_g2_3
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1115 329)  (1115 329)  routing T_21_20.bnl_op_2 <X> T_21_20.lc_trk_g2_2
 (11 13)  (1101 333)  (1101 333)  routing T_21_20.sp4_h_l_46 <X> T_21_20.sp4_h_r_11
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 334)  (1124 334)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (39 14)  (1129 334)  (1129 334)  LC_7 Logic Functioning bit
 (40 14)  (1130 334)  (1130 334)  LC_7 Logic Functioning bit
 (42 14)  (1132 334)  (1132 334)  LC_7 Logic Functioning bit
 (26 15)  (1116 335)  (1116 335)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 335)  (1118 335)  routing T_21_20.lc_trk_g2_3 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 335)  (1120 335)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g1_7 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (41 15)  (1131 335)  (1131 335)  LC_7 Logic Functioning bit
 (43 15)  (1133 335)  (1133 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (11 0)  (1155 320)  (1155 320)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_2
 (13 0)  (1157 320)  (1157 320)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_2
 (12 1)  (1156 321)  (1156 321)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_2
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_5 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (1153 322)  (1153 322)  routing T_22_20.sp4_h_r_10 <X> T_22_20.sp4_h_l_36
 (10 2)  (1154 322)  (1154 322)  routing T_22_20.sp4_h_r_10 <X> T_22_20.sp4_h_l_36
 (0 3)  (1144 323)  (1144 323)  routing T_22_20.glb_netwk_5 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (0 4)  (1144 324)  (1144 324)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 324)  (1145 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 325)  (1145 325)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_7/cen
 (2 6)  (1146 326)  (1146 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (25 8)  (1169 328)  (1169 328)  routing T_22_20.sp4_h_r_42 <X> T_22_20.lc_trk_g2_2
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 329)  (1167 329)  routing T_22_20.sp4_h_r_42 <X> T_22_20.lc_trk_g2_2
 (24 9)  (1168 329)  (1168 329)  routing T_22_20.sp4_h_r_42 <X> T_22_20.lc_trk_g2_2
 (25 9)  (1169 329)  (1169 329)  routing T_22_20.sp4_h_r_42 <X> T_22_20.lc_trk_g2_2
 (2 10)  (1146 330)  (1146 330)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (37 10)  (1181 330)  (1181 330)  LC_5 Logic Functioning bit
 (38 10)  (1182 330)  (1182 330)  LC_5 Logic Functioning bit
 (39 10)  (1183 330)  (1183 330)  LC_5 Logic Functioning bit
 (45 10)  (1189 330)  (1189 330)  LC_5 Logic Functioning bit
 (5 11)  (1149 331)  (1149 331)  routing T_22_20.sp4_h_l_43 <X> T_22_20.sp4_v_t_43
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (37 11)  (1181 331)  (1181 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (39 11)  (1183 331)  (1183 331)  LC_5 Logic Functioning bit
 (45 11)  (1189 331)  (1189 331)  LC_5 Logic Functioning bit
 (46 11)  (1190 331)  (1190 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 12)  (1165 332)  (1165 332)  routing T_22_20.sp4_h_r_35 <X> T_22_20.lc_trk_g3_3
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1167 332)  (1167 332)  routing T_22_20.sp4_h_r_35 <X> T_22_20.lc_trk_g3_3
 (24 12)  (1168 332)  (1168 332)  routing T_22_20.sp4_h_r_35 <X> T_22_20.lc_trk_g3_3
 (0 14)  (1144 334)  (1144 334)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 334)  (1145 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1144 335)  (1144 335)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/s_r


LogicTile_23_20

 (21 0)  (1219 320)  (1219 320)  routing T_23_20.sp4_v_b_11 <X> T_23_20.lc_trk_g0_3
 (22 0)  (1220 320)  (1220 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1221 320)  (1221 320)  routing T_23_20.sp4_v_b_11 <X> T_23_20.lc_trk_g0_3
 (27 0)  (1225 320)  (1225 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 320)  (1228 320)  routing T_23_20.lc_trk_g1_4 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (44 0)  (1242 320)  (1242 320)  LC_0 Logic Functioning bit
 (21 1)  (1219 321)  (1219 321)  routing T_23_20.sp4_v_b_11 <X> T_23_20.lc_trk_g0_3
 (32 1)  (1230 321)  (1230 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1232 321)  (1232 321)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.input_2_0
 (35 1)  (1233 321)  (1233 321)  routing T_23_20.lc_trk_g1_3 <X> T_23_20.input_2_0
 (17 2)  (1215 322)  (1215 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (28 2)  (1226 322)  (1226 322)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 322)  (1228 322)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 322)  (1234 322)  LC_1 Logic Functioning bit
 (37 2)  (1235 322)  (1235 322)  LC_1 Logic Functioning bit
 (38 2)  (1236 322)  (1236 322)  LC_1 Logic Functioning bit
 (39 2)  (1237 322)  (1237 322)  LC_1 Logic Functioning bit
 (44 2)  (1242 322)  (1242 322)  LC_1 Logic Functioning bit
 (18 3)  (1216 323)  (1216 323)  routing T_23_20.sp4_r_v_b_29 <X> T_23_20.lc_trk_g0_5
 (30 3)  (1228 323)  (1228 323)  routing T_23_20.lc_trk_g2_6 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (40 3)  (1238 323)  (1238 323)  LC_1 Logic Functioning bit
 (41 3)  (1239 323)  (1239 323)  LC_1 Logic Functioning bit
 (42 3)  (1240 323)  (1240 323)  LC_1 Logic Functioning bit
 (43 3)  (1241 323)  (1241 323)  LC_1 Logic Functioning bit
 (22 4)  (1220 324)  (1220 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1222 324)  (1222 324)  routing T_23_20.bot_op_3 <X> T_23_20.lc_trk_g1_3
 (27 4)  (1225 324)  (1225 324)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 324)  (1226 324)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 324)  (1227 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 324)  (1228 324)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 324)  (1230 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 324)  (1234 324)  LC_2 Logic Functioning bit
 (37 4)  (1235 324)  (1235 324)  LC_2 Logic Functioning bit
 (38 4)  (1236 324)  (1236 324)  LC_2 Logic Functioning bit
 (39 4)  (1237 324)  (1237 324)  LC_2 Logic Functioning bit
 (44 4)  (1242 324)  (1242 324)  LC_2 Logic Functioning bit
 (30 5)  (1228 325)  (1228 325)  routing T_23_20.lc_trk_g3_6 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (1238 325)  (1238 325)  LC_2 Logic Functioning bit
 (41 5)  (1239 325)  (1239 325)  LC_2 Logic Functioning bit
 (42 5)  (1240 325)  (1240 325)  LC_2 Logic Functioning bit
 (43 5)  (1241 325)  (1241 325)  LC_2 Logic Functioning bit
 (22 6)  (1220 326)  (1220 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1222 326)  (1222 326)  routing T_23_20.bot_op_7 <X> T_23_20.lc_trk_g1_7
 (27 6)  (1225 326)  (1225 326)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 326)  (1227 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 326)  (1228 326)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 326)  (1230 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 326)  (1234 326)  LC_3 Logic Functioning bit
 (37 6)  (1235 326)  (1235 326)  LC_3 Logic Functioning bit
 (38 6)  (1236 326)  (1236 326)  LC_3 Logic Functioning bit
 (39 6)  (1237 326)  (1237 326)  LC_3 Logic Functioning bit
 (44 6)  (1242 326)  (1242 326)  LC_3 Logic Functioning bit
 (15 7)  (1213 327)  (1213 327)  routing T_23_20.bot_op_4 <X> T_23_20.lc_trk_g1_4
 (17 7)  (1215 327)  (1215 327)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (1228 327)  (1228 327)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_3/in_1
 (40 7)  (1238 327)  (1238 327)  LC_3 Logic Functioning bit
 (41 7)  (1239 327)  (1239 327)  LC_3 Logic Functioning bit
 (42 7)  (1240 327)  (1240 327)  LC_3 Logic Functioning bit
 (43 7)  (1241 327)  (1241 327)  LC_3 Logic Functioning bit
 (29 8)  (1227 328)  (1227 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 328)  (1230 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 328)  (1235 328)  LC_4 Logic Functioning bit
 (39 8)  (1237 328)  (1237 328)  LC_4 Logic Functioning bit
 (41 8)  (1239 328)  (1239 328)  LC_4 Logic Functioning bit
 (43 8)  (1241 328)  (1241 328)  LC_4 Logic Functioning bit
 (30 9)  (1228 329)  (1228 329)  routing T_23_20.lc_trk_g0_3 <X> T_23_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (1235 329)  (1235 329)  LC_4 Logic Functioning bit
 (39 9)  (1237 329)  (1237 329)  LC_4 Logic Functioning bit
 (41 9)  (1239 329)  (1239 329)  LC_4 Logic Functioning bit
 (43 9)  (1241 329)  (1241 329)  LC_4 Logic Functioning bit
 (22 10)  (1220 330)  (1220 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1221 330)  (1221 330)  routing T_23_20.sp4_h_r_31 <X> T_23_20.lc_trk_g2_7
 (24 10)  (1222 330)  (1222 330)  routing T_23_20.sp4_h_r_31 <X> T_23_20.lc_trk_g2_7
 (26 10)  (1224 330)  (1224 330)  routing T_23_20.lc_trk_g0_5 <X> T_23_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 330)  (1225 330)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 330)  (1226 330)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 330)  (1227 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 330)  (1230 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 330)  (1231 330)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 330)  (1232 330)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 330)  (1233 330)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.input_2_5
 (37 10)  (1235 330)  (1235 330)  LC_5 Logic Functioning bit
 (41 10)  (1239 330)  (1239 330)  LC_5 Logic Functioning bit
 (43 10)  (1241 330)  (1241 330)  LC_5 Logic Functioning bit
 (21 11)  (1219 331)  (1219 331)  routing T_23_20.sp4_h_r_31 <X> T_23_20.lc_trk_g2_7
 (22 11)  (1220 331)  (1220 331)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1222 331)  (1222 331)  routing T_23_20.tnl_op_6 <X> T_23_20.lc_trk_g2_6
 (25 11)  (1223 331)  (1223 331)  routing T_23_20.tnl_op_6 <X> T_23_20.lc_trk_g2_6
 (29 11)  (1227 331)  (1227 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 331)  (1229 331)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 331)  (1230 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1231 331)  (1231 331)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.input_2_5
 (35 11)  (1233 331)  (1233 331)  routing T_23_20.lc_trk_g2_7 <X> T_23_20.input_2_5
 (36 11)  (1234 331)  (1234 331)  LC_5 Logic Functioning bit
 (41 11)  (1239 331)  (1239 331)  LC_5 Logic Functioning bit
 (43 11)  (1241 331)  (1241 331)  LC_5 Logic Functioning bit
 (51 11)  (1249 331)  (1249 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (1215 332)  (1215 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 332)  (1216 332)  routing T_23_20.wire_logic_cluster/lc_1/out <X> T_23_20.lc_trk_g3_1
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 14)  (1223 334)  (1223 334)  routing T_23_20.rgt_op_6 <X> T_23_20.lc_trk_g3_6
 (22 15)  (1220 335)  (1220 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1222 335)  (1222 335)  routing T_23_20.rgt_op_6 <X> T_23_20.lc_trk_g3_6


LogicTile_24_20

 (22 0)  (1274 320)  (1274 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (1280 320)  (1280 320)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 320)  (1281 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 320)  (1283 320)  routing T_24_20.lc_trk_g3_4 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 320)  (1285 320)  routing T_24_20.lc_trk_g3_4 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 320)  (1286 320)  routing T_24_20.lc_trk_g3_4 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 320)  (1288 320)  LC_0 Logic Functioning bit
 (39 0)  (1291 320)  (1291 320)  LC_0 Logic Functioning bit
 (41 0)  (1293 320)  (1293 320)  LC_0 Logic Functioning bit
 (42 0)  (1294 320)  (1294 320)  LC_0 Logic Functioning bit
 (21 1)  (1273 321)  (1273 321)  routing T_24_20.sp4_r_v_b_32 <X> T_24_20.lc_trk_g0_3
 (30 1)  (1282 321)  (1282 321)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (1288 321)  (1288 321)  LC_0 Logic Functioning bit
 (39 1)  (1291 321)  (1291 321)  LC_0 Logic Functioning bit
 (41 1)  (1293 321)  (1293 321)  LC_0 Logic Functioning bit
 (42 1)  (1294 321)  (1294 321)  LC_0 Logic Functioning bit
 (1 2)  (1253 322)  (1253 322)  routing T_24_20.glb_netwk_5 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 322)  (1254 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (1258 322)  (1258 322)  routing T_24_20.sp4_v_b_9 <X> T_24_20.sp4_v_t_37
 (27 2)  (1279 322)  (1279 322)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 322)  (1281 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 322)  (1283 322)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 322)  (1285 322)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 322)  (1286 322)  routing T_24_20.lc_trk_g3_5 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 322)  (1289 322)  LC_1 Logic Functioning bit
 (41 2)  (1293 322)  (1293 322)  LC_1 Logic Functioning bit
 (42 2)  (1294 322)  (1294 322)  LC_1 Logic Functioning bit
 (43 2)  (1295 322)  (1295 322)  LC_1 Logic Functioning bit
 (50 2)  (1302 322)  (1302 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1252 323)  (1252 323)  routing T_24_20.glb_netwk_5 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (5 3)  (1257 323)  (1257 323)  routing T_24_20.sp4_v_b_9 <X> T_24_20.sp4_v_t_37
 (27 3)  (1279 323)  (1279 323)  routing T_24_20.lc_trk_g3_0 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 323)  (1280 323)  routing T_24_20.lc_trk_g3_0 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 323)  (1282 323)  routing T_24_20.lc_trk_g1_3 <X> T_24_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (1289 323)  (1289 323)  LC_1 Logic Functioning bit
 (42 3)  (1294 323)  (1294 323)  LC_1 Logic Functioning bit
 (22 4)  (1274 324)  (1274 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 324)  (1275 324)  routing T_24_20.sp4_v_b_19 <X> T_24_20.lc_trk_g1_3
 (24 4)  (1276 324)  (1276 324)  routing T_24_20.sp4_v_b_19 <X> T_24_20.lc_trk_g1_3
 (11 6)  (1263 326)  (1263 326)  routing T_24_20.sp4_h_l_37 <X> T_24_20.sp4_v_t_40
 (3 7)  (1255 327)  (1255 327)  routing T_24_20.sp12_h_l_23 <X> T_24_20.sp12_v_t_23
 (5 8)  (1257 328)  (1257 328)  routing T_24_20.sp4_h_l_38 <X> T_24_20.sp4_h_r_6
 (21 8)  (1273 328)  (1273 328)  routing T_24_20.bnl_op_3 <X> T_24_20.lc_trk_g2_3
 (22 8)  (1274 328)  (1274 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (4 9)  (1256 329)  (1256 329)  routing T_24_20.sp4_h_l_38 <X> T_24_20.sp4_h_r_6
 (21 9)  (1273 329)  (1273 329)  routing T_24_20.bnl_op_3 <X> T_24_20.lc_trk_g2_3
 (16 10)  (1268 330)  (1268 330)  routing T_24_20.sp4_v_b_37 <X> T_24_20.lc_trk_g2_5
 (17 10)  (1269 330)  (1269 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1270 330)  (1270 330)  routing T_24_20.sp4_v_b_37 <X> T_24_20.lc_trk_g2_5
 (25 10)  (1277 330)  (1277 330)  routing T_24_20.wire_logic_cluster/lc_6/out <X> T_24_20.lc_trk_g2_6
 (10 11)  (1262 331)  (1262 331)  routing T_24_20.sp4_h_l_39 <X> T_24_20.sp4_v_t_42
 (15 11)  (1267 331)  (1267 331)  routing T_24_20.tnr_op_4 <X> T_24_20.lc_trk_g2_4
 (17 11)  (1269 331)  (1269 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (1270 331)  (1270 331)  routing T_24_20.sp4_v_b_37 <X> T_24_20.lc_trk_g2_5
 (22 11)  (1274 331)  (1274 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1278 332)  (1278 332)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (1281 332)  (1281 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 332)  (1283 332)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 332)  (1284 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 332)  (1285 332)  routing T_24_20.lc_trk_g2_5 <X> T_24_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 332)  (1287 332)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.input_2_6
 (36 12)  (1288 332)  (1288 332)  LC_6 Logic Functioning bit
 (37 12)  (1289 332)  (1289 332)  LC_6 Logic Functioning bit
 (43 12)  (1295 332)  (1295 332)  LC_6 Logic Functioning bit
 (45 12)  (1297 332)  (1297 332)  LC_6 Logic Functioning bit
 (51 12)  (1303 332)  (1303 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (1260 333)  (1260 333)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_10
 (9 13)  (1261 333)  (1261 333)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_10
 (10 13)  (1262 333)  (1262 333)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_b_10
 (15 13)  (1267 333)  (1267 333)  routing T_24_20.sp4_v_t_29 <X> T_24_20.lc_trk_g3_0
 (16 13)  (1268 333)  (1268 333)  routing T_24_20.sp4_v_t_29 <X> T_24_20.lc_trk_g3_0
 (17 13)  (1269 333)  (1269 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (1278 333)  (1278 333)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 333)  (1280 333)  routing T_24_20.lc_trk_g2_6 <X> T_24_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 333)  (1281 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 333)  (1282 333)  routing T_24_20.lc_trk_g0_3 <X> T_24_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 333)  (1284 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1285 333)  (1285 333)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.input_2_6
 (36 13)  (1288 333)  (1288 333)  LC_6 Logic Functioning bit
 (37 13)  (1289 333)  (1289 333)  LC_6 Logic Functioning bit
 (40 13)  (1292 333)  (1292 333)  LC_6 Logic Functioning bit
 (42 13)  (1294 333)  (1294 333)  LC_6 Logic Functioning bit
 (43 13)  (1295 333)  (1295 333)  LC_6 Logic Functioning bit
 (45 13)  (1297 333)  (1297 333)  LC_6 Logic Functioning bit
 (0 14)  (1252 334)  (1252 334)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 334)  (1253 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (1258 334)  (1258 334)  routing T_24_20.sp4_h_l_41 <X> T_24_20.sp4_v_t_44
 (14 14)  (1266 334)  (1266 334)  routing T_24_20.bnl_op_4 <X> T_24_20.lc_trk_g3_4
 (16 14)  (1268 334)  (1268 334)  routing T_24_20.sp4_v_t_16 <X> T_24_20.lc_trk_g3_5
 (17 14)  (1269 334)  (1269 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 334)  (1270 334)  routing T_24_20.sp4_v_t_16 <X> T_24_20.lc_trk_g3_5
 (0 15)  (1252 335)  (1252 335)  routing T_24_20.glb_netwk_6 <X> T_24_20.wire_logic_cluster/lc_7/s_r
 (10 15)  (1262 335)  (1262 335)  routing T_24_20.sp4_h_l_40 <X> T_24_20.sp4_v_t_47
 (14 15)  (1266 335)  (1266 335)  routing T_24_20.bnl_op_4 <X> T_24_20.lc_trk_g3_4
 (17 15)  (1269 335)  (1269 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_5 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 323)  (1306 323)  routing T_25_20.glb_netwk_5 <X> T_25_20.wire_bram/ram/WCLK
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (21 4)  (1327 324)  (1327 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (22 4)  (1328 324)  (1328 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 324)  (1329 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (24 4)  (1330 324)  (1330 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_4

 (21 5)  (1327 325)  (1327 325)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC02_inmux00_bram_cbit_6

 (10 7)  (1316 327)  (1316 327)  routing T_25_20.sp4_h_l_46 <X> T_25_20.sp4_v_t_41
 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 328)  (1336 328)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 8)  (1345 328)  (1345 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g2_7 <X> T_25_20.wire_bram/ram/WDATA_3
 (21 10)  (1327 330)  (1327 330)  routing T_25_20.bnl_op_7 <X> T_25_20.lc_trk_g2_7
 (22 10)  (1328 330)  (1328 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (5 11)  (1311 331)  (1311 331)  routing T_25_20.sp4_h_l_43 <X> T_25_20.sp4_v_t_43
 (12 11)  (1318 331)  (1318 331)  routing T_25_20.sp4_h_l_45 <X> T_25_20.sp4_v_t_45
 (21 11)  (1327 331)  (1327 331)  routing T_25_20.bnl_op_7 <X> T_25_20.lc_trk_g2_7
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 334)  (1321 334)  routing T_25_20.tnl_op_5 <X> T_25_20.lc_trk_g3_5
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.tnl_op_5 <X> T_25_20.lc_trk_g3_5


LogicTile_5_19

 (14 0)  (248 304)  (248 304)  routing T_5_19.sp12_h_r_0 <X> T_5_19.lc_trk_g0_0
 (22 0)  (256 304)  (256 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (257 304)  (257 304)  routing T_5_19.sp4_h_r_3 <X> T_5_19.lc_trk_g0_3
 (24 0)  (258 304)  (258 304)  routing T_5_19.sp4_h_r_3 <X> T_5_19.lc_trk_g0_3
 (26 0)  (260 304)  (260 304)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (31 0)  (265 304)  (265 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 304)  (268 304)  routing T_5_19.lc_trk_g1_4 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 304)  (271 304)  LC_0 Logic Functioning bit
 (39 0)  (273 304)  (273 304)  LC_0 Logic Functioning bit
 (45 0)  (279 304)  (279 304)  LC_0 Logic Functioning bit
 (14 1)  (248 305)  (248 305)  routing T_5_19.sp12_h_r_0 <X> T_5_19.lc_trk_g0_0
 (15 1)  (249 305)  (249 305)  routing T_5_19.sp12_h_r_0 <X> T_5_19.lc_trk_g0_0
 (17 1)  (251 305)  (251 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (21 1)  (255 305)  (255 305)  routing T_5_19.sp4_h_r_3 <X> T_5_19.lc_trk_g0_3
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (270 305)  (270 305)  LC_0 Logic Functioning bit
 (38 1)  (272 305)  (272 305)  LC_0 Logic Functioning bit
 (45 1)  (279 305)  (279 305)  LC_0 Logic Functioning bit
 (1 2)  (235 306)  (235 306)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (2 2)  (236 306)  (236 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (259 306)  (259 306)  routing T_5_19.sp12_h_l_5 <X> T_5_19.lc_trk_g0_6
 (0 3)  (234 307)  (234 307)  routing T_5_19.glb_netwk_5 <X> T_5_19.wire_logic_cluster/lc_7/clk
 (14 3)  (248 307)  (248 307)  routing T_5_19.sp4_h_r_4 <X> T_5_19.lc_trk_g0_4
 (15 3)  (249 307)  (249 307)  routing T_5_19.sp4_h_r_4 <X> T_5_19.lc_trk_g0_4
 (16 3)  (250 307)  (250 307)  routing T_5_19.sp4_h_r_4 <X> T_5_19.lc_trk_g0_4
 (17 3)  (251 307)  (251 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (256 307)  (256 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (258 307)  (258 307)  routing T_5_19.sp12_h_l_5 <X> T_5_19.lc_trk_g0_6
 (25 3)  (259 307)  (259 307)  routing T_5_19.sp12_h_l_5 <X> T_5_19.lc_trk_g0_6
 (29 6)  (263 310)  (263 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 310)  (265 310)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 310)  (266 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (275 310)  (275 310)  LC_3 Logic Functioning bit
 (43 6)  (277 310)  (277 310)  LC_3 Logic Functioning bit
 (45 6)  (279 310)  (279 310)  LC_3 Logic Functioning bit
 (46 6)  (280 310)  (280 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (249 311)  (249 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (16 7)  (250 311)  (250 311)  routing T_5_19.sp4_v_t_9 <X> T_5_19.lc_trk_g1_4
 (17 7)  (251 311)  (251 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (41 7)  (275 311)  (275 311)  LC_3 Logic Functioning bit
 (43 7)  (277 311)  (277 311)  LC_3 Logic Functioning bit
 (45 7)  (279 311)  (279 311)  LC_3 Logic Functioning bit
 (48 7)  (282 311)  (282 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (260 312)  (260 312)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (35 8)  (269 312)  (269 312)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.input_2_4
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (41 8)  (275 312)  (275 312)  LC_4 Logic Functioning bit
 (45 8)  (279 312)  (279 312)  LC_4 Logic Functioning bit
 (26 9)  (260 313)  (260 313)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (273 313)  (273 313)  LC_4 Logic Functioning bit
 (40 9)  (274 313)  (274 313)  LC_4 Logic Functioning bit
 (45 9)  (279 313)  (279 313)  LC_4 Logic Functioning bit
 (29 10)  (263 314)  (263 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 314)  (264 314)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 314)  (265 314)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 314)  (266 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (271 314)  (271 314)  LC_5 Logic Functioning bit
 (39 10)  (273 314)  (273 314)  LC_5 Logic Functioning bit
 (45 10)  (279 314)  (279 314)  LC_5 Logic Functioning bit
 (47 10)  (281 314)  (281 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (265 315)  (265 315)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 315)  (271 315)  LC_5 Logic Functioning bit
 (39 11)  (273 315)  (273 315)  LC_5 Logic Functioning bit
 (45 11)  (279 315)  (279 315)  LC_5 Logic Functioning bit
 (8 12)  (242 316)  (242 316)  routing T_5_19.sp4_v_b_4 <X> T_5_19.sp4_h_r_10
 (9 12)  (243 316)  (243 316)  routing T_5_19.sp4_v_b_4 <X> T_5_19.sp4_h_r_10
 (10 12)  (244 316)  (244 316)  routing T_5_19.sp4_v_b_4 <X> T_5_19.sp4_h_r_10
 (26 12)  (260 316)  (260 316)  routing T_5_19.lc_trk_g0_4 <X> T_5_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (266 316)  (266 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (271 316)  (271 316)  LC_6 Logic Functioning bit
 (39 12)  (273 316)  (273 316)  LC_6 Logic Functioning bit
 (45 12)  (279 316)  (279 316)  LC_6 Logic Functioning bit
 (51 12)  (285 316)  (285 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (29 13)  (263 317)  (263 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 317)  (265 317)  routing T_5_19.lc_trk_g0_3 <X> T_5_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 317)  (270 317)  LC_6 Logic Functioning bit
 (38 13)  (272 317)  (272 317)  LC_6 Logic Functioning bit
 (45 13)  (279 317)  (279 317)  LC_6 Logic Functioning bit
 (46 13)  (280 317)  (280 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (282 317)  (282 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (234 318)  (234 318)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 318)  (235 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (234 319)  (234 319)  routing T_5_19.glb_netwk_6 <X> T_5_19.wire_logic_cluster/lc_7/s_r


LogicTile_6_19

 (25 0)  (313 304)  (313 304)  routing T_6_19.wire_logic_cluster/lc_2/out <X> T_6_19.lc_trk_g0_2
 (26 0)  (314 304)  (314 304)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 304)  (316 304)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 304)  (321 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 304)  (322 304)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 304)  (325 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (39 0)  (327 304)  (327 304)  LC_0 Logic Functioning bit
 (41 0)  (329 304)  (329 304)  LC_0 Logic Functioning bit
 (42 0)  (330 304)  (330 304)  LC_0 Logic Functioning bit
 (43 0)  (331 304)  (331 304)  LC_0 Logic Functioning bit
 (22 1)  (310 305)  (310 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 305)  (319 305)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 305)  (320 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (323 305)  (323 305)  routing T_6_19.lc_trk_g0_2 <X> T_6_19.input_2_0
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (39 1)  (327 305)  (327 305)  LC_0 Logic Functioning bit
 (40 1)  (328 305)  (328 305)  LC_0 Logic Functioning bit
 (41 1)  (329 305)  (329 305)  LC_0 Logic Functioning bit
 (43 1)  (331 305)  (331 305)  LC_0 Logic Functioning bit
 (48 1)  (336 305)  (336 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (289 306)  (289 306)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (2 2)  (290 306)  (290 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (303 306)  (303 306)  routing T_6_19.lft_op_5 <X> T_6_19.lc_trk_g0_5
 (17 2)  (305 306)  (305 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (306 306)  (306 306)  routing T_6_19.lft_op_5 <X> T_6_19.lc_trk_g0_5
 (36 2)  (324 306)  (324 306)  LC_1 Logic Functioning bit
 (38 2)  (326 306)  (326 306)  LC_1 Logic Functioning bit
 (41 2)  (329 306)  (329 306)  LC_1 Logic Functioning bit
 (43 2)  (331 306)  (331 306)  LC_1 Logic Functioning bit
 (45 2)  (333 306)  (333 306)  LC_1 Logic Functioning bit
 (0 3)  (288 307)  (288 307)  routing T_6_19.glb_netwk_5 <X> T_6_19.wire_logic_cluster/lc_7/clk
 (26 3)  (314 307)  (314 307)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (315 307)  (315 307)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 307)  (316 307)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 307)  (317 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (325 307)  (325 307)  LC_1 Logic Functioning bit
 (39 3)  (327 307)  (327 307)  LC_1 Logic Functioning bit
 (40 3)  (328 307)  (328 307)  LC_1 Logic Functioning bit
 (42 3)  (330 307)  (330 307)  LC_1 Logic Functioning bit
 (45 3)  (333 307)  (333 307)  LC_1 Logic Functioning bit
 (1 4)  (289 308)  (289 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (309 308)  (309 308)  routing T_6_19.lft_op_3 <X> T_6_19.lc_trk_g1_3
 (22 4)  (310 308)  (310 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (312 308)  (312 308)  routing T_6_19.lft_op_3 <X> T_6_19.lc_trk_g1_3
 (31 4)  (319 308)  (319 308)  routing T_6_19.lc_trk_g0_5 <X> T_6_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 308)  (320 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 308)  (324 308)  LC_2 Logic Functioning bit
 (37 4)  (325 308)  (325 308)  LC_2 Logic Functioning bit
 (38 4)  (326 308)  (326 308)  LC_2 Logic Functioning bit
 (39 4)  (327 308)  (327 308)  LC_2 Logic Functioning bit
 (45 4)  (333 308)  (333 308)  LC_2 Logic Functioning bit
 (0 5)  (288 309)  (288 309)  routing T_6_19.glb_netwk_3 <X> T_6_19.wire_logic_cluster/lc_7/cen
 (5 5)  (293 309)  (293 309)  routing T_6_19.sp4_h_r_3 <X> T_6_19.sp4_v_b_3
 (10 5)  (298 309)  (298 309)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_b_4
 (36 5)  (324 309)  (324 309)  LC_2 Logic Functioning bit
 (37 5)  (325 309)  (325 309)  LC_2 Logic Functioning bit
 (38 5)  (326 309)  (326 309)  LC_2 Logic Functioning bit
 (39 5)  (327 309)  (327 309)  LC_2 Logic Functioning bit
 (45 5)  (333 309)  (333 309)  LC_2 Logic Functioning bit
 (15 6)  (303 310)  (303 310)  routing T_6_19.lft_op_5 <X> T_6_19.lc_trk_g1_5
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 310)  (306 310)  routing T_6_19.lft_op_5 <X> T_6_19.lc_trk_g1_5
 (21 6)  (309 310)  (309 310)  routing T_6_19.sp4_h_l_10 <X> T_6_19.lc_trk_g1_7
 (22 6)  (310 310)  (310 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (311 310)  (311 310)  routing T_6_19.sp4_h_l_10 <X> T_6_19.lc_trk_g1_7
 (24 6)  (312 310)  (312 310)  routing T_6_19.sp4_h_l_10 <X> T_6_19.lc_trk_g1_7
 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 310)  (322 310)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (323 310)  (323 310)  routing T_6_19.lc_trk_g0_5 <X> T_6_19.input_2_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (46 6)  (334 310)  (334 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (21 7)  (309 311)  (309 311)  routing T_6_19.sp4_h_l_10 <X> T_6_19.lc_trk_g1_7
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 311)  (315 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 311)  (319 311)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (306 312)  (306 312)  routing T_6_19.wire_logic_cluster/lc_1/out <X> T_6_19.lc_trk_g2_1
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (38 8)  (326 312)  (326 312)  LC_4 Logic Functioning bit
 (41 8)  (329 312)  (329 312)  LC_4 Logic Functioning bit
 (43 8)  (331 312)  (331 312)  LC_4 Logic Functioning bit
 (45 8)  (333 312)  (333 312)  LC_4 Logic Functioning bit
 (26 9)  (314 313)  (314 313)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g1_3 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (39 9)  (327 313)  (327 313)  LC_4 Logic Functioning bit
 (40 9)  (328 313)  (328 313)  LC_4 Logic Functioning bit
 (42 9)  (330 313)  (330 313)  LC_4 Logic Functioning bit
 (45 9)  (333 313)  (333 313)  LC_4 Logic Functioning bit
 (21 10)  (309 314)  (309 314)  routing T_6_19.wire_logic_cluster/lc_7/out <X> T_6_19.lc_trk_g2_7
 (22 10)  (310 314)  (310 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (313 314)  (313 314)  routing T_6_19.sp4_v_b_30 <X> T_6_19.lc_trk_g2_6
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (322 314)  (322 314)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (37 10)  (325 314)  (325 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (39 10)  (327 314)  (327 314)  LC_5 Logic Functioning bit
 (45 10)  (333 314)  (333 314)  LC_5 Logic Functioning bit
 (22 11)  (310 315)  (310 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (311 315)  (311 315)  routing T_6_19.sp4_v_b_30 <X> T_6_19.lc_trk_g2_6
 (31 11)  (319 315)  (319 315)  routing T_6_19.lc_trk_g1_7 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 315)  (324 315)  LC_5 Logic Functioning bit
 (37 11)  (325 315)  (325 315)  LC_5 Logic Functioning bit
 (38 11)  (326 315)  (326 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (45 11)  (333 315)  (333 315)  LC_5 Logic Functioning bit
 (48 11)  (336 315)  (336 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (302 316)  (302 316)  routing T_6_19.sp4_v_t_21 <X> T_6_19.lc_trk_g3_0
 (26 12)  (314 316)  (314 316)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (315 316)  (315 316)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 316)  (316 316)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 316)  (317 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (319 316)  (319 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 316)  (320 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 316)  (321 316)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 316)  (323 316)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_6
 (37 12)  (325 316)  (325 316)  LC_6 Logic Functioning bit
 (38 12)  (326 316)  (326 316)  LC_6 Logic Functioning bit
 (39 12)  (327 316)  (327 316)  LC_6 Logic Functioning bit
 (41 12)  (329 316)  (329 316)  LC_6 Logic Functioning bit
 (42 12)  (330 316)  (330 316)  LC_6 Logic Functioning bit
 (43 12)  (331 316)  (331 316)  LC_6 Logic Functioning bit
 (12 13)  (300 317)  (300 317)  routing T_6_19.sp4_h_r_11 <X> T_6_19.sp4_v_b_11
 (14 13)  (302 317)  (302 317)  routing T_6_19.sp4_v_t_21 <X> T_6_19.lc_trk_g3_0
 (16 13)  (304 317)  (304 317)  routing T_6_19.sp4_v_t_21 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (312 317)  (312 317)  routing T_6_19.tnr_op_2 <X> T_6_19.lc_trk_g3_2
 (26 13)  (314 317)  (314 317)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 317)  (316 317)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 317)  (317 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 317)  (319 317)  routing T_6_19.lc_trk_g2_7 <X> T_6_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (320 317)  (320 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (321 317)  (321 317)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_6
 (34 13)  (322 317)  (322 317)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_6
 (35 13)  (323 317)  (323 317)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.input_2_6
 (36 13)  (324 317)  (324 317)  LC_6 Logic Functioning bit
 (37 13)  (325 317)  (325 317)  LC_6 Logic Functioning bit
 (38 13)  (326 317)  (326 317)  LC_6 Logic Functioning bit
 (40 13)  (328 317)  (328 317)  LC_6 Logic Functioning bit
 (41 13)  (329 317)  (329 317)  LC_6 Logic Functioning bit
 (42 13)  (330 317)  (330 317)  LC_6 Logic Functioning bit
 (0 14)  (288 318)  (288 318)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 318)  (289 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (319 318)  (319 318)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 318)  (320 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 318)  (321 318)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 318)  (324 318)  LC_7 Logic Functioning bit
 (37 14)  (325 318)  (325 318)  LC_7 Logic Functioning bit
 (38 14)  (326 318)  (326 318)  LC_7 Logic Functioning bit
 (39 14)  (327 318)  (327 318)  LC_7 Logic Functioning bit
 (45 14)  (333 318)  (333 318)  LC_7 Logic Functioning bit
 (0 15)  (288 319)  (288 319)  routing T_6_19.glb_netwk_6 <X> T_6_19.wire_logic_cluster/lc_7/s_r
 (21 15)  (309 319)  (309 319)  routing T_6_19.sp4_r_v_b_47 <X> T_6_19.lc_trk_g3_7
 (31 15)  (319 319)  (319 319)  routing T_6_19.lc_trk_g2_6 <X> T_6_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 319)  (324 319)  LC_7 Logic Functioning bit
 (37 15)  (325 319)  (325 319)  LC_7 Logic Functioning bit
 (38 15)  (326 319)  (326 319)  LC_7 Logic Functioning bit
 (39 15)  (327 319)  (327 319)  LC_7 Logic Functioning bit
 (45 15)  (333 319)  (333 319)  LC_7 Logic Functioning bit


LogicTile_7_19

 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (39 0)  (381 304)  (381 304)  LC_0 Logic Functioning bit
 (41 0)  (383 304)  (383 304)  LC_0 Logic Functioning bit
 (42 0)  (384 304)  (384 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (48 0)  (390 304)  (390 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (12 1)  (354 305)  (354 305)  routing T_7_19.sp4_h_r_2 <X> T_7_19.sp4_v_b_2
 (27 1)  (369 305)  (369 305)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 305)  (372 305)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 305)  (373 305)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (376 305)  (376 305)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.input_2_0
 (35 1)  (377 305)  (377 305)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.input_2_0
 (36 1)  (378 305)  (378 305)  LC_0 Logic Functioning bit
 (37 1)  (379 305)  (379 305)  LC_0 Logic Functioning bit
 (39 1)  (381 305)  (381 305)  LC_0 Logic Functioning bit
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (39 2)  (381 306)  (381 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (0 3)  (342 307)  (342 307)  routing T_7_19.glb_netwk_5 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (31 3)  (373 307)  (373 307)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 307)  (378 307)  LC_1 Logic Functioning bit
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (38 3)  (380 307)  (380 307)  LC_1 Logic Functioning bit
 (39 3)  (381 307)  (381 307)  LC_1 Logic Functioning bit
 (45 3)  (387 307)  (387 307)  LC_1 Logic Functioning bit
 (1 4)  (343 308)  (343 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (360 308)  (360 308)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g1_1
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 308)  (366 308)  routing T_7_19.top_op_3 <X> T_7_19.lc_trk_g1_3
 (31 4)  (373 308)  (373 308)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 308)  (376 308)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (39 4)  (381 308)  (381 308)  LC_2 Logic Functioning bit
 (45 4)  (387 308)  (387 308)  LC_2 Logic Functioning bit
 (0 5)  (342 309)  (342 309)  routing T_7_19.glb_netwk_3 <X> T_7_19.wire_logic_cluster/lc_7/cen
 (21 5)  (363 309)  (363 309)  routing T_7_19.top_op_3 <X> T_7_19.lc_trk_g1_3
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 309)  (365 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (25 5)  (367 309)  (367 309)  routing T_7_19.sp4_h_r_2 <X> T_7_19.lc_trk_g1_2
 (31 5)  (373 309)  (373 309)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (38 5)  (380 309)  (380 309)  LC_2 Logic Functioning bit
 (39 5)  (381 309)  (381 309)  LC_2 Logic Functioning bit
 (45 5)  (387 309)  (387 309)  LC_2 Logic Functioning bit
 (14 6)  (356 310)  (356 310)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (21 6)  (363 310)  (363 310)  routing T_7_19.sp4_v_b_15 <X> T_7_19.lc_trk_g1_7
 (22 6)  (364 310)  (364 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (365 310)  (365 310)  routing T_7_19.sp4_v_b_15 <X> T_7_19.lc_trk_g1_7
 (14 7)  (356 311)  (356 311)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (16 7)  (358 311)  (358 311)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g1_4
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (363 311)  (363 311)  routing T_7_19.sp4_v_b_15 <X> T_7_19.lc_trk_g1_7
 (22 7)  (364 311)  (364 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 311)  (365 311)  routing T_7_19.sp4_h_r_6 <X> T_7_19.lc_trk_g1_6
 (24 7)  (366 311)  (366 311)  routing T_7_19.sp4_h_r_6 <X> T_7_19.lc_trk_g1_6
 (25 7)  (367 311)  (367 311)  routing T_7_19.sp4_h_r_6 <X> T_7_19.lc_trk_g1_6
 (4 8)  (346 312)  (346 312)  routing T_7_19.sp4_v_t_43 <X> T_7_19.sp4_v_b_6
 (9 8)  (351 312)  (351 312)  routing T_7_19.sp4_v_t_42 <X> T_7_19.sp4_h_r_7
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (37 8)  (379 312)  (379 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (36 9)  (378 313)  (378 313)  LC_4 Logic Functioning bit
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (45 9)  (387 313)  (387 313)  LC_4 Logic Functioning bit
 (4 10)  (346 314)  (346 314)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_v_t_43
 (6 10)  (348 314)  (348 314)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_v_t_43
 (21 10)  (363 314)  (363 314)  routing T_7_19.bnl_op_7 <X> T_7_19.lc_trk_g2_7
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (368 314)  (368 314)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 314)  (369 314)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 314)  (372 314)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 314)  (375 314)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 314)  (376 314)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (382 314)  (382 314)  LC_5 Logic Functioning bit
 (5 11)  (347 315)  (347 315)  routing T_7_19.sp4_h_r_0 <X> T_7_19.sp4_v_t_43
 (21 11)  (363 315)  (363 315)  routing T_7_19.bnl_op_7 <X> T_7_19.lc_trk_g2_7
 (26 11)  (368 315)  (368 315)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 315)  (369 315)  routing T_7_19.lc_trk_g1_6 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 315)  (372 315)  routing T_7_19.lc_trk_g1_7 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (374 315)  (374 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (376 315)  (376 315)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.input_2_5
 (35 11)  (377 315)  (377 315)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.input_2_5
 (16 12)  (358 316)  (358 316)  routing T_7_19.sp4_v_t_12 <X> T_7_19.lc_trk_g3_1
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (360 316)  (360 316)  routing T_7_19.sp4_v_t_12 <X> T_7_19.lc_trk_g3_1
 (21 12)  (363 316)  (363 316)  routing T_7_19.sp4_h_r_35 <X> T_7_19.lc_trk_g3_3
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 316)  (365 316)  routing T_7_19.sp4_h_r_35 <X> T_7_19.lc_trk_g3_3
 (24 12)  (366 316)  (366 316)  routing T_7_19.sp4_h_r_35 <X> T_7_19.lc_trk_g3_3
 (25 12)  (367 316)  (367 316)  routing T_7_19.wire_logic_cluster/lc_2/out <X> T_7_19.lc_trk_g3_2
 (27 12)  (369 316)  (369 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 316)  (370 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 316)  (371 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 316)  (372 316)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 316)  (373 316)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 316)  (374 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 316)  (375 316)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 316)  (378 316)  LC_6 Logic Functioning bit
 (46 12)  (388 316)  (388 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (392 316)  (392 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (393 316)  (393 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (364 317)  (364 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (368 317)  (368 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 317)  (369 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 317)  (370 317)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 317)  (371 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 317)  (372 317)  routing T_7_19.lc_trk_g3_6 <X> T_7_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 317)  (373 317)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_6/in_3
 (51 13)  (393 317)  (393 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (394 317)  (394 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 319)  (342 319)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (19 15)  (361 319)  (361 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (364 319)  (364 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (366 319)  (366 319)  routing T_7_19.tnl_op_6 <X> T_7_19.lc_trk_g3_6
 (25 15)  (367 319)  (367 319)  routing T_7_19.tnl_op_6 <X> T_7_19.lc_trk_g3_6


RAM_Tile_8_19

 (8 0)  (404 304)  (404 304)  routing T_8_19.sp4_h_l_36 <X> T_8_19.sp4_h_r_1
 (7 1)  (403 305)  (403 305)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 306)  (397 306)  routing T_8_19.glb_netwk_5 <X> T_8_19.wire_bram/ram/RCLK
 (2 2)  (398 306)  (398 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (0 3)  (396 307)  (396 307)  routing T_8_19.glb_netwk_5 <X> T_8_19.wire_bram/ram/RCLK
 (14 3)  (410 307)  (410 307)  routing T_8_19.sp4_h_r_4 <X> T_8_19.lc_trk_g0_4
 (15 3)  (411 307)  (411 307)  routing T_8_19.sp4_h_r_4 <X> T_8_19.lc_trk_g0_4
 (16 3)  (412 307)  (412 307)  routing T_8_19.sp4_h_r_4 <X> T_8_19.lc_trk_g0_4
 (17 3)  (413 307)  (413 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (8 5)  (404 309)  (404 309)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_v_b_4
 (13 5)  (409 309)  (409 309)  routing T_8_19.sp4_v_t_37 <X> T_8_19.sp4_h_r_5
 (8 7)  (404 311)  (404 311)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_v_t_41
 (9 7)  (405 311)  (405 311)  routing T_8_19.sp4_h_r_4 <X> T_8_19.sp4_v_t_41
 (10 8)  (406 312)  (406 312)  routing T_8_19.sp4_v_t_39 <X> T_8_19.sp4_h_r_7
 (28 8)  (424 312)  (424 312)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (29 8)  (425 312)  (425 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (426 312)  (426 312)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (30 9)  (426 313)  (426 313)  routing T_8_19.lc_trk_g2_7 <X> T_8_19.wire_bram/ram/WDATA_11
 (37 9)  (433 313)  (433 313)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (40 9)  (436 313)  (436 313)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (22 10)  (418 314)  (418 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (419 314)  (419 314)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (24 10)  (420 314)  (420 314)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (21 11)  (417 315)  (417 315)  routing T_8_19.sp4_h_r_31 <X> T_8_19.lc_trk_g2_7
 (9 12)  (405 316)  (405 316)  routing T_8_19.sp4_v_t_47 <X> T_8_19.sp4_h_r_10
 (5 13)  (401 317)  (401 317)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_b_9
 (11 13)  (407 317)  (407 317)  routing T_8_19.sp4_h_l_46 <X> T_8_19.sp4_h_r_11
 (1 14)  (397 318)  (397 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (4 14)  (400 318)  (400 318)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_t_44
 (1 15)  (397 319)  (397 319)  routing T_8_19.lc_trk_g0_4 <X> T_8_19.wire_bram/ram/RE
 (5 15)  (401 319)  (401 319)  routing T_8_19.sp4_h_r_9 <X> T_8_19.sp4_v_t_44


LogicTile_9_19

 (5 0)  (443 304)  (443 304)  routing T_9_19.sp4_v_b_0 <X> T_9_19.sp4_h_r_0
 (9 0)  (447 304)  (447 304)  routing T_9_19.sp4_h_l_47 <X> T_9_19.sp4_h_r_1
 (10 0)  (448 304)  (448 304)  routing T_9_19.sp4_h_l_47 <X> T_9_19.sp4_h_r_1
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 304)  (471 304)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (37 0)  (475 304)  (475 304)  LC_0 Logic Functioning bit
 (38 0)  (476 304)  (476 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (44 0)  (482 304)  (482 304)  LC_0 Logic Functioning bit
 (47 0)  (485 304)  (485 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (6 1)  (444 305)  (444 305)  routing T_9_19.sp4_v_b_0 <X> T_9_19.sp4_h_r_0
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 305)  (461 305)  routing T_9_19.sp12_h_r_10 <X> T_9_19.lc_trk_g0_2
 (30 1)  (468 305)  (468 305)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 305)  (469 305)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 305)  (471 305)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.input_2_0
 (34 1)  (472 305)  (472 305)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.input_2_0
 (35 1)  (473 305)  (473 305)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.input_2_0
 (40 1)  (478 305)  (478 305)  LC_0 Logic Functioning bit
 (41 1)  (479 305)  (479 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (43 1)  (481 305)  (481 305)  LC_0 Logic Functioning bit
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_5 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 306)  (468 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (37 2)  (475 306)  (475 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (44 2)  (482 306)  (482 306)  LC_1 Logic Functioning bit
 (0 3)  (438 307)  (438 307)  routing T_9_19.glb_netwk_5 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (40 3)  (478 307)  (478 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (42 3)  (480 307)  (480 307)  LC_1 Logic Functioning bit
 (43 3)  (481 307)  (481 307)  LC_1 Logic Functioning bit
 (48 3)  (486 307)  (486 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (452 308)  (452 308)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (15 4)  (453 308)  (453 308)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (16 4)  (454 308)  (454 308)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (17 4)  (455 308)  (455 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (463 308)  (463 308)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (27 4)  (465 308)  (465 308)  routing T_9_19.lc_trk_g1_0 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (44 4)  (482 308)  (482 308)  LC_2 Logic Functioning bit
 (14 5)  (452 309)  (452 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (15 5)  (453 309)  (453 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (16 5)  (454 309)  (454 309)  routing T_9_19.sp4_h_l_5 <X> T_9_19.lc_trk_g1_0
 (17 5)  (455 309)  (455 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (456 309)  (456 309)  routing T_9_19.sp4_h_r_1 <X> T_9_19.lc_trk_g1_1
 (22 5)  (460 309)  (460 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (461 309)  (461 309)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (24 5)  (462 309)  (462 309)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (25 5)  (463 309)  (463 309)  routing T_9_19.sp4_h_l_7 <X> T_9_19.lc_trk_g1_2
 (40 5)  (478 309)  (478 309)  LC_2 Logic Functioning bit
 (41 5)  (479 309)  (479 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (48 5)  (486 309)  (486 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (443 310)  (443 310)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_38
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (25 6)  (463 310)  (463 310)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g1_6
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (37 6)  (475 310)  (475 310)  LC_3 Logic Functioning bit
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (44 6)  (482 310)  (482 310)  LC_3 Logic Functioning bit
 (47 6)  (485 310)  (485 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (6 7)  (444 311)  (444 311)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_l_38
 (9 7)  (447 311)  (447 311)  routing T_9_19.sp4_v_b_4 <X> T_9_19.sp4_v_t_41
 (21 7)  (459 311)  (459 311)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (461 311)  (461 311)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g1_6
 (24 7)  (462 311)  (462 311)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g1_6
 (25 7)  (463 311)  (463 311)  routing T_9_19.sp4_h_l_11 <X> T_9_19.lc_trk_g1_6
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (478 311)  (478 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (42 7)  (480 311)  (480 311)  LC_3 Logic Functioning bit
 (43 7)  (481 311)  (481 311)  LC_3 Logic Functioning bit
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (462 312)  (462 312)  routing T_9_19.tnr_op_3 <X> T_9_19.lc_trk_g2_3
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (44 8)  (482 312)  (482 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (46 8)  (484 312)  (484 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (478 313)  (478 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (42 9)  (480 313)  (480 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (45 9)  (483 313)  (483 313)  LC_4 Logic Functioning bit
 (46 9)  (484 313)  (484 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (489 313)  (489 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (449 314)  (449 314)  routing T_9_19.sp4_v_b_0 <X> T_9_19.sp4_v_t_45
 (13 10)  (451 314)  (451 314)  routing T_9_19.sp4_v_b_0 <X> T_9_19.sp4_v_t_45
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g1_1 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (44 10)  (482 314)  (482 314)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (42 11)  (480 315)  (480 315)  LC_5 Logic Functioning bit
 (43 11)  (481 315)  (481 315)  LC_5 Logic Functioning bit
 (51 11)  (489 315)  (489 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.tnr_op_3 <X> T_9_19.lc_trk_g3_3
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (37 12)  (475 316)  (475 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (39 12)  (477 316)  (477 316)  LC_6 Logic Functioning bit
 (44 12)  (482 316)  (482 316)  LC_6 Logic Functioning bit
 (30 13)  (468 317)  (468 317)  routing T_9_19.lc_trk_g1_2 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (40 13)  (478 317)  (478 317)  LC_6 Logic Functioning bit
 (41 13)  (479 317)  (479 317)  LC_6 Logic Functioning bit
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (43 13)  (481 317)  (481 317)  LC_6 Logic Functioning bit
 (48 13)  (486 317)  (486 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (438 318)  (438 318)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (441 318)  (441 318)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (14 14)  (452 318)  (452 318)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g3_4
 (21 14)  (459 318)  (459 318)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g3_7
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (465 318)  (465 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 318)  (466 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 318)  (468 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (39 14)  (477 318)  (477 318)  LC_7 Logic Functioning bit
 (44 14)  (482 318)  (482 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (46 14)  (484 318)  (484 318)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (489 318)  (489 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (438 319)  (438 319)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (3 15)  (441 319)  (441 319)  routing T_9_19.sp12_h_r_1 <X> T_9_19.sp12_v_t_22
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (468 319)  (468 319)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (40 15)  (478 319)  (478 319)  LC_7 Logic Functioning bit
 (41 15)  (479 319)  (479 319)  LC_7 Logic Functioning bit
 (42 15)  (480 319)  (480 319)  LC_7 Logic Functioning bit
 (43 15)  (481 319)  (481 319)  LC_7 Logic Functioning bit
 (45 15)  (483 319)  (483 319)  LC_7 Logic Functioning bit
 (47 15)  (485 319)  (485 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_19

 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (52 0)  (544 304)  (544 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (38 1)  (530 305)  (530 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (45 1)  (537 305)  (537 305)  LC_0 Logic Functioning bit
 (53 1)  (545 305)  (545 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_5 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (492 307)  (492 307)  routing T_10_19.glb_netwk_5 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (0 4)  (492 308)  (492 308)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 4)  (493 308)  (493 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 309)  (492 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (1 5)  (493 309)  (493 309)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_7/cen
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (515 309)  (515 309)  routing T_10_19.sp12_h_r_10 <X> T_10_19.lc_trk_g1_2
 (11 6)  (503 310)  (503 310)  routing T_10_19.sp4_h_l_37 <X> T_10_19.sp4_v_t_40
 (9 10)  (501 314)  (501 314)  routing T_10_19.sp4_h_r_4 <X> T_10_19.sp4_h_l_42
 (10 10)  (502 314)  (502 314)  routing T_10_19.sp4_h_r_4 <X> T_10_19.sp4_h_l_42
 (13 10)  (505 314)  (505 314)  routing T_10_19.sp4_v_b_8 <X> T_10_19.sp4_v_t_45
 (3 12)  (495 316)  (495 316)  routing T_10_19.sp12_v_t_22 <X> T_10_19.sp12_h_r_1
 (5 12)  (497 316)  (497 316)  routing T_10_19.sp4_v_t_44 <X> T_10_19.sp4_h_r_9
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (0 14)  (492 318)  (492 318)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 318)  (493 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 319)  (492 319)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/s_r


LogicTile_11_19

 (15 0)  (561 304)  (561 304)  routing T_11_19.sp4_v_b_17 <X> T_11_19.lc_trk_g0_1
 (16 0)  (562 304)  (562 304)  routing T_11_19.sp4_v_b_17 <X> T_11_19.lc_trk_g0_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (11 1)  (557 305)  (557 305)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_h_r_2
 (13 1)  (559 305)  (559 305)  routing T_11_19.sp4_h_l_43 <X> T_11_19.sp4_h_r_2
 (16 2)  (562 306)  (562 306)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 306)  (564 306)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g0_5
 (13 3)  (559 307)  (559 307)  routing T_11_19.sp4_v_b_9 <X> T_11_19.sp4_h_l_39
 (18 3)  (564 307)  (564 307)  routing T_11_19.sp4_v_b_13 <X> T_11_19.lc_trk_g0_5
 (3 4)  (549 308)  (549 308)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_h_r_0
 (16 4)  (562 308)  (562 308)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (564 308)  (564 308)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g1_1
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 308)  (581 308)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_2
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (39 4)  (585 308)  (585 308)  LC_2 Logic Functioning bit
 (40 4)  (586 308)  (586 308)  LC_2 Logic Functioning bit
 (41 4)  (587 308)  (587 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (3 5)  (549 309)  (549 309)  routing T_11_19.sp12_v_b_0 <X> T_11_19.sp12_h_r_0
 (18 5)  (564 309)  (564 309)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g1_1
 (26 5)  (572 309)  (572 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 309)  (579 309)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_2
 (34 5)  (580 309)  (580 309)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_2
 (35 5)  (581 309)  (581 309)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.input_2_2
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (38 5)  (584 309)  (584 309)  LC_2 Logic Functioning bit
 (39 5)  (585 309)  (585 309)  LC_2 Logic Functioning bit
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (15 6)  (561 310)  (561 310)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g1_5
 (16 6)  (562 310)  (562 310)  routing T_11_19.sp4_v_b_21 <X> T_11_19.lc_trk_g1_5
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 310)  (583 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (40 6)  (586 310)  (586 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (50 6)  (596 310)  (596 310)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (599 310)  (599 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (569 311)  (569 311)  routing T_11_19.sp12_h_r_14 <X> T_11_19.lc_trk_g1_6
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (38 7)  (584 311)  (584 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (40 7)  (586 311)  (586 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (11 8)  (557 312)  (557 312)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_v_b_8
 (14 8)  (560 312)  (560 312)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (12 9)  (558 313)  (558 313)  routing T_11_19.sp4_v_t_40 <X> T_11_19.sp4_v_b_8
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_h_l_21 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (14 10)  (560 314)  (560 314)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g2_4
 (25 10)  (571 314)  (571 314)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (27 10)  (573 314)  (573 314)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.input_2_5
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (15 11)  (561 315)  (561 315)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g2_4
 (16 11)  (562 315)  (562 315)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g2_4
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (24 11)  (570 315)  (570 315)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.sp4_h_r_46 <X> T_11_19.lc_trk_g2_6
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (579 315)  (579 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.input_2_5
 (34 11)  (580 315)  (580 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.input_2_5
 (35 11)  (581 315)  (581 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.input_2_5
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (3 12)  (549 316)  (549 316)  routing T_11_19.sp12_v_b_1 <X> T_11_19.sp12_h_r_1
 (9 12)  (555 316)  (555 316)  routing T_11_19.sp4_h_l_42 <X> T_11_19.sp4_h_r_10
 (10 12)  (556 316)  (556 316)  routing T_11_19.sp4_h_l_42 <X> T_11_19.sp4_h_r_10
 (14 12)  (560 316)  (560 316)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (15 12)  (561 316)  (561 316)  routing T_11_19.sp4_h_r_25 <X> T_11_19.lc_trk_g3_1
 (16 12)  (562 316)  (562 316)  routing T_11_19.sp4_h_r_25 <X> T_11_19.lc_trk_g3_1
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (571 316)  (571 316)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (26 12)  (572 316)  (572 316)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (51 12)  (597 316)  (597 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (549 317)  (549 317)  routing T_11_19.sp12_v_b_1 <X> T_11_19.sp12_h_r_1
 (14 13)  (560 317)  (560 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (16 13)  (562 317)  (562 317)  routing T_11_19.sp4_h_r_40 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_h_r_25 <X> T_11_19.lc_trk_g3_1
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_h_r_42 <X> T_11_19.lc_trk_g3_2
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (39 13)  (585 317)  (585 317)  LC_6 Logic Functioning bit
 (4 14)  (550 318)  (550 318)  routing T_11_19.sp4_h_r_3 <X> T_11_19.sp4_v_t_44
 (6 14)  (552 318)  (552 318)  routing T_11_19.sp4_h_r_3 <X> T_11_19.sp4_v_t_44
 (21 14)  (567 318)  (567 318)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g3_7
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (569 318)  (569 318)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g3_7
 (25 14)  (571 318)  (571 318)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g3_6
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (50 14)  (596 318)  (596 318)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (551 319)  (551 319)  routing T_11_19.sp4_h_r_3 <X> T_11_19.sp4_v_t_44
 (14 15)  (560 319)  (560 319)  routing T_11_19.sp4_r_v_b_44 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (567 319)  (567 319)  routing T_11_19.sp4_h_l_34 <X> T_11_19.lc_trk_g3_7
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (42 15)  (588 319)  (588 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 304)  (618 304)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g0_1
 (21 0)  (621 304)  (621 304)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (623 304)  (623 304)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g0_3
 (26 0)  (626 304)  (626 304)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (37 0)  (637 304)  (637 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (40 0)  (640 304)  (640 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (21 1)  (621 305)  (621 305)  routing T_12_19.sp4_v_b_11 <X> T_12_19.lc_trk_g0_3
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_5 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 306)  (618 306)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g0_5
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (38 2)  (638 306)  (638 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (600 307)  (600 307)  routing T_12_19.glb_netwk_5 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (48 3)  (648 307)  (648 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 307)  (651 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (13 4)  (613 308)  (613 308)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_v_b_5
 (16 4)  (616 308)  (616 308)  routing T_12_19.sp4_v_b_9 <X> T_12_19.lc_trk_g1_1
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.sp4_v_b_9 <X> T_12_19.lc_trk_g1_1
 (21 4)  (621 308)  (621 308)  routing T_12_19.sp4_h_r_11 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp4_h_r_11 <X> T_12_19.lc_trk_g1_3
 (24 4)  (624 308)  (624 308)  routing T_12_19.sp4_h_r_11 <X> T_12_19.lc_trk_g1_3
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 308)  (633 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (18 5)  (618 309)  (618 309)  routing T_12_19.sp4_v_b_9 <X> T_12_19.lc_trk_g1_1
 (27 5)  (627 309)  (627 309)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (39 5)  (639 309)  (639 309)  LC_2 Logic Functioning bit
 (48 5)  (648 309)  (648 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 309)  (651 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (52 5)  (652 309)  (652 309)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (9 6)  (609 310)  (609 310)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_h_l_41
 (10 6)  (610 310)  (610 310)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_h_l_41
 (11 6)  (611 310)  (611 310)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_v_t_40
 (13 6)  (613 310)  (613 310)  routing T_12_19.sp4_v_b_9 <X> T_12_19.sp4_v_t_40
 (14 6)  (614 310)  (614 310)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g1_4
 (15 6)  (615 310)  (615 310)  routing T_12_19.bot_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (621 310)  (621 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_l_2 <X> T_12_19.lc_trk_g1_7
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (14 7)  (614 311)  (614 311)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_v_t_1 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 311)  (633 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_3
 (34 7)  (634 311)  (634 311)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.input_2_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (47 7)  (647 311)  (647 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (648 311)  (648 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (6 8)  (606 312)  (606 312)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_v_b_6
 (21 8)  (621 312)  (621 312)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (625 312)  (625 312)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g2_2
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 312)  (628 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 312)  (630 312)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 312)  (635 312)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_4
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (42 8)  (642 312)  (642 312)  LC_4 Logic Functioning bit
 (43 8)  (643 312)  (643 312)  LC_4 Logic Functioning bit
 (45 8)  (645 312)  (645 312)  LC_4 Logic Functioning bit
 (47 8)  (647 312)  (647 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 313)  (627 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 313)  (628 313)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 313)  (632 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 313)  (633 313)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.input_2_4
 (36 9)  (636 313)  (636 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (14 10)  (614 314)  (614 314)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g2_4
 (15 10)  (615 314)  (615 314)  routing T_12_19.sp4_h_l_24 <X> T_12_19.lc_trk_g2_5
 (16 10)  (616 314)  (616 314)  routing T_12_19.sp4_h_l_24 <X> T_12_19.lc_trk_g2_5
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.sp4_h_l_24 <X> T_12_19.lc_trk_g2_5
 (21 10)  (621 314)  (621 314)  routing T_12_19.sp4_v_t_18 <X> T_12_19.lc_trk_g2_7
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (623 314)  (623 314)  routing T_12_19.sp4_v_t_18 <X> T_12_19.lc_trk_g2_7
 (27 10)  (627 314)  (627 314)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (40 10)  (640 314)  (640 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (51 10)  (651 314)  (651 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 315)  (630 315)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (41 11)  (641 315)  (641 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g3_1
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 316)  (628 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (638 316)  (638 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (653 316)  (653 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (10 13)  (610 317)  (610 317)  routing T_12_19.sp4_h_r_5 <X> T_12_19.sp4_v_b_10
 (14 13)  (614 317)  (614 317)  routing T_12_19.tnl_op_0 <X> T_12_19.lc_trk_g3_0
 (15 13)  (615 317)  (615 317)  routing T_12_19.tnl_op_0 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 317)  (636 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (14 14)  (614 318)  (614 318)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (21 14)  (621 318)  (621 318)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (625 318)  (625 318)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g3_6
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (4 15)  (604 319)  (604 319)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_h_l_44
 (6 15)  (606 319)  (606 319)  routing T_12_19.sp4_h_r_1 <X> T_12_19.sp4_h_l_44
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_h_r_45 <X> T_12_19.lc_trk_g3_5
 (21 15)  (621 319)  (621 319)  routing T_12_19.bnl_op_7 <X> T_12_19.lc_trk_g3_7
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 319)  (623 319)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.sp4_v_b_38 <X> T_12_19.lc_trk_g3_6
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 319)  (633 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (34 15)  (634 319)  (634 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.input_2_7
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (4 0)  (658 304)  (658 304)  routing T_13_19.sp4_h_l_37 <X> T_13_19.sp4_v_b_0
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (675 304)  (675 304)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g0_2
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (5 1)  (659 305)  (659 305)  routing T_13_19.sp4_h_l_37 <X> T_13_19.sp4_v_b_0
 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_b_1
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (675 305)  (675 305)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (38 1)  (692 305)  (692 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (43 1)  (697 305)  (697 305)  LC_0 Logic Functioning bit
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 306)  (668 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (50 2)  (704 306)  (704 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 307)  (654 307)  routing T_13_19.glb_netwk_5 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (5 3)  (659 307)  (659 307)  routing T_13_19.sp4_h_l_37 <X> T_13_19.sp4_v_t_37
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 307)  (682 307)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (48 3)  (702 307)  (702 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (707 307)  (707 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (659 308)  (659 308)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_h_r_3
 (15 4)  (669 308)  (669 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (16 4)  (670 308)  (670 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 308)  (672 308)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g1_3
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 308)  (688 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (37 4)  (691 308)  (691 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (43 4)  (697 308)  (697 308)  LC_2 Logic Functioning bit
 (18 5)  (672 309)  (672 309)  routing T_13_19.sp4_h_l_4 <X> T_13_19.lc_trk_g1_1
 (21 5)  (675 309)  (675 309)  routing T_13_19.top_op_3 <X> T_13_19.lc_trk_g1_3
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.bot_op_2 <X> T_13_19.lc_trk_g1_2
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (37 5)  (691 309)  (691 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (43 5)  (697 309)  (697 309)  LC_2 Logic Functioning bit
 (5 8)  (659 312)  (659 312)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_h_r_6
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (4 9)  (658 313)  (658 313)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_h_r_6
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_v_t_29 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 313)  (685 313)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 313)  (687 313)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (45 9)  (699 313)  (699 313)  LC_4 Logic Functioning bit
 (46 9)  (700 313)  (700 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (707 313)  (707 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (669 314)  (669 314)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 314)  (672 314)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g2_5
 (21 10)  (675 314)  (675 314)  routing T_13_19.sp4_v_t_26 <X> T_13_19.lc_trk_g2_7
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 314)  (677 314)  routing T_13_19.sp4_v_t_26 <X> T_13_19.lc_trk_g2_7
 (25 10)  (679 314)  (679 314)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g2_6
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (47 10)  (701 314)  (701 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (53 10)  (707 314)  (707 314)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (21 11)  (675 315)  (675 315)  routing T_13_19.sp4_v_t_26 <X> T_13_19.lc_trk_g2_7
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (685 315)  (685 315)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (9 12)  (663 316)  (663 316)  routing T_13_19.sp4_v_t_47 <X> T_13_19.sp4_h_r_10
 (25 12)  (679 316)  (679 316)  routing T_13_19.sp4_v_b_26 <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (48 12)  (702 316)  (702 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (705 316)  (705 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 317)  (677 317)  routing T_13_19.sp4_v_b_26 <X> T_13_19.lc_trk_g3_2
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 317)  (685 317)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 317)  (686 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 317)  (688 317)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_6
 (35 13)  (689 317)  (689 317)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.input_2_6
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (38 13)  (692 317)  (692 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (45 13)  (699 317)  (699 317)  LC_6 Logic Functioning bit
 (48 13)  (702 317)  (702 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (654 318)  (654 318)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 318)  (668 318)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g3_4
 (16 14)  (670 318)  (670 318)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g3_5
 (25 14)  (679 318)  (679 318)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6
 (0 15)  (654 319)  (654 319)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 319)  (658 319)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_h_l_44
 (6 15)  (660 319)  (660 319)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_h_l_44
 (14 15)  (668 319)  (668 319)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g3_4
 (15 15)  (669 319)  (669 319)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g3_4
 (16 15)  (670 319)  (670 319)  routing T_13_19.sp4_h_r_44 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_v_b_37 <X> T_13_19.lc_trk_g3_5
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 319)  (679 319)  routing T_13_19.bnl_op_6 <X> T_13_19.lc_trk_g3_6


LogicTile_14_19

 (25 0)  (733 304)  (733 304)  routing T_14_19.sp4_h_r_10 <X> T_14_19.lc_trk_g0_2
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_h_r_10 <X> T_14_19.lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.sp4_h_r_10 <X> T_14_19.lc_trk_g0_2
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_5 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.bot_op_7 <X> T_14_19.lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g2_0 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (47 2)  (755 306)  (755 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (708 307)  (708 307)  routing T_14_19.glb_netwk_5 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (27 3)  (735 307)  (735 307)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (8 4)  (716 308)  (716 308)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_h_r_4
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_v_b_4 <X> T_14_19.sp4_h_r_4
 (15 4)  (723 308)  (723 308)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g1_1
 (16 4)  (724 308)  (724 308)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (729 308)  (729 308)  routing T_14_19.sp4_v_b_3 <X> T_14_19.lc_trk_g1_3
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (731 308)  (731 308)  routing T_14_19.sp4_v_b_3 <X> T_14_19.lc_trk_g1_3
 (9 6)  (717 310)  (717 310)  routing T_14_19.sp4_h_r_1 <X> T_14_19.sp4_h_l_41
 (10 6)  (718 310)  (718 310)  routing T_14_19.sp4_h_r_1 <X> T_14_19.sp4_h_l_41
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (43 6)  (751 310)  (751 310)  LC_3 Logic Functioning bit
 (46 6)  (754 310)  (754 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (755 310)  (755 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (51 6)  (759 310)  (759 310)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (760 310)  (760 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (761 310)  (761 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (47 7)  (755 311)  (755 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 311)  (756 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (761 311)  (761 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (719 312)  (719 312)  routing T_14_19.sp4_h_r_3 <X> T_14_19.sp4_v_b_8
 (12 8)  (720 312)  (720 312)  routing T_14_19.sp4_v_b_2 <X> T_14_19.sp4_h_r_8
 (14 8)  (722 312)  (722 312)  routing T_14_19.sp4_v_t_21 <X> T_14_19.lc_trk_g2_0
 (21 8)  (729 312)  (729 312)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (39 8)  (747 312)  (747 312)  LC_4 Logic Functioning bit
 (11 9)  (719 313)  (719 313)  routing T_14_19.sp4_v_b_2 <X> T_14_19.sp4_h_r_8
 (13 9)  (721 313)  (721 313)  routing T_14_19.sp4_v_b_2 <X> T_14_19.sp4_h_r_8
 (14 9)  (722 313)  (722 313)  routing T_14_19.sp4_v_t_21 <X> T_14_19.lc_trk_g2_0
 (16 9)  (724 313)  (724 313)  routing T_14_19.sp4_v_t_21 <X> T_14_19.lc_trk_g2_0
 (17 9)  (725 313)  (725 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (729 313)  (729 313)  routing T_14_19.bnl_op_3 <X> T_14_19.lc_trk_g2_3
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 313)  (743 313)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.input_2_4
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 314)  (731 314)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (46 10)  (754 314)  (754 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (756 314)  (756 314)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 314)  (759 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g2_7
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.tnr_op_6 <X> T_14_19.lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (45 11)  (753 315)  (753 315)  LC_5 Logic Functioning bit
 (48 11)  (756 315)  (756 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (759 315)  (759 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (21 12)  (729 316)  (729 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.rgt_op_3 <X> T_14_19.lc_trk_g3_3
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (0 14)  (708 318)  (708 318)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 318)  (712 318)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_44
 (0 15)  (708 319)  (708 319)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (5 15)  (713 319)  (713 319)  routing T_14_19.sp4_h_r_9 <X> T_14_19.sp4_v_t_44
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_19

 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.bnr_op_1 <X> T_15_19.lc_trk_g0_1
 (22 0)  (784 304)  (784 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 304)  (802 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (46 0)  (808 304)  (808 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (814 304)  (814 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (780 305)  (780 305)  routing T_15_19.bnr_op_1 <X> T_15_19.lc_trk_g0_1
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (48 1)  (810 305)  (810 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (813 305)  (813 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 305)  (815 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_5 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (773 306)  (773 306)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_t_39
 (13 2)  (775 306)  (775 306)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_t_39
 (25 2)  (787 306)  (787 306)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_5 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (12 3)  (774 307)  (774 307)  routing T_15_19.sp4_h_r_8 <X> T_15_19.sp4_v_t_39
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (24 3)  (786 307)  (786 307)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (25 3)  (787 307)  (787 307)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g0_6
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (48 3)  (810 307)  (810 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (774 308)  (774 308)  routing T_15_19.sp4_v_b_11 <X> T_15_19.sp4_h_r_5
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 308)  (780 308)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g1_1
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_h_l_23 <X> T_15_19.sp12_h_r_0
 (11 5)  (773 309)  (773 309)  routing T_15_19.sp4_v_b_11 <X> T_15_19.sp4_h_r_5
 (13 5)  (775 309)  (775 309)  routing T_15_19.sp4_v_b_11 <X> T_15_19.sp4_h_r_5
 (18 5)  (780 309)  (780 309)  routing T_15_19.sp4_v_b_9 <X> T_15_19.lc_trk_g1_1
 (21 5)  (783 309)  (783 309)  routing T_15_19.sp4_r_v_b_27 <X> T_15_19.lc_trk_g1_3
 (6 6)  (768 310)  (768 310)  routing T_15_19.sp4_h_l_47 <X> T_15_19.sp4_v_t_38
 (14 6)  (776 310)  (776 310)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g1_4
 (21 6)  (783 310)  (783 310)  routing T_15_19.bnr_op_7 <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (42 6)  (804 310)  (804 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (783 311)  (783 311)  routing T_15_19.bnr_op_7 <X> T_15_19.lc_trk_g1_7
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 311)  (794 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (8 8)  (770 312)  (770 312)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_7
 (9 8)  (771 312)  (771 312)  routing T_15_19.sp4_v_b_7 <X> T_15_19.sp4_h_r_7
 (14 8)  (776 312)  (776 312)  routing T_15_19.wire_logic_cluster/lc_0/out <X> T_15_19.lc_trk_g2_0
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (45 8)  (807 312)  (807 312)  LC_4 Logic Functioning bit
 (51 8)  (813 312)  (813 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (45 9)  (807 313)  (807 313)  LC_4 Logic Functioning bit
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (51 10)  (813 314)  (813 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (789 315)  (789 315)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 315)  (797 315)  routing T_15_19.lc_trk_g0_3 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (15 13)  (777 317)  (777 317)  routing T_15_19.tnr_op_0 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (762 318)  (762 318)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 318)  (763 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 318)  (783 318)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 318)  (798 318)  LC_7 Logic Functioning bit
 (37 14)  (799 318)  (799 318)  LC_7 Logic Functioning bit
 (38 14)  (800 318)  (800 318)  LC_7 Logic Functioning bit
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (53 14)  (815 318)  (815 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (762 319)  (762 319)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/s_r
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (45 15)  (807 319)  (807 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g0_1
 (25 0)  (841 304)  (841 304)  routing T_16_19.wire_logic_cluster/lc_2/out <X> T_16_19.lc_trk_g0_2
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (22 1)  (838 305)  (838 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g0_2 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (37 1)  (853 305)  (853 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (39 1)  (855 305)  (855 305)  LC_0 Logic Functioning bit
 (40 1)  (856 305)  (856 305)  LC_0 Logic Functioning bit
 (41 1)  (857 305)  (857 305)  LC_0 Logic Functioning bit
 (42 1)  (858 305)  (858 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (48 1)  (864 305)  (864 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (869 305)  (869 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_5 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (825 306)  (825 306)  routing T_16_19.sp4_h_r_10 <X> T_16_19.sp4_h_l_36
 (10 2)  (826 306)  (826 306)  routing T_16_19.sp4_h_r_10 <X> T_16_19.sp4_h_l_36
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 306)  (834 306)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g0_5
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (39 2)  (855 306)  (855 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_5 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (22 3)  (838 307)  (838 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 307)  (840 307)  routing T_16_19.bot_op_6 <X> T_16_19.lc_trk_g0_6
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (39 3)  (855 307)  (855 307)  LC_1 Logic Functioning bit
 (45 3)  (861 307)  (861 307)  LC_1 Logic Functioning bit
 (47 3)  (863 307)  (863 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (867 307)  (867 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (828 308)  (828 308)  routing T_16_19.sp4_h_l_39 <X> T_16_19.sp4_h_r_5
 (14 4)  (830 308)  (830 308)  routing T_16_19.lft_op_0 <X> T_16_19.lc_trk_g1_0
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (45 4)  (861 308)  (861 308)  LC_2 Logic Functioning bit
 (46 4)  (862 308)  (862 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (868 308)  (868 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (869 308)  (869 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (13 5)  (829 309)  (829 309)  routing T_16_19.sp4_h_l_39 <X> T_16_19.sp4_h_r_5
 (15 5)  (831 309)  (831 309)  routing T_16_19.lft_op_0 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (41 5)  (857 309)  (857 309)  LC_2 Logic Functioning bit
 (43 5)  (859 309)  (859 309)  LC_2 Logic Functioning bit
 (44 5)  (860 309)  (860 309)  LC_2 Logic Functioning bit
 (45 5)  (861 309)  (861 309)  LC_2 Logic Functioning bit
 (46 5)  (862 309)  (862 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (864 309)  (864 309)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (867 309)  (867 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (824 310)  (824 310)  routing T_16_19.sp4_h_r_8 <X> T_16_19.sp4_h_l_41
 (10 6)  (826 310)  (826 310)  routing T_16_19.sp4_h_r_8 <X> T_16_19.sp4_h_l_41
 (12 6)  (828 310)  (828 310)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_40
 (15 6)  (831 310)  (831 310)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g1_5
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.sp4_h_r_13 <X> T_16_19.lc_trk_g1_5
 (25 6)  (841 310)  (841 310)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g1_6
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (43 6)  (859 310)  (859 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (11 7)  (827 311)  (827 311)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_40
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (40 7)  (856 311)  (856 311)  LC_3 Logic Functioning bit
 (42 7)  (858 311)  (858 311)  LC_3 Logic Functioning bit
 (44 7)  (860 311)  (860 311)  LC_3 Logic Functioning bit
 (45 7)  (861 311)  (861 311)  LC_3 Logic Functioning bit
 (5 8)  (821 312)  (821 312)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_h_r_6
 (12 8)  (828 312)  (828 312)  routing T_16_19.sp4_v_b_8 <X> T_16_19.sp4_h_r_8
 (4 9)  (820 313)  (820 313)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_h_r_6
 (6 9)  (822 313)  (822 313)  routing T_16_19.sp4_v_b_0 <X> T_16_19.sp4_h_r_6
 (11 9)  (827 313)  (827 313)  routing T_16_19.sp4_v_b_8 <X> T_16_19.sp4_h_r_8
 (25 10)  (841 314)  (841 314)  routing T_16_19.sp4_h_r_38 <X> T_16_19.lc_trk_g2_6
 (26 10)  (842 314)  (842 314)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.input_2_5
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (37 10)  (853 314)  (853 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (52 10)  (868 314)  (868 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (820 315)  (820 315)  routing T_16_19.sp4_v_b_1 <X> T_16_19.sp4_h_l_43
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 315)  (839 315)  routing T_16_19.sp4_h_r_38 <X> T_16_19.lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.sp4_h_r_38 <X> T_16_19.lc_trk_g2_6
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 315)  (847 315)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (852 315)  (852 315)  LC_5 Logic Functioning bit
 (45 11)  (861 315)  (861 315)  LC_5 Logic Functioning bit
 (48 11)  (864 315)  (864 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (867 315)  (867 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (827 316)  (827 316)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_v_b_11
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 316)  (846 316)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_6
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (51 12)  (867 316)  (867 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 316)  (868 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (821 317)  (821 317)  routing T_16_19.sp4_h_r_9 <X> T_16_19.sp4_v_b_9
 (12 13)  (828 317)  (828 317)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_v_b_11
 (14 13)  (830 317)  (830 317)  routing T_16_19.sp4_r_v_b_40 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (41 13)  (857 317)  (857 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (45 13)  (861 317)  (861 317)  LC_6 Logic Functioning bit
 (48 13)  (864 317)  (864 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (867 317)  (867 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 318)  (816 318)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (827 318)  (827 318)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_v_t_46
 (13 14)  (829 318)  (829 318)  routing T_16_19.sp4_v_b_3 <X> T_16_19.sp4_v_t_46
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_h_r_45 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_h_r_45 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.sp4_h_r_45 <X> T_16_19.lc_trk_g3_5
 (0 15)  (816 319)  (816 319)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (13 15)  (829 319)  (829 319)  routing T_16_19.sp4_v_b_6 <X> T_16_19.sp4_h_l_46
 (18 15)  (834 319)  (834 319)  routing T_16_19.sp4_h_r_45 <X> T_16_19.lc_trk_g3_5
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 319)  (839 319)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.sp4_v_b_46 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (4 0)  (878 304)  (878 304)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_v_b_0
 (6 0)  (880 304)  (880 304)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_v_b_0
 (9 0)  (883 304)  (883 304)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_h_r_1
 (10 0)  (884 304)  (884 304)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_h_r_1
 (25 0)  (899 304)  (899 304)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g0_2
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (39 0)  (913 304)  (913 304)  LC_0 Logic Functioning bit
 (44 0)  (918 304)  (918 304)  LC_0 Logic Functioning bit
 (51 0)  (925 304)  (925 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (5 1)  (879 305)  (879 305)  routing T_17_19.sp4_h_l_43 <X> T_17_19.sp4_v_b_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g0_2
 (40 1)  (914 305)  (914 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (42 1)  (916 305)  (916 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (49 1)  (923 305)  (923 305)  Carry_In_Mux bit 

 (9 2)  (883 306)  (883 306)  routing T_17_19.sp4_v_b_1 <X> T_17_19.sp4_h_l_36
 (15 2)  (889 306)  (889 306)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (16 2)  (890 306)  (890 306)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (17 2)  (891 306)  (891 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 306)  (892 306)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (21 2)  (895 306)  (895 306)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g0_7
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (53 2)  (927 306)  (927 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (888 307)  (888 307)  routing T_17_19.sp4_r_v_b_28 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (892 307)  (892 307)  routing T_17_19.sp4_h_r_21 <X> T_17_19.lc_trk_g0_5
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (41 3)  (915 307)  (915 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp4_r_v_b_24 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (907 309)  (907 309)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.input_2_2
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (47 5)  (921 309)  (921 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (899 310)  (899 310)  routing T_17_19.wire_logic_cluster/lc_6/out <X> T_17_19.lc_trk_g1_6
 (10 7)  (884 311)  (884 311)  routing T_17_19.sp4_h_l_46 <X> T_17_19.sp4_v_t_41
 (14 7)  (888 311)  (888 311)  routing T_17_19.sp4_r_v_b_28 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (16 8)  (890 312)  (890 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.sp4_v_t_12 <X> T_17_19.lc_trk_g2_1
 (25 8)  (899 312)  (899 312)  routing T_17_19.sp4_v_b_26 <X> T_17_19.lc_trk_g2_2
 (14 9)  (888 313)  (888 313)  routing T_17_19.tnl_op_0 <X> T_17_19.lc_trk_g2_0
 (15 9)  (889 313)  (889 313)  routing T_17_19.tnl_op_0 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 313)  (897 313)  routing T_17_19.sp4_v_b_26 <X> T_17_19.lc_trk_g2_2
 (15 10)  (889 314)  (889 314)  routing T_17_19.sp4_h_l_16 <X> T_17_19.lc_trk_g2_5
 (16 10)  (890 314)  (890 314)  routing T_17_19.sp4_h_l_16 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (897 314)  (897 314)  routing T_17_19.sp4_h_r_31 <X> T_17_19.lc_trk_g2_7
 (24 10)  (898 314)  (898 314)  routing T_17_19.sp4_h_r_31 <X> T_17_19.lc_trk_g2_7
 (26 10)  (900 314)  (900 314)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 314)  (902 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 314)  (909 314)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.input_2_5
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (46 10)  (920 314)  (920 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_r_v_b_36 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (892 315)  (892 315)  routing T_17_19.sp4_h_l_16 <X> T_17_19.lc_trk_g2_5
 (21 11)  (895 315)  (895 315)  routing T_17_19.sp4_h_r_31 <X> T_17_19.lc_trk_g2_7
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (909 315)  (909 315)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.input_2_5
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (14 12)  (888 316)  (888 316)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 316)  (902 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (52 12)  (926 316)  (926 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (888 317)  (888 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (15 13)  (889 317)  (889 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (892 317)  (892 317)  routing T_17_19.sp4_h_r_25 <X> T_17_19.lc_trk_g3_1
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (907 317)  (907 317)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_6
 (34 13)  (908 317)  (908 317)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.input_2_6
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g3_5
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 318)  (898 318)  routing T_17_19.tnr_op_7 <X> T_17_19.lc_trk_g3_7
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.input_2_7
 (42 14)  (916 318)  (916 318)  LC_7 Logic Functioning bit
 (18 15)  (892 319)  (892 319)  routing T_17_19.sp4_v_b_37 <X> T_17_19.lc_trk_g3_5
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit
 (52 15)  (926 319)  (926 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_19

 (11 0)  (939 304)  (939 304)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_2
 (13 0)  (941 304)  (941 304)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_2
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (951 304)  (951 304)  routing T_18_19.sp4_h_r_3 <X> T_18_19.lc_trk_g0_3
 (24 0)  (952 304)  (952 304)  routing T_18_19.sp4_h_r_3 <X> T_18_19.lc_trk_g0_3
 (12 1)  (940 305)  (940 305)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_b_2
 (21 1)  (949 305)  (949 305)  routing T_18_19.sp4_h_r_3 <X> T_18_19.lc_trk_g0_3
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (951 305)  (951 305)  routing T_18_19.sp4_v_b_18 <X> T_18_19.lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.sp4_v_b_18 <X> T_18_19.lc_trk_g0_2
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_5 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (942 306)  (942 306)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g0_4
 (21 2)  (949 306)  (949 306)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g0_7
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g0_7
 (26 2)  (954 306)  (954 306)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 306)  (958 306)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 306)  (959 306)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 306)  (963 306)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.input_2_1
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (38 2)  (966 306)  (966 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (51 2)  (979 306)  (979 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_5 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (10 3)  (938 307)  (938 307)  routing T_18_19.sp4_h_l_45 <X> T_18_19.sp4_v_t_36
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (954 307)  (954 307)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (0 4)  (928 308)  (928 308)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (1 4)  (929 308)  (929 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (936 308)  (936 308)  routing T_18_19.sp4_h_l_41 <X> T_18_19.sp4_h_r_4
 (15 4)  (943 308)  (943 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (16 4)  (944 308)  (944 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.sp4_h_r_9 <X> T_18_19.lc_trk_g1_1
 (25 4)  (953 308)  (953 308)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 308)  (962 308)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (43 4)  (971 308)  (971 308)  LC_2 Logic Functioning bit
 (1 5)  (929 309)  (929 309)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.wire_logic_cluster/lc_7/cen
 (5 5)  (933 309)  (933 309)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_v_b_3
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (951 309)  (951 309)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (24 5)  (952 309)  (952 309)  routing T_18_19.sp4_h_r_10 <X> T_18_19.lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 309)  (958 309)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 309)  (960 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (962 309)  (962 309)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.input_2_2
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (43 5)  (971 309)  (971 309)  LC_2 Logic Functioning bit
 (5 6)  (933 310)  (933 310)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_h_l_38
 (15 6)  (943 310)  (943 310)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g1_5
 (16 6)  (944 310)  (944 310)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 310)  (946 310)  routing T_18_19.sp4_h_r_13 <X> T_18_19.lc_trk_g1_5
 (21 6)  (949 310)  (949 310)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g1_7
 (25 6)  (953 310)  (953 310)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g1_6
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 310)  (964 310)  LC_3 Logic Functioning bit
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (38 6)  (966 310)  (966 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (41 6)  (969 310)  (969 310)  LC_3 Logic Functioning bit
 (42 6)  (970 310)  (970 310)  LC_3 Logic Functioning bit
 (43 6)  (971 310)  (971 310)  LC_3 Logic Functioning bit
 (45 6)  (973 310)  (973 310)  LC_3 Logic Functioning bit
 (50 6)  (978 310)  (978 310)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (932 311)  (932 311)  routing T_18_19.sp4_h_r_0 <X> T_18_19.sp4_h_l_38
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 311)  (952 311)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g1_6
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 311)  (964 311)  LC_3 Logic Functioning bit
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (38 7)  (966 311)  (966 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (41 7)  (969 311)  (969 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (43 7)  (971 311)  (971 311)  LC_3 Logic Functioning bit
 (48 7)  (976 311)  (976 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (933 312)  (933 312)  routing T_18_19.sp4_v_b_6 <X> T_18_19.sp4_h_r_6
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 312)  (951 312)  routing T_18_19.sp4_h_r_27 <X> T_18_19.lc_trk_g2_3
 (24 8)  (952 312)  (952 312)  routing T_18_19.sp4_h_r_27 <X> T_18_19.lc_trk_g2_3
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 312)  (963 312)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_4
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (6 9)  (934 313)  (934 313)  routing T_18_19.sp4_v_b_6 <X> T_18_19.sp4_h_r_6
 (21 9)  (949 313)  (949 313)  routing T_18_19.sp4_h_r_27 <X> T_18_19.lc_trk_g2_3
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 313)  (954 313)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 313)  (958 313)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (961 313)  (961 313)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (39 9)  (967 313)  (967 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 314)  (952 314)  routing T_18_19.tnl_op_7 <X> T_18_19.lc_trk_g2_7
 (25 10)  (953 314)  (953 314)  routing T_18_19.rgt_op_6 <X> T_18_19.lc_trk_g2_6
 (21 11)  (949 315)  (949 315)  routing T_18_19.tnl_op_7 <X> T_18_19.lc_trk_g2_7
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (952 315)  (952 315)  routing T_18_19.rgt_op_6 <X> T_18_19.lc_trk_g2_6
 (12 12)  (940 316)  (940 316)  routing T_18_19.sp4_v_b_11 <X> T_18_19.sp4_h_r_11
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 316)  (963 316)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.input_2_6
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (11 13)  (939 317)  (939 317)  routing T_18_19.sp4_v_b_11 <X> T_18_19.sp4_h_r_11
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (43 13)  (971 317)  (971 317)  LC_6 Logic Functioning bit
 (48 13)  (976 317)  (976 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 318)  (928 318)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 318)  (940 318)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_46
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (949 318)  (949 318)  routing T_18_19.sp4_h_l_34 <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_h_l_34 <X> T_18_19.lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp4_h_l_34 <X> T_18_19.lc_trk_g3_7
 (0 15)  (928 319)  (928 319)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (6 15)  (934 319)  (934 319)  routing T_18_19.sp4_h_r_9 <X> T_18_19.sp4_h_l_44
 (11 15)  (939 319)  (939 319)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_46
 (13 15)  (941 319)  (941 319)  routing T_18_19.sp4_v_t_40 <X> T_18_19.sp4_h_l_46
 (18 15)  (946 319)  (946 319)  routing T_18_19.sp4_r_v_b_45 <X> T_18_19.lc_trk_g3_5
 (21 15)  (949 319)  (949 319)  routing T_18_19.sp4_h_l_34 <X> T_18_19.lc_trk_g3_7
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 319)  (952 319)  routing T_18_19.tnl_op_6 <X> T_18_19.lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.tnl_op_6 <X> T_18_19.lc_trk_g3_6


LogicTile_19_19

 (2 0)  (984 304)  (984 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 0)  (986 304)  (986 304)  routing T_19_19.sp4_v_t_37 <X> T_19_19.sp4_v_b_0
 (13 0)  (995 304)  (995 304)  routing T_19_19.sp4_h_l_39 <X> T_19_19.sp4_v_b_2
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 304)  (1012 304)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 304)  (1022 304)  LC_0 Logic Functioning bit
 (12 1)  (994 305)  (994 305)  routing T_19_19.sp4_h_l_39 <X> T_19_19.sp4_v_b_2
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.input_2_0
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_5 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (9 2)  (991 306)  (991 306)  routing T_19_19.sp4_h_r_10 <X> T_19_19.sp4_h_l_36
 (10 2)  (992 306)  (992 306)  routing T_19_19.sp4_h_r_10 <X> T_19_19.sp4_h_l_36
 (21 2)  (1003 306)  (1003 306)  routing T_19_19.bnr_op_7 <X> T_19_19.lc_trk_g0_7
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_5 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (4 3)  (986 307)  (986 307)  routing T_19_19.sp4_v_b_7 <X> T_19_19.sp4_h_l_37
 (14 3)  (996 307)  (996 307)  routing T_19_19.sp4_h_r_4 <X> T_19_19.lc_trk_g0_4
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp4_h_r_4 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_h_r_4 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (1003 307)  (1003 307)  routing T_19_19.bnr_op_7 <X> T_19_19.lc_trk_g0_7
 (21 4)  (1003 308)  (1003 308)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g1_3
 (22 4)  (1004 308)  (1004 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1005 308)  (1005 308)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g1_3
 (24 4)  (1006 308)  (1006 308)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g1_3
 (21 5)  (1003 309)  (1003 309)  routing T_19_19.sp4_h_r_19 <X> T_19_19.lc_trk_g1_3
 (15 6)  (997 310)  (997 310)  routing T_19_19.bot_op_5 <X> T_19_19.lc_trk_g1_5
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1005 311)  (1005 311)  routing T_19_19.sp12_h_r_14 <X> T_19_19.lc_trk_g1_6
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 312)  (1000 312)  routing T_19_19.bnl_op_1 <X> T_19_19.lc_trk_g2_1
 (21 8)  (1003 312)  (1003 312)  routing T_19_19.bnl_op_3 <X> T_19_19.lc_trk_g2_3
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1007 312)  (1007 312)  routing T_19_19.sp4_v_b_26 <X> T_19_19.lc_trk_g2_2
 (26 8)  (1008 312)  (1008 312)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 312)  (1012 312)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 312)  (1016 312)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 312)  (1022 312)  LC_4 Logic Functioning bit
 (42 8)  (1024 312)  (1024 312)  LC_4 Logic Functioning bit
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.bnl_op_1 <X> T_19_19.lc_trk_g2_1
 (21 9)  (1003 313)  (1003 313)  routing T_19_19.bnl_op_3 <X> T_19_19.lc_trk_g2_3
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_v_b_26 <X> T_19_19.lc_trk_g2_2
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 313)  (1013 313)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (1019 313)  (1019 313)  LC_4 Logic Functioning bit
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (40 9)  (1022 313)  (1022 313)  LC_4 Logic Functioning bit
 (42 9)  (1024 313)  (1024 313)  LC_4 Logic Functioning bit
 (4 10)  (986 314)  (986 314)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_v_t_43
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 314)  (1000 314)  routing T_19_19.wire_logic_cluster/lc_5/out <X> T_19_19.lc_trk_g2_5
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 314)  (1013 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 314)  (1015 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (45 10)  (1027 314)  (1027 314)  LC_5 Logic Functioning bit
 (50 10)  (1032 314)  (1032 314)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1033 314)  (1033 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1034 314)  (1034 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (993 315)  (993 315)  routing T_19_19.sp4_h_r_0 <X> T_19_19.sp4_h_l_45
 (13 11)  (995 315)  (995 315)  routing T_19_19.sp4_h_r_0 <X> T_19_19.sp4_h_l_45
 (26 11)  (1008 315)  (1008 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 315)  (1009 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 315)  (1013 315)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (46 11)  (1028 315)  (1028 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (1035 315)  (1035 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (986 316)  (986 316)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_v_b_9
 (15 12)  (997 316)  (997 316)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (16 12)  (998 316)  (998 316)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (21 12)  (1003 316)  (1003 316)  routing T_19_19.sp4_h_r_43 <X> T_19_19.lc_trk_g3_3
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 316)  (1005 316)  routing T_19_19.sp4_h_r_43 <X> T_19_19.lc_trk_g3_3
 (24 12)  (1006 316)  (1006 316)  routing T_19_19.sp4_h_r_43 <X> T_19_19.lc_trk_g3_3
 (26 12)  (1008 316)  (1008 316)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 316)  (1012 316)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (38 12)  (1020 316)  (1020 316)  LC_6 Logic Functioning bit
 (41 12)  (1023 316)  (1023 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (3 13)  (985 317)  (985 317)  routing T_19_19.sp12_h_l_22 <X> T_19_19.sp12_h_r_1
 (5 13)  (987 317)  (987 317)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_v_b_9
 (18 13)  (1000 317)  (1000 317)  routing T_19_19.sp4_h_r_41 <X> T_19_19.lc_trk_g3_1
 (21 13)  (1003 317)  (1003 317)  routing T_19_19.sp4_h_r_43 <X> T_19_19.lc_trk_g3_3
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 317)  (1014 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1016 317)  (1016 317)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.input_2_6
 (35 13)  (1017 317)  (1017 317)  routing T_19_19.lc_trk_g1_3 <X> T_19_19.input_2_6
 (36 13)  (1018 317)  (1018 317)  LC_6 Logic Functioning bit
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (8 14)  (990 318)  (990 318)  routing T_19_19.sp4_v_t_47 <X> T_19_19.sp4_h_l_47
 (9 14)  (991 318)  (991 318)  routing T_19_19.sp4_v_t_47 <X> T_19_19.sp4_h_l_47
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (1000 318)  (1000 318)  routing T_19_19.bnl_op_5 <X> T_19_19.lc_trk_g3_5
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp4_v_b_30 <X> T_19_19.lc_trk_g3_6
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 318)  (1017 318)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.input_2_7
 (39 14)  (1021 318)  (1021 318)  LC_7 Logic Functioning bit
 (53 14)  (1035 318)  (1035 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (1000 319)  (1000 319)  routing T_19_19.bnl_op_5 <X> T_19_19.lc_trk_g3_5
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_r_v_b_47 <X> T_19_19.lc_trk_g3_7
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1005 319)  (1005 319)  routing T_19_19.sp4_v_b_30 <X> T_19_19.lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 319)  (1015 319)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.input_2_7
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (41 15)  (1023 319)  (1023 319)  LC_7 Logic Functioning bit
 (46 15)  (1028 319)  (1028 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (1034 319)  (1034 319)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_19

 (25 0)  (1061 304)  (1061 304)  routing T_20_19.sp4_h_r_10 <X> T_20_19.lc_trk_g0_2
 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (38 0)  (1074 304)  (1074 304)  LC_0 Logic Functioning bit
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (45 0)  (1081 304)  (1081 304)  LC_0 Logic Functioning bit
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 305)  (1059 305)  routing T_20_19.sp4_h_r_10 <X> T_20_19.lc_trk_g0_2
 (24 1)  (1060 305)  (1060 305)  routing T_20_19.sp4_h_r_10 <X> T_20_19.lc_trk_g0_2
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (39 1)  (1075 305)  (1075 305)  LC_0 Logic Functioning bit
 (45 1)  (1081 305)  (1081 305)  LC_0 Logic Functioning bit
 (48 1)  (1084 305)  (1084 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_5 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (38 2)  (1074 306)  (1074 306)  LC_1 Logic Functioning bit
 (41 2)  (1077 306)  (1077 306)  LC_1 Logic Functioning bit
 (43 2)  (1079 306)  (1079 306)  LC_1 Logic Functioning bit
 (45 2)  (1081 306)  (1081 306)  LC_1 Logic Functioning bit
 (52 2)  (1088 306)  (1088 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1036 307)  (1036 307)  routing T_20_19.glb_netwk_5 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 307)  (1062 307)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g1_2 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 307)  (1073 307)  LC_1 Logic Functioning bit
 (39 3)  (1075 307)  (1075 307)  LC_1 Logic Functioning bit
 (40 3)  (1076 307)  (1076 307)  LC_1 Logic Functioning bit
 (42 3)  (1078 307)  (1078 307)  LC_1 Logic Functioning bit
 (45 3)  (1081 307)  (1081 307)  LC_1 Logic Functioning bit
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (1048 308)  (1048 308)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_h_r_5
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (39 4)  (1075 308)  (1075 308)  LC_2 Logic Functioning bit
 (45 4)  (1081 308)  (1081 308)  LC_2 Logic Functioning bit
 (1 5)  (1037 309)  (1037 309)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (11 5)  (1047 309)  (1047 309)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_h_r_5
 (13 5)  (1049 309)  (1049 309)  routing T_20_19.sp4_v_b_11 <X> T_20_19.sp4_h_r_5
 (14 5)  (1050 309)  (1050 309)  routing T_20_19.sp12_h_r_16 <X> T_20_19.lc_trk_g1_0
 (16 5)  (1052 309)  (1052 309)  routing T_20_19.sp12_h_r_16 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1058 309)  (1058 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1059 309)  (1059 309)  routing T_20_19.sp12_h_l_17 <X> T_20_19.lc_trk_g1_2
 (25 5)  (1061 309)  (1061 309)  routing T_20_19.sp12_h_l_17 <X> T_20_19.lc_trk_g1_2
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (45 5)  (1081 309)  (1081 309)  LC_2 Logic Functioning bit
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 310)  (1069 310)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (45 6)  (1081 310)  (1081 310)  LC_3 Logic Functioning bit
 (6 7)  (1042 311)  (1042 311)  routing T_20_19.sp4_h_r_3 <X> T_20_19.sp4_h_l_38
 (36 7)  (1072 311)  (1072 311)  LC_3 Logic Functioning bit
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (38 7)  (1074 311)  (1074 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (45 7)  (1081 311)  (1081 311)  LC_3 Logic Functioning bit
 (4 8)  (1040 312)  (1040 312)  routing T_20_19.sp4_h_l_43 <X> T_20_19.sp4_v_b_6
 (5 9)  (1041 313)  (1041 313)  routing T_20_19.sp4_h_l_43 <X> T_20_19.sp4_v_b_6
 (31 10)  (1067 314)  (1067 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 314)  (1070 314)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (39 10)  (1075 314)  (1075 314)  LC_5 Logic Functioning bit
 (45 10)  (1081 314)  (1081 314)  LC_5 Logic Functioning bit
 (14 11)  (1050 315)  (1050 315)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g2_4
 (15 11)  (1051 315)  (1051 315)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g2_4
 (16 11)  (1052 315)  (1052 315)  routing T_20_19.sp4_h_l_17 <X> T_20_19.lc_trk_g2_4
 (17 11)  (1053 315)  (1053 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g3_7 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (38 11)  (1074 315)  (1074 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (45 11)  (1081 315)  (1081 315)  LC_5 Logic Functioning bit
 (0 14)  (1036 318)  (1036 318)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 318)  (1037 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (1041 318)  (1041 318)  routing T_20_19.sp4_v_t_38 <X> T_20_19.sp4_h_l_44
 (8 14)  (1044 318)  (1044 318)  routing T_20_19.sp4_h_r_2 <X> T_20_19.sp4_h_l_47
 (10 14)  (1046 318)  (1046 318)  routing T_20_19.sp4_h_r_2 <X> T_20_19.sp4_h_l_47
 (14 14)  (1050 318)  (1050 318)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (22 14)  (1058 318)  (1058 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (1036 319)  (1036 319)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 319)  (1040 319)  routing T_20_19.sp4_v_t_38 <X> T_20_19.sp4_h_l_44
 (6 15)  (1042 319)  (1042 319)  routing T_20_19.sp4_v_t_38 <X> T_20_19.sp4_h_l_44
 (10 15)  (1046 319)  (1046 319)  routing T_20_19.sp4_h_l_40 <X> T_20_19.sp4_v_t_47
 (15 15)  (1051 319)  (1051 319)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp4_h_r_36 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1057 319)  (1057 319)  routing T_20_19.sp4_r_v_b_47 <X> T_20_19.lc_trk_g3_7


LogicTile_21_19

 (21 0)  (1111 304)  (1111 304)  routing T_21_19.wire_logic_cluster/lc_3/out <X> T_21_19.lc_trk_g0_3
 (22 0)  (1112 304)  (1112 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1118 304)  (1118 304)  routing T_21_19.lc_trk_g2_1 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (1125 304)  (1125 304)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.input_2_0
 (44 0)  (1134 304)  (1134 304)  LC_0 Logic Functioning bit
 (32 1)  (1122 305)  (1122 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1124 305)  (1124 305)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.input_2_0
 (35 1)  (1125 305)  (1125 305)  routing T_21_19.lc_trk_g1_7 <X> T_21_19.input_2_0
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_5 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g0_7
 (24 2)  (1114 306)  (1114 306)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g0_7
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 306)  (1125 306)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_1
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (38 2)  (1128 306)  (1128 306)  LC_1 Logic Functioning bit
 (39 2)  (1129 306)  (1129 306)  LC_1 Logic Functioning bit
 (44 2)  (1134 306)  (1134 306)  LC_1 Logic Functioning bit
 (0 3)  (1090 307)  (1090 307)  routing T_21_19.glb_netwk_5 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (6 3)  (1096 307)  (1096 307)  routing T_21_19.sp4_h_r_0 <X> T_21_19.sp4_h_l_37
 (21 3)  (1111 307)  (1111 307)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g0_7
 (22 3)  (1112 307)  (1112 307)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (32 3)  (1122 307)  (1122 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1123 307)  (1123 307)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_1
 (35 3)  (1125 307)  (1125 307)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_1
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (37 3)  (1127 307)  (1127 307)  LC_1 Logic Functioning bit
 (38 3)  (1128 307)  (1128 307)  LC_1 Logic Functioning bit
 (39 3)  (1129 307)  (1129 307)  LC_1 Logic Functioning bit
 (2 4)  (1092 308)  (1092 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (21 4)  (1111 308)  (1111 308)  routing T_21_19.wire_logic_cluster/lc_3/out <X> T_21_19.lc_trk_g1_3
 (22 4)  (1112 308)  (1112 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 308)  (1117 308)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g3_0 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (37 4)  (1127 308)  (1127 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (39 4)  (1129 308)  (1129 308)  LC_2 Logic Functioning bit
 (44 4)  (1134 308)  (1134 308)  LC_2 Logic Functioning bit
 (36 5)  (1126 309)  (1126 309)  LC_2 Logic Functioning bit
 (37 5)  (1127 309)  (1127 309)  LC_2 Logic Functioning bit
 (38 5)  (1128 309)  (1128 309)  LC_2 Logic Functioning bit
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (22 6)  (1112 310)  (1112 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1113 310)  (1113 310)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g1_7
 (24 6)  (1114 310)  (1114 310)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g1_7
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 310)  (1120 310)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1127 310)  (1127 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (45 6)  (1135 310)  (1135 310)  LC_3 Logic Functioning bit
 (21 7)  (1111 311)  (1111 311)  routing T_21_19.sp4_h_r_7 <X> T_21_19.lc_trk_g1_7
 (26 7)  (1116 311)  (1116 311)  routing T_21_19.lc_trk_g0_3 <X> T_21_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 311)  (1120 311)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (1130 311)  (1130 311)  LC_3 Logic Functioning bit
 (42 7)  (1132 311)  (1132 311)  LC_3 Logic Functioning bit
 (14 8)  (1104 312)  (1104 312)  routing T_21_19.rgt_op_0 <X> T_21_19.lc_trk_g2_0
 (15 8)  (1105 312)  (1105 312)  routing T_21_19.sp4_v_t_28 <X> T_21_19.lc_trk_g2_1
 (16 8)  (1106 312)  (1106 312)  routing T_21_19.sp4_v_t_28 <X> T_21_19.lc_trk_g2_1
 (17 8)  (1107 312)  (1107 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (1105 313)  (1105 313)  routing T_21_19.rgt_op_0 <X> T_21_19.lc_trk_g2_0
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (0 10)  (1090 314)  (1090 314)  routing T_21_19.glb_netwk_6 <X> T_21_19.glb2local_2
 (1 10)  (1091 314)  (1091 314)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_6 glb2local_2
 (2 10)  (1092 314)  (1092 314)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (21 10)  (1111 314)  (1111 314)  routing T_21_19.wire_logic_cluster/lc_7/out <X> T_21_19.lc_trk_g2_7
 (22 10)  (1112 314)  (1112 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1116 314)  (1116 314)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 314)  (1117 314)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 314)  (1123 314)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 314)  (1125 314)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_5
 (37 10)  (1127 314)  (1127 314)  LC_5 Logic Functioning bit
 (51 10)  (1141 314)  (1141 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (1 11)  (1091 315)  (1091 315)  routing T_21_19.glb_netwk_6 <X> T_21_19.glb2local_2
 (26 11)  (1116 315)  (1116 315)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 315)  (1120 315)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 315)  (1122 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1123 315)  (1123 315)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_5
 (35 11)  (1125 315)  (1125 315)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_5
 (2 12)  (1092 316)  (1092 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (14 12)  (1104 316)  (1104 316)  routing T_21_19.rgt_op_0 <X> T_21_19.lc_trk_g3_0
 (17 12)  (1107 316)  (1107 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 316)  (1108 316)  routing T_21_19.wire_logic_cluster/lc_1/out <X> T_21_19.lc_trk_g3_1
 (28 12)  (1118 316)  (1118 316)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 316)  (1120 316)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 316)  (1121 316)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (37 12)  (1127 316)  (1127 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (39 12)  (1129 316)  (1129 316)  LC_6 Logic Functioning bit
 (40 12)  (1130 316)  (1130 316)  LC_6 Logic Functioning bit
 (42 12)  (1132 316)  (1132 316)  LC_6 Logic Functioning bit
 (43 12)  (1133 316)  (1133 316)  LC_6 Logic Functioning bit
 (46 12)  (1136 316)  (1136 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (1141 316)  (1141 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (1105 317)  (1105 317)  routing T_21_19.rgt_op_0 <X> T_21_19.lc_trk_g3_0
 (17 13)  (1107 317)  (1107 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (28 13)  (1118 317)  (1118 317)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 317)  (1120 317)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 317)  (1121 317)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 317)  (1122 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1124 317)  (1124 317)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.input_2_6
 (35 13)  (1125 317)  (1125 317)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.input_2_6
 (36 13)  (1126 317)  (1126 317)  LC_6 Logic Functioning bit
 (37 13)  (1127 317)  (1127 317)  LC_6 Logic Functioning bit
 (38 13)  (1128 317)  (1128 317)  LC_6 Logic Functioning bit
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (40 13)  (1130 317)  (1130 317)  LC_6 Logic Functioning bit
 (41 13)  (1131 317)  (1131 317)  LC_6 Logic Functioning bit
 (42 13)  (1132 317)  (1132 317)  LC_6 Logic Functioning bit
 (43 13)  (1133 317)  (1133 317)  LC_6 Logic Functioning bit
 (48 13)  (1138 317)  (1138 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (2 14)  (1092 318)  (1092 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (26 14)  (1116 318)  (1116 318)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 318)  (1120 318)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 318)  (1123 318)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 318)  (1124 318)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 318)  (1127 318)  LC_7 Logic Functioning bit
 (45 14)  (1135 318)  (1135 318)  LC_7 Logic Functioning bit
 (50 14)  (1140 318)  (1140 318)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 319)  (1120 319)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (42 15)  (1132 319)  (1132 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (14 0)  (1158 304)  (1158 304)  routing T_22_19.wire_logic_cluster/lc_0/out <X> T_22_19.lc_trk_g0_0
 (17 0)  (1161 304)  (1161 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 304)  (1162 304)  routing T_22_19.wire_logic_cluster/lc_1/out <X> T_22_19.lc_trk_g0_1
 (26 0)  (1170 304)  (1170 304)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 304)  (1174 304)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 304)  (1178 304)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (45 0)  (1189 304)  (1189 304)  LC_0 Logic Functioning bit
 (17 1)  (1161 305)  (1161 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1170 305)  (1170 305)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 305)  (1174 305)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 305)  (1175 305)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 305)  (1176 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (1183 305)  (1183 305)  LC_0 Logic Functioning bit
 (42 1)  (1186 305)  (1186 305)  LC_0 Logic Functioning bit
 (1 2)  (1145 306)  (1145 306)  routing T_22_19.glb_netwk_5 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 306)  (1146 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 306)  (1149 306)  routing T_22_19.sp4_h_r_9 <X> T_22_19.sp4_h_l_37
 (22 2)  (1166 306)  (1166 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (1169 306)  (1169 306)  routing T_22_19.lft_op_6 <X> T_22_19.lc_trk_g0_6
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 306)  (1174 306)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 306)  (1177 306)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 306)  (1178 306)  routing T_22_19.lc_trk_g3_1 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 306)  (1179 306)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.input_2_1
 (41 2)  (1185 306)  (1185 306)  LC_1 Logic Functioning bit
 (45 2)  (1189 306)  (1189 306)  LC_1 Logic Functioning bit
 (46 2)  (1190 306)  (1190 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1144 307)  (1144 307)  routing T_22_19.glb_netwk_5 <X> T_22_19.wire_logic_cluster/lc_7/clk
 (4 3)  (1148 307)  (1148 307)  routing T_22_19.sp4_h_r_9 <X> T_22_19.sp4_h_l_37
 (22 3)  (1166 307)  (1166 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 307)  (1168 307)  routing T_22_19.lft_op_6 <X> T_22_19.lc_trk_g0_6
 (29 3)  (1173 307)  (1173 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 307)  (1174 307)  routing T_22_19.lc_trk_g0_6 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 307)  (1176 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1179 307)  (1179 307)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.input_2_1
 (38 3)  (1182 307)  (1182 307)  LC_1 Logic Functioning bit
 (25 4)  (1169 308)  (1169 308)  routing T_22_19.lft_op_2 <X> T_22_19.lc_trk_g1_2
 (22 5)  (1166 309)  (1166 309)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1168 309)  (1168 309)  routing T_22_19.lft_op_2 <X> T_22_19.lc_trk_g1_2
 (0 12)  (1144 316)  (1144 316)  routing T_22_19.glb_netwk_6 <X> T_22_19.glb2local_3
 (1 12)  (1145 316)  (1145 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_6 glb2local_3
 (17 12)  (1161 316)  (1161 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (1 13)  (1145 317)  (1145 317)  routing T_22_19.glb_netwk_6 <X> T_22_19.glb2local_3
 (11 13)  (1155 317)  (1155 317)  routing T_22_19.sp4_h_l_46 <X> T_22_19.sp4_h_r_11
 (18 13)  (1162 317)  (1162 317)  routing T_22_19.sp4_r_v_b_41 <X> T_22_19.lc_trk_g3_1
 (5 14)  (1149 318)  (1149 318)  routing T_22_19.sp4_v_b_9 <X> T_22_19.sp4_h_l_44
 (8 14)  (1152 318)  (1152 318)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_47
 (9 14)  (1153 318)  (1153 318)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_47
 (10 14)  (1154 318)  (1154 318)  routing T_22_19.sp4_v_t_41 <X> T_22_19.sp4_h_l_47
 (10 15)  (1154 319)  (1154 319)  routing T_22_19.sp4_h_l_40 <X> T_22_19.sp4_v_t_47


LogicTile_23_19

 (8 0)  (1206 304)  (1206 304)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_h_r_1
 (9 0)  (1207 304)  (1207 304)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_h_r_1
 (10 0)  (1208 304)  (1208 304)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_h_r_1
 (21 0)  (1219 304)  (1219 304)  routing T_23_19.wire_logic_cluster/lc_3/out <X> T_23_19.lc_trk_g0_3
 (22 0)  (1220 304)  (1220 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (1212 305)  (1212 305)  routing T_23_19.sp12_h_r_16 <X> T_23_19.lc_trk_g0_0
 (16 1)  (1214 305)  (1214 305)  routing T_23_19.sp12_h_r_16 <X> T_23_19.lc_trk_g0_0
 (17 1)  (1215 305)  (1215 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_5 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (1219 306)  (1219 306)  routing T_23_19.wire_logic_cluster/lc_7/out <X> T_23_19.lc_trk_g0_7
 (22 2)  (1220 306)  (1220 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (0 3)  (1198 307)  (1198 307)  routing T_23_19.glb_netwk_5 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (4 3)  (1202 307)  (1202 307)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_h_l_37
 (16 3)  (1214 307)  (1214 307)  routing T_23_19.sp12_h_r_12 <X> T_23_19.lc_trk_g0_4
 (17 3)  (1215 307)  (1215 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (14 6)  (1212 310)  (1212 310)  routing T_23_19.wire_logic_cluster/lc_4/out <X> T_23_19.lc_trk_g1_4
 (29 6)  (1227 310)  (1227 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 310)  (1229 310)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 310)  (1230 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 310)  (1231 310)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 310)  (1232 310)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 310)  (1234 310)  LC_3 Logic Functioning bit
 (37 6)  (1235 310)  (1235 310)  LC_3 Logic Functioning bit
 (43 6)  (1241 310)  (1241 310)  LC_3 Logic Functioning bit
 (45 6)  (1243 310)  (1243 310)  LC_3 Logic Functioning bit
 (47 6)  (1245 310)  (1245 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (1215 311)  (1215 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (1224 311)  (1224 311)  routing T_23_19.lc_trk_g0_3 <X> T_23_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 311)  (1227 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 311)  (1229 311)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 311)  (1230 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1231 311)  (1231 311)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.input_2_3
 (35 7)  (1233 311)  (1233 311)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.input_2_3
 (36 7)  (1234 311)  (1234 311)  LC_3 Logic Functioning bit
 (37 7)  (1235 311)  (1235 311)  LC_3 Logic Functioning bit
 (40 7)  (1238 311)  (1238 311)  LC_3 Logic Functioning bit
 (42 7)  (1240 311)  (1240 311)  LC_3 Logic Functioning bit
 (43 7)  (1241 311)  (1241 311)  LC_3 Logic Functioning bit
 (45 7)  (1243 311)  (1243 311)  LC_3 Logic Functioning bit
 (21 8)  (1219 312)  (1219 312)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g2_3
 (22 8)  (1220 312)  (1220 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1221 312)  (1221 312)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g2_3
 (24 8)  (1222 312)  (1222 312)  routing T_23_19.sp4_h_r_35 <X> T_23_19.lc_trk_g2_3
 (27 8)  (1225 312)  (1225 312)  routing T_23_19.lc_trk_g1_4 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 312)  (1227 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 312)  (1228 312)  routing T_23_19.lc_trk_g1_4 <X> T_23_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 312)  (1229 312)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 312)  (1230 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 312)  (1231 312)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 312)  (1233 312)  routing T_23_19.lc_trk_g0_4 <X> T_23_19.input_2_4
 (36 8)  (1234 312)  (1234 312)  LC_4 Logic Functioning bit
 (37 8)  (1235 312)  (1235 312)  LC_4 Logic Functioning bit
 (43 8)  (1241 312)  (1241 312)  LC_4 Logic Functioning bit
 (45 8)  (1243 312)  (1243 312)  LC_4 Logic Functioning bit
 (46 8)  (1244 312)  (1244 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (1227 313)  (1227 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 313)  (1229 313)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 313)  (1230 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1234 313)  (1234 313)  LC_4 Logic Functioning bit
 (37 9)  (1235 313)  (1235 313)  LC_4 Logic Functioning bit
 (41 9)  (1239 313)  (1239 313)  LC_4 Logic Functioning bit
 (42 9)  (1240 313)  (1240 313)  LC_4 Logic Functioning bit
 (43 9)  (1241 313)  (1241 313)  LC_4 Logic Functioning bit
 (45 9)  (1243 313)  (1243 313)  LC_4 Logic Functioning bit
 (22 10)  (1220 314)  (1220 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1221 314)  (1221 314)  routing T_23_19.sp4_v_b_47 <X> T_23_19.lc_trk_g2_7
 (24 10)  (1222 314)  (1222 314)  routing T_23_19.sp4_v_b_47 <X> T_23_19.lc_trk_g2_7
 (14 12)  (1212 316)  (1212 316)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g3_0
 (15 13)  (1213 317)  (1213 317)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g3_0
 (16 13)  (1214 317)  (1214 317)  routing T_23_19.sp4_h_l_21 <X> T_23_19.lc_trk_g3_0
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (0 14)  (1198 318)  (1198 318)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 318)  (1199 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 318)  (1221 318)  routing T_23_19.sp4_v_b_47 <X> T_23_19.lc_trk_g3_7
 (24 14)  (1222 318)  (1222 318)  routing T_23_19.sp4_v_b_47 <X> T_23_19.lc_trk_g3_7
 (26 14)  (1224 318)  (1224 318)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 318)  (1227 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 318)  (1229 318)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 318)  (1230 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 318)  (1231 318)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 318)  (1232 318)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 318)  (1234 318)  LC_7 Logic Functioning bit
 (37 14)  (1235 318)  (1235 318)  LC_7 Logic Functioning bit
 (43 14)  (1241 318)  (1241 318)  LC_7 Logic Functioning bit
 (45 14)  (1243 318)  (1243 318)  LC_7 Logic Functioning bit
 (0 15)  (1198 319)  (1198 319)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/s_r
 (26 15)  (1224 319)  (1224 319)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 319)  (1227 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 319)  (1229 319)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 319)  (1230 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1231 319)  (1231 319)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.input_2_7
 (34 15)  (1232 319)  (1232 319)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.input_2_7
 (36 15)  (1234 319)  (1234 319)  LC_7 Logic Functioning bit
 (37 15)  (1235 319)  (1235 319)  LC_7 Logic Functioning bit
 (40 15)  (1238 319)  (1238 319)  LC_7 Logic Functioning bit
 (42 15)  (1240 319)  (1240 319)  LC_7 Logic Functioning bit
 (43 15)  (1241 319)  (1241 319)  LC_7 Logic Functioning bit
 (45 15)  (1243 319)  (1243 319)  LC_7 Logic Functioning bit
 (48 15)  (1246 319)  (1246 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_19

 (13 0)  (1265 304)  (1265 304)  routing T_24_19.sp4_v_t_39 <X> T_24_19.sp4_v_b_2
 (6 2)  (1258 306)  (1258 306)  routing T_24_19.sp4_h_l_42 <X> T_24_19.sp4_v_t_37
 (12 2)  (1264 306)  (1264 306)  routing T_24_19.sp4_v_t_39 <X> T_24_19.sp4_h_l_39
 (14 2)  (1266 306)  (1266 306)  routing T_24_19.sp4_h_l_1 <X> T_24_19.lc_trk_g0_4
 (25 2)  (1277 306)  (1277 306)  routing T_24_19.sp4_v_b_6 <X> T_24_19.lc_trk_g0_6
 (11 3)  (1263 307)  (1263 307)  routing T_24_19.sp4_v_t_39 <X> T_24_19.sp4_h_l_39
 (15 3)  (1267 307)  (1267 307)  routing T_24_19.sp4_h_l_1 <X> T_24_19.lc_trk_g0_4
 (16 3)  (1268 307)  (1268 307)  routing T_24_19.sp4_h_l_1 <X> T_24_19.lc_trk_g0_4
 (17 3)  (1269 307)  (1269 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1274 307)  (1274 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1275 307)  (1275 307)  routing T_24_19.sp4_v_b_6 <X> T_24_19.lc_trk_g0_6
 (16 4)  (1268 308)  (1268 308)  routing T_24_19.sp4_v_b_1 <X> T_24_19.lc_trk_g1_1
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1270 308)  (1270 308)  routing T_24_19.sp4_v_b_1 <X> T_24_19.lc_trk_g1_1
 (21 4)  (1273 308)  (1273 308)  routing T_24_19.lft_op_3 <X> T_24_19.lc_trk_g1_3
 (22 4)  (1274 308)  (1274 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1276 308)  (1276 308)  routing T_24_19.lft_op_3 <X> T_24_19.lc_trk_g1_3
 (26 4)  (1278 308)  (1278 308)  routing T_24_19.lc_trk_g0_4 <X> T_24_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 308)  (1280 308)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 308)  (1281 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 308)  (1283 308)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 308)  (1284 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 308)  (1285 308)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 308)  (1286 308)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 308)  (1293 308)  LC_2 Logic Functioning bit
 (43 4)  (1295 308)  (1295 308)  LC_2 Logic Functioning bit
 (53 4)  (1305 308)  (1305 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (1274 309)  (1274 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1275 309)  (1275 309)  routing T_24_19.sp12_h_r_10 <X> T_24_19.lc_trk_g1_2
 (29 5)  (1281 309)  (1281 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 309)  (1283 309)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 309)  (1289 309)  LC_2 Logic Functioning bit
 (39 5)  (1291 309)  (1291 309)  LC_2 Logic Functioning bit
 (40 5)  (1292 309)  (1292 309)  LC_2 Logic Functioning bit
 (42 5)  (1294 309)  (1294 309)  LC_2 Logic Functioning bit
 (5 6)  (1257 310)  (1257 310)  routing T_24_19.sp4_v_t_44 <X> T_24_19.sp4_h_l_38
 (4 7)  (1256 311)  (1256 311)  routing T_24_19.sp4_v_t_44 <X> T_24_19.sp4_h_l_38
 (6 7)  (1258 311)  (1258 311)  routing T_24_19.sp4_v_t_44 <X> T_24_19.sp4_h_l_38
 (12 7)  (1264 311)  (1264 311)  routing T_24_19.sp4_h_l_40 <X> T_24_19.sp4_v_t_40
 (12 8)  (1264 312)  (1264 312)  routing T_24_19.sp4_v_b_2 <X> T_24_19.sp4_h_r_8
 (15 8)  (1267 312)  (1267 312)  routing T_24_19.sp4_v_t_28 <X> T_24_19.lc_trk_g2_1
 (16 8)  (1268 312)  (1268 312)  routing T_24_19.sp4_v_t_28 <X> T_24_19.lc_trk_g2_1
 (17 8)  (1269 312)  (1269 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1273 312)  (1273 312)  routing T_24_19.sp4_h_r_35 <X> T_24_19.lc_trk_g2_3
 (22 8)  (1274 312)  (1274 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1275 312)  (1275 312)  routing T_24_19.sp4_h_r_35 <X> T_24_19.lc_trk_g2_3
 (24 8)  (1276 312)  (1276 312)  routing T_24_19.sp4_h_r_35 <X> T_24_19.lc_trk_g2_3
 (26 8)  (1278 312)  (1278 312)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 312)  (1279 312)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 312)  (1281 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 312)  (1284 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 312)  (1285 312)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 312)  (1288 312)  LC_4 Logic Functioning bit
 (37 8)  (1289 312)  (1289 312)  LC_4 Logic Functioning bit
 (38 8)  (1290 312)  (1290 312)  LC_4 Logic Functioning bit
 (41 8)  (1293 312)  (1293 312)  LC_4 Logic Functioning bit
 (42 8)  (1294 312)  (1294 312)  LC_4 Logic Functioning bit
 (43 8)  (1295 312)  (1295 312)  LC_4 Logic Functioning bit
 (11 9)  (1263 313)  (1263 313)  routing T_24_19.sp4_v_b_2 <X> T_24_19.sp4_h_r_8
 (13 9)  (1265 313)  (1265 313)  routing T_24_19.sp4_v_b_2 <X> T_24_19.sp4_h_r_8
 (26 9)  (1278 313)  (1278 313)  routing T_24_19.lc_trk_g0_6 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 313)  (1281 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 313)  (1282 313)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 313)  (1283 313)  routing T_24_19.lc_trk_g2_3 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 313)  (1284 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1286 313)  (1286 313)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.input_2_4
 (36 9)  (1288 313)  (1288 313)  LC_4 Logic Functioning bit
 (37 9)  (1289 313)  (1289 313)  LC_4 Logic Functioning bit
 (38 9)  (1290 313)  (1290 313)  LC_4 Logic Functioning bit
 (39 9)  (1291 313)  (1291 313)  LC_4 Logic Functioning bit
 (40 9)  (1292 313)  (1292 313)  LC_4 Logic Functioning bit
 (42 9)  (1294 313)  (1294 313)  LC_4 Logic Functioning bit
 (43 9)  (1295 313)  (1295 313)  LC_4 Logic Functioning bit
 (52 9)  (1304 313)  (1304 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (9 11)  (1261 315)  (1261 315)  routing T_24_19.sp4_v_b_11 <X> T_24_19.sp4_v_t_42
 (10 11)  (1262 315)  (1262 315)  routing T_24_19.sp4_v_b_11 <X> T_24_19.sp4_v_t_42
 (12 11)  (1264 315)  (1264 315)  routing T_24_19.sp4_h_l_45 <X> T_24_19.sp4_v_t_45
 (17 11)  (1269 315)  (1269 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (13 12)  (1265 316)  (1265 316)  routing T_24_19.sp4_h_l_46 <X> T_24_19.sp4_v_b_11
 (12 13)  (1264 317)  (1264 317)  routing T_24_19.sp4_h_l_46 <X> T_24_19.sp4_v_b_11
 (25 14)  (1277 318)  (1277 318)  routing T_24_19.sp4_v_b_30 <X> T_24_19.lc_trk_g3_6
 (26 14)  (1278 318)  (1278 318)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1280 318)  (1280 318)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 318)  (1282 318)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 318)  (1286 318)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (1290 318)  (1290 318)  LC_7 Logic Functioning bit
 (40 14)  (1292 318)  (1292 318)  LC_7 Logic Functioning bit
 (41 14)  (1293 318)  (1293 318)  LC_7 Logic Functioning bit
 (42 14)  (1294 318)  (1294 318)  LC_7 Logic Functioning bit
 (22 15)  (1274 319)  (1274 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1275 319)  (1275 319)  routing T_24_19.sp4_v_b_30 <X> T_24_19.lc_trk_g3_6
 (26 15)  (1278 319)  (1278 319)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 319)  (1279 319)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 319)  (1280 319)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 319)  (1283 319)  routing T_24_19.lc_trk_g1_3 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 319)  (1284 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1285 319)  (1285 319)  routing T_24_19.lc_trk_g2_1 <X> T_24_19.input_2_7
 (41 15)  (1293 319)  (1293 319)  LC_7 Logic Functioning bit
 (43 15)  (1295 319)  (1295 319)  LC_7 Logic Functioning bit


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_5 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (0 3)  (1306 307)  (1306 307)  routing T_25_19.glb_netwk_5 <X> T_25_19.wire_bram/ram/RCLK
 (15 6)  (1321 310)  (1321 310)  routing T_25_19.sp4_h_r_21 <X> T_25_19.lc_trk_g1_5
 (16 6)  (1322 310)  (1322 310)  routing T_25_19.sp4_h_r_21 <X> T_25_19.lc_trk_g1_5
 (17 6)  (1323 310)  (1323 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1324 310)  (1324 310)  routing T_25_19.sp4_h_r_21 <X> T_25_19.lc_trk_g1_5
 (18 7)  (1324 311)  (1324 311)  routing T_25_19.sp4_h_r_21 <X> T_25_19.lc_trk_g1_5
 (15 8)  (1321 312)  (1321 312)  routing T_25_19.tnl_op_1 <X> T_25_19.lc_trk_g2_1
 (17 8)  (1323 312)  (1323 312)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g2_1 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 313)  (1324 313)  routing T_25_19.tnl_op_1 <X> T_25_19.lc_trk_g2_1
 (38 9)  (1344 313)  (1344 313)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (12 10)  (1318 314)  (1318 314)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_45
 (11 11)  (1317 315)  (1317 315)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_h_l_45
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (12 14)  (1318 318)  (1318 318)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE
 (11 15)  (1317 319)  (1317 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46
 (13 15)  (1319 319)  (1319 319)  routing T_25_19.sp4_v_t_40 <X> T_25_19.sp4_h_l_46


LogicTile_26_19

 (5 14)  (1353 318)  (1353 318)  routing T_26_19.sp4_v_t_44 <X> T_26_19.sp4_h_l_44
 (6 15)  (1354 319)  (1354 319)  routing T_26_19.sp4_v_t_44 <X> T_26_19.sp4_h_l_44


LogicTile_5_18

 (21 0)  (255 288)  (255 288)  routing T_5_18.wire_logic_cluster/lc_3/out <X> T_5_18.lc_trk_g0_3
 (22 0)  (256 288)  (256 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (263 288)  (263 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 288)  (265 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 288)  (266 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 288)  (267 288)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 288)  (269 288)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.input_2_0
 (37 0)  (271 288)  (271 288)  LC_0 Logic Functioning bit
 (38 0)  (272 288)  (272 288)  LC_0 Logic Functioning bit
 (39 0)  (273 288)  (273 288)  LC_0 Logic Functioning bit
 (40 0)  (274 288)  (274 288)  LC_0 Logic Functioning bit
 (41 0)  (275 288)  (275 288)  LC_0 Logic Functioning bit
 (42 0)  (276 288)  (276 288)  LC_0 Logic Functioning bit
 (14 1)  (248 289)  (248 289)  routing T_5_18.top_op_0 <X> T_5_18.lc_trk_g0_0
 (15 1)  (249 289)  (249 289)  routing T_5_18.top_op_0 <X> T_5_18.lc_trk_g0_0
 (17 1)  (251 289)  (251 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (263 289)  (263 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 289)  (264 289)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (266 289)  (266 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (270 289)  (270 289)  LC_0 Logic Functioning bit
 (38 1)  (272 289)  (272 289)  LC_0 Logic Functioning bit
 (39 1)  (273 289)  (273 289)  LC_0 Logic Functioning bit
 (40 1)  (274 289)  (274 289)  LC_0 Logic Functioning bit
 (41 1)  (275 289)  (275 289)  LC_0 Logic Functioning bit
 (42 1)  (276 289)  (276 289)  LC_0 Logic Functioning bit
 (43 1)  (277 289)  (277 289)  LC_0 Logic Functioning bit
 (1 2)  (235 290)  (235 290)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (2 2)  (236 290)  (236 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (245 290)  (245 290)  routing T_5_18.sp4_h_r_8 <X> T_5_18.sp4_v_t_39
 (13 2)  (247 290)  (247 290)  routing T_5_18.sp4_h_r_8 <X> T_5_18.sp4_v_t_39
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 290)  (264 290)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 290)  (267 290)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 290)  (271 290)  LC_1 Logic Functioning bit
 (39 2)  (273 290)  (273 290)  LC_1 Logic Functioning bit
 (40 2)  (274 290)  (274 290)  LC_1 Logic Functioning bit
 (42 2)  (276 290)  (276 290)  LC_1 Logic Functioning bit
 (43 2)  (277 290)  (277 290)  LC_1 Logic Functioning bit
 (47 2)  (281 290)  (281 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (284 290)  (284 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (234 291)  (234 291)  routing T_5_18.glb_netwk_5 <X> T_5_18.wire_logic_cluster/lc_7/clk
 (12 3)  (246 291)  (246 291)  routing T_5_18.sp4_h_r_8 <X> T_5_18.sp4_v_t_39
 (14 3)  (248 291)  (248 291)  routing T_5_18.top_op_4 <X> T_5_18.lc_trk_g0_4
 (15 3)  (249 291)  (249 291)  routing T_5_18.top_op_4 <X> T_5_18.lc_trk_g0_4
 (17 3)  (251 291)  (251 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (256 291)  (256 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (258 291)  (258 291)  routing T_5_18.bot_op_6 <X> T_5_18.lc_trk_g0_6
 (26 3)  (260 291)  (260 291)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 291)  (261 291)  routing T_5_18.lc_trk_g1_2 <X> T_5_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 291)  (264 291)  routing T_5_18.lc_trk_g0_6 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 291)  (265 291)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (37 3)  (271 291)  (271 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (39 3)  (273 291)  (273 291)  LC_1 Logic Functioning bit
 (40 3)  (274 291)  (274 291)  LC_1 Logic Functioning bit
 (41 3)  (275 291)  (275 291)  LC_1 Logic Functioning bit
 (42 3)  (276 291)  (276 291)  LC_1 Logic Functioning bit
 (43 3)  (277 291)  (277 291)  LC_1 Logic Functioning bit
 (5 4)  (239 292)  (239 292)  routing T_5_18.sp4_v_b_9 <X> T_5_18.sp4_h_r_3
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g2_5 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 292)  (269 292)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.input_2_2
 (37 4)  (271 292)  (271 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (40 4)  (274 292)  (274 292)  LC_2 Logic Functioning bit
 (41 4)  (275 292)  (275 292)  LC_2 Logic Functioning bit
 (42 4)  (276 292)  (276 292)  LC_2 Logic Functioning bit
 (4 5)  (238 293)  (238 293)  routing T_5_18.sp4_v_b_9 <X> T_5_18.sp4_h_r_3
 (6 5)  (240 293)  (240 293)  routing T_5_18.sp4_v_b_9 <X> T_5_18.sp4_h_r_3
 (22 5)  (256 293)  (256 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (259 293)  (259 293)  routing T_5_18.sp4_r_v_b_26 <X> T_5_18.lc_trk_g1_2
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 293)  (264 293)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 293)  (266 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (270 293)  (270 293)  LC_2 Logic Functioning bit
 (38 5)  (272 293)  (272 293)  LC_2 Logic Functioning bit
 (39 5)  (273 293)  (273 293)  LC_2 Logic Functioning bit
 (40 5)  (274 293)  (274 293)  LC_2 Logic Functioning bit
 (41 5)  (275 293)  (275 293)  LC_2 Logic Functioning bit
 (42 5)  (276 293)  (276 293)  LC_2 Logic Functioning bit
 (43 5)  (277 293)  (277 293)  LC_2 Logic Functioning bit
 (51 5)  (285 293)  (285 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 294)  (252 294)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g1_5
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 294)  (270 294)  LC_3 Logic Functioning bit
 (37 6)  (271 294)  (271 294)  LC_3 Logic Functioning bit
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (39 6)  (273 294)  (273 294)  LC_3 Logic Functioning bit
 (45 6)  (279 294)  (279 294)  LC_3 Logic Functioning bit
 (31 7)  (265 295)  (265 295)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (38 7)  (272 295)  (272 295)  LC_3 Logic Functioning bit
 (39 7)  (273 295)  (273 295)  LC_3 Logic Functioning bit
 (45 7)  (279 295)  (279 295)  LC_3 Logic Functioning bit
 (21 8)  (255 296)  (255 296)  routing T_5_18.sp4_v_t_22 <X> T_5_18.lc_trk_g2_3
 (22 8)  (256 296)  (256 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (257 296)  (257 296)  routing T_5_18.sp4_v_t_22 <X> T_5_18.lc_trk_g2_3
 (26 8)  (260 296)  (260 296)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 296)  (263 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 296)  (265 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 296)  (266 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 296)  (267 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 296)  (268 296)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 296)  (271 296)  LC_4 Logic Functioning bit
 (38 8)  (272 296)  (272 296)  LC_4 Logic Functioning bit
 (39 8)  (273 296)  (273 296)  LC_4 Logic Functioning bit
 (41 8)  (275 296)  (275 296)  LC_4 Logic Functioning bit
 (42 8)  (276 296)  (276 296)  LC_4 Logic Functioning bit
 (43 8)  (277 296)  (277 296)  LC_4 Logic Functioning bit
 (17 9)  (251 297)  (251 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (21 9)  (255 297)  (255 297)  routing T_5_18.sp4_v_t_22 <X> T_5_18.lc_trk_g2_3
 (27 9)  (261 297)  (261 297)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 297)  (263 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 297)  (264 297)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 297)  (266 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (267 297)  (267 297)  routing T_5_18.lc_trk_g2_0 <X> T_5_18.input_2_4
 (36 9)  (270 297)  (270 297)  LC_4 Logic Functioning bit
 (37 9)  (271 297)  (271 297)  LC_4 Logic Functioning bit
 (38 9)  (272 297)  (272 297)  LC_4 Logic Functioning bit
 (40 9)  (274 297)  (274 297)  LC_4 Logic Functioning bit
 (41 9)  (275 297)  (275 297)  LC_4 Logic Functioning bit
 (42 9)  (276 297)  (276 297)  LC_4 Logic Functioning bit
 (17 10)  (251 298)  (251 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 298)  (252 298)  routing T_5_18.wire_logic_cluster/lc_5/out <X> T_5_18.lc_trk_g2_5
 (28 10)  (262 298)  (262 298)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 298)  (264 298)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 298)  (267 298)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 298)  (268 298)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (275 298)  (275 298)  LC_5 Logic Functioning bit
 (43 10)  (277 298)  (277 298)  LC_5 Logic Functioning bit
 (45 10)  (279 298)  (279 298)  LC_5 Logic Functioning bit
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (264 299)  (264 299)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (41 11)  (275 299)  (275 299)  LC_5 Logic Functioning bit
 (43 11)  (277 299)  (277 299)  LC_5 Logic Functioning bit
 (45 11)  (279 299)  (279 299)  LC_5 Logic Functioning bit
 (5 12)  (239 300)  (239 300)  routing T_5_18.sp4_v_t_44 <X> T_5_18.sp4_h_r_9
 (9 12)  (243 300)  (243 300)  routing T_5_18.sp4_v_t_47 <X> T_5_18.sp4_h_r_10
 (15 12)  (249 300)  (249 300)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g3_1
 (16 12)  (250 300)  (250 300)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g3_1
 (17 12)  (251 300)  (251 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (252 300)  (252 300)  routing T_5_18.sp4_h_r_33 <X> T_5_18.lc_trk_g3_1
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 300)  (257 300)  routing T_5_18.sp4_v_t_30 <X> T_5_18.lc_trk_g3_3
 (24 12)  (258 300)  (258 300)  routing T_5_18.sp4_v_t_30 <X> T_5_18.lc_trk_g3_3
 (14 13)  (248 301)  (248 301)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g3_0
 (15 13)  (249 301)  (249 301)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g3_0
 (16 13)  (250 301)  (250 301)  routing T_5_18.sp4_h_r_24 <X> T_5_18.lc_trk_g3_0
 (17 13)  (251 301)  (251 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (234 302)  (234 302)  routing T_5_18.glb_netwk_6 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 302)  (235 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (255 302)  (255 302)  routing T_5_18.sp4_v_t_18 <X> T_5_18.lc_trk_g3_7
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 302)  (257 302)  routing T_5_18.sp4_v_t_18 <X> T_5_18.lc_trk_g3_7
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 302)  (265 302)  routing T_5_18.lc_trk_g0_4 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (270 302)  (270 302)  LC_7 Logic Functioning bit
 (38 14)  (272 302)  (272 302)  LC_7 Logic Functioning bit
 (0 15)  (234 303)  (234 303)  routing T_5_18.glb_netwk_6 <X> T_5_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (249 303)  (249 303)  routing T_5_18.tnr_op_4 <X> T_5_18.lc_trk_g3_4
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (260 303)  (260 303)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 303)  (262 303)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (266 303)  (266 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (267 303)  (267 303)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.input_2_7
 (34 15)  (268 303)  (268 303)  routing T_5_18.lc_trk_g3_0 <X> T_5_18.input_2_7
 (36 15)  (270 303)  (270 303)  LC_7 Logic Functioning bit


LogicTile_6_18

 (22 0)  (310 288)  (310 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (311 288)  (311 288)  routing T_6_18.sp4_h_r_3 <X> T_6_18.lc_trk_g0_3
 (24 0)  (312 288)  (312 288)  routing T_6_18.sp4_h_r_3 <X> T_6_18.lc_trk_g0_3
 (25 0)  (313 288)  (313 288)  routing T_6_18.sp4_h_l_7 <X> T_6_18.lc_trk_g0_2
 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 288)  (316 288)  routing T_6_18.lc_trk_g3_0 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (332 288)  (332 288)  LC_0 Logic Functioning bit
 (14 1)  (302 289)  (302 289)  routing T_6_18.sp4_h_r_0 <X> T_6_18.lc_trk_g0_0
 (15 1)  (303 289)  (303 289)  routing T_6_18.sp4_h_r_0 <X> T_6_18.lc_trk_g0_0
 (16 1)  (304 289)  (304 289)  routing T_6_18.sp4_h_r_0 <X> T_6_18.lc_trk_g0_0
 (17 1)  (305 289)  (305 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (309 289)  (309 289)  routing T_6_18.sp4_h_r_3 <X> T_6_18.lc_trk_g0_3
 (22 1)  (310 289)  (310 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (311 289)  (311 289)  routing T_6_18.sp4_h_l_7 <X> T_6_18.lc_trk_g0_2
 (24 1)  (312 289)  (312 289)  routing T_6_18.sp4_h_l_7 <X> T_6_18.lc_trk_g0_2
 (25 1)  (313 289)  (313 289)  routing T_6_18.sp4_h_l_7 <X> T_6_18.lc_trk_g0_2
 (32 1)  (320 289)  (320 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (322 289)  (322 289)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.input_2_0
 (35 1)  (323 289)  (323 289)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.input_2_0
 (49 1)  (337 289)  (337 289)  Carry_In_Mux bit 

 (21 2)  (309 290)  (309 290)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 290)  (311 290)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (24 2)  (312 290)  (312 290)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (27 2)  (315 290)  (315 290)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 290)  (316 290)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 290)  (317 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (35 2)  (323 290)  (323 290)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.input_2_1
 (44 2)  (332 290)  (332 290)  LC_1 Logic Functioning bit
 (14 3)  (302 291)  (302 291)  routing T_6_18.sp4_r_v_b_28 <X> T_6_18.lc_trk_g0_4
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (309 291)  (309 291)  routing T_6_18.sp4_h_l_10 <X> T_6_18.lc_trk_g0_7
 (30 3)  (318 291)  (318 291)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 291)  (320 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (322 291)  (322 291)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.input_2_1
 (35 3)  (323 291)  (323 291)  routing T_6_18.lc_trk_g1_6 <X> T_6_18.input_2_1
 (5 4)  (293 292)  (293 292)  routing T_6_18.sp4_v_t_38 <X> T_6_18.sp4_h_r_3
 (14 4)  (302 292)  (302 292)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (15 4)  (303 292)  (303 292)  routing T_6_18.sp4_h_r_1 <X> T_6_18.lc_trk_g1_1
 (16 4)  (304 292)  (304 292)  routing T_6_18.sp4_h_r_1 <X> T_6_18.lc_trk_g1_1
 (17 4)  (305 292)  (305 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (309 292)  (309 292)  routing T_6_18.wire_logic_cluster/lc_3/out <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (37 4)  (325 292)  (325 292)  LC_2 Logic Functioning bit
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (39 4)  (327 292)  (327 292)  LC_2 Logic Functioning bit
 (47 4)  (335 292)  (335 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (302 293)  (302 293)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (15 5)  (303 293)  (303 293)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (16 5)  (304 293)  (304 293)  routing T_6_18.sp4_h_l_5 <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (306 293)  (306 293)  routing T_6_18.sp4_h_r_1 <X> T_6_18.lc_trk_g1_1
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (38 5)  (326 293)  (326 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (51 5)  (339 293)  (339 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (29 6)  (317 294)  (317 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 294)  (320 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 294)  (322 294)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (325 294)  (325 294)  LC_3 Logic Functioning bit
 (38 6)  (326 294)  (326 294)  LC_3 Logic Functioning bit
 (39 6)  (327 294)  (327 294)  LC_3 Logic Functioning bit
 (41 6)  (329 294)  (329 294)  LC_3 Logic Functioning bit
 (42 6)  (330 294)  (330 294)  LC_3 Logic Functioning bit
 (43 6)  (331 294)  (331 294)  LC_3 Logic Functioning bit
 (22 7)  (310 295)  (310 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (312 295)  (312 295)  routing T_6_18.top_op_6 <X> T_6_18.lc_trk_g1_6
 (25 7)  (313 295)  (313 295)  routing T_6_18.top_op_6 <X> T_6_18.lc_trk_g1_6
 (27 7)  (315 295)  (315 295)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 295)  (317 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 295)  (318 295)  routing T_6_18.lc_trk_g0_2 <X> T_6_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 295)  (320 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (323 295)  (323 295)  routing T_6_18.lc_trk_g0_3 <X> T_6_18.input_2_3
 (36 7)  (324 295)  (324 295)  LC_3 Logic Functioning bit
 (37 7)  (325 295)  (325 295)  LC_3 Logic Functioning bit
 (39 7)  (327 295)  (327 295)  LC_3 Logic Functioning bit
 (40 7)  (328 295)  (328 295)  LC_3 Logic Functioning bit
 (41 7)  (329 295)  (329 295)  LC_3 Logic Functioning bit
 (43 7)  (331 295)  (331 295)  LC_3 Logic Functioning bit
 (22 8)  (310 296)  (310 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (312 296)  (312 296)  routing T_6_18.tnl_op_3 <X> T_6_18.lc_trk_g2_3
 (21 9)  (309 297)  (309 297)  routing T_6_18.tnl_op_3 <X> T_6_18.lc_trk_g2_3
 (15 10)  (303 298)  (303 298)  routing T_6_18.sp4_h_l_24 <X> T_6_18.lc_trk_g2_5
 (16 10)  (304 298)  (304 298)  routing T_6_18.sp4_h_l_24 <X> T_6_18.lc_trk_g2_5
 (17 10)  (305 298)  (305 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (306 298)  (306 298)  routing T_6_18.sp4_h_l_24 <X> T_6_18.lc_trk_g2_5
 (25 10)  (313 298)  (313 298)  routing T_6_18.sp4_h_r_38 <X> T_6_18.lc_trk_g2_6
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 298)  (323 298)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.input_2_5
 (37 10)  (325 298)  (325 298)  LC_5 Logic Functioning bit
 (39 10)  (327 298)  (327 298)  LC_5 Logic Functioning bit
 (40 10)  (328 298)  (328 298)  LC_5 Logic Functioning bit
 (41 10)  (329 298)  (329 298)  LC_5 Logic Functioning bit
 (42 10)  (330 298)  (330 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (46 10)  (334 298)  (334 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (310 299)  (310 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (311 299)  (311 299)  routing T_6_18.sp4_h_r_38 <X> T_6_18.lc_trk_g2_6
 (24 11)  (312 299)  (312 299)  routing T_6_18.sp4_h_r_38 <X> T_6_18.lc_trk_g2_6
 (26 11)  (314 299)  (314 299)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 299)  (316 299)  routing T_6_18.lc_trk_g2_3 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (321 299)  (321 299)  routing T_6_18.lc_trk_g2_5 <X> T_6_18.input_2_5
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (40 11)  (328 299)  (328 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (43 11)  (331 299)  (331 299)  LC_5 Logic Functioning bit
 (22 12)  (310 300)  (310 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (302 301)  (302 301)  routing T_6_18.sp4_r_v_b_40 <X> T_6_18.lc_trk_g3_0
 (17 13)  (305 301)  (305 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (309 301)  (309 301)  routing T_6_18.sp4_r_v_b_43 <X> T_6_18.lc_trk_g3_3
 (15 14)  (303 302)  (303 302)  routing T_6_18.tnl_op_5 <X> T_6_18.lc_trk_g3_5
 (17 14)  (305 302)  (305 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (314 302)  (314 302)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 302)  (319 302)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 302)  (321 302)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (18 15)  (306 303)  (306 303)  routing T_6_18.tnl_op_5 <X> T_6_18.lc_trk_g3_5
 (26 15)  (314 303)  (314 303)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (319 303)  (319 303)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (325 303)  (325 303)  LC_7 Logic Functioning bit
 (39 15)  (327 303)  (327 303)  LC_7 Logic Functioning bit


LogicTile_7_18

 (11 0)  (353 288)  (353 288)  routing T_7_18.sp4_v_t_43 <X> T_7_18.sp4_v_b_2
 (13 0)  (355 288)  (355 288)  routing T_7_18.sp4_v_t_43 <X> T_7_18.sp4_v_b_2
 (21 0)  (363 288)  (363 288)  routing T_7_18.wire_logic_cluster/lc_3/out <X> T_7_18.lc_trk_g0_3
 (22 0)  (364 288)  (364 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (16 1)  (358 289)  (358 289)  routing T_7_18.sp12_h_r_8 <X> T_7_18.lc_trk_g0_0
 (17 1)  (359 289)  (359 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (1 2)  (343 290)  (343 290)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (2 2)  (344 290)  (344 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (347 290)  (347 290)  routing T_7_18.sp4_v_t_43 <X> T_7_18.sp4_h_l_37
 (0 3)  (342 291)  (342 291)  routing T_7_18.glb_netwk_5 <X> T_7_18.wire_logic_cluster/lc_7/clk
 (4 3)  (346 291)  (346 291)  routing T_7_18.sp4_v_t_43 <X> T_7_18.sp4_h_l_37
 (6 3)  (348 291)  (348 291)  routing T_7_18.sp4_v_t_43 <X> T_7_18.sp4_h_l_37
 (14 3)  (356 291)  (356 291)  routing T_7_18.top_op_4 <X> T_7_18.lc_trk_g0_4
 (15 3)  (357 291)  (357 291)  routing T_7_18.top_op_4 <X> T_7_18.lc_trk_g0_4
 (17 3)  (359 291)  (359 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 4)  (364 292)  (364 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (363 293)  (363 293)  routing T_7_18.sp4_r_v_b_27 <X> T_7_18.lc_trk_g1_3
 (22 5)  (364 293)  (364 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (365 293)  (365 293)  routing T_7_18.sp4_h_r_2 <X> T_7_18.lc_trk_g1_2
 (24 5)  (366 293)  (366 293)  routing T_7_18.sp4_h_r_2 <X> T_7_18.lc_trk_g1_2
 (25 5)  (367 293)  (367 293)  routing T_7_18.sp4_h_r_2 <X> T_7_18.lc_trk_g1_2
 (13 6)  (355 294)  (355 294)  routing T_7_18.sp4_h_r_5 <X> T_7_18.sp4_v_t_40
 (31 6)  (373 294)  (373 294)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 294)  (374 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 294)  (375 294)  routing T_7_18.lc_trk_g2_4 <X> T_7_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 294)  (378 294)  LC_3 Logic Functioning bit
 (37 6)  (379 294)  (379 294)  LC_3 Logic Functioning bit
 (38 6)  (380 294)  (380 294)  LC_3 Logic Functioning bit
 (39 6)  (381 294)  (381 294)  LC_3 Logic Functioning bit
 (45 6)  (387 294)  (387 294)  LC_3 Logic Functioning bit
 (46 6)  (388 294)  (388 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (6 7)  (348 295)  (348 295)  routing T_7_18.sp4_h_r_3 <X> T_7_18.sp4_h_l_38
 (12 7)  (354 295)  (354 295)  routing T_7_18.sp4_h_r_5 <X> T_7_18.sp4_v_t_40
 (22 7)  (364 295)  (364 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (367 295)  (367 295)  routing T_7_18.sp4_r_v_b_30 <X> T_7_18.lc_trk_g1_6
 (36 7)  (378 295)  (378 295)  LC_3 Logic Functioning bit
 (37 7)  (379 295)  (379 295)  LC_3 Logic Functioning bit
 (38 7)  (380 295)  (380 295)  LC_3 Logic Functioning bit
 (39 7)  (381 295)  (381 295)  LC_3 Logic Functioning bit
 (45 7)  (387 295)  (387 295)  LC_3 Logic Functioning bit
 (53 7)  (395 295)  (395 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (347 296)  (347 296)  routing T_7_18.sp4_v_b_6 <X> T_7_18.sp4_h_r_6
 (8 8)  (350 296)  (350 296)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_r_7
 (9 8)  (351 296)  (351 296)  routing T_7_18.sp4_v_b_7 <X> T_7_18.sp4_h_r_7
 (26 8)  (368 296)  (368 296)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 296)  (369 296)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 296)  (370 296)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 296)  (371 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (374 296)  (374 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (377 296)  (377 296)  routing T_7_18.lc_trk_g0_4 <X> T_7_18.input_2_4
 (37 8)  (379 296)  (379 296)  LC_4 Logic Functioning bit
 (38 8)  (380 296)  (380 296)  LC_4 Logic Functioning bit
 (39 8)  (381 296)  (381 296)  LC_4 Logic Functioning bit
 (41 8)  (383 296)  (383 296)  LC_4 Logic Functioning bit
 (42 8)  (384 296)  (384 296)  LC_4 Logic Functioning bit
 (43 8)  (385 296)  (385 296)  LC_4 Logic Functioning bit
 (6 9)  (348 297)  (348 297)  routing T_7_18.sp4_v_b_6 <X> T_7_18.sp4_h_r_6
 (14 9)  (356 297)  (356 297)  routing T_7_18.sp4_r_v_b_32 <X> T_7_18.lc_trk_g2_0
 (17 9)  (359 297)  (359 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (368 297)  (368 297)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 297)  (370 297)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 297)  (371 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 297)  (373 297)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 297)  (374 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (378 297)  (378 297)  LC_4 Logic Functioning bit
 (37 9)  (379 297)  (379 297)  LC_4 Logic Functioning bit
 (38 9)  (380 297)  (380 297)  LC_4 Logic Functioning bit
 (40 9)  (382 297)  (382 297)  LC_4 Logic Functioning bit
 (41 9)  (383 297)  (383 297)  LC_4 Logic Functioning bit
 (42 9)  (384 297)  (384 297)  LC_4 Logic Functioning bit
 (17 10)  (359 298)  (359 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (367 298)  (367 298)  routing T_7_18.sp4_v_b_30 <X> T_7_18.lc_trk_g2_6
 (27 10)  (369 298)  (369 298)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 298)  (370 298)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 298)  (371 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 298)  (374 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 298)  (376 298)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 298)  (377 298)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (36 10)  (378 298)  (378 298)  LC_5 Logic Functioning bit
 (38 10)  (380 298)  (380 298)  LC_5 Logic Functioning bit
 (14 11)  (356 299)  (356 299)  routing T_7_18.sp4_h_l_17 <X> T_7_18.lc_trk_g2_4
 (15 11)  (357 299)  (357 299)  routing T_7_18.sp4_h_l_17 <X> T_7_18.lc_trk_g2_4
 (16 11)  (358 299)  (358 299)  routing T_7_18.sp4_h_l_17 <X> T_7_18.lc_trk_g2_4
 (17 11)  (359 299)  (359 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (360 299)  (360 299)  routing T_7_18.sp4_r_v_b_37 <X> T_7_18.lc_trk_g2_5
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (365 299)  (365 299)  routing T_7_18.sp4_v_b_30 <X> T_7_18.lc_trk_g2_6
 (26 11)  (368 299)  (368 299)  routing T_7_18.lc_trk_g0_3 <X> T_7_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 299)  (371 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 299)  (373 299)  routing T_7_18.lc_trk_g1_3 <X> T_7_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 299)  (374 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 299)  (375 299)  routing T_7_18.lc_trk_g2_5 <X> T_7_18.input_2_5
 (36 11)  (378 299)  (378 299)  LC_5 Logic Functioning bit
 (14 12)  (356 300)  (356 300)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g3_0
 (15 12)  (357 300)  (357 300)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g3_1
 (16 12)  (358 300)  (358 300)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g3_1
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.sp4_h_r_33 <X> T_7_18.lc_trk_g3_1
 (22 12)  (364 300)  (364 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (365 300)  (365 300)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g3_3
 (24 12)  (366 300)  (366 300)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g3_3
 (25 12)  (367 300)  (367 300)  routing T_7_18.sp4_v_b_26 <X> T_7_18.lc_trk_g3_2
 (27 12)  (369 300)  (369 300)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 300)  (371 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 300)  (372 300)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 300)  (374 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 300)  (375 300)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 300)  (376 300)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 300)  (378 300)  LC_6 Logic Functioning bit
 (37 12)  (379 300)  (379 300)  LC_6 Logic Functioning bit
 (38 12)  (380 300)  (380 300)  LC_6 Logic Functioning bit
 (39 12)  (381 300)  (381 300)  LC_6 Logic Functioning bit
 (41 12)  (383 300)  (383 300)  LC_6 Logic Functioning bit
 (42 12)  (384 300)  (384 300)  LC_6 Logic Functioning bit
 (43 12)  (385 300)  (385 300)  LC_6 Logic Functioning bit
 (50 12)  (392 300)  (392 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (357 301)  (357 301)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g3_0
 (16 13)  (358 301)  (358 301)  routing T_7_18.sp4_h_l_21 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (363 301)  (363 301)  routing T_7_18.sp4_h_r_27 <X> T_7_18.lc_trk_g3_3
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_v_b_26 <X> T_7_18.lc_trk_g3_2
 (28 13)  (370 301)  (370 301)  routing T_7_18.lc_trk_g2_0 <X> T_7_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 301)  (371 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (372 301)  (372 301)  routing T_7_18.lc_trk_g1_6 <X> T_7_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (373 301)  (373 301)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (378 301)  (378 301)  LC_6 Logic Functioning bit
 (37 13)  (379 301)  (379 301)  LC_6 Logic Functioning bit
 (38 13)  (380 301)  (380 301)  LC_6 Logic Functioning bit
 (39 13)  (381 301)  (381 301)  LC_6 Logic Functioning bit
 (40 13)  (382 301)  (382 301)  LC_6 Logic Functioning bit
 (41 13)  (383 301)  (383 301)  LC_6 Logic Functioning bit
 (42 13)  (384 301)  (384 301)  LC_6 Logic Functioning bit
 (43 13)  (385 301)  (385 301)  LC_6 Logic Functioning bit
 (0 14)  (342 302)  (342 302)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 302)  (343 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (347 302)  (347 302)  routing T_7_18.sp4_v_t_44 <X> T_7_18.sp4_h_l_44
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 302)  (375 302)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 302)  (376 302)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (43 14)  (385 302)  (385 302)  LC_7 Logic Functioning bit
 (47 14)  (389 302)  (389 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (392 302)  (392 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (342 303)  (342 303)  routing T_7_18.glb_netwk_6 <X> T_7_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (348 303)  (348 303)  routing T_7_18.sp4_v_t_44 <X> T_7_18.sp4_h_l_44
 (26 15)  (368 303)  (368 303)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 303)  (369 303)  routing T_7_18.lc_trk_g1_2 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 303)  (373 303)  routing T_7_18.lc_trk_g3_3 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (379 303)  (379 303)  LC_7 Logic Functioning bit
 (39 15)  (381 303)  (381 303)  LC_7 Logic Functioning bit
 (42 15)  (384 303)  (384 303)  LC_7 Logic Functioning bit


RAM_Tile_8_18

 (5 0)  (401 288)  (401 288)  routing T_8_18.sp4_v_b_6 <X> T_8_18.sp4_h_r_0
 (7 0)  (403 288)  (403 288)  Ram config bit: MEMT_bram_cbit_1

 (4 1)  (400 289)  (400 289)  routing T_8_18.sp4_v_b_6 <X> T_8_18.sp4_h_r_0
 (6 1)  (402 289)  (402 289)  routing T_8_18.sp4_v_b_6 <X> T_8_18.sp4_h_r_0
 (7 1)  (403 289)  (403 289)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (397 290)  (397 290)  routing T_8_18.glb_netwk_5 <X> T_8_18.wire_bram/ram/WCLK
 (2 2)  (398 290)  (398 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (403 290)  (403 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 291)  (396 291)  routing T_8_18.glb_netwk_5 <X> T_8_18.wire_bram/ram/WCLK
 (7 3)  (403 291)  (403 291)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (411 291)  (411 291)  routing T_8_18.sp4_v_b_20 <X> T_8_18.lc_trk_g0_4
 (16 3)  (412 291)  (412 291)  routing T_8_18.sp4_v_b_20 <X> T_8_18.lc_trk_g0_4
 (17 3)  (413 291)  (413 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (0 4)  (396 292)  (396 292)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 4)  (397 292)  (397 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (403 292)  (403 292)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (10 4)  (406 292)  (406 292)  routing T_8_18.sp4_v_t_46 <X> T_8_18.sp4_h_r_4
 (0 5)  (396 293)  (396 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (1 5)  (397 293)  (397 293)  routing T_8_18.lc_trk_g3_3 <X> T_8_18.wire_bram/ram/WCLKE
 (7 5)  (403 293)  (403 293)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 294)  (403 294)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (14 6)  (410 294)  (410 294)  routing T_8_18.sp4_h_r_12 <X> T_8_18.lc_trk_g1_4
 (7 7)  (403 295)  (403 295)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (15 7)  (411 295)  (411 295)  routing T_8_18.sp4_h_r_12 <X> T_8_18.lc_trk_g1_4
 (16 7)  (412 295)  (412 295)  routing T_8_18.sp4_h_r_12 <X> T_8_18.lc_trk_g1_4
 (17 7)  (413 295)  (413 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (27 8)  (423 296)  (423 296)  routing T_8_18.lc_trk_g1_4 <X> T_8_18.wire_bram/ram/WDATA_3
 (29 8)  (425 296)  (425 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (426 296)  (426 296)  routing T_8_18.lc_trk_g1_4 <X> T_8_18.wire_bram/ram/WDATA_3
 (39 8)  (435 296)  (435 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (41 9)  (437 297)  (437 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_9
 (8 12)  (404 300)  (404 300)  routing T_8_18.sp4_h_l_39 <X> T_8_18.sp4_h_r_10
 (10 12)  (406 300)  (406 300)  routing T_8_18.sp4_h_l_39 <X> T_8_18.sp4_h_r_10
 (21 12)  (417 300)  (417 300)  routing T_8_18.sp4_v_t_22 <X> T_8_18.lc_trk_g3_3
 (22 12)  (418 300)  (418 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (419 300)  (419 300)  routing T_8_18.sp4_v_t_22 <X> T_8_18.lc_trk_g3_3
 (21 13)  (417 301)  (417 301)  routing T_8_18.sp4_v_t_22 <X> T_8_18.lc_trk_g3_3
 (1 14)  (397 302)  (397 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (397 303)  (397 303)  routing T_8_18.lc_trk_g0_4 <X> T_8_18.wire_bram/ram/WE


LogicTile_9_18

 (25 0)  (463 288)  (463 288)  routing T_9_18.sp12_h_r_2 <X> T_9_18.lc_trk_g0_2
 (13 1)  (451 289)  (451 289)  routing T_9_18.sp4_v_t_44 <X> T_9_18.sp4_h_r_2
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (462 289)  (462 289)  routing T_9_18.sp12_h_r_2 <X> T_9_18.lc_trk_g0_2
 (25 1)  (463 289)  (463 289)  routing T_9_18.sp12_h_r_2 <X> T_9_18.lc_trk_g0_2
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_5 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (438 291)  (438 291)  routing T_9_18.glb_netwk_5 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 4)  (439 292)  (439 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (41 4)  (479 292)  (479 292)  LC_2 Logic Functioning bit
 (43 4)  (481 292)  (481 292)  LC_2 Logic Functioning bit
 (45 4)  (483 292)  (483 292)  LC_2 Logic Functioning bit
 (0 5)  (438 293)  (438 293)  routing T_9_18.glb_netwk_3 <X> T_9_18.wire_logic_cluster/lc_7/cen
 (11 5)  (449 293)  (449 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_5
 (13 5)  (451 293)  (451 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_h_r_5
 (26 5)  (464 293)  (464 293)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (39 5)  (477 293)  (477 293)  LC_2 Logic Functioning bit
 (40 5)  (478 293)  (478 293)  LC_2 Logic Functioning bit
 (42 5)  (480 293)  (480 293)  LC_2 Logic Functioning bit
 (45 5)  (483 293)  (483 293)  LC_2 Logic Functioning bit
 (47 5)  (485 293)  (485 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (446 294)  (446 294)  routing T_9_18.sp4_v_t_47 <X> T_9_18.sp4_h_l_41
 (9 6)  (447 294)  (447 294)  routing T_9_18.sp4_v_t_47 <X> T_9_18.sp4_h_l_41
 (10 6)  (448 294)  (448 294)  routing T_9_18.sp4_v_t_47 <X> T_9_18.sp4_h_l_41
 (12 6)  (450 294)  (450 294)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_40
 (11 7)  (449 295)  (449 295)  routing T_9_18.sp4_v_t_40 <X> T_9_18.sp4_h_l_40
 (12 8)  (450 296)  (450 296)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_h_r_8
 (8 10)  (446 298)  (446 298)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_h_l_42
 (9 10)  (447 298)  (447 298)  routing T_9_18.sp4_v_t_42 <X> T_9_18.sp4_h_l_42
 (12 10)  (450 298)  (450 298)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_h_l_45
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 298)  (469 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (46 10)  (484 298)  (484 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (449 299)  (449 299)  routing T_9_18.sp4_v_t_45 <X> T_9_18.sp4_h_l_45
 (14 11)  (452 299)  (452 299)  routing T_9_18.sp4_r_v_b_36 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 299)  (463 299)  routing T_9_18.sp4_r_v_b_38 <X> T_9_18.lc_trk_g2_6
 (26 11)  (464 299)  (464 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (8 12)  (446 300)  (446 300)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_h_r_10
 (9 12)  (447 300)  (447 300)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_h_r_10
 (10 12)  (448 300)  (448 300)  routing T_9_18.sp4_v_b_4 <X> T_9_18.sp4_h_r_10
 (12 12)  (450 300)  (450 300)  routing T_9_18.sp4_v_t_46 <X> T_9_18.sp4_h_r_11
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 300)  (461 300)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.sp4_v_t_30 <X> T_9_18.lc_trk_g3_3
 (25 12)  (463 300)  (463 300)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g3_2
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 301)  (461 301)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g3_2
 (24 13)  (462 301)  (462 301)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g3_2
 (25 13)  (463 301)  (463 301)  routing T_9_18.sp4_h_r_42 <X> T_9_18.lc_trk_g3_2
 (0 14)  (438 302)  (438 302)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 302)  (439 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 302)  (475 302)  LC_7 Logic Functioning bit
 (39 14)  (477 302)  (477 302)  LC_7 Logic Functioning bit
 (0 15)  (438 303)  (438 303)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/s_r
 (26 15)  (464 303)  (464 303)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 303)  (465 303)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 303)  (466 303)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 303)  (474 303)  LC_7 Logic Functioning bit
 (38 15)  (476 303)  (476 303)  LC_7 Logic Functioning bit
 (46 15)  (484 303)  (484 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_18

 (6 0)  (498 288)  (498 288)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_b_0
 (25 0)  (517 288)  (517 288)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 288)  (527 288)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_0
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (47 0)  (539 288)  (539 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (504 289)  (504 289)  routing T_10_18.sp4_h_r_2 <X> T_10_18.sp4_v_b_2
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 289)  (515 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (24 1)  (516 289)  (516 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_h_l_7 <X> T_10_18.lc_trk_g0_2
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 289)  (525 289)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_0
 (35 1)  (527 289)  (527 289)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_0
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (53 1)  (545 289)  (545 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_5 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (497 290)  (497 290)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_h_l_37
 (14 2)  (506 290)  (506 290)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g0_4
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.bnr_op_5 <X> T_10_18.lc_trk_g0_5
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 290)  (515 290)  routing T_10_18.sp4_h_r_7 <X> T_10_18.lc_trk_g0_7
 (24 2)  (516 290)  (516 290)  routing T_10_18.sp4_h_r_7 <X> T_10_18.lc_trk_g0_7
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 290)  (519 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g0_4 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (40 2)  (532 290)  (532 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (46 2)  (538 290)  (538 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (542 290)  (542 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (492 291)  (492 291)  routing T_10_18.glb_netwk_5 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (6 3)  (498 291)  (498 291)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_h_l_37
 (17 3)  (509 291)  (509 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (510 291)  (510 291)  routing T_10_18.bnr_op_5 <X> T_10_18.lc_trk_g0_5
 (21 3)  (513 291)  (513 291)  routing T_10_18.sp4_h_r_7 <X> T_10_18.lc_trk_g0_7
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (513 292)  (513 292)  routing T_10_18.sp4_v_b_11 <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (515 292)  (515 292)  routing T_10_18.sp4_v_b_11 <X> T_10_18.lc_trk_g1_3
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (48 4)  (540 292)  (540 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (51 4)  (543 292)  (543 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (493 293)  (493 293)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (21 5)  (513 293)  (513 293)  routing T_10_18.sp4_v_b_11 <X> T_10_18.lc_trk_g1_3
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 293)  (528 293)  LC_2 Logic Functioning bit
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (38 5)  (530 293)  (530 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (45 5)  (537 293)  (537 293)  LC_2 Logic Functioning bit
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (510 294)  (510 294)  routing T_10_18.bnr_op_5 <X> T_10_18.lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.sp4_h_l_2 <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (515 294)  (515 294)  routing T_10_18.sp4_h_l_2 <X> T_10_18.lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.sp4_h_l_2 <X> T_10_18.lc_trk_g1_7
 (10 7)  (502 295)  (502 295)  routing T_10_18.sp4_h_l_46 <X> T_10_18.sp4_v_t_41
 (14 7)  (506 295)  (506 295)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g1_4
 (16 7)  (508 295)  (508 295)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (510 295)  (510 295)  routing T_10_18.bnr_op_5 <X> T_10_18.lc_trk_g1_5
 (14 8)  (506 296)  (506 296)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g2_0
 (15 8)  (507 296)  (507 296)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g2_1
 (16 8)  (508 296)  (508 296)  routing T_10_18.sp4_v_t_28 <X> T_10_18.lc_trk_g2_1
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 296)  (515 296)  routing T_10_18.sp4_h_r_27 <X> T_10_18.lc_trk_g2_3
 (24 8)  (516 296)  (516 296)  routing T_10_18.sp4_h_r_27 <X> T_10_18.lc_trk_g2_3
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (8 9)  (500 297)  (500 297)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_v_b_7
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (513 297)  (513 297)  routing T_10_18.sp4_h_r_27 <X> T_10_18.lc_trk_g2_3
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (515 297)  (515 297)  routing T_10_18.sp4_v_b_42 <X> T_10_18.lc_trk_g2_2
 (24 9)  (516 297)  (516 297)  routing T_10_18.sp4_v_b_42 <X> T_10_18.lc_trk_g2_2
 (26 9)  (518 297)  (518 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 297)  (523 297)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (525 297)  (525 297)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_4
 (34 9)  (526 297)  (526 297)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_4
 (35 9)  (527 297)  (527 297)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_4
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (48 9)  (540 297)  (540 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (496 298)  (496 298)  routing T_10_18.sp4_v_b_10 <X> T_10_18.sp4_v_t_43
 (6 10)  (498 298)  (498 298)  routing T_10_18.sp4_v_b_10 <X> T_10_18.sp4_v_t_43
 (8 10)  (500 298)  (500 298)  routing T_10_18.sp4_h_r_7 <X> T_10_18.sp4_h_l_42
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (39 11)  (531 299)  (531 299)  LC_5 Logic Functioning bit
 (40 11)  (532 299)  (532 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (48 11)  (540 299)  (540 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (501 300)  (501 300)  routing T_10_18.sp4_v_t_47 <X> T_10_18.sp4_h_r_10
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 300)  (515 300)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (25 12)  (517 300)  (517 300)  routing T_10_18.sp4_h_r_42 <X> T_10_18.lc_trk_g3_2
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (40 12)  (532 300)  (532 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (42 12)  (534 300)  (534 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (47 12)  (539 300)  (539 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (506 301)  (506 301)  routing T_10_18.sp4_h_r_24 <X> T_10_18.lc_trk_g3_0
 (15 13)  (507 301)  (507 301)  routing T_10_18.sp4_h_r_24 <X> T_10_18.lc_trk_g3_0
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp4_h_r_24 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp4_h_r_43 <X> T_10_18.lc_trk_g3_3
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 301)  (515 301)  routing T_10_18.sp4_h_r_42 <X> T_10_18.lc_trk_g3_2
 (24 13)  (516 301)  (516 301)  routing T_10_18.sp4_h_r_42 <X> T_10_18.lc_trk_g3_2
 (25 13)  (517 301)  (517 301)  routing T_10_18.sp4_h_r_42 <X> T_10_18.lc_trk_g3_2
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (525 301)  (525 301)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.input_2_6
 (35 13)  (527 301)  (527 301)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.input_2_6
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (37 13)  (529 301)  (529 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (41 13)  (533 301)  (533 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (0 14)  (492 302)  (492 302)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 302)  (506 302)  routing T_10_18.sp4_v_b_36 <X> T_10_18.lc_trk_g3_4
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (515 302)  (515 302)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g3_7
 (24 14)  (516 302)  (516 302)  routing T_10_18.sp4_v_b_47 <X> T_10_18.lc_trk_g3_7
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (51 14)  (543 302)  (543 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (14 15)  (506 303)  (506 303)  routing T_10_18.sp4_v_b_36 <X> T_10_18.lc_trk_g3_4
 (16 15)  (508 303)  (508 303)  routing T_10_18.sp4_v_b_36 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp4_v_b_38 <X> T_10_18.lc_trk_g3_6
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.input_2_7
 (42 15)  (534 303)  (534 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 289)  (571 289)  routing T_11_18.sp4_r_v_b_33 <X> T_11_18.lc_trk_g0_2
 (26 1)  (572 289)  (572 289)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.input_2_0
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_5 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (554 290)  (554 290)  routing T_11_18.sp4_h_r_1 <X> T_11_18.sp4_h_l_36
 (15 2)  (561 290)  (561 290)  routing T_11_18.sp4_v_b_21 <X> T_11_18.lc_trk_g0_5
 (16 2)  (562 290)  (562 290)  routing T_11_18.sp4_v_b_21 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (50 2)  (596 290)  (596 290)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (597 290)  (597 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (546 291)  (546 291)  routing T_11_18.glb_netwk_5 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 292)  (564 292)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g1_1
 (25 4)  (571 292)  (571 292)  routing T_11_18.bnr_op_2 <X> T_11_18.lc_trk_g1_2
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (41 4)  (587 292)  (587 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.bnr_op_2 <X> T_11_18.lc_trk_g1_2
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_2
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (41 5)  (587 293)  (587 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (551 294)  (551 294)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_h_l_38
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (40 6)  (586 294)  (586 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (4 7)  (550 295)  (550 295)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_h_l_38
 (6 7)  (552 295)  (552 295)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_h_l_38
 (11 7)  (557 295)  (557 295)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_h_l_40
 (13 7)  (559 295)  (559 295)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_h_l_40
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (579 295)  (579 295)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.input_2_3
 (38 7)  (584 295)  (584 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (40 7)  (586 295)  (586 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (12 8)  (558 296)  (558 296)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_h_r_8
 (14 8)  (560 296)  (560 296)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g2_0
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (25 8)  (571 296)  (571 296)  routing T_11_18.bnl_op_2 <X> T_11_18.lc_trk_g2_2
 (26 8)  (572 296)  (572 296)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (577 296)  (577 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 296)  (582 296)  LC_4 Logic Functioning bit
 (37 8)  (583 296)  (583 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (48 8)  (594 296)  (594 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (596 296)  (596 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 297)  (561 297)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_h_l_21 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (564 297)  (564 297)  routing T_11_18.sp4_h_r_41 <X> T_11_18.lc_trk_g2_1
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 297)  (571 297)  routing T_11_18.bnl_op_2 <X> T_11_18.lc_trk_g2_2
 (26 9)  (572 297)  (572 297)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 297)  (573 297)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (40 9)  (586 297)  (586 297)  LC_4 Logic Functioning bit
 (42 9)  (588 297)  (588 297)  LC_4 Logic Functioning bit
 (15 10)  (561 298)  (561 298)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g2_5
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (571 298)  (571 298)  routing T_11_18.sp4_v_b_38 <X> T_11_18.lc_trk_g2_6
 (18 11)  (564 299)  (564 299)  routing T_11_18.sp4_h_l_16 <X> T_11_18.lc_trk_g2_5
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (569 299)  (569 299)  routing T_11_18.sp4_v_b_38 <X> T_11_18.lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.sp4_v_b_38 <X> T_11_18.lc_trk_g2_6
 (14 12)  (560 300)  (560 300)  routing T_11_18.bnl_op_0 <X> T_11_18.lc_trk_g3_0
 (15 12)  (561 300)  (561 300)  routing T_11_18.tnr_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp12_v_b_11 <X> T_11_18.lc_trk_g3_3
 (14 13)  (560 301)  (560 301)  routing T_11_18.bnl_op_0 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.sp4_r_v_b_42 <X> T_11_18.lc_trk_g3_2
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g3_5
 (19 14)  (565 302)  (565 302)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 302)  (569 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7
 (24 14)  (570 302)  (570 302)  routing T_11_18.sp4_v_b_47 <X> T_11_18.lc_trk_g3_7
 (26 14)  (572 302)  (572 302)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 302)  (573 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 302)  (574 302)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 302)  (579 302)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (43 14)  (589 302)  (589 302)  LC_7 Logic Functioning bit
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (564 303)  (564 303)  routing T_11_18.sp4_v_b_37 <X> T_11_18.lc_trk_g3_5
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_7/in_3


LogicTile_12_18

 (9 0)  (609 288)  (609 288)  routing T_12_18.sp4_v_t_36 <X> T_12_18.sp4_h_r_1
 (12 0)  (612 288)  (612 288)  routing T_12_18.sp4_v_b_8 <X> T_12_18.sp4_h_r_2
 (15 0)  (615 288)  (615 288)  routing T_12_18.sp4_v_b_17 <X> T_12_18.lc_trk_g0_1
 (16 0)  (616 288)  (616 288)  routing T_12_18.sp4_v_b_17 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (4 1)  (604 289)  (604 289)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_r_0
 (11 1)  (611 289)  (611 289)  routing T_12_18.sp4_v_b_8 <X> T_12_18.sp4_h_r_2
 (13 1)  (613 289)  (613 289)  routing T_12_18.sp4_v_b_8 <X> T_12_18.sp4_h_r_2
 (15 1)  (615 289)  (615 289)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g0_0
 (16 1)  (616 289)  (616 289)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 290)  (614 290)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.bot_op_7 <X> T_12_18.lc_trk_g0_7
 (0 3)  (600 291)  (600 291)  routing T_12_18.glb_netwk_5 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (14 4)  (614 292)  (614 292)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g1_0
 (15 4)  (615 292)  (615 292)  routing T_12_18.sp12_h_r_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.sp12_h_r_1 <X> T_12_18.lc_trk_g1_1
 (22 4)  (622 292)  (622 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 292)  (624 292)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (25 4)  (625 292)  (625 292)  routing T_12_18.sp4_h_r_10 <X> T_12_18.lc_trk_g1_2
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_h_r_8 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (618 293)  (618 293)  routing T_12_18.sp12_h_r_1 <X> T_12_18.lc_trk_g1_1
 (21 5)  (621 293)  (621 293)  routing T_12_18.top_op_3 <X> T_12_18.lc_trk_g1_3
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_h_r_10 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_h_r_10 <X> T_12_18.lc_trk_g1_2
 (6 6)  (606 294)  (606 294)  routing T_12_18.sp4_h_l_47 <X> T_12_18.sp4_v_t_38
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (25 6)  (625 294)  (625 294)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 295)  (623 295)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.sp4_h_l_11 <X> T_12_18.lc_trk_g1_6
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g2_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 296)  (635 296)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_4
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (18 9)  (618 297)  (618 297)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g2_1
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (633 297)  (633 297)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_4
 (53 9)  (653 297)  (653 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 298)  (641 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (50 10)  (650 298)  (650 298)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g1_3 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (39 11)  (639 299)  (639 299)  LC_5 Logic Functioning bit
 (41 11)  (641 299)  (641 299)  LC_5 Logic Functioning bit
 (53 11)  (653 299)  (653 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (3 13)  (603 301)  (603 301)  routing T_12_18.sp12_h_l_22 <X> T_12_18.sp12_h_r_1
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 301)  (631 301)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (634 301)  (634 301)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.input_2_6
 (36 13)  (636 301)  (636 301)  LC_6 Logic Functioning bit
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (38 13)  (638 301)  (638 301)  LC_6 Logic Functioning bit
 (39 13)  (639 301)  (639 301)  LC_6 Logic Functioning bit
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (6 14)  (606 302)  (606 302)  routing T_12_18.sp4_h_l_41 <X> T_12_18.sp4_v_t_44
 (15 14)  (615 302)  (615 302)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp4_h_r_31 <X> T_12_18.lc_trk_g3_7
 (24 14)  (624 302)  (624 302)  routing T_12_18.sp4_h_r_31 <X> T_12_18.lc_trk_g3_7
 (25 14)  (625 302)  (625 302)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g3_6
 (18 15)  (618 303)  (618 303)  routing T_12_18.tnl_op_5 <X> T_12_18.lc_trk_g3_5
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp4_h_r_31 <X> T_12_18.lc_trk_g3_7
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (623 303)  (623 303)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g3_6
 (24 15)  (624 303)  (624 303)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g3_6
 (25 15)  (625 303)  (625 303)  routing T_12_18.sp4_h_r_46 <X> T_12_18.lc_trk_g3_6


LogicTile_13_18

 (8 0)  (662 288)  (662 288)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_h_r_1
 (9 0)  (663 288)  (663 288)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_h_r_1
 (10 0)  (664 288)  (664 288)  routing T_13_18.sp4_v_b_7 <X> T_13_18.sp4_h_r_1
 (13 0)  (667 288)  (667 288)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_b_2
 (14 0)  (668 288)  (668 288)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 288)  (677 288)  routing T_13_18.sp12_h_r_11 <X> T_13_18.lc_trk_g0_3
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (53 0)  (707 288)  (707 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (10 1)  (664 289)  (664 289)  routing T_13_18.sp4_h_r_8 <X> T_13_18.sp4_v_b_1
 (12 1)  (666 289)  (666 289)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_b_2
 (13 1)  (667 289)  (667 289)  routing T_13_18.sp4_v_t_44 <X> T_13_18.sp4_h_r_2
 (15 1)  (669 289)  (669 289)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.top_op_2 <X> T_13_18.lc_trk_g0_2
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (39 1)  (693 289)  (693 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (670 290)  (670 290)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 290)  (672 290)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g0_5
 (0 3)  (654 291)  (654 291)  routing T_13_18.glb_netwk_5 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (12 3)  (666 291)  (666 291)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_t_39
 (18 3)  (672 291)  (672 291)  routing T_13_18.sp4_v_b_13 <X> T_13_18.lc_trk_g0_5
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_h_r_8 <X> T_13_18.lc_trk_g1_0
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 292)  (672 292)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g1_1
 (25 4)  (679 292)  (679 292)  routing T_13_18.sp4_v_b_2 <X> T_13_18.lc_trk_g1_2
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (15 5)  (669 293)  (669 293)  routing T_13_18.sp4_h_r_8 <X> T_13_18.lc_trk_g1_0
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_h_r_8 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (672 293)  (672 293)  routing T_13_18.sp4_h_l_4 <X> T_13_18.lc_trk_g1_1
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_v_b_2 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.input_2_2
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (11 6)  (665 294)  (665 294)  routing T_13_18.sp4_h_r_11 <X> T_13_18.sp4_v_t_40
 (13 6)  (667 294)  (667 294)  routing T_13_18.sp4_h_r_11 <X> T_13_18.sp4_v_t_40
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.bot_op_7 <X> T_13_18.lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (12 7)  (666 295)  (666 295)  routing T_13_18.sp4_h_r_11 <X> T_13_18.sp4_v_t_40
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (14 8)  (668 296)  (668 296)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g2_0
 (16 8)  (670 296)  (670 296)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g2_1
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (5 9)  (659 297)  (659 297)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_b_6
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (672 297)  (672 297)  routing T_13_18.sp4_v_b_33 <X> T_13_18.lc_trk_g2_1
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 297)  (687 297)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_4
 (34 9)  (688 297)  (688 297)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.input_2_4
 (36 9)  (690 297)  (690 297)  LC_4 Logic Functioning bit
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (40 9)  (694 297)  (694 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (21 10)  (675 298)  (675 298)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 298)  (677 298)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g2_7
 (21 11)  (675 299)  (675 299)  routing T_13_18.sp4_v_t_26 <X> T_13_18.lc_trk_g2_7
 (8 12)  (662 300)  (662 300)  routing T_13_18.sp4_h_l_47 <X> T_13_18.sp4_h_r_10
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 300)  (685 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 300)  (690 300)  LC_6 Logic Functioning bit
 (37 12)  (691 300)  (691 300)  LC_6 Logic Functioning bit
 (38 12)  (692 300)  (692 300)  LC_6 Logic Functioning bit
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (42 12)  (696 300)  (696 300)  LC_6 Logic Functioning bit
 (43 12)  (697 300)  (697 300)  LC_6 Logic Functioning bit
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_46 <X> T_13_18.sp4_v_b_11
 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.sp4_r_v_b_41 <X> T_13_18.lc_trk_g3_1
 (26 13)  (680 301)  (680 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 301)  (682 301)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 301)  (684 301)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 301)  (686 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (690 301)  (690 301)  LC_6 Logic Functioning bit
 (37 13)  (691 301)  (691 301)  LC_6 Logic Functioning bit
 (39 13)  (693 301)  (693 301)  LC_6 Logic Functioning bit
 (42 13)  (696 301)  (696 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.bnl_op_5 <X> T_13_18.lc_trk_g3_5
 (21 14)  (675 302)  (675 302)  routing T_13_18.sp4_h_l_34 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_h_l_34 <X> T_13_18.lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.sp4_h_l_34 <X> T_13_18.lc_trk_g3_7
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (672 303)  (672 303)  routing T_13_18.bnl_op_5 <X> T_13_18.lc_trk_g3_5
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp4_h_l_34 <X> T_13_18.lc_trk_g3_7


LogicTile_14_18

 (8 0)  (716 288)  (716 288)  routing T_14_18.sp4_v_b_7 <X> T_14_18.sp4_h_r_1
 (9 0)  (717 288)  (717 288)  routing T_14_18.sp4_v_b_7 <X> T_14_18.sp4_h_r_1
 (10 0)  (718 288)  (718 288)  routing T_14_18.sp4_v_b_7 <X> T_14_18.sp4_h_r_1
 (15 0)  (723 288)  (723 288)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (16 0)  (724 288)  (724 288)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 288)  (738 288)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_0
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (15 1)  (723 289)  (723 289)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g0_0
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_v_t_5 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (726 289)  (726 289)  routing T_14_18.sp4_h_l_4 <X> T_14_18.lc_trk_g0_1
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_0
 (14 2)  (722 290)  (722 290)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (15 2)  (723 290)  (723 290)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g0_5
 (17 2)  (725 290)  (725 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (15 3)  (723 291)  (723 291)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (726 291)  (726 291)  routing T_14_18.top_op_5 <X> T_14_18.lc_trk_g0_5
 (14 4)  (722 292)  (722 292)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g1_0
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (729 293)  (729 293)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (745 293)  (745 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (51 5)  (759 293)  (759 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (722 294)  (722 294)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp12_h_l_18 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (25 6)  (733 294)  (733 294)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g1_6
 (14 7)  (722 295)  (722 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (15 7)  (723 295)  (723 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (16 7)  (724 295)  (724 295)  routing T_14_18.sp4_h_l_9 <X> T_14_18.lc_trk_g1_4
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (726 295)  (726 295)  routing T_14_18.sp12_h_l_18 <X> T_14_18.lc_trk_g1_5
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.sp4_h_r_14 <X> T_14_18.lc_trk_g1_6
 (9 8)  (717 296)  (717 296)  routing T_14_18.sp4_v_t_42 <X> T_14_18.sp4_h_r_7
 (14 8)  (722 296)  (722 296)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 296)  (731 296)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g2_3
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (21 9)  (729 297)  (729 297)  routing T_14_18.sp4_h_r_27 <X> T_14_18.lc_trk_g2_3
 (8 10)  (716 298)  (716 298)  routing T_14_18.sp4_v_t_42 <X> T_14_18.sp4_h_l_42
 (9 10)  (717 298)  (717 298)  routing T_14_18.sp4_v_t_42 <X> T_14_18.sp4_h_l_42
 (14 10)  (722 298)  (722 298)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (15 10)  (723 298)  (723 298)  routing T_14_18.tnl_op_5 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (25 10)  (733 298)  (733 298)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_5
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (15 11)  (723 299)  (723 299)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (16 11)  (724 299)  (724 299)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (726 299)  (726 299)  routing T_14_18.tnl_op_5 <X> T_14_18.lc_trk_g2_5
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.input_2_5
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (3 12)  (711 300)  (711 300)  routing T_14_18.sp12_v_t_22 <X> T_14_18.sp12_h_r_1
 (25 12)  (733 300)  (733 300)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (40 12)  (748 300)  (748 300)  LC_6 Logic Functioning bit
 (41 12)  (749 300)  (749 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (712 301)  (712 301)  routing T_14_18.sp4_v_t_41 <X> T_14_18.sp4_h_r_9
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp4_h_r_34 <X> T_14_18.lc_trk_g3_2
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g0_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 302)  (735 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (40 14)  (748 302)  (748 302)  LC_7 Logic Functioning bit
 (50 14)  (758 302)  (758 302)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.tnl_op_6 <X> T_14_18.lc_trk_g3_6
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 288)  (787 288)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g0_2
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_0
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 289)  (795 289)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_0
 (47 1)  (809 289)  (809 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_5 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (770 290)  (770 290)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_36
 (9 2)  (771 290)  (771 290)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_36
 (10 2)  (772 290)  (772 290)  routing T_15_18.sp4_v_t_42 <X> T_15_18.sp4_h_l_36
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (47 2)  (809 290)  (809 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_5 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (15 3)  (777 291)  (777 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (45 3)  (807 291)  (807 291)  LC_1 Logic Functioning bit
 (48 3)  (810 291)  (810 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (10 4)  (772 292)  (772 292)  routing T_15_18.sp4_v_t_46 <X> T_15_18.sp4_h_r_4
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 292)  (797 292)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_2
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (45 4)  (807 292)  (807 292)  LC_2 Logic Functioning bit
 (47 4)  (809 292)  (809 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (53 4)  (815 292)  (815 292)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 293)  (795 293)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (45 5)  (807 293)  (807 293)  LC_2 Logic Functioning bit
 (12 6)  (774 294)  (774 294)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_l_40
 (25 6)  (787 294)  (787 294)  routing T_15_18.wire_logic_cluster/lc_6/out <X> T_15_18.lc_trk_g1_6
 (27 6)  (789 294)  (789 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 294)  (790 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (41 7)  (803 295)  (803 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (45 7)  (807 295)  (807 295)  LC_3 Logic Functioning bit
 (48 7)  (810 295)  (810 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g2_1
 (21 8)  (783 296)  (783 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g2_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (46 8)  (808 296)  (808 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (45 9)  (807 297)  (807 297)  LC_4 Logic Functioning bit
 (14 10)  (776 298)  (776 298)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g2_4
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g2_6
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_5
 (40 10)  (802 298)  (802 298)  LC_5 Logic Functioning bit
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g2_6
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 299)  (796 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_5
 (35 11)  (797 299)  (797 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_5
 (51 11)  (813 299)  (813 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (783 300)  (783 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_h_r_35 <X> T_15_18.lc_trk_g3_3
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 300)  (799 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (51 12)  (813 300)  (813 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_l_15 <X> T_15_18.lc_trk_g3_2
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (45 13)  (807 301)  (807 301)  LC_6 Logic Functioning bit
 (52 13)  (814 301)  (814 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 302)  (774 302)  routing T_15_18.sp4_v_t_46 <X> T_15_18.sp4_h_l_46
 (15 14)  (777 302)  (777 302)  routing T_15_18.tnr_op_5 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (0 15)  (762 303)  (762 303)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 303)  (766 303)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_h_l_44
 (11 15)  (773 303)  (773 303)  routing T_15_18.sp4_v_t_46 <X> T_15_18.sp4_h_l_46


LogicTile_16_18

 (21 0)  (837 288)  (837 288)  routing T_16_18.bnr_op_3 <X> T_16_18.lc_trk_g0_3
 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (25 0)  (841 288)  (841 288)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g0_2
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (8 1)  (824 289)  (824 289)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_v_b_1
 (9 1)  (825 289)  (825 289)  routing T_16_18.sp4_h_l_36 <X> T_16_18.sp4_v_b_1
 (13 1)  (829 289)  (829 289)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_r_2
 (21 1)  (837 289)  (837 289)  routing T_16_18.bnr_op_3 <X> T_16_18.lc_trk_g0_3
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g0_2
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_0
 (37 1)  (853 289)  (853 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_5 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 290)  (839 290)  routing T_16_18.sp4_h_r_7 <X> T_16_18.lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.sp4_h_r_7 <X> T_16_18.lc_trk_g0_7
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (50 2)  (866 290)  (866 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_5 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp12_h_r_20 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp12_h_r_20 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (837 291)  (837 291)  routing T_16_18.sp4_h_r_7 <X> T_16_18.lc_trk_g0_7
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (37 3)  (853 291)  (853 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (45 3)  (861 291)  (861 291)  LC_1 Logic Functioning bit
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 292)  (856 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (9 5)  (825 293)  (825 293)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_v_b_4
 (10 5)  (826 293)  (826 293)  routing T_16_18.sp4_v_t_45 <X> T_16_18.sp4_v_b_4
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (5 6)  (821 294)  (821 294)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_38
 (8 6)  (824 294)  (824 294)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_41
 (9 6)  (825 294)  (825 294)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_41
 (10 6)  (826 294)  (826 294)  routing T_16_18.sp4_v_t_47 <X> T_16_18.sp4_h_l_41
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (4 7)  (820 295)  (820 295)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_38
 (6 7)  (822 295)  (822 295)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_l_38
 (15 7)  (831 295)  (831 295)  routing T_16_18.sp4_v_t_9 <X> T_16_18.lc_trk_g1_4
 (16 7)  (832 295)  (832 295)  routing T_16_18.sp4_v_t_9 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 295)  (849 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (34 7)  (850 295)  (850 295)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_3
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (4 8)  (820 296)  (820 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (6 8)  (822 296)  (822 296)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (12 8)  (828 296)  (828 296)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_h_r_8
 (15 8)  (831 296)  (831 296)  routing T_16_18.tnr_op_1 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (841 296)  (841 296)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (821 297)  (821 297)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_6
 (11 9)  (827 297)  (827 297)  routing T_16_18.sp4_v_b_8 <X> T_16_18.sp4_h_r_8
 (14 9)  (830 297)  (830 297)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g2_0
 (15 9)  (831 297)  (831 297)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (14 10)  (830 298)  (830 298)  routing T_16_18.sp4_v_t_17 <X> T_16_18.lc_trk_g2_4
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g2_5
 (25 10)  (841 298)  (841 298)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g2_6
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (40 10)  (856 298)  (856 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (50 10)  (866 298)  (866 298)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (826 299)  (826 299)  routing T_16_18.sp4_h_l_39 <X> T_16_18.sp4_v_t_42
 (13 11)  (829 299)  (829 299)  routing T_16_18.sp4_v_b_3 <X> T_16_18.sp4_h_l_45
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp4_v_t_17 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g2_6
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 299)  (847 299)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (40 11)  (856 299)  (856 299)  LC_5 Logic Functioning bit
 (41 11)  (857 299)  (857 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (4 12)  (820 300)  (820 300)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_9
 (6 12)  (822 300)  (822 300)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_9
 (21 12)  (837 300)  (837 300)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 300)  (856 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (831 301)  (831 301)  routing T_16_18.tnr_op_0 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 301)  (842 301)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (48 13)  (864 301)  (864 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 302)  (816 302)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 302)  (824 302)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_h_l_47
 (11 14)  (827 302)  (827 302)  routing T_16_18.sp4_h_r_5 <X> T_16_18.sp4_v_t_46
 (13 14)  (829 302)  (829 302)  routing T_16_18.sp4_h_r_5 <X> T_16_18.sp4_v_t_46
 (14 14)  (830 302)  (830 302)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g3_4
 (15 14)  (831 302)  (831 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (21 14)  (837 302)  (837 302)  routing T_16_18.rgt_op_7 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.rgt_op_7 <X> T_16_18.lc_trk_g3_7
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (47 14)  (863 302)  (863 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (868 302)  (868 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 303)  (816 303)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (12 15)  (828 303)  (828 303)  routing T_16_18.sp4_h_r_5 <X> T_16_18.sp4_v_t_46
 (15 15)  (831 303)  (831 303)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit
 (45 15)  (861 303)  (861 303)  LC_7 Logic Functioning bit
 (51 15)  (867 303)  (867 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (868 303)  (868 303)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (869 303)  (869 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_18

 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (918 288)  (918 288)  LC_0 Logic Functioning bit
 (4 1)  (878 289)  (878 289)  routing T_17_18.sp4_h_l_41 <X> T_17_18.sp4_h_r_0
 (6 1)  (880 289)  (880 289)  routing T_17_18.sp4_h_l_41 <X> T_17_18.sp4_h_r_0
 (15 1)  (889 289)  (889 289)  routing T_17_18.bot_op_0 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (15 2)  (889 290)  (889 290)  routing T_17_18.bot_op_5 <X> T_17_18.lc_trk_g0_5
 (17 2)  (891 290)  (891 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.bot_op_7 <X> T_17_18.lc_trk_g0_7
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (909 290)  (909 290)  routing T_17_18.lc_trk_g0_5 <X> T_17_18.input_2_1
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (42 2)  (916 290)  (916 290)  LC_1 Logic Functioning bit
 (44 2)  (918 290)  (918 290)  LC_1 Logic Functioning bit
 (46 2)  (920 290)  (920 290)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (879 291)  (879 291)  routing T_17_18.sp4_h_l_37 <X> T_17_18.sp4_v_t_37
 (8 3)  (882 291)  (882 291)  routing T_17_18.sp4_v_b_10 <X> T_17_18.sp4_v_t_36
 (10 3)  (884 291)  (884 291)  routing T_17_18.sp4_v_b_10 <X> T_17_18.sp4_v_t_36
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.bot_op_6 <X> T_17_18.lc_trk_g0_6
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (909 292)  (909 292)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.input_2_2
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (42 4)  (916 292)  (916 292)  LC_2 Logic Functioning bit
 (44 4)  (918 292)  (918 292)  LC_2 Logic Functioning bit
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.bot_op_2 <X> T_17_18.lc_trk_g1_2
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (909 293)  (909 293)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.input_2_2
 (37 5)  (911 293)  (911 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (40 5)  (914 293)  (914 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (5 6)  (879 294)  (879 294)  routing T_17_18.sp4_v_b_3 <X> T_17_18.sp4_h_l_38
 (6 6)  (880 294)  (880 294)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_v_t_38
 (9 6)  (883 294)  (883 294)  routing T_17_18.sp4_v_b_4 <X> T_17_18.sp4_h_l_41
 (11 6)  (885 294)  (885 294)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_t_40
 (13 6)  (887 294)  (887 294)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_t_40
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (909 294)  (909 294)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.input_2_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (41 6)  (915 294)  (915 294)  LC_3 Logic Functioning bit
 (42 6)  (916 294)  (916 294)  LC_3 Logic Functioning bit
 (44 6)  (918 294)  (918 294)  LC_3 Logic Functioning bit
 (12 7)  (886 295)  (886 295)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_t_40
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.input_2_3
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (43 7)  (917 295)  (917 295)  LC_3 Logic Functioning bit
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (44 8)  (918 296)  (918 296)  LC_4 Logic Functioning bit
 (5 9)  (879 297)  (879 297)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_v_b_6
 (40 9)  (914 297)  (914 297)  LC_4 Logic Functioning bit
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (48 9)  (922 297)  (922 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (880 298)  (880 298)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_v_t_43
 (25 10)  (899 298)  (899 298)  routing T_17_18.sp4_v_b_38 <X> T_17_18.lc_trk_g2_6
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (44 10)  (918 298)  (918 298)  LC_5 Logic Functioning bit
 (52 10)  (926 298)  (926 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (880 299)  (880 299)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_43
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 299)  (897 299)  routing T_17_18.sp4_v_b_38 <X> T_17_18.lc_trk_g2_6
 (25 11)  (899 299)  (899 299)  routing T_17_18.sp4_v_b_38 <X> T_17_18.lc_trk_g2_6
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (16 12)  (890 300)  (890 300)  routing T_17_18.sp4_v_t_12 <X> T_17_18.lc_trk_g3_1
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.sp4_v_t_12 <X> T_17_18.lc_trk_g3_1
 (28 12)  (902 300)  (902 300)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (44 12)  (918 300)  (918 300)  LC_6 Logic Functioning bit
 (52 12)  (926 300)  (926 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (12 13)  (886 301)  (886 301)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_v_b_11
 (40 13)  (914 301)  (914 301)  LC_6 Logic Functioning bit
 (41 13)  (915 301)  (915 301)  LC_6 Logic Functioning bit
 (42 13)  (916 301)  (916 301)  LC_6 Logic Functioning bit
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (5 14)  (879 302)  (879 302)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_44
 (28 14)  (902 302)  (902 302)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 302)  (904 302)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (44 14)  (918 302)  (918 302)  LC_7 Logic Functioning bit
 (52 14)  (926 302)  (926 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (4 15)  (878 303)  (878 303)  routing T_17_18.sp4_h_r_6 <X> T_17_18.sp4_h_l_44
 (9 15)  (883 303)  (883 303)  routing T_17_18.sp4_v_b_10 <X> T_17_18.sp4_v_t_47
 (11 15)  (885 303)  (885 303)  routing T_17_18.sp4_h_r_11 <X> T_17_18.sp4_h_l_46
 (14 15)  (888 303)  (888 303)  routing T_17_18.sp4_r_v_b_44 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (914 303)  (914 303)  LC_7 Logic Functioning bit
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (5 0)  (933 288)  (933 288)  routing T_18_18.sp4_h_l_44 <X> T_18_18.sp4_h_r_0
 (8 0)  (936 288)  (936 288)  routing T_18_18.sp4_h_l_36 <X> T_18_18.sp4_h_r_1
 (12 0)  (940 288)  (940 288)  routing T_18_18.sp4_v_b_2 <X> T_18_18.sp4_h_r_2
 (21 0)  (949 288)  (949 288)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g0_3
 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (4 1)  (932 289)  (932 289)  routing T_18_18.sp4_h_l_44 <X> T_18_18.sp4_h_r_0
 (11 1)  (939 289)  (939 289)  routing T_18_18.sp4_v_b_2 <X> T_18_18.sp4_h_r_2
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_5 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (17 2)  (945 290)  (945 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (946 290)  (946 290)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g0_5
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 290)  (962 290)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 290)  (964 290)  LC_1 Logic Functioning bit
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (38 2)  (966 290)  (966 290)  LC_1 Logic Functioning bit
 (41 2)  (969 290)  (969 290)  LC_1 Logic Functioning bit
 (43 2)  (971 290)  (971 290)  LC_1 Logic Functioning bit
 (45 2)  (973 290)  (973 290)  LC_1 Logic Functioning bit
 (0 3)  (928 291)  (928 291)  routing T_18_18.glb_netwk_5 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (28 3)  (956 291)  (956 291)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 291)  (960 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (963 291)  (963 291)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.input_2_1
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (37 3)  (965 291)  (965 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (40 3)  (968 291)  (968 291)  LC_1 Logic Functioning bit
 (42 3)  (970 291)  (970 291)  LC_1 Logic Functioning bit
 (45 3)  (973 291)  (973 291)  LC_1 Logic Functioning bit
 (47 3)  (975 291)  (975 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (936 292)  (936 292)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_4
 (9 4)  (937 292)  (937 292)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_4
 (10 4)  (938 292)  (938 292)  routing T_18_18.sp4_v_b_10 <X> T_18_18.sp4_h_r_4
 (3 5)  (931 293)  (931 293)  routing T_18_18.sp12_h_l_23 <X> T_18_18.sp12_h_r_0
 (4 5)  (932 293)  (932 293)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_h_r_3
 (6 5)  (934 293)  (934 293)  routing T_18_18.sp4_h_l_42 <X> T_18_18.sp4_h_r_3
 (15 6)  (943 294)  (943 294)  routing T_18_18.sp4_v_b_21 <X> T_18_18.lc_trk_g1_5
 (16 6)  (944 294)  (944 294)  routing T_18_18.sp4_v_b_21 <X> T_18_18.lc_trk_g1_5
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (953 294)  (953 294)  routing T_18_18.sp12_h_l_5 <X> T_18_18.lc_trk_g1_6
 (27 6)  (955 294)  (955 294)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 294)  (956 294)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 294)  (961 294)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 294)  (964 294)  LC_3 Logic Functioning bit
 (37 6)  (965 294)  (965 294)  LC_3 Logic Functioning bit
 (38 6)  (966 294)  (966 294)  LC_3 Logic Functioning bit
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (41 6)  (969 294)  (969 294)  LC_3 Logic Functioning bit
 (43 6)  (971 294)  (971 294)  LC_3 Logic Functioning bit
 (46 6)  (974 294)  (974 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (952 295)  (952 295)  routing T_18_18.sp12_h_l_5 <X> T_18_18.lc_trk_g1_6
 (25 7)  (953 295)  (953 295)  routing T_18_18.sp12_h_l_5 <X> T_18_18.lc_trk_g1_6
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (37 7)  (965 295)  (965 295)  LC_3 Logic Functioning bit
 (38 7)  (966 295)  (966 295)  LC_3 Logic Functioning bit
 (39 7)  (967 295)  (967 295)  LC_3 Logic Functioning bit
 (41 7)  (969 295)  (969 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (47 7)  (975 295)  (975 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (15 8)  (943 296)  (943 296)  routing T_18_18.sp4_h_r_41 <X> T_18_18.lc_trk_g2_1
 (16 8)  (944 296)  (944 296)  routing T_18_18.sp4_h_r_41 <X> T_18_18.lc_trk_g2_1
 (17 8)  (945 296)  (945 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 296)  (946 296)  routing T_18_18.sp4_h_r_41 <X> T_18_18.lc_trk_g2_1
 (21 8)  (949 296)  (949 296)  routing T_18_18.sp4_v_t_22 <X> T_18_18.lc_trk_g2_3
 (22 8)  (950 296)  (950 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (951 296)  (951 296)  routing T_18_18.sp4_v_t_22 <X> T_18_18.lc_trk_g2_3
 (26 8)  (954 296)  (954 296)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 296)  (958 296)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g0_5 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (50 8)  (978 296)  (978 296)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (946 297)  (946 297)  routing T_18_18.sp4_h_r_41 <X> T_18_18.lc_trk_g2_1
 (21 9)  (949 297)  (949 297)  routing T_18_18.sp4_v_t_22 <X> T_18_18.lc_trk_g2_3
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 297)  (958 297)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 297)  (964 297)  LC_4 Logic Functioning bit
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (38 9)  (966 297)  (966 297)  LC_4 Logic Functioning bit
 (42 9)  (970 297)  (970 297)  LC_4 Logic Functioning bit
 (15 10)  (943 298)  (943 298)  routing T_18_18.tnr_op_5 <X> T_18_18.lc_trk_g2_5
 (17 10)  (945 298)  (945 298)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 298)  (956 298)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 298)  (961 298)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 298)  (963 298)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (14 11)  (942 299)  (942 299)  routing T_18_18.sp4_r_v_b_36 <X> T_18_18.lc_trk_g2_4
 (17 11)  (945 299)  (945 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 299)  (960 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 299)  (961 299)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.input_2_5
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (40 11)  (968 299)  (968 299)  LC_5 Logic Functioning bit
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 300)  (946 300)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g3_1
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (954 300)  (954 300)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (38 12)  (966 300)  (966 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (50 12)  (978 300)  (978 300)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (980 300)  (980 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (949 301)  (949 301)  routing T_18_18.sp4_r_v_b_43 <X> T_18_18.lc_trk_g3_3
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g2_4 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (0 14)  (928 302)  (928 302)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 302)  (929 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 302)  (943 302)  routing T_18_18.tnr_op_5 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (0 15)  (928 303)  (928 303)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/s_r


LogicTile_19_18

 (5 0)  (987 288)  (987 288)  routing T_19_18.sp4_v_b_6 <X> T_19_18.sp4_h_r_0
 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 288)  (1012 288)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 288)  (1017 288)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.input_2_0
 (40 0)  (1022 288)  (1022 288)  LC_0 Logic Functioning bit
 (4 1)  (986 289)  (986 289)  routing T_19_18.sp4_v_b_6 <X> T_19_18.sp4_h_r_0
 (6 1)  (988 289)  (988 289)  routing T_19_18.sp4_v_b_6 <X> T_19_18.sp4_h_r_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 289)  (1016 289)  routing T_19_18.lc_trk_g1_5 <X> T_19_18.input_2_0
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_5 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (13 2)  (995 290)  (995 290)  routing T_19_18.sp4_h_r_2 <X> T_19_18.sp4_v_t_39
 (14 2)  (996 290)  (996 290)  routing T_19_18.wire_logic_cluster/lc_4/out <X> T_19_18.lc_trk_g0_4
 (27 2)  (1009 290)  (1009 290)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 290)  (1010 290)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 290)  (1022 290)  LC_1 Logic Functioning bit
 (41 2)  (1023 290)  (1023 290)  LC_1 Logic Functioning bit
 (42 2)  (1024 290)  (1024 290)  LC_1 Logic Functioning bit
 (45 2)  (1027 290)  (1027 290)  LC_1 Logic Functioning bit
 (50 2)  (1032 290)  (1032 290)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 291)  (982 291)  routing T_19_18.glb_netwk_5 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (12 3)  (994 291)  (994 291)  routing T_19_18.sp4_h_r_2 <X> T_19_18.sp4_v_t_39
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (1009 291)  (1009 291)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 291)  (1022 291)  LC_1 Logic Functioning bit
 (41 3)  (1023 291)  (1023 291)  LC_1 Logic Functioning bit
 (42 3)  (1024 291)  (1024 291)  LC_1 Logic Functioning bit
 (43 3)  (1025 291)  (1025 291)  LC_1 Logic Functioning bit
 (45 3)  (1027 291)  (1027 291)  LC_1 Logic Functioning bit
 (48 3)  (1030 291)  (1030 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1033 291)  (1033 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (997 292)  (997 292)  routing T_19_18.lft_op_1 <X> T_19_18.lc_trk_g1_1
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 292)  (1000 292)  routing T_19_18.lft_op_1 <X> T_19_18.lc_trk_g1_1
 (21 4)  (1003 292)  (1003 292)  routing T_19_18.lft_op_3 <X> T_19_18.lc_trk_g1_3
 (22 4)  (1004 292)  (1004 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 292)  (1006 292)  routing T_19_18.lft_op_3 <X> T_19_18.lc_trk_g1_3
 (14 5)  (996 293)  (996 293)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g1_0
 (15 5)  (997 293)  (997 293)  routing T_19_18.top_op_0 <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1005 293)  (1005 293)  routing T_19_18.sp12_h_l_17 <X> T_19_18.lc_trk_g1_2
 (25 5)  (1007 293)  (1007 293)  routing T_19_18.sp12_h_l_17 <X> T_19_18.lc_trk_g1_2
 (16 6)  (998 294)  (998 294)  routing T_19_18.sp12_h_r_13 <X> T_19_18.lc_trk_g1_5
 (17 6)  (999 294)  (999 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (1008 294)  (1008 294)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 294)  (1012 294)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 294)  (1016 294)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 294)  (1017 294)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.input_2_3
 (40 6)  (1022 294)  (1022 294)  LC_3 Logic Functioning bit
 (46 6)  (1028 294)  (1028 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (996 295)  (996 295)  routing T_19_18.sp12_h_r_20 <X> T_19_18.lc_trk_g1_4
 (16 7)  (998 295)  (998 295)  routing T_19_18.sp12_h_r_20 <X> T_19_18.lc_trk_g1_4
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 295)  (1014 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 295)  (1015 295)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.input_2_3
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 296)  (1015 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 296)  (1016 296)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 296)  (1018 296)  LC_4 Logic Functioning bit
 (37 8)  (1019 296)  (1019 296)  LC_4 Logic Functioning bit
 (38 8)  (1020 296)  (1020 296)  LC_4 Logic Functioning bit
 (39 8)  (1021 296)  (1021 296)  LC_4 Logic Functioning bit
 (43 8)  (1025 296)  (1025 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (51 8)  (1033 296)  (1033 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (991 297)  (991 297)  routing T_19_18.sp4_v_t_42 <X> T_19_18.sp4_v_b_7
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 297)  (1013 297)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1016 297)  (1016 297)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.input_2_4
 (35 9)  (1017 297)  (1017 297)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.input_2_4
 (36 9)  (1018 297)  (1018 297)  LC_4 Logic Functioning bit
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (38 9)  (1020 297)  (1020 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (42 9)  (1024 297)  (1024 297)  LC_4 Logic Functioning bit
 (45 9)  (1027 297)  (1027 297)  LC_4 Logic Functioning bit
 (47 9)  (1029 297)  (1029 297)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (6 10)  (988 298)  (988 298)  routing T_19_18.sp4_v_b_3 <X> T_19_18.sp4_v_t_43
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.wire_logic_cluster/lc_5/out <X> T_19_18.lc_trk_g2_5
 (25 10)  (1007 298)  (1007 298)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 298)  (1009 298)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (39 10)  (1021 298)  (1021 298)  LC_5 Logic Functioning bit
 (41 10)  (1023 298)  (1023 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (45 10)  (1027 298)  (1027 298)  LC_5 Logic Functioning bit
 (51 10)  (1033 298)  (1033 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (987 299)  (987 299)  routing T_19_18.sp4_v_b_3 <X> T_19_18.sp4_v_t_43
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp4_h_r_46 <X> T_19_18.lc_trk_g2_6
 (28 11)  (1010 299)  (1010 299)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 299)  (1012 299)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 299)  (1013 299)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (38 11)  (1020 299)  (1020 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (45 11)  (1027 299)  (1027 299)  LC_5 Logic Functioning bit
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (45 12)  (1027 300)  (1027 300)  LC_6 Logic Functioning bit
 (51 12)  (1033 300)  (1033 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (990 301)  (990 301)  routing T_19_18.sp4_v_t_42 <X> T_19_18.sp4_v_b_10
 (10 13)  (992 301)  (992 301)  routing T_19_18.sp4_v_t_42 <X> T_19_18.sp4_v_b_10
 (11 13)  (993 301)  (993 301)  routing T_19_18.sp4_h_l_38 <X> T_19_18.sp4_h_r_11
 (13 13)  (995 301)  (995 301)  routing T_19_18.sp4_h_l_38 <X> T_19_18.sp4_h_r_11
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 301)  (1013 301)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 301)  (1018 301)  LC_6 Logic Functioning bit
 (38 13)  (1020 301)  (1020 301)  LC_6 Logic Functioning bit
 (45 13)  (1027 301)  (1027 301)  LC_6 Logic Functioning bit
 (48 13)  (1030 301)  (1030 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 302)  (982 302)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 302)  (983 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 302)  (997 302)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 302)  (1000 302)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.wire_logic_cluster/lc_6/out <X> T_19_18.lc_trk_g3_6
 (26 14)  (1008 302)  (1008 302)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (1023 302)  (1023 302)  LC_7 Logic Functioning bit
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (45 14)  (1027 302)  (1027 302)  LC_7 Logic Functioning bit
 (46 14)  (1028 302)  (1028 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (48 14)  (1030 302)  (1030 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (0 15)  (982 303)  (982 303)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (1000 303)  (1000 303)  routing T_19_18.sp4_h_r_45 <X> T_19_18.lc_trk_g3_5
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g1_3 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (1022 303)  (1022 303)  LC_7 Logic Functioning bit
 (42 15)  (1024 303)  (1024 303)  LC_7 Logic Functioning bit
 (45 15)  (1027 303)  (1027 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (14 0)  (1050 288)  (1050 288)  routing T_20_18.sp4_h_r_8 <X> T_20_18.lc_trk_g0_0
 (21 0)  (1057 288)  (1057 288)  routing T_20_18.bnr_op_3 <X> T_20_18.lc_trk_g0_3
 (22 0)  (1058 288)  (1058 288)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 288)  (1064 288)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 288)  (1070 288)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (1076 288)  (1076 288)  LC_0 Logic Functioning bit
 (48 0)  (1084 288)  (1084 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (11 1)  (1047 289)  (1047 289)  routing T_20_18.sp4_h_l_39 <X> T_20_18.sp4_h_r_2
 (15 1)  (1051 289)  (1051 289)  routing T_20_18.sp4_h_r_8 <X> T_20_18.lc_trk_g0_0
 (16 1)  (1052 289)  (1052 289)  routing T_20_18.sp4_h_r_8 <X> T_20_18.lc_trk_g0_0
 (17 1)  (1053 289)  (1053 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (1057 289)  (1057 289)  routing T_20_18.bnr_op_3 <X> T_20_18.lc_trk_g0_3
 (22 1)  (1058 289)  (1058 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 289)  (1060 289)  routing T_20_18.bot_op_2 <X> T_20_18.lc_trk_g0_2
 (26 1)  (1062 289)  (1062 289)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 289)  (1064 289)  routing T_20_18.lc_trk_g2_6 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 289)  (1068 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1069 289)  (1069 289)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.input_2_0
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_5 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (1052 290)  (1052 290)  routing T_20_18.sp4_v_b_5 <X> T_20_18.lc_trk_g0_5
 (17 2)  (1053 290)  (1053 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1054 290)  (1054 290)  routing T_20_18.sp4_v_b_5 <X> T_20_18.lc_trk_g0_5
 (25 2)  (1061 290)  (1061 290)  routing T_20_18.wire_logic_cluster/lc_6/out <X> T_20_18.lc_trk_g0_6
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g1_1 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 290)  (1073 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (40 2)  (1076 290)  (1076 290)  LC_1 Logic Functioning bit
 (41 2)  (1077 290)  (1077 290)  LC_1 Logic Functioning bit
 (42 2)  (1078 290)  (1078 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (0 3)  (1036 291)  (1036 291)  routing T_20_18.glb_netwk_5 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1062 291)  (1062 291)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (41 3)  (1077 291)  (1077 291)  LC_1 Logic Functioning bit
 (43 3)  (1079 291)  (1079 291)  LC_1 Logic Functioning bit
 (0 4)  (1036 292)  (1036 292)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1051 292)  (1051 292)  routing T_20_18.sp4_v_b_17 <X> T_20_18.lc_trk_g1_1
 (16 4)  (1052 292)  (1052 292)  routing T_20_18.sp4_v_b_17 <X> T_20_18.lc_trk_g1_1
 (17 4)  (1053 292)  (1053 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (1061 292)  (1061 292)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g1_2
 (27 4)  (1063 292)  (1063 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 292)  (1066 292)  routing T_20_18.lc_trk_g1_4 <X> T_20_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (40 4)  (1076 292)  (1076 292)  LC_2 Logic Functioning bit
 (42 4)  (1078 292)  (1078 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (50 4)  (1086 292)  (1086 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 293)  (1037 293)  routing T_20_18.lc_trk_g2_2 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 293)  (1058 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 293)  (1059 293)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g1_2
 (25 5)  (1061 293)  (1061 293)  routing T_20_18.sp4_v_b_10 <X> T_20_18.lc_trk_g1_2
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 293)  (1067 293)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 293)  (1072 293)  LC_2 Logic Functioning bit
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (42 5)  (1078 293)  (1078 293)  LC_2 Logic Functioning bit
 (43 5)  (1079 293)  (1079 293)  LC_2 Logic Functioning bit
 (14 6)  (1050 294)  (1050 294)  routing T_20_18.wire_logic_cluster/lc_4/out <X> T_20_18.lc_trk_g1_4
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (1061 294)  (1061 294)  routing T_20_18.sp4_h_r_14 <X> T_20_18.lc_trk_g1_6
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (40 6)  (1076 294)  (1076 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (45 6)  (1081 294)  (1081 294)  LC_3 Logic Functioning bit
 (50 6)  (1086 294)  (1086 294)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1088 294)  (1088 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (1053 295)  (1053 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.sp4_r_v_b_29 <X> T_20_18.lc_trk_g1_5
 (22 7)  (1058 295)  (1058 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1059 295)  (1059 295)  routing T_20_18.sp4_h_r_14 <X> T_20_18.lc_trk_g1_6
 (24 7)  (1060 295)  (1060 295)  routing T_20_18.sp4_h_r_14 <X> T_20_18.lc_trk_g1_6
 (26 7)  (1062 295)  (1062 295)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (39 7)  (1075 295)  (1075 295)  LC_3 Logic Functioning bit
 (41 7)  (1077 295)  (1077 295)  LC_3 Logic Functioning bit
 (51 7)  (1087 295)  (1087 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (1048 296)  (1048 296)  routing T_20_18.sp4_v_b_2 <X> T_20_18.sp4_h_r_8
 (15 8)  (1051 296)  (1051 296)  routing T_20_18.sp12_v_b_1 <X> T_20_18.lc_trk_g2_1
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1054 296)  (1054 296)  routing T_20_18.sp12_v_b_1 <X> T_20_18.lc_trk_g2_1
 (21 8)  (1057 296)  (1057 296)  routing T_20_18.sp4_v_t_14 <X> T_20_18.lc_trk_g2_3
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1059 296)  (1059 296)  routing T_20_18.sp4_v_t_14 <X> T_20_18.lc_trk_g2_3
 (27 8)  (1063 296)  (1063 296)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 296)  (1065 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 296)  (1067 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 296)  (1068 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 296)  (1069 296)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 296)  (1072 296)  LC_4 Logic Functioning bit
 (38 8)  (1074 296)  (1074 296)  LC_4 Logic Functioning bit
 (41 8)  (1077 296)  (1077 296)  LC_4 Logic Functioning bit
 (43 8)  (1079 296)  (1079 296)  LC_4 Logic Functioning bit
 (11 9)  (1047 297)  (1047 297)  routing T_20_18.sp4_v_b_2 <X> T_20_18.sp4_h_r_8
 (13 9)  (1049 297)  (1049 297)  routing T_20_18.sp4_v_b_2 <X> T_20_18.sp4_h_r_8
 (16 9)  (1052 297)  (1052 297)  routing T_20_18.sp12_v_b_8 <X> T_20_18.lc_trk_g2_0
 (17 9)  (1053 297)  (1053 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (1054 297)  (1054 297)  routing T_20_18.sp12_v_b_1 <X> T_20_18.lc_trk_g2_1
 (22 9)  (1058 297)  (1058 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (1063 297)  (1063 297)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 297)  (1064 297)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 297)  (1065 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 297)  (1066 297)  routing T_20_18.lc_trk_g1_2 <X> T_20_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (1073 297)  (1073 297)  LC_4 Logic Functioning bit
 (39 9)  (1075 297)  (1075 297)  LC_4 Logic Functioning bit
 (41 9)  (1077 297)  (1077 297)  LC_4 Logic Functioning bit
 (43 9)  (1079 297)  (1079 297)  LC_4 Logic Functioning bit
 (16 10)  (1052 298)  (1052 298)  routing T_20_18.sp12_v_t_10 <X> T_20_18.lc_trk_g2_5
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (1057 298)  (1057 298)  routing T_20_18.sp4_v_t_18 <X> T_20_18.lc_trk_g2_7
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1059 298)  (1059 298)  routing T_20_18.sp4_v_t_18 <X> T_20_18.lc_trk_g2_7
 (26 10)  (1062 298)  (1062 298)  routing T_20_18.lc_trk_g0_5 <X> T_20_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 298)  (1064 298)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 298)  (1065 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 298)  (1067 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 298)  (1068 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 298)  (1069 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 298)  (1070 298)  routing T_20_18.lc_trk_g3_5 <X> T_20_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 298)  (1073 298)  LC_5 Logic Functioning bit
 (38 10)  (1074 298)  (1074 298)  LC_5 Logic Functioning bit
 (39 10)  (1075 298)  (1075 298)  LC_5 Logic Functioning bit
 (40 10)  (1076 298)  (1076 298)  LC_5 Logic Functioning bit
 (41 10)  (1077 298)  (1077 298)  LC_5 Logic Functioning bit
 (42 10)  (1078 298)  (1078 298)  LC_5 Logic Functioning bit
 (22 11)  (1058 299)  (1058 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (1059 299)  (1059 299)  routing T_20_18.sp12_v_b_14 <X> T_20_18.lc_trk_g2_6
 (29 11)  (1065 299)  (1065 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 299)  (1068 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1069 299)  (1069 299)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.input_2_5
 (35 11)  (1071 299)  (1071 299)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.input_2_5
 (36 11)  (1072 299)  (1072 299)  LC_5 Logic Functioning bit
 (38 11)  (1074 299)  (1074 299)  LC_5 Logic Functioning bit
 (39 11)  (1075 299)  (1075 299)  LC_5 Logic Functioning bit
 (40 11)  (1076 299)  (1076 299)  LC_5 Logic Functioning bit
 (41 11)  (1077 299)  (1077 299)  LC_5 Logic Functioning bit
 (42 11)  (1078 299)  (1078 299)  LC_5 Logic Functioning bit
 (5 12)  (1041 300)  (1041 300)  routing T_20_18.sp4_v_b_9 <X> T_20_18.sp4_h_r_9
 (8 12)  (1044 300)  (1044 300)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_h_r_10
 (9 12)  (1045 300)  (1045 300)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_h_r_10
 (10 12)  (1046 300)  (1046 300)  routing T_20_18.sp4_v_b_4 <X> T_20_18.sp4_h_r_10
 (16 12)  (1052 300)  (1052 300)  routing T_20_18.sp4_v_t_12 <X> T_20_18.lc_trk_g3_1
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1054 300)  (1054 300)  routing T_20_18.sp4_v_t_12 <X> T_20_18.lc_trk_g3_1
 (26 12)  (1062 300)  (1062 300)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 300)  (1064 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 300)  (1066 300)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 300)  (1070 300)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (6 13)  (1042 301)  (1042 301)  routing T_20_18.sp4_v_b_9 <X> T_20_18.sp4_h_r_9
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 301)  (1066 301)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 301)  (1067 301)  routing T_20_18.lc_trk_g3_6 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (39 13)  (1075 301)  (1075 301)  LC_6 Logic Functioning bit
 (41 13)  (1077 301)  (1077 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit
 (16 14)  (1052 302)  (1052 302)  routing T_20_18.sp12_v_t_10 <X> T_20_18.lc_trk_g3_5
 (17 14)  (1053 302)  (1053 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (19 14)  (1055 302)  (1055 302)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (29 14)  (1065 302)  (1065 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 302)  (1068 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 302)  (1071 302)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.input_2_7
 (40 14)  (1076 302)  (1076 302)  LC_7 Logic Functioning bit
 (41 14)  (1077 302)  (1077 302)  LC_7 Logic Functioning bit
 (42 14)  (1078 302)  (1078 302)  LC_7 Logic Functioning bit
 (43 14)  (1079 302)  (1079 302)  LC_7 Logic Functioning bit
 (45 14)  (1081 302)  (1081 302)  LC_7 Logic Functioning bit
 (47 14)  (1083 302)  (1083 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (1087 302)  (1087 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (11 15)  (1047 303)  (1047 303)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_h_l_46
 (22 15)  (1058 303)  (1058 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1061 303)  (1061 303)  routing T_20_18.sp4_r_v_b_46 <X> T_20_18.lc_trk_g3_6
 (26 15)  (1062 303)  (1062 303)  routing T_20_18.lc_trk_g0_3 <X> T_20_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 303)  (1065 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 303)  (1067 303)  routing T_20_18.lc_trk_g0_2 <X> T_20_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 303)  (1068 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 303)  (1070 303)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.input_2_7
 (35 15)  (1071 303)  (1071 303)  routing T_20_18.lc_trk_g1_6 <X> T_20_18.input_2_7
 (41 15)  (1077 303)  (1077 303)  LC_7 Logic Functioning bit
 (42 15)  (1078 303)  (1078 303)  LC_7 Logic Functioning bit
 (43 15)  (1079 303)  (1079 303)  LC_7 Logic Functioning bit


LogicTile_21_18

 (12 0)  (1102 288)  (1102 288)  routing T_21_18.sp4_v_b_2 <X> T_21_18.sp4_h_r_2
 (11 1)  (1101 289)  (1101 289)  routing T_21_18.sp4_v_b_2 <X> T_21_18.sp4_h_r_2
 (15 2)  (1105 290)  (1105 290)  routing T_21_18.lft_op_5 <X> T_21_18.lc_trk_g0_5
 (17 2)  (1107 290)  (1107 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 290)  (1108 290)  routing T_21_18.lft_op_5 <X> T_21_18.lc_trk_g0_5
 (21 2)  (1111 290)  (1111 290)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g0_7
 (22 2)  (1112 290)  (1112 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1113 290)  (1113 290)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g0_7
 (24 2)  (1114 290)  (1114 290)  routing T_21_18.sp4_h_l_2 <X> T_21_18.lc_trk_g0_7
 (26 2)  (1116 290)  (1116 290)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 290)  (1120 290)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 290)  (1121 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 290)  (1123 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 290)  (1124 290)  routing T_21_18.lc_trk_g3_5 <X> T_21_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (1130 290)  (1130 290)  LC_1 Logic Functioning bit
 (22 3)  (1112 291)  (1112 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (1113 291)  (1113 291)  routing T_21_18.sp12_h_l_21 <X> T_21_18.lc_trk_g0_6
 (25 3)  (1115 291)  (1115 291)  routing T_21_18.sp12_h_l_21 <X> T_21_18.lc_trk_g0_6
 (26 3)  (1116 291)  (1116 291)  routing T_21_18.lc_trk_g0_7 <X> T_21_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 291)  (1120 291)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 291)  (1122 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1124 291)  (1124 291)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.input_2_1
 (35 3)  (1125 291)  (1125 291)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.input_2_1
 (5 4)  (1095 292)  (1095 292)  routing T_21_18.sp4_h_l_37 <X> T_21_18.sp4_h_r_3
 (17 4)  (1107 292)  (1107 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1108 292)  (1108 292)  routing T_21_18.wire_logic_cluster/lc_1/out <X> T_21_18.lc_trk_g1_1
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp4_h_r_3 <X> T_21_18.lc_trk_g1_3
 (24 4)  (1114 292)  (1114 292)  routing T_21_18.sp4_h_r_3 <X> T_21_18.lc_trk_g1_3
 (26 4)  (1116 292)  (1116 292)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 292)  (1118 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 292)  (1120 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 292)  (1124 292)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 292)  (1125 292)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_2
 (4 5)  (1094 293)  (1094 293)  routing T_21_18.sp4_h_l_37 <X> T_21_18.sp4_h_r_3
 (21 5)  (1111 293)  (1111 293)  routing T_21_18.sp4_h_r_3 <X> T_21_18.lc_trk_g1_3
 (22 5)  (1112 293)  (1112 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 293)  (1115 293)  routing T_21_18.sp4_r_v_b_26 <X> T_21_18.lc_trk_g1_2
 (26 5)  (1116 293)  (1116 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 293)  (1118 293)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 293)  (1121 293)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 293)  (1122 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1125 293)  (1125 293)  routing T_21_18.lc_trk_g0_6 <X> T_21_18.input_2_2
 (41 5)  (1131 293)  (1131 293)  LC_2 Logic Functioning bit
 (2 6)  (1092 294)  (1092 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.sp12_h_l_4 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1114 294)  (1114 294)  routing T_21_18.sp12_h_l_4 <X> T_21_18.lc_trk_g1_7
 (26 6)  (1116 294)  (1116 294)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 294)  (1117 294)  routing T_21_18.lc_trk_g1_1 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 294)  (1124 294)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (37 6)  (1127 294)  (1127 294)  LC_3 Logic Functioning bit
 (38 6)  (1128 294)  (1128 294)  LC_3 Logic Functioning bit
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (42 6)  (1132 294)  (1132 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (46 6)  (1136 294)  (1136 294)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (1140 294)  (1140 294)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (1100 295)  (1100 295)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_v_t_41
 (18 7)  (1108 295)  (1108 295)  routing T_21_18.sp4_r_v_b_29 <X> T_21_18.lc_trk_g1_5
 (21 7)  (1111 295)  (1111 295)  routing T_21_18.sp12_h_l_4 <X> T_21_18.lc_trk_g1_7
 (26 7)  (1116 295)  (1116 295)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 295)  (1118 295)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 295)  (1121 295)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 295)  (1126 295)  LC_3 Logic Functioning bit
 (37 7)  (1127 295)  (1127 295)  LC_3 Logic Functioning bit
 (38 7)  (1128 295)  (1128 295)  LC_3 Logic Functioning bit
 (39 7)  (1129 295)  (1129 295)  LC_3 Logic Functioning bit
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (42 7)  (1132 295)  (1132 295)  LC_3 Logic Functioning bit
 (43 7)  (1133 295)  (1133 295)  LC_3 Logic Functioning bit
 (22 8)  (1112 296)  (1112 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 296)  (1120 296)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 296)  (1124 296)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 296)  (1125 296)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.input_2_4
 (36 8)  (1126 296)  (1126 296)  LC_4 Logic Functioning bit
 (37 8)  (1127 296)  (1127 296)  LC_4 Logic Functioning bit
 (39 8)  (1129 296)  (1129 296)  LC_4 Logic Functioning bit
 (42 8)  (1132 296)  (1132 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (14 9)  (1104 297)  (1104 297)  routing T_21_18.sp4_h_r_24 <X> T_21_18.lc_trk_g2_0
 (15 9)  (1105 297)  (1105 297)  routing T_21_18.sp4_h_r_24 <X> T_21_18.lc_trk_g2_0
 (16 9)  (1106 297)  (1106 297)  routing T_21_18.sp4_h_r_24 <X> T_21_18.lc_trk_g2_0
 (17 9)  (1107 297)  (1107 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (1111 297)  (1111 297)  routing T_21_18.sp4_r_v_b_35 <X> T_21_18.lc_trk_g2_3
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 297)  (1117 297)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 297)  (1120 297)  routing T_21_18.lc_trk_g2_7 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 297)  (1121 297)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 297)  (1122 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1124 297)  (1124 297)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.input_2_4
 (36 9)  (1126 297)  (1126 297)  LC_4 Logic Functioning bit
 (37 9)  (1127 297)  (1127 297)  LC_4 Logic Functioning bit
 (38 9)  (1128 297)  (1128 297)  LC_4 Logic Functioning bit
 (39 9)  (1129 297)  (1129 297)  LC_4 Logic Functioning bit
 (42 9)  (1132 297)  (1132 297)  LC_4 Logic Functioning bit
 (43 9)  (1133 297)  (1133 297)  LC_4 Logic Functioning bit
 (21 10)  (1111 298)  (1111 298)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g2_7
 (22 10)  (1112 298)  (1112 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1113 298)  (1113 298)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g2_7
 (24 10)  (1114 298)  (1114 298)  routing T_21_18.sp4_h_r_39 <X> T_21_18.lc_trk_g2_7
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (26 10)  (1116 298)  (1116 298)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 298)  (1117 298)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 298)  (1118 298)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 298)  (1120 298)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 298)  (1121 298)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 298)  (1124 298)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 298)  (1126 298)  LC_5 Logic Functioning bit
 (41 10)  (1131 298)  (1131 298)  LC_5 Logic Functioning bit
 (43 10)  (1133 298)  (1133 298)  LC_5 Logic Functioning bit
 (50 10)  (1140 298)  (1140 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1141 298)  (1141 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 299)  (1113 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (24 11)  (1114 299)  (1114 299)  routing T_21_18.sp4_h_r_38 <X> T_21_18.lc_trk_g2_6
 (27 11)  (1117 299)  (1117 299)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 299)  (1118 299)  routing T_21_18.lc_trk_g3_4 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 299)  (1120 299)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 299)  (1121 299)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (1127 299)  (1127 299)  LC_5 Logic Functioning bit
 (42 11)  (1132 299)  (1132 299)  LC_5 Logic Functioning bit
 (48 11)  (1138 299)  (1138 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (1142 299)  (1142 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (1143 299)  (1143 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (28 12)  (1118 300)  (1118 300)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 300)  (1121 300)  routing T_21_18.lc_trk_g0_5 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (1128 300)  (1128 300)  LC_6 Logic Functioning bit
 (40 12)  (1130 300)  (1130 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (27 13)  (1117 301)  (1117 301)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 301)  (1118 301)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 301)  (1120 301)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 301)  (1122 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (1123 301)  (1123 301)  routing T_21_18.lc_trk_g2_0 <X> T_21_18.input_2_6
 (37 13)  (1127 301)  (1127 301)  LC_6 Logic Functioning bit
 (39 13)  (1129 301)  (1129 301)  LC_6 Logic Functioning bit
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (43 13)  (1133 301)  (1133 301)  LC_6 Logic Functioning bit
 (15 14)  (1105 302)  (1105 302)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g3_5
 (16 14)  (1106 302)  (1106 302)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g3_5
 (17 14)  (1107 302)  (1107 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1108 302)  (1108 302)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g3_5
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 302)  (1113 302)  routing T_21_18.sp4_v_b_47 <X> T_21_18.lc_trk_g3_7
 (24 14)  (1114 302)  (1114 302)  routing T_21_18.sp4_v_b_47 <X> T_21_18.lc_trk_g3_7
 (25 14)  (1115 302)  (1115 302)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g3_6
 (15 15)  (1105 303)  (1105 303)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g3_4
 (16 15)  (1106 303)  (1106 303)  routing T_21_18.sp4_v_t_33 <X> T_21_18.lc_trk_g3_4
 (17 15)  (1107 303)  (1107 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 303)  (1113 303)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g3_6
 (24 15)  (1114 303)  (1114 303)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g3_6
 (25 15)  (1115 303)  (1115 303)  routing T_21_18.sp4_h_r_46 <X> T_21_18.lc_trk_g3_6


LogicTile_22_18

 (14 0)  (1158 288)  (1158 288)  routing T_22_18.bnr_op_0 <X> T_22_18.lc_trk_g0_0
 (27 0)  (1171 288)  (1171 288)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 288)  (1172 288)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 288)  (1173 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 288)  (1174 288)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 288)  (1176 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 288)  (1177 288)  routing T_22_18.lc_trk_g2_1 <X> T_22_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 288)  (1179 288)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.input_2_0
 (40 0)  (1184 288)  (1184 288)  LC_0 Logic Functioning bit
 (14 1)  (1158 289)  (1158 289)  routing T_22_18.bnr_op_0 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (29 1)  (1173 289)  (1173 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 289)  (1174 289)  routing T_22_18.lc_trk_g3_6 <X> T_22_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 289)  (1176 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1177 289)  (1177 289)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.input_2_0
 (48 1)  (1192 289)  (1192 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_5 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 290)  (1171 290)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 290)  (1172 290)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 290)  (1174 290)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 290)  (1181 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (40 2)  (1184 290)  (1184 290)  LC_1 Logic Functioning bit
 (42 2)  (1186 290)  (1186 290)  LC_1 Logic Functioning bit
 (0 3)  (1144 291)  (1144 291)  routing T_22_18.glb_netwk_5 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (26 3)  (1170 291)  (1170 291)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 291)  (1171 291)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 291)  (1172 291)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 291)  (1173 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 291)  (1174 291)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (37 3)  (1181 291)  (1181 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (39 3)  (1183 291)  (1183 291)  LC_1 Logic Functioning bit
 (40 3)  (1184 291)  (1184 291)  LC_1 Logic Functioning bit
 (42 3)  (1186 291)  (1186 291)  LC_1 Logic Functioning bit
 (0 4)  (1144 292)  (1144 292)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 292)  (1145 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1149 292)  (1149 292)  routing T_22_18.sp4_v_b_9 <X> T_22_18.sp4_h_r_3
 (8 4)  (1152 292)  (1152 292)  routing T_22_18.sp4_h_l_41 <X> T_22_18.sp4_h_r_4
 (15 4)  (1159 292)  (1159 292)  routing T_22_18.sp4_v_b_17 <X> T_22_18.lc_trk_g1_1
 (16 4)  (1160 292)  (1160 292)  routing T_22_18.sp4_v_b_17 <X> T_22_18.lc_trk_g1_1
 (17 4)  (1161 292)  (1161 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (1171 292)  (1171 292)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 292)  (1174 292)  routing T_22_18.lc_trk_g1_4 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 292)  (1177 292)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (37 4)  (1181 292)  (1181 292)  LC_2 Logic Functioning bit
 (39 4)  (1183 292)  (1183 292)  LC_2 Logic Functioning bit
 (42 4)  (1186 292)  (1186 292)  LC_2 Logic Functioning bit
 (43 4)  (1187 292)  (1187 292)  LC_2 Logic Functioning bit
 (50 4)  (1194 292)  (1194 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1144 293)  (1144 293)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 293)  (1145 293)  routing T_22_18.lc_trk_g3_3 <X> T_22_18.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 293)  (1148 293)  routing T_22_18.sp4_v_b_9 <X> T_22_18.sp4_h_r_3
 (6 5)  (1150 293)  (1150 293)  routing T_22_18.sp4_v_b_9 <X> T_22_18.sp4_h_r_3
 (27 5)  (1171 293)  (1171 293)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 293)  (1175 293)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 293)  (1180 293)  LC_2 Logic Functioning bit
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (42 5)  (1186 293)  (1186 293)  LC_2 Logic Functioning bit
 (43 5)  (1187 293)  (1187 293)  LC_2 Logic Functioning bit
 (14 6)  (1158 294)  (1158 294)  routing T_22_18.wire_logic_cluster/lc_4/out <X> T_22_18.lc_trk_g1_4
 (21 6)  (1165 294)  (1165 294)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g1_7
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1167 294)  (1167 294)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g1_7
 (24 6)  (1168 294)  (1168 294)  routing T_22_18.sp4_h_l_2 <X> T_22_18.lc_trk_g1_7
 (25 6)  (1169 294)  (1169 294)  routing T_22_18.lft_op_6 <X> T_22_18.lc_trk_g1_6
 (27 6)  (1171 294)  (1171 294)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 294)  (1172 294)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 294)  (1174 294)  routing T_22_18.lc_trk_g3_5 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (38 6)  (1182 294)  (1182 294)  LC_3 Logic Functioning bit
 (39 6)  (1183 294)  (1183 294)  LC_3 Logic Functioning bit
 (41 6)  (1185 294)  (1185 294)  LC_3 Logic Functioning bit
 (45 6)  (1189 294)  (1189 294)  LC_3 Logic Functioning bit
 (47 6)  (1191 294)  (1191 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1194 294)  (1194 294)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1195 294)  (1195 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (1161 295)  (1161 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1166 295)  (1166 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1168 295)  (1168 295)  routing T_22_18.lft_op_6 <X> T_22_18.lc_trk_g1_6
 (26 7)  (1170 295)  (1170 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 295)  (1172 295)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (38 7)  (1182 295)  (1182 295)  LC_3 Logic Functioning bit
 (39 7)  (1183 295)  (1183 295)  LC_3 Logic Functioning bit
 (40 7)  (1184 295)  (1184 295)  LC_3 Logic Functioning bit
 (41 7)  (1185 295)  (1185 295)  LC_3 Logic Functioning bit
 (15 8)  (1159 296)  (1159 296)  routing T_22_18.sp4_h_r_33 <X> T_22_18.lc_trk_g2_1
 (16 8)  (1160 296)  (1160 296)  routing T_22_18.sp4_h_r_33 <X> T_22_18.lc_trk_g2_1
 (17 8)  (1161 296)  (1161 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 296)  (1162 296)  routing T_22_18.sp4_h_r_33 <X> T_22_18.lc_trk_g2_1
 (21 8)  (1165 296)  (1165 296)  routing T_22_18.bnl_op_3 <X> T_22_18.lc_trk_g2_3
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1169 296)  (1169 296)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g2_2
 (26 8)  (1170 296)  (1170 296)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 296)  (1171 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 296)  (1172 296)  routing T_22_18.lc_trk_g3_0 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 296)  (1175 296)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (38 8)  (1182 296)  (1182 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (21 9)  (1165 297)  (1165 297)  routing T_22_18.bnl_op_3 <X> T_22_18.lc_trk_g2_3
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 297)  (1167 297)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g2_2
 (25 9)  (1169 297)  (1169 297)  routing T_22_18.sp4_v_t_23 <X> T_22_18.lc_trk_g2_2
 (26 9)  (1170 297)  (1170 297)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 297)  (1171 297)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 297)  (1181 297)  LC_4 Logic Functioning bit
 (39 9)  (1183 297)  (1183 297)  LC_4 Logic Functioning bit
 (41 9)  (1185 297)  (1185 297)  LC_4 Logic Functioning bit
 (43 9)  (1187 297)  (1187 297)  LC_4 Logic Functioning bit
 (2 10)  (1146 298)  (1146 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (14 10)  (1158 298)  (1158 298)  routing T_22_18.sp4_v_b_36 <X> T_22_18.lc_trk_g2_4
 (16 10)  (1160 298)  (1160 298)  routing T_22_18.sp12_v_t_10 <X> T_22_18.lc_trk_g2_5
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 10)  (1170 298)  (1170 298)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 298)  (1175 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 298)  (1177 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 298)  (1178 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 298)  (1181 298)  LC_5 Logic Functioning bit
 (38 10)  (1182 298)  (1182 298)  LC_5 Logic Functioning bit
 (39 10)  (1183 298)  (1183 298)  LC_5 Logic Functioning bit
 (40 10)  (1184 298)  (1184 298)  LC_5 Logic Functioning bit
 (41 10)  (1185 298)  (1185 298)  LC_5 Logic Functioning bit
 (42 10)  (1186 298)  (1186 298)  LC_5 Logic Functioning bit
 (43 10)  (1187 298)  (1187 298)  LC_5 Logic Functioning bit
 (14 11)  (1158 299)  (1158 299)  routing T_22_18.sp4_v_b_36 <X> T_22_18.lc_trk_g2_4
 (16 11)  (1160 299)  (1160 299)  routing T_22_18.sp4_v_b_36 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (1172 299)  (1172 299)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 299)  (1174 299)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 299)  (1175 299)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 299)  (1176 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1177 299)  (1177 299)  routing T_22_18.lc_trk_g2_1 <X> T_22_18.input_2_5
 (39 11)  (1183 299)  (1183 299)  LC_5 Logic Functioning bit
 (40 11)  (1184 299)  (1184 299)  LC_5 Logic Functioning bit
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (42 11)  (1186 299)  (1186 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit
 (14 12)  (1158 300)  (1158 300)  routing T_22_18.sp4_v_b_24 <X> T_22_18.lc_trk_g3_0
 (22 12)  (1166 300)  (1166 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1167 300)  (1167 300)  routing T_22_18.sp4_v_t_30 <X> T_22_18.lc_trk_g3_3
 (24 12)  (1168 300)  (1168 300)  routing T_22_18.sp4_v_t_30 <X> T_22_18.lc_trk_g3_3
 (25 12)  (1169 300)  (1169 300)  routing T_22_18.sp4_h_r_34 <X> T_22_18.lc_trk_g3_2
 (27 12)  (1171 300)  (1171 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 300)  (1174 300)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 300)  (1177 300)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (39 12)  (1183 300)  (1183 300)  LC_6 Logic Functioning bit
 (45 12)  (1189 300)  (1189 300)  LC_6 Logic Functioning bit
 (47 12)  (1191 300)  (1191 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1194 300)  (1194 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1195 300)  (1195 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (1148 301)  (1148 301)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_h_r_9
 (6 13)  (1150 301)  (1150 301)  routing T_22_18.sp4_h_l_36 <X> T_22_18.sp4_h_r_9
 (16 13)  (1160 301)  (1160 301)  routing T_22_18.sp4_v_b_24 <X> T_22_18.lc_trk_g3_0
 (17 13)  (1161 301)  (1161 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1166 301)  (1166 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 301)  (1167 301)  routing T_22_18.sp4_h_r_34 <X> T_22_18.lc_trk_g3_2
 (24 13)  (1168 301)  (1168 301)  routing T_22_18.sp4_h_r_34 <X> T_22_18.lc_trk_g3_2
 (27 13)  (1171 301)  (1171 301)  routing T_22_18.lc_trk_g1_1 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 301)  (1174 301)  routing T_22_18.lc_trk_g1_6 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 301)  (1175 301)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1181 301)  (1181 301)  LC_6 Logic Functioning bit
 (38 13)  (1182 301)  (1182 301)  LC_6 Logic Functioning bit
 (39 13)  (1183 301)  (1183 301)  LC_6 Logic Functioning bit
 (40 13)  (1184 301)  (1184 301)  LC_6 Logic Functioning bit
 (41 13)  (1185 301)  (1185 301)  LC_6 Logic Functioning bit
 (42 13)  (1186 301)  (1186 301)  LC_6 Logic Functioning bit
 (43 13)  (1187 301)  (1187 301)  LC_6 Logic Functioning bit
 (15 14)  (1159 302)  (1159 302)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g3_5
 (17 14)  (1161 302)  (1161 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1162 302)  (1162 302)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g3_5
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (18 15)  (1162 303)  (1162 303)  routing T_22_18.sp12_v_t_2 <X> T_22_18.lc_trk_g3_5
 (22 15)  (1166 303)  (1166 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_23_18

 (4 7)  (1202 295)  (1202 295)  routing T_23_18.sp4_v_b_10 <X> T_23_18.sp4_h_l_38
 (10 7)  (1208 295)  (1208 295)  routing T_23_18.sp4_h_l_46 <X> T_23_18.sp4_v_t_41
 (8 15)  (1206 303)  (1206 303)  routing T_23_18.sp4_h_r_10 <X> T_23_18.sp4_v_t_47
 (9 15)  (1207 303)  (1207 303)  routing T_23_18.sp4_h_r_10 <X> T_23_18.sp4_v_t_47


LogicTile_24_18

 (4 0)  (1256 288)  (1256 288)  routing T_24_18.sp4_h_l_43 <X> T_24_18.sp4_v_b_0
 (6 0)  (1258 288)  (1258 288)  routing T_24_18.sp4_h_l_43 <X> T_24_18.sp4_v_b_0
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 288)  (1286 288)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 288)  (1287 288)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.input_2_0
 (37 0)  (1289 288)  (1289 288)  LC_0 Logic Functioning bit
 (38 0)  (1290 288)  (1290 288)  LC_0 Logic Functioning bit
 (39 0)  (1291 288)  (1291 288)  LC_0 Logic Functioning bit
 (53 0)  (1305 288)  (1305 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (1257 289)  (1257 289)  routing T_24_18.sp4_h_l_43 <X> T_24_18.sp4_v_b_0
 (9 1)  (1261 289)  (1261 289)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_v_b_1
 (10 1)  (1262 289)  (1262 289)  routing T_24_18.sp4_v_t_40 <X> T_24_18.sp4_v_b_1
 (26 1)  (1278 289)  (1278 289)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 289)  (1279 289)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 289)  (1280 289)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 289)  (1283 289)  routing T_24_18.lc_trk_g1_2 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 289)  (1284 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1288 289)  (1288 289)  LC_0 Logic Functioning bit
 (38 1)  (1290 289)  (1290 289)  LC_0 Logic Functioning bit
 (39 1)  (1291 289)  (1291 289)  LC_0 Logic Functioning bit
 (29 2)  (1281 290)  (1281 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 290)  (1282 290)  routing T_24_18.lc_trk_g0_4 <X> T_24_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 290)  (1284 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 290)  (1285 290)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 290)  (1286 290)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (1293 290)  (1293 290)  LC_1 Logic Functioning bit
 (43 2)  (1295 290)  (1295 290)  LC_1 Logic Functioning bit
 (14 3)  (1266 291)  (1266 291)  routing T_24_18.sp4_h_r_4 <X> T_24_18.lc_trk_g0_4
 (15 3)  (1267 291)  (1267 291)  routing T_24_18.sp4_h_r_4 <X> T_24_18.lc_trk_g0_4
 (16 3)  (1268 291)  (1268 291)  routing T_24_18.sp4_h_r_4 <X> T_24_18.lc_trk_g0_4
 (17 3)  (1269 291)  (1269 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1274 291)  (1274 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1275 291)  (1275 291)  routing T_24_18.sp4_v_b_22 <X> T_24_18.lc_trk_g0_6
 (24 3)  (1276 291)  (1276 291)  routing T_24_18.sp4_v_b_22 <X> T_24_18.lc_trk_g0_6
 (27 3)  (1279 291)  (1279 291)  routing T_24_18.lc_trk_g1_0 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 291)  (1281 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 291)  (1283 291)  routing T_24_18.lc_trk_g3_3 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 291)  (1289 291)  LC_1 Logic Functioning bit
 (39 3)  (1291 291)  (1291 291)  LC_1 Logic Functioning bit
 (40 3)  (1292 291)  (1292 291)  LC_1 Logic Functioning bit
 (42 3)  (1294 291)  (1294 291)  LC_1 Logic Functioning bit
 (53 3)  (1305 291)  (1305 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (9 4)  (1261 292)  (1261 292)  routing T_24_18.sp4_v_t_41 <X> T_24_18.sp4_h_r_4
 (16 5)  (1268 293)  (1268 293)  routing T_24_18.sp12_h_r_8 <X> T_24_18.lc_trk_g1_0
 (17 5)  (1269 293)  (1269 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (1274 293)  (1274 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1275 293)  (1275 293)  routing T_24_18.sp12_h_l_17 <X> T_24_18.lc_trk_g1_2
 (25 5)  (1277 293)  (1277 293)  routing T_24_18.sp12_h_l_17 <X> T_24_18.lc_trk_g1_2
 (16 6)  (1268 294)  (1268 294)  routing T_24_18.sp12_h_l_18 <X> T_24_18.lc_trk_g1_5
 (17 6)  (1269 294)  (1269 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (18 7)  (1270 295)  (1270 295)  routing T_24_18.sp12_h_l_18 <X> T_24_18.lc_trk_g1_5
 (22 8)  (1274 296)  (1274 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1275 296)  (1275 296)  routing T_24_18.sp4_h_r_27 <X> T_24_18.lc_trk_g2_3
 (24 8)  (1276 296)  (1276 296)  routing T_24_18.sp4_h_r_27 <X> T_24_18.lc_trk_g2_3
 (21 9)  (1273 297)  (1273 297)  routing T_24_18.sp4_h_r_27 <X> T_24_18.lc_trk_g2_3
 (27 10)  (1279 298)  (1279 298)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 298)  (1281 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 298)  (1282 298)  routing T_24_18.lc_trk_g1_5 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 298)  (1283 298)  routing T_24_18.lc_trk_g0_6 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 298)  (1284 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 298)  (1287 298)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.input_2_5
 (36 10)  (1288 298)  (1288 298)  LC_5 Logic Functioning bit
 (37 10)  (1289 298)  (1289 298)  LC_5 Logic Functioning bit
 (38 10)  (1290 298)  (1290 298)  LC_5 Logic Functioning bit
 (41 10)  (1293 298)  (1293 298)  LC_5 Logic Functioning bit
 (42 10)  (1294 298)  (1294 298)  LC_5 Logic Functioning bit
 (43 10)  (1295 298)  (1295 298)  LC_5 Logic Functioning bit
 (46 10)  (1298 298)  (1298 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (8 11)  (1260 299)  (1260 299)  routing T_24_18.sp4_v_b_4 <X> T_24_18.sp4_v_t_42
 (10 11)  (1262 299)  (1262 299)  routing T_24_18.sp4_v_b_4 <X> T_24_18.sp4_v_t_42
 (26 11)  (1278 299)  (1278 299)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 299)  (1280 299)  routing T_24_18.lc_trk_g2_3 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 299)  (1281 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 299)  (1283 299)  routing T_24_18.lc_trk_g0_6 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 299)  (1284 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1285 299)  (1285 299)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.input_2_5
 (34 11)  (1286 299)  (1286 299)  routing T_24_18.lc_trk_g3_4 <X> T_24_18.input_2_5
 (36 11)  (1288 299)  (1288 299)  LC_5 Logic Functioning bit
 (37 11)  (1289 299)  (1289 299)  LC_5 Logic Functioning bit
 (38 11)  (1290 299)  (1290 299)  LC_5 Logic Functioning bit
 (39 11)  (1291 299)  (1291 299)  LC_5 Logic Functioning bit
 (40 11)  (1292 299)  (1292 299)  LC_5 Logic Functioning bit
 (42 11)  (1294 299)  (1294 299)  LC_5 Logic Functioning bit
 (43 11)  (1295 299)  (1295 299)  LC_5 Logic Functioning bit
 (22 12)  (1274 300)  (1274 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 300)  (1275 300)  routing T_24_18.sp4_v_t_30 <X> T_24_18.lc_trk_g3_3
 (24 12)  (1276 300)  (1276 300)  routing T_24_18.sp4_v_t_30 <X> T_24_18.lc_trk_g3_3
 (2 14)  (1254 302)  (1254 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 15)  (1266 303)  (1266 303)  routing T_24_18.sp4_h_l_17 <X> T_24_18.lc_trk_g3_4
 (15 15)  (1267 303)  (1267 303)  routing T_24_18.sp4_h_l_17 <X> T_24_18.lc_trk_g3_4
 (16 15)  (1268 303)  (1268 303)  routing T_24_18.sp4_h_l_17 <X> T_24_18.lc_trk_g3_4
 (17 15)  (1269 303)  (1269 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 288)  (1322 288)  routing T_25_18.sp4_v_b_9 <X> T_25_18.lc_trk_g0_1
 (17 0)  (1323 288)  (1323 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1324 288)  (1324 288)  routing T_25_18.sp4_v_b_9 <X> T_25_18.lc_trk_g0_1
 (22 0)  (1328 288)  (1328 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1329 288)  (1329 288)  routing T_25_18.sp4_v_b_19 <X> T_25_18.lc_trk_g0_3
 (24 0)  (1330 288)  (1330 288)  routing T_25_18.sp4_v_b_19 <X> T_25_18.lc_trk_g0_3
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 289)  (1324 289)  routing T_25_18.sp4_v_b_9 <X> T_25_18.lc_trk_g0_1
 (26 1)  (1332 289)  (1332 289)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.input0_0
 (27 1)  (1333 289)  (1333 289)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.input0_0
 (28 1)  (1334 289)  (1334 289)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.input0_0
 (29 1)  (1335 289)  (1335 289)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_3 input0_0
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_5 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 291)  (1306 291)  routing T_25_18.glb_netwk_5 <X> T_25_18.wire_bram/ram/WCLK
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (29 3)  (1335 291)  (1335 291)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_1 input0_1
 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g2_2 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (21 4)  (1327 292)  (1327 292)  routing T_25_18.sp4_v_b_11 <X> T_25_18.lc_trk_g1_3
 (22 4)  (1328 292)  (1328 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 292)  (1329 292)  routing T_25_18.sp4_v_b_11 <X> T_25_18.lc_trk_g1_3
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g2_2 <X> T_25_18.wire_bram/ram/WCLKE
 (21 5)  (1327 293)  (1327 293)  routing T_25_18.sp4_v_b_11 <X> T_25_18.lc_trk_g1_3
 (26 5)  (1332 293)  (1332 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.input0_2
 (27 5)  (1333 293)  (1333 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.input0_2
 (29 5)  (1335 293)  (1335 293)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_3 input0_2
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (15 6)  (1321 294)  (1321 294)  routing T_25_18.sp4_v_t_8 <X> T_25_18.lc_trk_g1_5
 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp4_v_t_8 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (26 6)  (1332 294)  (1332 294)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.input0_3
 (15 7)  (1321 295)  (1321 295)  routing T_25_18.sp4_v_b_20 <X> T_25_18.lc_trk_g1_4
 (16 7)  (1322 295)  (1322 295)  routing T_25_18.sp4_v_b_20 <X> T_25_18.lc_trk_g1_4
 (17 7)  (1323 295)  (1323 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_20 lc_trk_g1_4
 (27 7)  (1333 295)  (1333 295)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.input0_3
 (28 7)  (1334 295)  (1334 295)  routing T_25_18.lc_trk_g3_4 <X> T_25_18.input0_3
 (29 7)  (1335 295)  (1335 295)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_4 input0_3
 (27 8)  (1333 296)  (1333 296)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_3
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g3_0 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (40 8)  (1346 296)  (1346 296)  Enable bit of Mux _out_links/OutMuxa_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_25
 (41 8)  (1347 296)  (1347 296)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (22 9)  (1328 297)  (1328 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 297)  (1329 297)  routing T_25_18.sp4_v_t_31 <X> T_25_18.lc_trk_g2_2
 (24 9)  (1330 297)  (1330 297)  routing T_25_18.sp4_v_t_31 <X> T_25_18.lc_trk_g2_2
 (27 9)  (1333 297)  (1333 297)  routing T_25_18.lc_trk_g3_1 <X> T_25_18.input0_4
 (28 9)  (1334 297)  (1334 297)  routing T_25_18.lc_trk_g3_1 <X> T_25_18.input0_4
 (29 9)  (1335 297)  (1335 297)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (39 9)  (1345 297)  (1345 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (21 10)  (1327 298)  (1327 298)  routing T_25_18.bnl_op_7 <X> T_25_18.lc_trk_g2_7
 (22 10)  (1328 298)  (1328 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (1332 298)  (1332 298)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.input0_5
 (35 10)  (1341 298)  (1341 298)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input2_5
 (12 11)  (1318 299)  (1318 299)  routing T_25_18.sp4_h_l_45 <X> T_25_18.sp4_v_t_45
 (21 11)  (1327 299)  (1327 299)  routing T_25_18.bnl_op_7 <X> T_25_18.lc_trk_g2_7
 (27 11)  (1333 299)  (1333 299)  routing T_25_18.lc_trk_g1_4 <X> T_25_18.input0_5
 (29 11)  (1335 299)  (1335 299)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_4 input0_5
 (32 11)  (1338 299)  (1338 299)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 299)  (1339 299)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input2_5
 (35 11)  (1341 299)  (1341 299)  routing T_25_18.lc_trk_g2_7 <X> T_25_18.input2_5
 (15 12)  (1321 300)  (1321 300)  routing T_25_18.sp4_v_b_41 <X> T_25_18.lc_trk_g3_1
 (16 12)  (1322 300)  (1322 300)  routing T_25_18.sp4_v_b_41 <X> T_25_18.lc_trk_g3_1
 (17 12)  (1323 300)  (1323 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_41 lc_trk_g3_1
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_16 lc_trk_g3_3
 (23 12)  (1329 300)  (1329 300)  routing T_25_18.sp12_v_t_16 <X> T_25_18.lc_trk_g3_3
 (26 12)  (1332 300)  (1332 300)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (35 12)  (1341 300)  (1341 300)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input2_6
 (14 13)  (1320 301)  (1320 301)  routing T_25_18.sp4_r_v_b_40 <X> T_25_18.lc_trk_g3_0
 (17 13)  (1323 301)  (1323 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1327 301)  (1327 301)  routing T_25_18.sp12_v_t_16 <X> T_25_18.lc_trk_g3_3
 (26 13)  (1332 301)  (1332 301)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (27 13)  (1333 301)  (1333 301)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (28 13)  (1334 301)  (1334 301)  routing T_25_18.lc_trk_g3_7 <X> T_25_18.input0_6
 (29 13)  (1335 301)  (1335 301)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_7 input0_6
 (32 13)  (1338 301)  (1338 301)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g1_5 input2_6
 (34 13)  (1340 301)  (1340 301)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.input2_6
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (14 14)  (1320 302)  (1320 302)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g3_4
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1327 302)  (1327 302)  routing T_25_18.sp4_h_l_26 <X> T_25_18.lc_trk_g3_7
 (22 14)  (1328 302)  (1328 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (1329 302)  (1329 302)  routing T_25_18.sp4_h_l_26 <X> T_25_18.lc_trk_g3_7
 (24 14)  (1330 302)  (1330 302)  routing T_25_18.sp4_h_l_26 <X> T_25_18.lc_trk_g3_7
 (25 14)  (1331 302)  (1331 302)  routing T_25_18.bnl_op_6 <X> T_25_18.lc_trk_g3_6
 (26 14)  (1332 302)  (1332 302)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (14 15)  (1320 303)  (1320 303)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g3_4
 (15 15)  (1321 303)  (1321 303)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g3_4
 (16 15)  (1322 303)  (1322 303)  routing T_25_18.sp4_h_r_44 <X> T_25_18.lc_trk_g3_4
 (17 15)  (1323 303)  (1323 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1324 303)  (1324 303)  routing T_25_18.sp4_r_v_b_45 <X> T_25_18.lc_trk_g3_5
 (22 15)  (1328 303)  (1328 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1331 303)  (1331 303)  routing T_25_18.bnl_op_6 <X> T_25_18.lc_trk_g3_6
 (26 15)  (1332 303)  (1332 303)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (27 15)  (1333 303)  (1333 303)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (28 15)  (1334 303)  (1334 303)  routing T_25_18.lc_trk_g3_6 <X> T_25_18.input0_7
 (29 15)  (1335 303)  (1335 303)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_6 input0_7
 (32 15)  (1338 303)  (1338 303)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_3 input2_7
 (35 15)  (1341 303)  (1341 303)  routing T_25_18.lc_trk_g0_3 <X> T_25_18.input2_7


IO_Tile_0_17

 (6 0)  (11 272)  (11 272)  routing T_0_17.span4_horz_1 <X> T_0_17.lc_trk_g0_1
 (7 0)  (10 272)  (10 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 272)  (9 272)  routing T_0_17.span4_horz_1 <X> T_0_17.lc_trk_g0_1
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_gbuf/in
 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_horz_31 <X> T_0_17.lc_trk_g0_7
 (6 6)  (11 278)  (11 278)  routing T_0_17.span4_horz_31 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_horz_31 <X> T_0_17.lc_trk_g0_7
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (16 14)  (1 286)  (1 286)  IOB_1 IO Functioning bit


LogicTile_2_17

 (8 10)  (80 282)  (80 282)  routing T_2_17.sp4_h_r_7 <X> T_2_17.sp4_h_l_42


LogicTile_4_17

 (8 2)  (188 274)  (188 274)  routing T_4_17.sp4_h_r_5 <X> T_4_17.sp4_h_l_36
 (10 2)  (190 274)  (190 274)  routing T_4_17.sp4_h_r_5 <X> T_4_17.sp4_h_l_36


LogicTile_5_17

 (9 0)  (243 272)  (243 272)  routing T_5_17.sp4_v_t_36 <X> T_5_17.sp4_h_r_1
 (17 0)  (251 272)  (251 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (28 0)  (262 272)  (262 272)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 272)  (263 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 272)  (264 272)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 272)  (265 272)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 272)  (266 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 272)  (268 272)  routing T_5_17.lc_trk_g1_4 <X> T_5_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 272)  (269 272)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.input_2_0
 (39 0)  (273 272)  (273 272)  LC_0 Logic Functioning bit
 (40 0)  (274 272)  (274 272)  LC_0 Logic Functioning bit
 (41 0)  (275 272)  (275 272)  LC_0 Logic Functioning bit
 (47 0)  (281 272)  (281 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (248 273)  (248 273)  routing T_5_17.sp4_h_r_0 <X> T_5_17.lc_trk_g0_0
 (15 1)  (249 273)  (249 273)  routing T_5_17.sp4_h_r_0 <X> T_5_17.lc_trk_g0_0
 (16 1)  (250 273)  (250 273)  routing T_5_17.sp4_h_r_0 <X> T_5_17.lc_trk_g0_0
 (17 1)  (251 273)  (251 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (252 273)  (252 273)  routing T_5_17.sp4_r_v_b_34 <X> T_5_17.lc_trk_g0_1
 (29 1)  (263 273)  (263 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 273)  (266 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (272 273)  (272 273)  LC_0 Logic Functioning bit
 (39 1)  (273 273)  (273 273)  LC_0 Logic Functioning bit
 (40 1)  (274 273)  (274 273)  LC_0 Logic Functioning bit
 (41 1)  (275 273)  (275 273)  LC_0 Logic Functioning bit
 (1 2)  (235 274)  (235 274)  routing T_5_17.glb_netwk_5 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (2 2)  (236 274)  (236 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (256 274)  (256 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 274)  (258 274)  routing T_5_17.top_op_7 <X> T_5_17.lc_trk_g0_7
 (26 2)  (260 274)  (260 274)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (31 2)  (265 274)  (265 274)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 274)  (266 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 274)  (267 274)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 274)  (270 274)  LC_1 Logic Functioning bit
 (38 2)  (272 274)  (272 274)  LC_1 Logic Functioning bit
 (0 3)  (234 275)  (234 275)  routing T_5_17.glb_netwk_5 <X> T_5_17.wire_logic_cluster/lc_7/clk
 (14 3)  (248 275)  (248 275)  routing T_5_17.sp4_r_v_b_28 <X> T_5_17.lc_trk_g0_4
 (17 3)  (251 275)  (251 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (255 275)  (255 275)  routing T_5_17.top_op_7 <X> T_5_17.lc_trk_g0_7
 (28 3)  (262 275)  (262 275)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 275)  (263 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (271 275)  (271 275)  LC_1 Logic Functioning bit
 (39 3)  (273 275)  (273 275)  LC_1 Logic Functioning bit
 (17 4)  (251 276)  (251 276)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (252 276)  (252 276)  routing T_5_17.bnr_op_1 <X> T_5_17.lc_trk_g1_1
 (28 4)  (262 276)  (262 276)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 276)  (263 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 276)  (265 276)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 276)  (266 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 276)  (270 276)  LC_2 Logic Functioning bit
 (37 4)  (271 276)  (271 276)  LC_2 Logic Functioning bit
 (38 4)  (272 276)  (272 276)  LC_2 Logic Functioning bit
 (41 4)  (275 276)  (275 276)  LC_2 Logic Functioning bit
 (43 4)  (277 276)  (277 276)  LC_2 Logic Functioning bit
 (50 4)  (284 276)  (284 276)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (252 277)  (252 277)  routing T_5_17.bnr_op_1 <X> T_5_17.lc_trk_g1_1
 (22 5)  (256 277)  (256 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (257 277)  (257 277)  routing T_5_17.sp4_h_r_2 <X> T_5_17.lc_trk_g1_2
 (24 5)  (258 277)  (258 277)  routing T_5_17.sp4_h_r_2 <X> T_5_17.lc_trk_g1_2
 (25 5)  (259 277)  (259 277)  routing T_5_17.sp4_h_r_2 <X> T_5_17.lc_trk_g1_2
 (29 5)  (263 277)  (263 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 277)  (264 277)  routing T_5_17.lc_trk_g2_3 <X> T_5_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 277)  (265 277)  routing T_5_17.lc_trk_g0_7 <X> T_5_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 277)  (270 277)  LC_2 Logic Functioning bit
 (37 5)  (271 277)  (271 277)  LC_2 Logic Functioning bit
 (38 5)  (272 277)  (272 277)  LC_2 Logic Functioning bit
 (41 5)  (275 277)  (275 277)  LC_2 Logic Functioning bit
 (42 5)  (276 277)  (276 277)  LC_2 Logic Functioning bit
 (43 5)  (277 277)  (277 277)  LC_2 Logic Functioning bit
 (48 5)  (282 277)  (282 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (248 278)  (248 278)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g1_4
 (25 6)  (259 278)  (259 278)  routing T_5_17.wire_logic_cluster/lc_6/out <X> T_5_17.lc_trk_g1_6
 (26 6)  (260 278)  (260 278)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 278)  (262 278)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 278)  (263 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 278)  (264 278)  routing T_5_17.lc_trk_g2_4 <X> T_5_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 278)  (265 278)  routing T_5_17.lc_trk_g0_4 <X> T_5_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 278)  (266 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (274 278)  (274 278)  LC_3 Logic Functioning bit
 (42 6)  (276 278)  (276 278)  LC_3 Logic Functioning bit
 (46 6)  (280 278)  (280 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (251 279)  (251 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (256 279)  (256 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (262 279)  (262 279)  routing T_5_17.lc_trk_g2_5 <X> T_5_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 279)  (263 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (274 279)  (274 279)  LC_3 Logic Functioning bit
 (41 7)  (275 279)  (275 279)  LC_3 Logic Functioning bit
 (42 7)  (276 279)  (276 279)  LC_3 Logic Functioning bit
 (43 7)  (277 279)  (277 279)  LC_3 Logic Functioning bit
 (22 8)  (256 280)  (256 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (259 280)  (259 280)  routing T_5_17.sp4_h_r_34 <X> T_5_17.lc_trk_g2_2
 (32 8)  (266 280)  (266 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 280)  (268 280)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 280)  (271 280)  LC_4 Logic Functioning bit
 (39 8)  (273 280)  (273 280)  LC_4 Logic Functioning bit
 (45 8)  (279 280)  (279 280)  LC_4 Logic Functioning bit
 (21 9)  (255 281)  (255 281)  routing T_5_17.sp4_r_v_b_35 <X> T_5_17.lc_trk_g2_3
 (22 9)  (256 281)  (256 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (257 281)  (257 281)  routing T_5_17.sp4_h_r_34 <X> T_5_17.lc_trk_g2_2
 (24 9)  (258 281)  (258 281)  routing T_5_17.sp4_h_r_34 <X> T_5_17.lc_trk_g2_2
 (26 9)  (260 281)  (260 281)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 281)  (262 281)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 281)  (263 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 281)  (265 281)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 281)  (270 281)  LC_4 Logic Functioning bit
 (38 9)  (272 281)  (272 281)  LC_4 Logic Functioning bit
 (45 9)  (279 281)  (279 281)  LC_4 Logic Functioning bit
 (46 9)  (280 281)  (280 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (4 10)  (238 282)  (238 282)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (6 10)  (240 282)  (240 282)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (14 10)  (248 282)  (248 282)  routing T_5_17.wire_logic_cluster/lc_4/out <X> T_5_17.lc_trk_g2_4
 (17 10)  (251 282)  (251 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (252 282)  (252 282)  routing T_5_17.wire_logic_cluster/lc_5/out <X> T_5_17.lc_trk_g2_5
 (28 10)  (262 282)  (262 282)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 282)  (263 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 282)  (266 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 282)  (267 282)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 282)  (268 282)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (271 282)  (271 282)  LC_5 Logic Functioning bit
 (39 10)  (273 282)  (273 282)  LC_5 Logic Functioning bit
 (45 10)  (279 282)  (279 282)  LC_5 Logic Functioning bit
 (47 10)  (281 282)  (281 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (5 11)  (239 283)  (239 283)  routing T_5_17.sp4_h_r_0 <X> T_5_17.sp4_v_t_43
 (17 11)  (251 283)  (251 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (30 11)  (264 283)  (264 283)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 283)  (265 283)  routing T_5_17.lc_trk_g3_3 <X> T_5_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (271 283)  (271 283)  LC_5 Logic Functioning bit
 (39 11)  (273 283)  (273 283)  LC_5 Logic Functioning bit
 (45 11)  (279 283)  (279 283)  LC_5 Logic Functioning bit
 (22 12)  (256 284)  (256 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 284)  (257 284)  routing T_5_17.sp4_v_t_30 <X> T_5_17.lc_trk_g3_3
 (24 12)  (258 284)  (258 284)  routing T_5_17.sp4_v_t_30 <X> T_5_17.lc_trk_g3_3
 (32 12)  (266 284)  (266 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 284)  (268 284)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (271 284)  (271 284)  LC_6 Logic Functioning bit
 (39 12)  (273 284)  (273 284)  LC_6 Logic Functioning bit
 (45 12)  (279 284)  (279 284)  LC_6 Logic Functioning bit
 (26 13)  (260 285)  (260 285)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 285)  (262 285)  routing T_5_17.lc_trk_g2_2 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 285)  (265 285)  routing T_5_17.lc_trk_g1_2 <X> T_5_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 285)  (270 285)  LC_6 Logic Functioning bit
 (38 13)  (272 285)  (272 285)  LC_6 Logic Functioning bit
 (45 13)  (279 285)  (279 285)  LC_6 Logic Functioning bit
 (51 13)  (285 285)  (285 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (234 286)  (234 286)  routing T_5_17.glb_netwk_6 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (235 286)  (235 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (29 14)  (263 286)  (263 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 286)  (266 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 286)  (268 286)  routing T_5_17.lc_trk_g1_1 <X> T_5_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 286)  (269 286)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.input_2_7
 (37 14)  (271 286)  (271 286)  LC_7 Logic Functioning bit
 (38 14)  (272 286)  (272 286)  LC_7 Logic Functioning bit
 (39 14)  (273 286)  (273 286)  LC_7 Logic Functioning bit
 (41 14)  (275 286)  (275 286)  LC_7 Logic Functioning bit
 (42 14)  (276 286)  (276 286)  LC_7 Logic Functioning bit
 (43 14)  (277 286)  (277 286)  LC_7 Logic Functioning bit
 (0 15)  (234 287)  (234 287)  routing T_5_17.glb_netwk_6 <X> T_5_17.wire_logic_cluster/lc_7/s_r
 (29 15)  (263 287)  (263 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (266 287)  (266 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (268 287)  (268 287)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.input_2_7
 (35 15)  (269 287)  (269 287)  routing T_5_17.lc_trk_g1_6 <X> T_5_17.input_2_7
 (36 15)  (270 287)  (270 287)  LC_7 Logic Functioning bit
 (37 15)  (271 287)  (271 287)  LC_7 Logic Functioning bit
 (39 15)  (273 287)  (273 287)  LC_7 Logic Functioning bit
 (40 15)  (274 287)  (274 287)  LC_7 Logic Functioning bit
 (41 15)  (275 287)  (275 287)  LC_7 Logic Functioning bit
 (43 15)  (277 287)  (277 287)  LC_7 Logic Functioning bit


LogicTile_6_17

 (9 0)  (297 272)  (297 272)  routing T_6_17.sp4_v_t_36 <X> T_6_17.sp4_h_r_1
 (21 0)  (309 272)  (309 272)  routing T_6_17.sp12_h_r_3 <X> T_6_17.lc_trk_g0_3
 (22 0)  (310 272)  (310 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (312 272)  (312 272)  routing T_6_17.sp12_h_r_3 <X> T_6_17.lc_trk_g0_3
 (27 0)  (315 272)  (315 272)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 272)  (316 272)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 272)  (317 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 272)  (318 272)  routing T_6_17.lc_trk_g3_4 <X> T_6_17.wire_logic_cluster/lc_0/in_1
 (44 0)  (332 272)  (332 272)  LC_0 Logic Functioning bit
 (21 1)  (309 273)  (309 273)  routing T_6_17.sp12_h_r_3 <X> T_6_17.lc_trk_g0_3
 (50 1)  (338 273)  (338 273)  Carry_In_Mux bit 

 (28 2)  (316 274)  (316 274)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 274)  (317 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 274)  (318 274)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (44 2)  (332 274)  (332 274)  LC_1 Logic Functioning bit
 (30 3)  (318 275)  (318 275)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 275)  (320 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (321 275)  (321 275)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.input_2_1
 (34 3)  (322 275)  (322 275)  routing T_6_17.lc_trk_g3_0 <X> T_6_17.input_2_1
 (27 4)  (315 276)  (315 276)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 276)  (316 276)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 276)  (317 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 276)  (318 276)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (35 4)  (323 276)  (323 276)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.input_2_2
 (44 4)  (332 276)  (332 276)  LC_2 Logic Functioning bit
 (14 5)  (302 277)  (302 277)  routing T_6_17.sp4_r_v_b_24 <X> T_6_17.lc_trk_g1_0
 (17 5)  (305 277)  (305 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (30 5)  (318 277)  (318 277)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 277)  (320 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (322 277)  (322 277)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.input_2_2
 (35 5)  (323 277)  (323 277)  routing T_6_17.lc_trk_g1_7 <X> T_6_17.input_2_2
 (21 6)  (309 278)  (309 278)  routing T_6_17.lft_op_7 <X> T_6_17.lc_trk_g1_7
 (22 6)  (310 278)  (310 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (312 278)  (312 278)  routing T_6_17.lft_op_7 <X> T_6_17.lc_trk_g1_7
 (28 6)  (316 278)  (316 278)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 278)  (317 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 278)  (318 278)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (44 6)  (332 278)  (332 278)  LC_3 Logic Functioning bit
 (30 7)  (318 279)  (318 279)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 279)  (320 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (322 279)  (322 279)  routing T_6_17.lc_trk_g1_0 <X> T_6_17.input_2_3
 (22 8)  (310 280)  (310 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (311 280)  (311 280)  routing T_6_17.sp4_v_t_30 <X> T_6_17.lc_trk_g2_3
 (24 8)  (312 280)  (312 280)  routing T_6_17.sp4_v_t_30 <X> T_6_17.lc_trk_g2_3
 (27 8)  (315 280)  (315 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 280)  (316 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 280)  (317 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 280)  (318 280)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (35 8)  (323 280)  (323 280)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.input_2_4
 (44 8)  (332 280)  (332 280)  LC_4 Logic Functioning bit
 (30 9)  (318 281)  (318 281)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 281)  (320 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (321 281)  (321 281)  routing T_6_17.lc_trk_g2_4 <X> T_6_17.input_2_4
 (8 10)  (296 282)  (296 282)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_h_l_42
 (10 10)  (298 282)  (298 282)  routing T_6_17.sp4_h_r_11 <X> T_6_17.sp4_h_l_42
 (25 10)  (313 282)  (313 282)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g2_6
 (28 10)  (316 282)  (316 282)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 282)  (317 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 282)  (318 282)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (44 10)  (332 282)  (332 282)  LC_5 Logic Functioning bit
 (15 11)  (303 283)  (303 283)  routing T_6_17.tnr_op_4 <X> T_6_17.lc_trk_g2_4
 (17 11)  (305 283)  (305 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (310 283)  (310 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (311 283)  (311 283)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g2_6
 (24 11)  (312 283)  (312 283)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g2_6
 (25 11)  (313 283)  (313 283)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g2_6
 (30 11)  (318 283)  (318 283)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (320 283)  (320 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 283)  (323 283)  routing T_6_17.lc_trk_g0_3 <X> T_6_17.input_2_5
 (27 12)  (315 284)  (315 284)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (316 284)  (316 284)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 284)  (317 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 284)  (318 284)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (35 12)  (323 284)  (323 284)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_6
 (44 12)  (332 284)  (332 284)  LC_6 Logic Functioning bit
 (15 13)  (303 285)  (303 285)  routing T_6_17.sp4_v_t_29 <X> T_6_17.lc_trk_g3_0
 (16 13)  (304 285)  (304 285)  routing T_6_17.sp4_v_t_29 <X> T_6_17.lc_trk_g3_0
 (17 13)  (305 285)  (305 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (30 13)  (318 285)  (318 285)  routing T_6_17.lc_trk_g3_6 <X> T_6_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (320 285)  (320 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (321 285)  (321 285)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_6
 (34 13)  (322 285)  (322 285)  routing T_6_17.lc_trk_g3_5 <X> T_6_17.input_2_6
 (16 14)  (304 286)  (304 286)  routing T_6_17.sp4_v_b_37 <X> T_6_17.lc_trk_g3_5
 (17 14)  (305 286)  (305 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (306 286)  (306 286)  routing T_6_17.sp4_v_b_37 <X> T_6_17.lc_trk_g3_5
 (25 14)  (313 286)  (313 286)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g3_6
 (28 14)  (316 286)  (316 286)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 286)  (317 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 286)  (318 286)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (44 14)  (332 286)  (332 286)  LC_7 Logic Functioning bit
 (14 15)  (302 287)  (302 287)  routing T_6_17.tnl_op_4 <X> T_6_17.lc_trk_g3_4
 (15 15)  (303 287)  (303 287)  routing T_6_17.tnl_op_4 <X> T_6_17.lc_trk_g3_4
 (17 15)  (305 287)  (305 287)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (306 287)  (306 287)  routing T_6_17.sp4_v_b_37 <X> T_6_17.lc_trk_g3_5
 (22 15)  (310 287)  (310 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (311 287)  (311 287)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g3_6
 (24 15)  (312 287)  (312 287)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g3_6
 (25 15)  (313 287)  (313 287)  routing T_6_17.sp4_h_r_46 <X> T_6_17.lc_trk_g3_6
 (30 15)  (318 287)  (318 287)  routing T_6_17.lc_trk_g2_6 <X> T_6_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 287)  (320 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (321 287)  (321 287)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.input_2_7
 (35 15)  (323 287)  (323 287)  routing T_6_17.lc_trk_g2_3 <X> T_6_17.input_2_7


LogicTile_7_17

 (28 0)  (370 272)  (370 272)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 272)  (371 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 272)  (374 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 272)  (378 272)  LC_0 Logic Functioning bit
 (37 0)  (379 272)  (379 272)  LC_0 Logic Functioning bit
 (38 0)  (380 272)  (380 272)  LC_0 Logic Functioning bit
 (39 0)  (381 272)  (381 272)  LC_0 Logic Functioning bit
 (44 0)  (386 272)  (386 272)  LC_0 Logic Functioning bit
 (46 0)  (388 272)  (388 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (390 272)  (390 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (30 1)  (372 273)  (372 273)  routing T_7_17.lc_trk_g2_3 <X> T_7_17.wire_logic_cluster/lc_0/in_1
 (40 1)  (382 273)  (382 273)  LC_0 Logic Functioning bit
 (41 1)  (383 273)  (383 273)  LC_0 Logic Functioning bit
 (42 1)  (384 273)  (384 273)  LC_0 Logic Functioning bit
 (43 1)  (385 273)  (385 273)  LC_0 Logic Functioning bit
 (49 1)  (391 273)  (391 273)  Carry_In_Mux bit 

 (1 2)  (343 274)  (343 274)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (2 2)  (344 274)  (344 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (370 274)  (370 274)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 274)  (371 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 274)  (374 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (379 274)  (379 274)  LC_1 Logic Functioning bit
 (39 2)  (381 274)  (381 274)  LC_1 Logic Functioning bit
 (41 2)  (383 274)  (383 274)  LC_1 Logic Functioning bit
 (43 2)  (385 274)  (385 274)  LC_1 Logic Functioning bit
 (48 2)  (390 274)  (390 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (395 274)  (395 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (342 275)  (342 275)  routing T_7_17.glb_netwk_5 <X> T_7_17.wire_logic_cluster/lc_7/clk
 (8 3)  (350 275)  (350 275)  routing T_7_17.sp4_h_r_1 <X> T_7_17.sp4_v_t_36
 (9 3)  (351 275)  (351 275)  routing T_7_17.sp4_h_r_1 <X> T_7_17.sp4_v_t_36
 (30 3)  (372 275)  (372 275)  routing T_7_17.lc_trk_g2_2 <X> T_7_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (379 275)  (379 275)  LC_1 Logic Functioning bit
 (39 3)  (381 275)  (381 275)  LC_1 Logic Functioning bit
 (41 3)  (383 275)  (383 275)  LC_1 Logic Functioning bit
 (43 3)  (385 275)  (385 275)  LC_1 Logic Functioning bit
 (1 4)  (343 276)  (343 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (374 276)  (374 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 276)  (375 276)  routing T_7_17.lc_trk_g2_1 <X> T_7_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 276)  (378 276)  LC_2 Logic Functioning bit
 (37 4)  (379 276)  (379 276)  LC_2 Logic Functioning bit
 (38 4)  (380 276)  (380 276)  LC_2 Logic Functioning bit
 (39 4)  (381 276)  (381 276)  LC_2 Logic Functioning bit
 (45 4)  (387 276)  (387 276)  LC_2 Logic Functioning bit
 (0 5)  (342 277)  (342 277)  routing T_7_17.glb_netwk_3 <X> T_7_17.wire_logic_cluster/lc_7/cen
 (36 5)  (378 277)  (378 277)  LC_2 Logic Functioning bit
 (37 5)  (379 277)  (379 277)  LC_2 Logic Functioning bit
 (38 5)  (380 277)  (380 277)  LC_2 Logic Functioning bit
 (39 5)  (381 277)  (381 277)  LC_2 Logic Functioning bit
 (45 5)  (387 277)  (387 277)  LC_2 Logic Functioning bit
 (17 8)  (359 280)  (359 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 280)  (360 280)  routing T_7_17.wire_logic_cluster/lc_1/out <X> T_7_17.lc_trk_g2_1
 (22 8)  (364 280)  (364 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (365 280)  (365 280)  routing T_7_17.sp12_v_b_11 <X> T_7_17.lc_trk_g2_3
 (25 8)  (367 280)  (367 280)  routing T_7_17.wire_logic_cluster/lc_2/out <X> T_7_17.lc_trk_g2_2
 (22 9)  (364 281)  (364 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (4 13)  (346 285)  (346 285)  routing T_7_17.sp4_v_t_41 <X> T_7_17.sp4_h_r_9
 (0 14)  (342 286)  (342 286)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 286)  (343 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (8 14)  (350 286)  (350 286)  routing T_7_17.sp4_v_t_41 <X> T_7_17.sp4_h_l_47
 (9 14)  (351 286)  (351 286)  routing T_7_17.sp4_v_t_41 <X> T_7_17.sp4_h_l_47
 (10 14)  (352 286)  (352 286)  routing T_7_17.sp4_v_t_41 <X> T_7_17.sp4_h_l_47
 (12 14)  (354 286)  (354 286)  routing T_7_17.sp4_v_t_40 <X> T_7_17.sp4_h_l_46
 (0 15)  (342 287)  (342 287)  routing T_7_17.glb_netwk_6 <X> T_7_17.wire_logic_cluster/lc_7/s_r
 (11 15)  (353 287)  (353 287)  routing T_7_17.sp4_v_t_40 <X> T_7_17.sp4_h_l_46
 (13 15)  (355 287)  (355 287)  routing T_7_17.sp4_v_t_40 <X> T_7_17.sp4_h_l_46


RAM_Tile_8_17

 (7 1)  (403 273)  (403 273)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 274)  (397 274)  routing T_8_17.glb_netwk_5 <X> T_8_17.wire_bram/ram/RCLK
 (2 2)  (398 274)  (398 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (4 2)  (400 274)  (400 274)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_37
 (0 3)  (396 275)  (396 275)  routing T_8_17.glb_netwk_5 <X> T_8_17.wire_bram/ram/RCLK
 (5 3)  (401 275)  (401 275)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_37
 (13 7)  (409 279)  (409 279)  routing T_8_17.sp4_v_b_0 <X> T_8_17.sp4_h_l_40
 (10 8)  (406 280)  (406 280)  routing T_8_17.sp4_v_t_39 <X> T_8_17.sp4_h_r_7
 (22 8)  (418 280)  (418 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_14 lc_trk_g2_3
 (23 8)  (419 280)  (419 280)  routing T_8_17.sp4_h_l_14 <X> T_8_17.lc_trk_g2_3
 (24 8)  (420 280)  (420 280)  routing T_8_17.sp4_h_l_14 <X> T_8_17.lc_trk_g2_3
 (28 8)  (424 280)  (424 280)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_bram/ram/WDATA_11
 (29 8)  (425 280)  (425 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (21 9)  (417 281)  (417 281)  routing T_8_17.sp4_h_l_14 <X> T_8_17.lc_trk_g2_3
 (30 9)  (426 281)  (426 281)  routing T_8_17.lc_trk_g2_3 <X> T_8_17.wire_bram/ram/WDATA_11
 (37 9)  (433 281)  (433 281)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (38 9)  (434 281)  (434 281)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (14 10)  (410 282)  (410 282)  routing T_8_17.sp4_v_b_28 <X> T_8_17.lc_trk_g2_4
 (16 11)  (412 283)  (412 283)  routing T_8_17.sp4_v_b_28 <X> T_8_17.lc_trk_g2_4
 (17 11)  (413 283)  (413 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (4 13)  (400 285)  (400 285)  routing T_8_17.sp4_v_t_41 <X> T_8_17.sp4_h_r_9
 (11 13)  (407 285)  (407 285)  routing T_8_17.sp4_h_l_46 <X> T_8_17.sp4_h_r_11
 (0 14)  (396 286)  (396 286)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE
 (1 14)  (397 286)  (397 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (397 287)  (397 287)  routing T_8_17.lc_trk_g2_4 <X> T_8_17.wire_bram/ram/RE


LogicTile_9_17

 (9 0)  (447 272)  (447 272)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_h_r_1
 (21 0)  (459 272)  (459 272)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g0_3
 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (462 272)  (462 272)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g0_3
 (25 0)  (463 272)  (463 272)  routing T_9_17.wire_logic_cluster/lc_2/out <X> T_9_17.lc_trk_g0_2
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 272)  (468 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (475 272)  (475 272)  LC_0 Logic Functioning bit
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (41 0)  (479 272)  (479 272)  LC_0 Logic Functioning bit
 (42 0)  (480 272)  (480 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (47 0)  (485 272)  (485 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (451 273)  (451 273)  routing T_9_17.sp4_v_t_44 <X> T_9_17.sp4_h_r_2
 (21 1)  (459 273)  (459 273)  routing T_9_17.sp12_h_r_3 <X> T_9_17.lc_trk_g0_3
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 273)  (468 273)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.input_2_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (37 1)  (475 273)  (475 273)  LC_0 Logic Functioning bit
 (38 1)  (476 273)  (476 273)  LC_0 Logic Functioning bit
 (40 1)  (478 273)  (478 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (42 1)  (480 273)  (480 273)  LC_0 Logic Functioning bit
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_5 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (443 274)  (443 274)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_l_37
 (12 2)  (450 274)  (450 274)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_l_39
 (21 2)  (459 274)  (459 274)  routing T_9_17.sp12_h_l_4 <X> T_9_17.lc_trk_g0_7
 (22 2)  (460 274)  (460 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 274)  (462 274)  routing T_9_17.sp12_h_l_4 <X> T_9_17.lc_trk_g0_7
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (37 2)  (475 274)  (475 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (39 2)  (477 274)  (477 274)  LC_1 Logic Functioning bit
 (45 2)  (483 274)  (483 274)  LC_1 Logic Functioning bit
 (0 3)  (438 275)  (438 275)  routing T_9_17.glb_netwk_5 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (6 3)  (444 275)  (444 275)  routing T_9_17.sp4_v_t_37 <X> T_9_17.sp4_h_l_37
 (11 3)  (449 275)  (449 275)  routing T_9_17.sp4_v_t_39 <X> T_9_17.sp4_h_l_39
 (21 3)  (459 275)  (459 275)  routing T_9_17.sp12_h_l_4 <X> T_9_17.lc_trk_g0_7
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (37 3)  (475 275)  (475 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (39 3)  (477 275)  (477 275)  LC_1 Logic Functioning bit
 (45 3)  (483 275)  (483 275)  LC_1 Logic Functioning bit
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (9 4)  (447 276)  (447 276)  routing T_9_17.sp4_h_l_36 <X> T_9_17.sp4_h_r_4
 (10 4)  (448 276)  (448 276)  routing T_9_17.sp4_h_l_36 <X> T_9_17.sp4_h_r_4
 (15 4)  (453 276)  (453 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (16 4)  (454 276)  (454 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 276)  (456 276)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (38 4)  (476 276)  (476 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (45 4)  (483 276)  (483 276)  LC_2 Logic Functioning bit
 (0 5)  (438 277)  (438 277)  routing T_9_17.glb_netwk_3 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (18 5)  (456 277)  (456 277)  routing T_9_17.sp4_h_l_4 <X> T_9_17.lc_trk_g1_1
 (21 5)  (459 277)  (459 277)  routing T_9_17.sp4_h_r_3 <X> T_9_17.lc_trk_g1_3
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 277)  (474 277)  LC_2 Logic Functioning bit
 (37 5)  (475 277)  (475 277)  LC_2 Logic Functioning bit
 (38 5)  (476 277)  (476 277)  LC_2 Logic Functioning bit
 (39 5)  (477 277)  (477 277)  LC_2 Logic Functioning bit
 (45 5)  (483 277)  (483 277)  LC_2 Logic Functioning bit
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.wire_logic_cluster/lc_1/out <X> T_9_17.lc_trk_g2_1
 (25 8)  (463 280)  (463 280)  routing T_9_17.rgt_op_2 <X> T_9_17.lc_trk_g2_2
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (46 8)  (484 280)  (484 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (442 281)  (442 281)  routing T_9_17.sp4_v_t_36 <X> T_9_17.sp4_h_r_6
 (13 9)  (451 281)  (451 281)  routing T_9_17.sp4_v_t_38 <X> T_9_17.sp4_h_r_8
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.rgt_op_2 <X> T_9_17.lc_trk_g2_2
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g0_7 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 281)  (470 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (472 281)  (472 281)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.input_2_4
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (51 9)  (489 281)  (489 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (459 282)  (459 282)  routing T_9_17.rgt_op_7 <X> T_9_17.lc_trk_g2_7
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 282)  (462 282)  routing T_9_17.rgt_op_7 <X> T_9_17.lc_trk_g2_7
 (8 12)  (446 284)  (446 284)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_h_r_10
 (9 12)  (447 284)  (447 284)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_h_r_10
 (10 12)  (448 284)  (448 284)  routing T_9_17.sp4_v_b_4 <X> T_9_17.sp4_h_r_10
 (12 12)  (450 284)  (450 284)  routing T_9_17.sp4_h_l_45 <X> T_9_17.sp4_h_r_11
 (13 13)  (451 285)  (451 285)  routing T_9_17.sp4_h_l_45 <X> T_9_17.sp4_h_r_11
 (0 14)  (438 286)  (438 286)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (449 286)  (449 286)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46
 (13 14)  (451 286)  (451 286)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46
 (0 15)  (438 287)  (438 287)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (450 287)  (450 287)  routing T_9_17.sp4_h_r_5 <X> T_9_17.sp4_v_t_46


LogicTile_10_17

 (4 0)  (496 272)  (496 272)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_v_b_0
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 272)  (525 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 272)  (526 272)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 272)  (528 272)  LC_0 Logic Functioning bit
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (38 0)  (530 272)  (530 272)  LC_0 Logic Functioning bit
 (39 0)  (531 272)  (531 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (46 0)  (538 272)  (538 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (496 273)  (496 273)  routing T_10_17.sp4_v_t_42 <X> T_10_17.sp4_h_r_0
 (5 1)  (497 273)  (497 273)  routing T_10_17.sp4_h_l_37 <X> T_10_17.sp4_v_b_0
 (31 1)  (523 273)  (523 273)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 273)  (528 273)  LC_0 Logic Functioning bit
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (38 1)  (530 273)  (530 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (45 1)  (537 273)  (537 273)  LC_0 Logic Functioning bit
 (53 1)  (545 273)  (545 273)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_5 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (513 274)  (513 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (515 274)  (515 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.sp4_h_l_2 <X> T_10_17.lc_trk_g0_7
 (26 2)  (518 274)  (518 274)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (41 2)  (533 274)  (533 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (0 3)  (492 275)  (492 275)  routing T_10_17.glb_netwk_5 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (26 3)  (518 275)  (518 275)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (40 3)  (532 275)  (532 275)  LC_1 Logic Functioning bit
 (42 3)  (534 275)  (534 275)  LC_1 Logic Functioning bit
 (45 3)  (537 275)  (537 275)  LC_1 Logic Functioning bit
 (3 4)  (495 276)  (495 276)  routing T_10_17.sp12_v_b_0 <X> T_10_17.sp12_h_r_0
 (9 4)  (501 276)  (501 276)  routing T_10_17.sp4_h_l_36 <X> T_10_17.sp4_h_r_4
 (10 4)  (502 276)  (502 276)  routing T_10_17.sp4_h_l_36 <X> T_10_17.sp4_h_r_4
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (3 5)  (495 277)  (495 277)  routing T_10_17.sp12_v_b_0 <X> T_10_17.sp12_h_r_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (45 5)  (537 277)  (537 277)  LC_2 Logic Functioning bit
 (47 5)  (539 277)  (539 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (53 5)  (545 277)  (545 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 7)  (498 279)  (498 279)  routing T_10_17.sp4_h_r_3 <X> T_10_17.sp4_h_l_38
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (46 8)  (538 280)  (538 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (543 280)  (543 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (515 281)  (515 281)  routing T_10_17.sp4_v_b_42 <X> T_10_17.lc_trk_g2_2
 (24 9)  (516 281)  (516 281)  routing T_10_17.sp4_v_b_42 <X> T_10_17.lc_trk_g2_2
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (45 9)  (537 281)  (537 281)  LC_4 Logic Functioning bit
 (53 9)  (545 281)  (545 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (505 282)  (505 282)  routing T_10_17.sp4_h_r_8 <X> T_10_17.sp4_v_t_45
 (14 10)  (506 282)  (506 282)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (12 11)  (504 283)  (504 283)  routing T_10_17.sp4_h_r_8 <X> T_10_17.sp4_v_t_45
 (14 11)  (506 283)  (506 283)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (15 11)  (507 283)  (507 283)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (16 11)  (508 283)  (508 283)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g2_4
 (17 11)  (509 283)  (509 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (12 12)  (504 284)  (504 284)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (53 12)  (545 284)  (545 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (11 13)  (503 285)  (503 285)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (13 13)  (505 285)  (505 285)  routing T_10_17.sp4_v_b_5 <X> T_10_17.sp4_h_r_11
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (45 13)  (537 285)  (537 285)  LC_6 Logic Functioning bit
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (504 286)  (504 286)  routing T_10_17.sp4_v_t_46 <X> T_10_17.sp4_h_l_46
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g3_6
 (28 14)  (520 286)  (520 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 286)  (522 286)  routing T_10_17.lc_trk_g2_4 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (51 14)  (543 286)  (543 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (492 287)  (492 287)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (10 15)  (502 287)  (502 287)  routing T_10_17.sp4_h_l_40 <X> T_10_17.sp4_v_t_47
 (11 15)  (503 287)  (503 287)  routing T_10_17.sp4_v_t_46 <X> T_10_17.sp4_h_l_46
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_v_b_38 <X> T_10_17.lc_trk_g3_6
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (45 15)  (537 287)  (537 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (14 0)  (560 272)  (560 272)  routing T_11_17.wire_logic_cluster/lc_0/out <X> T_11_17.lc_trk_g0_0
 (25 0)  (571 272)  (571 272)  routing T_11_17.lft_op_2 <X> T_11_17.lc_trk_g0_2
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g2_1 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 272)  (586 272)  LC_0 Logic Functioning bit
 (42 0)  (588 272)  (588 272)  LC_0 Logic Functioning bit
 (13 1)  (559 273)  (559 273)  routing T_11_17.sp4_v_t_44 <X> T_11_17.sp4_h_r_2
 (17 1)  (563 273)  (563 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.lft_op_2 <X> T_11_17.lc_trk_g0_2
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (21 2)  (567 274)  (567 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 274)  (570 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (31 2)  (577 274)  (577 274)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (40 2)  (586 274)  (586 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (42 2)  (588 274)  (588 274)  LC_1 Logic Functioning bit
 (43 2)  (589 274)  (589 274)  LC_1 Logic Functioning bit
 (5 3)  (551 275)  (551 275)  routing T_11_17.sp4_h_l_37 <X> T_11_17.sp4_v_t_37
 (14 3)  (560 275)  (560 275)  routing T_11_17.sp12_h_r_20 <X> T_11_17.lc_trk_g0_4
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp12_h_r_20 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (568 275)  (568 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 275)  (569 275)  routing T_11_17.sp12_h_r_14 <X> T_11_17.lc_trk_g0_6
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 275)  (574 275)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g0_6 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (40 3)  (586 275)  (586 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (53 3)  (599 275)  (599 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (560 276)  (560 276)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (21 4)  (567 276)  (567 276)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (561 277)  (561 277)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (14 7)  (560 279)  (560 279)  routing T_11_17.top_op_4 <X> T_11_17.lc_trk_g1_4
 (15 7)  (561 279)  (561 279)  routing T_11_17.top_op_4 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (572 279)  (572 279)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 279)  (580 279)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.input_2_3
 (14 8)  (560 280)  (560 280)  routing T_11_17.sp4_h_l_21 <X> T_11_17.lc_trk_g2_0
 (15 8)  (561 280)  (561 280)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (16 8)  (562 280)  (562 280)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (17 8)  (563 280)  (563 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (567 280)  (567 280)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g2_3
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 280)  (569 280)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.sp4_h_r_35 <X> T_11_17.lc_trk_g2_3
 (26 8)  (572 280)  (572 280)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (41 8)  (587 280)  (587 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (15 9)  (561 281)  (561 281)  routing T_11_17.sp4_h_l_21 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp4_h_l_21 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (564 281)  (564 281)  routing T_11_17.sp4_h_r_25 <X> T_11_17.lc_trk_g2_1
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (14 10)  (560 282)  (560 282)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (21 10)  (567 282)  (567 282)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g2_7
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (569 282)  (569 282)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g2_7
 (26 10)  (572 282)  (572 282)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 282)  (575 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 282)  (587 282)  LC_5 Logic Functioning bit
 (43 10)  (589 282)  (589 282)  LC_5 Logic Functioning bit
 (50 10)  (596 282)  (596 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 283)  (560 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (15 11)  (561 283)  (561 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (16 11)  (562 283)  (562 283)  routing T_11_17.sp4_h_r_44 <X> T_11_17.lc_trk_g2_4
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (567 283)  (567 283)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g2_7
 (27 11)  (573 283)  (573 283)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 283)  (575 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 283)  (577 283)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (43 11)  (589 283)  (589 283)  LC_5 Logic Functioning bit
 (8 12)  (554 284)  (554 284)  routing T_11_17.sp4_v_b_10 <X> T_11_17.sp4_h_r_10
 (9 12)  (555 284)  (555 284)  routing T_11_17.sp4_v_b_10 <X> T_11_17.sp4_h_r_10
 (25 12)  (571 284)  (571 284)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (38 12)  (584 284)  (584 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (25 13)  (571 285)  (571 285)  routing T_11_17.sp4_h_r_42 <X> T_11_17.lc_trk_g3_2
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (579 285)  (579 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.input_2_6
 (34 13)  (580 285)  (580 285)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.input_2_6
 (3 14)  (549 286)  (549 286)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_t_22
 (15 14)  (561 286)  (561 286)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g3_5
 (16 14)  (562 286)  (562 286)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g3_5
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 286)  (564 286)  routing T_11_17.sp4_h_l_24 <X> T_11_17.lc_trk_g3_5
 (25 14)  (571 286)  (571 286)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6
 (3 15)  (549 287)  (549 287)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_t_22
 (14 15)  (560 287)  (560 287)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g3_4
 (15 15)  (561 287)  (561 287)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_h_l_17 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (569 287)  (569 287)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6
 (24 15)  (570 287)  (570 287)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6
 (25 15)  (571 287)  (571 287)  routing T_11_17.sp4_h_r_46 <X> T_11_17.lc_trk_g3_6


LogicTile_12_17

 (5 0)  (605 272)  (605 272)  routing T_12_17.sp4_v_b_0 <X> T_12_17.sp4_h_r_0
 (8 0)  (608 272)  (608 272)  routing T_12_17.sp4_v_b_7 <X> T_12_17.sp4_h_r_1
 (9 0)  (609 272)  (609 272)  routing T_12_17.sp4_v_b_7 <X> T_12_17.sp4_h_r_1
 (10 0)  (610 272)  (610 272)  routing T_12_17.sp4_v_b_7 <X> T_12_17.sp4_h_r_1
 (12 0)  (612 272)  (612 272)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_2
 (14 0)  (614 272)  (614 272)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (15 0)  (615 272)  (615 272)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (16 0)  (616 272)  (616 272)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (21 0)  (621 272)  (621 272)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 272)  (623 272)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 272)  (631 272)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (6 1)  (606 273)  (606 273)  routing T_12_17.sp4_v_b_0 <X> T_12_17.sp4_h_r_0
 (11 1)  (611 273)  (611 273)  routing T_12_17.sp4_v_b_2 <X> T_12_17.sp4_h_r_2
 (14 1)  (614 273)  (614 273)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (15 1)  (615 273)  (615 273)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp4_h_l_5 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (618 273)  (618 273)  routing T_12_17.sp4_h_l_4 <X> T_12_17.lc_trk_g0_1
 (21 1)  (621 273)  (621 273)  routing T_12_17.sp4_h_r_19 <X> T_12_17.lc_trk_g0_3
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_1 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (633 273)  (633 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.input_2_0
 (15 2)  (615 274)  (615 274)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g0_5
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (625 274)  (625 274)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g0_6
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 274)  (628 274)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (618 275)  (618 275)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g0_5
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (623 275)  (623 275)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.sp4_h_l_11 <X> T_12_17.lc_trk_g0_6
 (26 3)  (626 275)  (626 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (43 3)  (643 275)  (643 275)  LC_1 Logic Functioning bit
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (47 4)  (647 276)  (647 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (51 5)  (651 277)  (651 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (608 278)  (608 278)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_l_41
 (9 6)  (609 278)  (609 278)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_l_41
 (10 6)  (610 278)  (610 278)  routing T_12_17.sp4_v_t_47 <X> T_12_17.sp4_h_l_41
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (25 6)  (625 278)  (625 278)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g1_6
 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_l_23 <X> T_12_17.sp12_v_t_23
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.lft_op_6 <X> T_12_17.lc_trk_g1_6
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 281)  (623 281)  routing T_12_17.sp4_v_b_42 <X> T_12_17.lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.sp4_v_b_42 <X> T_12_17.lc_trk_g2_2
 (15 10)  (615 282)  (615 282)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g2_5
 (16 10)  (616 282)  (616 282)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g2_5
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g2_5
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 282)  (640 282)  LC_5 Logic Functioning bit
 (14 11)  (614 283)  (614 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (15 11)  (615 283)  (615 283)  routing T_12_17.tnl_op_4 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 283)  (618 283)  routing T_12_17.sp4_h_r_45 <X> T_12_17.lc_trk_g2_5
 (27 11)  (627 283)  (627 283)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 283)  (631 283)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 283)  (632 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (17 12)  (617 284)  (617 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 284)  (621 284)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g3_3
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 284)  (623 284)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g3_3
 (24 12)  (624 284)  (624 284)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g3_3
 (18 13)  (618 285)  (618 285)  routing T_12_17.sp4_r_v_b_41 <X> T_12_17.lc_trk_g3_1
 (21 13)  (621 285)  (621 285)  routing T_12_17.sp4_h_r_43 <X> T_12_17.lc_trk_g3_3
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_v_b_47 <X> T_12_17.lc_trk_g3_7
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 286)  (633 286)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 286)  (640 286)  LC_7 Logic Functioning bit
 (42 14)  (642 286)  (642 286)  LC_7 Logic Functioning bit
 (46 14)  (646 286)  (646 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_h_r_1
 (10 0)  (664 272)  (664 272)  routing T_13_17.sp4_h_l_47 <X> T_13_17.sp4_h_r_1
 (12 0)  (666 272)  (666 272)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_h_r_2
 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (15 0)  (669 272)  (669 272)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.lft_op_1 <X> T_13_17.lc_trk_g0_1
 (11 1)  (665 273)  (665 273)  routing T_13_17.sp4_v_b_2 <X> T_13_17.sp4_h_r_2
 (14 1)  (668 273)  (668 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (15 1)  (669 273)  (669 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_r_v_b_33 <X> T_13_17.lc_trk_g0_2
 (14 2)  (668 274)  (668 274)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g0_4
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g0_5
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (24 2)  (678 274)  (678 274)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 274)  (694 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (14 3)  (668 275)  (668 275)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_v_t_1 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_h_l_10 <X> T_13_17.lc_trk_g0_7
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.top_op_6 <X> T_13_17.lc_trk_g0_6
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.bot_op_3 <X> T_13_17.lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g1_2
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.bnr_op_2 <X> T_13_17.lc_trk_g1_2
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (26 6)  (680 278)  (680 278)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (38 6)  (692 278)  (692 278)  LC_3 Logic Functioning bit
 (39 6)  (693 278)  (693 278)  LC_3 Logic Functioning bit
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (660 279)  (660 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_h_l_38
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (39 7)  (693 279)  (693 279)  LC_3 Logic Functioning bit
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (15 8)  (669 280)  (669 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 280)  (677 280)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g2_3
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 280)  (685 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (39 8)  (693 280)  (693 280)  LC_4 Logic Functioning bit
 (40 8)  (694 280)  (694 280)  LC_4 Logic Functioning bit
 (41 8)  (695 280)  (695 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (672 281)  (672 281)  routing T_13_17.sp4_h_r_41 <X> T_13_17.lc_trk_g2_1
 (21 9)  (675 281)  (675 281)  routing T_13_17.sp4_h_r_27 <X> T_13_17.lc_trk_g2_3
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (38 9)  (692 281)  (692 281)  LC_4 Logic Functioning bit
 (40 9)  (694 281)  (694 281)  LC_4 Logic Functioning bit
 (41 9)  (695 281)  (695 281)  LC_4 Logic Functioning bit
 (53 9)  (707 281)  (707 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (669 282)  (669 282)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g2_5
 (16 10)  (670 282)  (670 282)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g2_5
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g2_5
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 282)  (684 282)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 283)  (688 283)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_5
 (10 12)  (664 284)  (664 284)  routing T_13_17.sp4_v_t_40 <X> T_13_17.sp4_h_r_10
 (15 12)  (669 284)  (669 284)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (675 284)  (675 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (677 284)  (677 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.sp4_h_r_35 <X> T_13_17.lc_trk_g3_3
 (4 13)  (658 285)  (658 285)  routing T_13_17.sp4_v_t_41 <X> T_13_17.sp4_h_r_9
 (13 13)  (667 285)  (667 285)  routing T_13_17.sp4_v_t_43 <X> T_13_17.sp4_h_r_11
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp4_h_r_25 <X> T_13_17.lc_trk_g3_1
 (11 14)  (665 286)  (665 286)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_v_t_46
 (15 14)  (669 286)  (669 286)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (680 286)  (680 286)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 286)  (681 286)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (12 15)  (666 287)  (666 287)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_v_t_46
 (18 15)  (672 287)  (672 287)  routing T_13_17.sp4_h_l_16 <X> T_13_17.lc_trk_g3_5
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (688 287)  (688 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.input_2_7
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (25 0)  (733 272)  (733 272)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (11 1)  (719 273)  (719 273)  routing T_14_17.sp4_h_l_43 <X> T_14_17.sp4_h_r_2
 (13 1)  (721 273)  (721 273)  routing T_14_17.sp4_h_l_43 <X> T_14_17.sp4_h_r_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g0_2
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_0
 (35 1)  (743 273)  (743 273)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_5 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (47 2)  (755 274)  (755 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 275)  (708 275)  routing T_14_17.glb_netwk_5 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (39 3)  (747 275)  (747 275)  LC_1 Logic Functioning bit
 (40 3)  (748 275)  (748 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (48 3)  (756 275)  (756 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (716 276)  (716 276)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_h_r_4
 (9 4)  (717 276)  (717 276)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_h_r_4
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 276)  (733 276)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g1_2
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_0 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (18 5)  (726 277)  (726 277)  routing T_14_17.sp4_r_v_b_25 <X> T_14_17.lc_trk_g1_1
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 277)  (742 277)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.input_2_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (14 6)  (722 278)  (722 278)  routing T_14_17.bnr_op_4 <X> T_14_17.lc_trk_g1_4
 (22 6)  (730 278)  (730 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 278)  (731 278)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g1_7
 (24 6)  (732 278)  (732 278)  routing T_14_17.sp4_v_b_23 <X> T_14_17.lc_trk_g1_7
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (6 7)  (714 279)  (714 279)  routing T_14_17.sp4_h_r_3 <X> T_14_17.sp4_h_l_38
 (14 7)  (722 279)  (722 279)  routing T_14_17.bnr_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_3
 (35 7)  (743 279)  (743 279)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.input_2_3
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_24 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.sp4_r_v_b_34 <X> T_14_17.lc_trk_g2_2
 (4 10)  (712 282)  (712 282)  routing T_14_17.sp4_h_r_6 <X> T_14_17.sp4_v_t_43
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_t_16 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.sp4_v_t_16 <X> T_14_17.lc_trk_g2_5
 (5 11)  (713 283)  (713 283)  routing T_14_17.sp4_h_r_6 <X> T_14_17.sp4_v_t_43
 (8 11)  (716 283)  (716 283)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_v_t_42
 (9 11)  (717 283)  (717 283)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_v_t_42
 (11 11)  (719 283)  (719 283)  routing T_14_17.sp4_h_r_0 <X> T_14_17.sp4_h_l_45
 (13 11)  (721 283)  (721 283)  routing T_14_17.sp4_h_r_0 <X> T_14_17.sp4_h_l_45
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.sp4_v_b_46 <X> T_14_17.lc_trk_g2_6
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp12_v_t_6 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (11 13)  (719 285)  (719 285)  routing T_14_17.sp4_h_l_46 <X> T_14_17.sp4_h_r_11
 (17 13)  (725 285)  (725 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g3_2
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_17

 (14 0)  (776 272)  (776 272)  routing T_15_17.sp4_v_b_8 <X> T_15_17.lc_trk_g0_0
 (21 0)  (783 272)  (783 272)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g0_3
 (25 0)  (787 272)  (787 272)  routing T_15_17.sp4_v_b_2 <X> T_15_17.lc_trk_g0_2
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp4_v_b_8 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_v_b_8 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (783 273)  (783 273)  routing T_15_17.sp4_v_b_11 <X> T_15_17.lc_trk_g0_3
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_v_b_2 <X> T_15_17.lc_trk_g0_2
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_5 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (770 274)  (770 274)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_36
 (14 2)  (776 274)  (776 274)  routing T_15_17.sp4_v_b_4 <X> T_15_17.lc_trk_g0_4
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_5 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_v_b_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (762 276)  (762 276)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (766 276)  (766 276)  routing T_15_17.sp4_v_t_42 <X> T_15_17.sp4_v_b_3
 (6 4)  (768 276)  (768 276)  routing T_15_17.sp4_v_t_42 <X> T_15_17.sp4_v_b_3
 (15 4)  (777 276)  (777 276)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (16 4)  (778 276)  (778 276)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (17 4)  (779 276)  (779 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 276)  (780 276)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (25 4)  (787 276)  (787 276)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g1_2
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 276)  (797 276)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_2
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (15 5)  (777 277)  (777 277)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g1_0
 (16 5)  (778 277)  (778 277)  routing T_15_17.sp4_v_t_5 <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (780 277)  (780 277)  routing T_15_17.sp4_h_l_4 <X> T_15_17.lc_trk_g1_1
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (785 277)  (785 277)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.sp4_v_b_10 <X> T_15_17.lc_trk_g1_2
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 277)  (795 277)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.input_2_2
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (46 5)  (808 277)  (808 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (2 6)  (764 278)  (764 278)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (767 278)  (767 278)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_h_l_38
 (9 6)  (771 278)  (771 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (10 6)  (772 278)  (772 278)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_41
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (43 6)  (805 278)  (805 278)  LC_3 Logic Functioning bit
 (4 7)  (766 279)  (766 279)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_h_l_38
 (6 7)  (768 279)  (768 279)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_h_l_38
 (11 7)  (773 279)  (773 279)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_h_l_40
 (13 7)  (775 279)  (775 279)  routing T_15_17.sp4_h_r_9 <X> T_15_17.sp4_h_l_40
 (15 7)  (777 279)  (777 279)  routing T_15_17.bot_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 279)  (797 279)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.input_2_3
 (36 7)  (798 279)  (798 279)  LC_3 Logic Functioning bit
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (46 8)  (808 280)  (808 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (809 280)  (809 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (812 280)  (812 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g2_2
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (4 10)  (766 282)  (766 282)  routing T_15_17.sp4_v_b_10 <X> T_15_17.sp4_v_t_43
 (5 10)  (767 282)  (767 282)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_43
 (6 10)  (768 282)  (768 282)  routing T_15_17.sp4_v_b_10 <X> T_15_17.sp4_v_t_43
 (14 10)  (776 282)  (776 282)  routing T_15_17.sp4_v_t_17 <X> T_15_17.lc_trk_g2_4
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 282)  (785 282)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g2_7
 (24 10)  (786 282)  (786 282)  routing T_15_17.sp4_v_b_47 <X> T_15_17.lc_trk_g2_7
 (27 10)  (789 282)  (789 282)  routing T_15_17.lc_trk_g1_1 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_5
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (37 10)  (799 282)  (799 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (4 11)  (766 283)  (766 283)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_h_l_43
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_v_t_17 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 283)  (787 283)  routing T_15_17.sp4_r_v_b_38 <X> T_15_17.lc_trk_g2_6
 (27 11)  (789 283)  (789 283)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 283)  (796 283)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (37 11)  (799 283)  (799 283)  LC_5 Logic Functioning bit
 (8 12)  (770 284)  (770 284)  routing T_15_17.sp4_h_l_39 <X> T_15_17.sp4_h_r_10
 (10 12)  (772 284)  (772 284)  routing T_15_17.sp4_h_l_39 <X> T_15_17.sp4_h_r_10
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g3_3
 (0 14)  (762 286)  (762 286)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 286)  (767 286)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_h_l_44
 (15 14)  (777 286)  (777 286)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (16 14)  (778 286)  (778 286)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (0 15)  (762 287)  (762 287)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (768 287)  (768 287)  routing T_15_17.sp4_v_t_44 <X> T_15_17.sp4_h_l_44
 (8 15)  (770 287)  (770 287)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_v_t_47
 (11 15)  (773 287)  (773 287)  routing T_15_17.sp4_h_r_11 <X> T_15_17.sp4_h_l_46
 (18 15)  (780 287)  (780 287)  routing T_15_17.sp4_h_l_16 <X> T_15_17.lc_trk_g3_5
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (45 15)  (807 287)  (807 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (3 0)  (819 272)  (819 272)  routing T_16_17.sp12_v_t_23 <X> T_16_17.sp12_v_b_0
 (6 0)  (822 272)  (822 272)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_0
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (839 272)  (839 272)  routing T_16_17.sp4_v_b_19 <X> T_16_17.lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.sp4_v_b_19 <X> T_16_17.lc_trk_g0_3
 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (53 0)  (869 272)  (869 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (821 273)  (821 273)  routing T_16_17.sp4_v_t_44 <X> T_16_17.sp4_v_b_0
 (28 1)  (844 273)  (844 273)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 273)  (850 273)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.input_2_0
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g0_4
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (25 2)  (841 274)  (841 274)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (834 275)  (834 275)  routing T_16_17.sp4_r_v_b_29 <X> T_16_17.lc_trk_g0_5
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 275)  (839 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (841 276)  (841 276)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g1_2
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp4_r_v_b_24 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g3_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (849 277)  (849 277)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.input_2_2
 (34 5)  (850 277)  (850 277)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.input_2_2
 (4 6)  (820 278)  (820 278)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_v_t_38
 (6 6)  (822 278)  (822 278)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_v_t_38
 (12 6)  (828 278)  (828 278)  routing T_16_17.sp4_h_r_2 <X> T_16_17.sp4_h_l_40
 (14 6)  (830 278)  (830 278)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g1_4
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 278)  (851 278)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_3
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (5 7)  (821 279)  (821 279)  routing T_16_17.sp4_h_r_9 <X> T_16_17.sp4_v_t_38
 (13 7)  (829 279)  (829 279)  routing T_16_17.sp4_h_r_2 <X> T_16_17.sp4_h_l_40
 (14 7)  (830 279)  (830 279)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g1_4
 (16 7)  (832 279)  (832 279)  routing T_16_17.sp4_v_t_1 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (849 279)  (849 279)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_3
 (35 7)  (851 279)  (851 279)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.input_2_3
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (46 8)  (862 280)  (862 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (864 280)  (864 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (866 280)  (866 280)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (868 280)  (868 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (53 8)  (869 280)  (869 280)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g2_2
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (6 10)  (822 282)  (822 282)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_v_t_43
 (12 10)  (828 282)  (828 282)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_45
 (15 10)  (831 282)  (831 282)  routing T_16_17.rgt_op_5 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.rgt_op_5 <X> T_16_17.lc_trk_g2_5
 (21 10)  (837 282)  (837 282)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 282)  (846 282)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (11 11)  (827 283)  (827 283)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_45
 (13 11)  (829 283)  (829 283)  routing T_16_17.sp4_v_t_39 <X> T_16_17.sp4_h_l_45
 (14 11)  (830 283)  (830 283)  routing T_16_17.sp4_r_v_b_36 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_h_r_46 <X> T_16_17.lc_trk_g2_6
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g3_1
 (25 12)  (841 284)  (841 284)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g3_2
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (40 12)  (856 284)  (856 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (50 12)  (866 284)  (866 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (8 14)  (824 286)  (824 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (9 14)  (825 286)  (825 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (10 14)  (826 286)  (826 286)  routing T_16_17.sp4_v_t_41 <X> T_16_17.sp4_h_l_47
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp12_v_b_21 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (21 14)  (837 286)  (837 286)  routing T_16_17.rgt_op_7 <X> T_16_17.lc_trk_g3_7
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 286)  (840 286)  routing T_16_17.rgt_op_7 <X> T_16_17.lc_trk_g3_7
 (25 14)  (841 286)  (841 286)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g3_6
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (50 14)  (866 286)  (866 286)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (834 287)  (834 287)  routing T_16_17.sp12_v_b_21 <X> T_16_17.lc_trk_g3_5
 (22 15)  (838 287)  (838 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 287)  (840 287)  routing T_16_17.rgt_op_6 <X> T_16_17.lc_trk_g3_6
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (46 15)  (862 287)  (862 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (864 287)  (864 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (867 287)  (867 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.lft_op_0 <X> T_17_17.lc_trk_g0_0
 (21 0)  (895 272)  (895 272)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g0_3
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (13 1)  (887 273)  (887 273)  routing T_17_17.sp4_v_t_44 <X> T_17_17.sp4_h_r_2
 (15 1)  (889 273)  (889 273)  routing T_17_17.lft_op_0 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (901 273)  (901 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 273)  (904 273)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (43 1)  (917 273)  (917 273)  LC_0 Logic Functioning bit
 (45 1)  (919 273)  (919 273)  LC_0 Logic Functioning bit
 (48 1)  (922 273)  (922 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_5 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (885 274)  (885 274)  routing T_17_17.sp4_v_b_11 <X> T_17_17.sp4_v_t_39
 (25 2)  (899 274)  (899 274)  routing T_17_17.sp4_v_t_3 <X> T_17_17.lc_trk_g0_6
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (909 274)  (909 274)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_1
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (48 2)  (922 274)  (922 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_5 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (9 3)  (883 275)  (883 275)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_v_t_36
 (10 3)  (884 275)  (884 275)  routing T_17_17.sp4_v_b_5 <X> T_17_17.sp4_v_t_36
 (12 3)  (886 275)  (886 275)  routing T_17_17.sp4_v_b_11 <X> T_17_17.sp4_v_t_39
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_v_t_3 <X> T_17_17.lc_trk_g0_6
 (25 3)  (899 275)  (899 275)  routing T_17_17.sp4_v_t_3 <X> T_17_17.lc_trk_g0_6
 (26 3)  (900 275)  (900 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 275)  (906 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 275)  (907 275)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_1
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (52 3)  (926 275)  (926 275)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (874 276)  (874 276)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (889 276)  (889 276)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g1_3
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 276)  (904 276)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 276)  (905 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (40 4)  (914 276)  (914 276)  LC_2 Logic Functioning bit
 (42 4)  (916 276)  (916 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (50 4)  (924 276)  (924 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 277)  (874 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (8 5)  (882 277)  (882 277)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_v_b_4
 (9 5)  (883 277)  (883 277)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_v_b_4
 (10 5)  (884 277)  (884 277)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_v_b_4
 (18 5)  (892 277)  (892 277)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g1_1
 (21 5)  (895 277)  (895 277)  routing T_17_17.top_op_3 <X> T_17_17.lc_trk_g1_3
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.top_op_2 <X> T_17_17.lc_trk_g1_2
 (25 5)  (899 277)  (899 277)  routing T_17_17.top_op_2 <X> T_17_17.lc_trk_g1_2
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (40 5)  (914 277)  (914 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (42 5)  (916 277)  (916 277)  LC_2 Logic Functioning bit
 (43 5)  (917 277)  (917 277)  LC_2 Logic Functioning bit
 (45 5)  (919 277)  (919 277)  LC_2 Logic Functioning bit
 (4 6)  (878 278)  (878 278)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_v_t_38
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (42 6)  (916 278)  (916 278)  LC_3 Logic Functioning bit
 (4 7)  (878 279)  (878 279)  routing T_17_17.sp4_v_b_10 <X> T_17_17.sp4_h_l_38
 (8 7)  (882 279)  (882 279)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_v_t_41
 (10 7)  (884 279)  (884 279)  routing T_17_17.sp4_v_b_1 <X> T_17_17.sp4_v_t_41
 (13 7)  (887 279)  (887 279)  routing T_17_17.sp4_v_b_0 <X> T_17_17.sp4_h_l_40
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (41 7)  (915 279)  (915 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (13 8)  (887 280)  (887 280)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_v_b_8
 (14 8)  (888 280)  (888 280)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g2_0
 (25 8)  (899 280)  (899 280)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g2_2
 (11 9)  (885 281)  (885 281)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_8
 (13 9)  (887 281)  (887 281)  routing T_17_17.sp4_h_l_37 <X> T_17_17.sp4_h_r_8
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (6 10)  (880 282)  (880 282)  routing T_17_17.sp4_h_l_36 <X> T_17_17.sp4_v_t_43
 (15 10)  (889 282)  (889 282)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g2_5
 (16 10)  (890 282)  (890 282)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (45 11)  (919 283)  (919 283)  LC_5 Logic Functioning bit
 (4 12)  (878 284)  (878 284)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g3_1
 (21 12)  (895 284)  (895 284)  routing T_17_17.sp4_v_t_14 <X> T_17_17.lc_trk_g3_3
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 284)  (897 284)  routing T_17_17.sp4_v_t_14 <X> T_17_17.lc_trk_g3_3
 (25 12)  (899 284)  (899 284)  routing T_17_17.bnl_op_2 <X> T_17_17.lc_trk_g3_2
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_l_44 <X> T_17_17.sp4_v_b_9
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (899 285)  (899 285)  routing T_17_17.bnl_op_2 <X> T_17_17.lc_trk_g3_2
 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (45 13)  (919 285)  (919 285)  LC_6 Logic Functioning bit
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (0 15)  (874 287)  (874 287)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (898 287)  (898 287)  routing T_17_17.tnl_op_6 <X> T_17_17.lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.tnl_op_6 <X> T_17_17.lc_trk_g3_6
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (45 15)  (919 287)  (919 287)  LC_7 Logic Functioning bit


LogicTile_18_17

 (4 0)  (932 272)  (932 272)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_v_b_0
 (6 0)  (934 272)  (934 272)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_v_b_0
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.top_op_3 <X> T_18_17.lc_trk_g0_3
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 272)  (964 272)  LC_0 Logic Functioning bit
 (38 0)  (966 272)  (966 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (5 1)  (933 273)  (933 273)  routing T_18_17.sp4_h_l_43 <X> T_18_17.sp4_v_b_0
 (14 1)  (942 273)  (942 273)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g0_0
 (15 1)  (943 273)  (943 273)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g0_0
 (16 1)  (944 273)  (944 273)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (949 273)  (949 273)  routing T_18_17.top_op_3 <X> T_18_17.lc_trk_g0_3
 (22 1)  (950 273)  (950 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 273)  (961 273)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.input_2_0
 (35 1)  (963 273)  (963 273)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.input_2_0
 (36 1)  (964 273)  (964 273)  LC_0 Logic Functioning bit
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (39 1)  (967 273)  (967 273)  LC_0 Logic Functioning bit
 (43 1)  (971 273)  (971 273)  LC_0 Logic Functioning bit
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (932 274)  (932 274)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 274)  (961 274)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 274)  (963 274)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.input_2_1
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (5 3)  (933 275)  (933 275)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (14 3)  (942 275)  (942 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (15 3)  (943 275)  (943 275)  routing T_18_17.top_op_4 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 275)  (961 275)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.input_2_1
 (35 3)  (963 275)  (963 275)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (37 3)  (965 275)  (965 275)  LC_1 Logic Functioning bit
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (1 4)  (929 276)  (929 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (951 276)  (951 276)  routing T_18_17.sp4_v_b_19 <X> T_18_17.lc_trk_g1_3
 (24 4)  (952 276)  (952 276)  routing T_18_17.sp4_v_b_19 <X> T_18_17.lc_trk_g1_3
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (42 4)  (970 276)  (970 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (50 4)  (978 276)  (978 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (928 277)  (928 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (1 5)  (929 277)  (929 277)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (14 5)  (942 277)  (942 277)  routing T_18_17.sp4_r_v_b_24 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (37 5)  (965 277)  (965 277)  LC_2 Logic Functioning bit
 (39 5)  (967 277)  (967 277)  LC_2 Logic Functioning bit
 (42 5)  (970 277)  (970 277)  LC_2 Logic Functioning bit
 (43 5)  (971 277)  (971 277)  LC_2 Logic Functioning bit
 (5 6)  (933 278)  (933 278)  routing T_18_17.sp4_v_t_38 <X> T_18_17.sp4_h_l_38
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.wire_logic_cluster/lc_5/out <X> T_18_17.lc_trk_g1_5
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (6 7)  (934 279)  (934 279)  routing T_18_17.sp4_v_t_38 <X> T_18_17.sp4_h_l_38
 (15 7)  (943 279)  (943 279)  routing T_18_17.bot_op_4 <X> T_18_17.lc_trk_g1_4
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (41 7)  (969 279)  (969 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (43 7)  (971 279)  (971 279)  LC_3 Logic Functioning bit
 (53 7)  (981 279)  (981 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (930 280)  (930 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 8)  (936 280)  (936 280)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_h_r_7
 (9 8)  (937 280)  (937 280)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_h_r_7
 (10 8)  (938 280)  (938 280)  routing T_18_17.sp4_v_b_1 <X> T_18_17.sp4_h_r_7
 (11 8)  (939 280)  (939 280)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_v_b_8
 (14 8)  (942 280)  (942 280)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (21 8)  (949 280)  (949 280)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (951 280)  (951 280)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (24 8)  (952 280)  (952 280)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (25 8)  (953 280)  (953 280)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g2_2
 (12 9)  (940 281)  (940 281)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_v_b_8
 (15 9)  (943 281)  (943 281)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (16 9)  (944 281)  (944 281)  routing T_18_17.sp4_h_l_21 <X> T_18_17.lc_trk_g2_0
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (949 281)  (949 281)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g2_3
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (4 10)  (932 282)  (932 282)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_v_t_43
 (8 10)  (936 282)  (936 282)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_42
 (10 10)  (938 282)  (938 282)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_42
 (11 10)  (939 282)  (939 282)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_v_t_45
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g2_7
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 282)  (959 282)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 282)  (960 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 282)  (961 282)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_5/in_3
 (39 10)  (967 282)  (967 282)  LC_5 Logic Functioning bit
 (51 10)  (979 282)  (979 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (933 283)  (933 283)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_v_t_43
 (12 11)  (940 283)  (940 283)  routing T_18_17.sp4_v_b_5 <X> T_18_17.sp4_v_t_45
 (15 11)  (943 283)  (943 283)  routing T_18_17.tnr_op_4 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (946 283)  (946 283)  routing T_18_17.sp4_r_v_b_37 <X> T_18_17.lc_trk_g2_5
 (21 11)  (949 283)  (949 283)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g2_7
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 283)  (952 283)  routing T_18_17.tnr_op_6 <X> T_18_17.lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 283)  (958 283)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 283)  (960 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (961 283)  (961 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_5
 (34 11)  (962 283)  (962 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_5
 (35 11)  (963 283)  (963 283)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.input_2_5
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (41 11)  (969 283)  (969 283)  LC_5 Logic Functioning bit
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (41 12)  (969 284)  (969 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (50 12)  (978 284)  (978 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 285)  (964 285)  LC_6 Logic Functioning bit
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (48 13)  (976 285)  (976 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 286)  (928 286)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 286)  (929 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (932 286)  (932 286)  routing T_18_17.sp4_v_b_9 <X> T_18_17.sp4_v_t_44
 (5 14)  (933 286)  (933 286)  routing T_18_17.sp4_v_b_9 <X> T_18_17.sp4_h_l_44
 (25 14)  (953 286)  (953 286)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6
 (0 15)  (928 287)  (928 287)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (940 287)  (940 287)  routing T_18_17.sp4_h_l_46 <X> T_18_17.sp4_v_t_46
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 287)  (951 287)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6
 (25 15)  (953 287)  (953 287)  routing T_18_17.sp4_v_b_38 <X> T_18_17.lc_trk_g3_6


LogicTile_19_17

 (5 0)  (987 272)  (987 272)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_r_0
 (8 0)  (990 272)  (990 272)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_r_1
 (9 0)  (991 272)  (991 272)  routing T_19_17.sp4_v_b_1 <X> T_19_17.sp4_h_r_1
 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (37 0)  (1019 272)  (1019 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (39 0)  (1021 272)  (1021 272)  LC_0 Logic Functioning bit
 (44 0)  (1026 272)  (1026 272)  LC_0 Logic Functioning bit
 (45 0)  (1027 272)  (1027 272)  LC_0 Logic Functioning bit
 (53 0)  (1035 272)  (1035 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (986 273)  (986 273)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_r_0
 (6 1)  (988 273)  (988 273)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_r_0
 (40 1)  (1022 273)  (1022 273)  LC_0 Logic Functioning bit
 (41 1)  (1023 273)  (1023 273)  LC_0 Logic Functioning bit
 (42 1)  (1024 273)  (1024 273)  LC_0 Logic Functioning bit
 (43 1)  (1025 273)  (1025 273)  LC_0 Logic Functioning bit
 (45 1)  (1027 273)  (1027 273)  LC_0 Logic Functioning bit
 (49 1)  (1031 273)  (1031 273)  Carry_In_Mux bit 

 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_5 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (990 274)  (990 274)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_36
 (9 2)  (991 274)  (991 274)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_36
 (10 2)  (992 274)  (992 274)  routing T_19_17.sp4_v_t_42 <X> T_19_17.sp4_h_l_36
 (11 2)  (993 274)  (993 274)  routing T_19_17.sp4_v_b_11 <X> T_19_17.sp4_v_t_39
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (44 2)  (1026 274)  (1026 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_5 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (8 3)  (990 275)  (990 275)  routing T_19_17.sp4_h_r_7 <X> T_19_17.sp4_v_t_36
 (9 3)  (991 275)  (991 275)  routing T_19_17.sp4_h_r_7 <X> T_19_17.sp4_v_t_36
 (10 3)  (992 275)  (992 275)  routing T_19_17.sp4_h_r_7 <X> T_19_17.sp4_v_t_36
 (12 3)  (994 275)  (994 275)  routing T_19_17.sp4_v_b_11 <X> T_19_17.sp4_v_t_39
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (41 3)  (1023 275)  (1023 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (45 3)  (1027 275)  (1027 275)  LC_1 Logic Functioning bit
 (46 3)  (1028 275)  (1028 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (983 276)  (983 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (990 276)  (990 276)  routing T_19_17.sp4_h_l_41 <X> T_19_17.sp4_h_r_4
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 276)  (1006 276)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (41 4)  (1023 276)  (1023 276)  LC_2 Logic Functioning bit
 (43 4)  (1025 276)  (1025 276)  LC_2 Logic Functioning bit
 (45 4)  (1027 276)  (1027 276)  LC_2 Logic Functioning bit
 (0 5)  (982 277)  (982 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (1 5)  (983 277)  (983 277)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.sp12_h_r_3 <X> T_19_17.lc_trk_g1_3
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (45 5)  (1027 277)  (1027 277)  LC_2 Logic Functioning bit
 (4 9)  (986 281)  (986 281)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_h_r_6
 (6 9)  (988 281)  (988 281)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_h_r_6
 (5 10)  (987 282)  (987 282)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_43
 (6 11)  (988 283)  (988 283)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_43
 (6 12)  (988 284)  (988 284)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (8 12)  (990 284)  (990 284)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_h_r_10
 (14 12)  (996 284)  (996 284)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g3_0
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g3_1
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.wire_logic_cluster/lc_2/out <X> T_19_17.lc_trk_g3_2
 (5 13)  (987 285)  (987 285)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_v_b_9
 (8 13)  (990 285)  (990 285)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_b_10
 (9 13)  (991 285)  (991 285)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_b_10
 (12 13)  (994 285)  (994 285)  routing T_19_17.sp4_h_r_11 <X> T_19_17.sp4_v_b_11
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 286)  (987 286)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_44
 (12 14)  (994 286)  (994 286)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_h_l_46
 (0 15)  (982 287)  (982 287)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (6 15)  (988 287)  (988 287)  routing T_19_17.sp4_v_t_44 <X> T_19_17.sp4_h_l_44
 (11 15)  (993 287)  (993 287)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_h_l_46
 (13 15)  (995 287)  (995 287)  routing T_19_17.sp4_v_t_40 <X> T_19_17.sp4_h_l_46


LogicTile_20_17

 (25 0)  (1061 272)  (1061 272)  routing T_20_17.lft_op_2 <X> T_20_17.lc_trk_g0_2
 (26 0)  (1062 272)  (1062 272)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 272)  (1063 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 272)  (1064 272)  routing T_20_17.lc_trk_g3_0 <X> T_20_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 272)  (1065 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 272)  (1067 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 272)  (1068 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 272)  (1069 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 272)  (1070 272)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 272)  (1072 272)  LC_0 Logic Functioning bit
 (38 0)  (1074 272)  (1074 272)  LC_0 Logic Functioning bit
 (41 0)  (1077 272)  (1077 272)  LC_0 Logic Functioning bit
 (43 0)  (1079 272)  (1079 272)  LC_0 Logic Functioning bit
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 273)  (1060 273)  routing T_20_17.lft_op_2 <X> T_20_17.lc_trk_g0_2
 (26 1)  (1062 273)  (1062 273)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 273)  (1064 273)  routing T_20_17.lc_trk_g2_6 <X> T_20_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 273)  (1065 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 273)  (1067 273)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 273)  (1072 273)  LC_0 Logic Functioning bit
 (38 1)  (1074 273)  (1074 273)  LC_0 Logic Functioning bit
 (40 1)  (1076 273)  (1076 273)  LC_0 Logic Functioning bit
 (42 1)  (1078 273)  (1078 273)  LC_0 Logic Functioning bit
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_5 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (1048 274)  (1048 274)  routing T_20_17.sp4_v_t_39 <X> T_20_17.sp4_h_l_39
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 274)  (1067 274)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 274)  (1071 274)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_1
 (37 2)  (1073 274)  (1073 274)  LC_1 Logic Functioning bit
 (38 2)  (1074 274)  (1074 274)  LC_1 Logic Functioning bit
 (39 2)  (1075 274)  (1075 274)  LC_1 Logic Functioning bit
 (40 2)  (1076 274)  (1076 274)  LC_1 Logic Functioning bit
 (41 2)  (1077 274)  (1077 274)  LC_1 Logic Functioning bit
 (0 3)  (1036 275)  (1036 275)  routing T_20_17.glb_netwk_5 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (11 3)  (1047 275)  (1047 275)  routing T_20_17.sp4_v_t_39 <X> T_20_17.sp4_h_l_39
 (30 3)  (1066 275)  (1066 275)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 275)  (1067 275)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 275)  (1068 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 275)  (1069 275)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_1
 (34 3)  (1070 275)  (1070 275)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_1
 (37 3)  (1073 275)  (1073 275)  LC_1 Logic Functioning bit
 (38 3)  (1074 275)  (1074 275)  LC_1 Logic Functioning bit
 (39 3)  (1075 275)  (1075 275)  LC_1 Logic Functioning bit
 (40 3)  (1076 275)  (1076 275)  LC_1 Logic Functioning bit
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (0 4)  (1036 276)  (1036 276)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 276)  (1037 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 276)  (1050 276)  routing T_20_17.wire_logic_cluster/lc_0/out <X> T_20_17.lc_trk_g1_0
 (26 4)  (1062 276)  (1062 276)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g1_0 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 276)  (1069 276)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (40 4)  (1076 276)  (1076 276)  LC_2 Logic Functioning bit
 (42 4)  (1078 276)  (1078 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (50 4)  (1086 276)  (1086 276)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 277)  (1037 277)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_7/cen
 (17 5)  (1053 277)  (1053 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (1062 277)  (1062 277)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 277)  (1063 277)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (42 5)  (1078 277)  (1078 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g1_4
 (21 6)  (1057 278)  (1057 278)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g1_7
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 278)  (1059 278)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g1_7
 (25 6)  (1061 278)  (1061 278)  routing T_20_17.sp4_v_b_6 <X> T_20_17.lc_trk_g1_6
 (26 6)  (1062 278)  (1062 278)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (1067 278)  (1067 278)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 278)  (1070 278)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 278)  (1071 278)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_3
 (37 6)  (1073 278)  (1073 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (39 6)  (1075 278)  (1075 278)  LC_3 Logic Functioning bit
 (40 6)  (1076 278)  (1076 278)  LC_3 Logic Functioning bit
 (41 6)  (1077 278)  (1077 278)  LC_3 Logic Functioning bit
 (15 7)  (1051 279)  (1051 279)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g1_4
 (16 7)  (1052 279)  (1052 279)  routing T_20_17.sp4_h_l_1 <X> T_20_17.lc_trk_g1_4
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (1057 279)  (1057 279)  routing T_20_17.sp4_v_b_15 <X> T_20_17.lc_trk_g1_7
 (22 7)  (1058 279)  (1058 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1059 279)  (1059 279)  routing T_20_17.sp4_v_b_6 <X> T_20_17.lc_trk_g1_6
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 279)  (1068 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1069 279)  (1069 279)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_3
 (34 7)  (1070 279)  (1070 279)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.input_2_3
 (36 7)  (1072 279)  (1072 279)  LC_3 Logic Functioning bit
 (38 7)  (1074 279)  (1074 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (40 7)  (1076 279)  (1076 279)  LC_3 Logic Functioning bit
 (41 7)  (1077 279)  (1077 279)  LC_3 Logic Functioning bit
 (21 8)  (1057 280)  (1057 280)  routing T_20_17.rgt_op_3 <X> T_20_17.lc_trk_g2_3
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1060 280)  (1060 280)  routing T_20_17.rgt_op_3 <X> T_20_17.lc_trk_g2_3
 (25 8)  (1061 280)  (1061 280)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (26 8)  (1062 280)  (1062 280)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 280)  (1069 280)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (40 8)  (1076 280)  (1076 280)  LC_4 Logic Functioning bit
 (42 8)  (1078 280)  (1078 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (50 8)  (1086 280)  (1086 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (25 9)  (1061 281)  (1061 281)  routing T_20_17.sp4_h_r_42 <X> T_20_17.lc_trk_g2_2
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 281)  (1063 281)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 281)  (1067 281)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (37 9)  (1073 281)  (1073 281)  LC_4 Logic Functioning bit
 (42 9)  (1078 281)  (1078 281)  LC_4 Logic Functioning bit
 (43 9)  (1079 281)  (1079 281)  LC_4 Logic Functioning bit
 (46 9)  (1082 281)  (1082 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (3 10)  (1039 282)  (1039 282)  routing T_20_17.sp12_v_t_22 <X> T_20_17.sp12_h_l_22
 (8 10)  (1044 282)  (1044 282)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_42
 (9 10)  (1045 282)  (1045 282)  routing T_20_17.sp4_v_t_42 <X> T_20_17.sp4_h_l_42
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 282)  (1054 282)  routing T_20_17.wire_logic_cluster/lc_5/out <X> T_20_17.lc_trk_g2_5
 (26 10)  (1062 282)  (1062 282)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 282)  (1063 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 282)  (1064 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 282)  (1066 282)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 282)  (1069 282)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 282)  (1070 282)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (13 11)  (1049 283)  (1049 283)  routing T_20_17.sp4_v_b_3 <X> T_20_17.sp4_h_l_45
 (22 11)  (1058 283)  (1058 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1062 283)  (1062 283)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 283)  (1063 283)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 283)  (1064 283)  routing T_20_17.lc_trk_g3_6 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 283)  (1066 283)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (38 11)  (1074 283)  (1074 283)  LC_5 Logic Functioning bit
 (2 12)  (1038 284)  (1038 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (12 12)  (1048 284)  (1048 284)  routing T_20_17.sp4_v_t_46 <X> T_20_17.sp4_h_r_11
 (14 12)  (1050 284)  (1050 284)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g3_0
 (15 12)  (1051 284)  (1051 284)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g3_1
 (16 12)  (1052 284)  (1052 284)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 284)  (1054 284)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g3_1
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1062 284)  (1062 284)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (1067 284)  (1067 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 284)  (1070 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (47 12)  (1083 284)  (1083 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (1051 285)  (1051 285)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g3_0
 (16 13)  (1052 285)  (1052 285)  routing T_20_17.sp4_h_l_21 <X> T_20_17.lc_trk_g3_0
 (17 13)  (1053 285)  (1053 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (53 13)  (1089 285)  (1089 285)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (1041 286)  (1041 286)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_l_44
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp4_h_r_31 <X> T_20_17.lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.sp4_h_r_31 <X> T_20_17.lc_trk_g3_7
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 286)  (1071 286)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_7
 (37 14)  (1073 286)  (1073 286)  LC_7 Logic Functioning bit
 (39 14)  (1075 286)  (1075 286)  LC_7 Logic Functioning bit
 (41 14)  (1077 286)  (1077 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (45 14)  (1081 286)  (1081 286)  LC_7 Logic Functioning bit
 (51 14)  (1087 286)  (1087 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (4 15)  (1040 287)  (1040 287)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_l_44
 (6 15)  (1042 287)  (1042 287)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_l_44
 (15 15)  (1051 287)  (1051 287)  routing T_20_17.sp4_v_t_33 <X> T_20_17.lc_trk_g3_4
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_v_t_33 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp4_h_r_31 <X> T_20_17.lc_trk_g3_7
 (22 15)  (1058 287)  (1058 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1059 287)  (1059 287)  routing T_20_17.sp12_v_b_14 <X> T_20_17.lc_trk_g3_6
 (26 15)  (1062 287)  (1062 287)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 287)  (1064 287)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 287)  (1068 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 287)  (1070 287)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_7
 (35 15)  (1071 287)  (1071 287)  routing T_20_17.lc_trk_g1_6 <X> T_20_17.input_2_7
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit
 (40 15)  (1076 287)  (1076 287)  LC_7 Logic Functioning bit
 (41 15)  (1077 287)  (1077 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (14 0)  (1104 272)  (1104 272)  routing T_21_17.sp4_v_b_0 <X> T_21_17.lc_trk_g0_0
 (25 0)  (1115 272)  (1115 272)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g0_2
 (27 0)  (1117 272)  (1117 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 272)  (1121 272)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 272)  (1130 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (42 0)  (1132 272)  (1132 272)  LC_0 Logic Functioning bit
 (43 0)  (1133 272)  (1133 272)  LC_0 Logic Functioning bit
 (44 0)  (1134 272)  (1134 272)  LC_0 Logic Functioning bit
 (11 1)  (1101 273)  (1101 273)  routing T_21_17.sp4_h_l_39 <X> T_21_17.sp4_h_r_2
 (16 1)  (1106 273)  (1106 273)  routing T_21_17.sp4_v_b_0 <X> T_21_17.lc_trk_g0_0
 (17 1)  (1107 273)  (1107 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g3_2 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 273)  (1123 273)  routing T_21_17.lc_trk_g2_0 <X> T_21_17.input_2_0
 (40 1)  (1130 273)  (1130 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (42 1)  (1132 273)  (1132 273)  LC_0 Logic Functioning bit
 (43 1)  (1133 273)  (1133 273)  LC_0 Logic Functioning bit
 (48 1)  (1138 273)  (1138 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1139 273)  (1139 273)  Carry_In_Mux bit 

 (1 2)  (1091 274)  (1091 274)  routing T_21_17.glb_netwk_5 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (11 2)  (1101 274)  (1101 274)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_t_39
 (21 2)  (1111 274)  (1111 274)  routing T_21_17.sp4_v_b_15 <X> T_21_17.lc_trk_g0_7
 (22 2)  (1112 274)  (1112 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1113 274)  (1113 274)  routing T_21_17.sp4_v_b_15 <X> T_21_17.lc_trk_g0_7
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (40 2)  (1130 274)  (1130 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (44 2)  (1134 274)  (1134 274)  LC_1 Logic Functioning bit
 (0 3)  (1090 275)  (1090 275)  routing T_21_17.glb_netwk_5 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (21 3)  (1111 275)  (1111 275)  routing T_21_17.sp4_v_b_15 <X> T_21_17.lc_trk_g0_7
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 275)  (1113 275)  routing T_21_17.sp4_v_b_22 <X> T_21_17.lc_trk_g0_6
 (24 3)  (1114 275)  (1114 275)  routing T_21_17.sp4_v_b_22 <X> T_21_17.lc_trk_g0_6
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g1_0 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 275)  (1122 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 275)  (1123 275)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.input_2_1
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (38 3)  (1128 275)  (1128 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (43 3)  (1133 275)  (1133 275)  LC_1 Logic Functioning bit
 (48 3)  (1138 275)  (1138 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (1090 276)  (1090 276)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 276)  (1098 276)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_h_r_4
 (10 4)  (1100 276)  (1100 276)  routing T_21_17.sp4_h_l_45 <X> T_21_17.sp4_h_r_4
 (12 4)  (1102 276)  (1102 276)  routing T_21_17.sp4_v_b_11 <X> T_21_17.sp4_h_r_5
 (14 4)  (1104 276)  (1104 276)  routing T_21_17.sp4_h_r_8 <X> T_21_17.lc_trk_g1_0
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.sp4_v_b_11 <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1113 276)  (1113 276)  routing T_21_17.sp4_v_b_11 <X> T_21_17.lc_trk_g1_3
 (25 4)  (1115 276)  (1115 276)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (27 4)  (1117 276)  (1117 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 276)  (1120 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 276)  (1130 276)  LC_2 Logic Functioning bit
 (41 4)  (1131 276)  (1131 276)  LC_2 Logic Functioning bit
 (42 4)  (1132 276)  (1132 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (44 4)  (1134 276)  (1134 276)  LC_2 Logic Functioning bit
 (48 4)  (1138 276)  (1138 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (1090 277)  (1090 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 277)  (1091 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (11 5)  (1101 277)  (1101 277)  routing T_21_17.sp4_v_b_11 <X> T_21_17.sp4_h_r_5
 (13 5)  (1103 277)  (1103 277)  routing T_21_17.sp4_v_b_11 <X> T_21_17.sp4_h_r_5
 (15 5)  (1105 277)  (1105 277)  routing T_21_17.sp4_h_r_8 <X> T_21_17.lc_trk_g1_0
 (16 5)  (1106 277)  (1106 277)  routing T_21_17.sp4_h_r_8 <X> T_21_17.lc_trk_g1_0
 (17 5)  (1107 277)  (1107 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (1111 277)  (1111 277)  routing T_21_17.sp4_v_b_11 <X> T_21_17.lc_trk_g1_3
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 277)  (1113 277)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (24 5)  (1114 277)  (1114 277)  routing T_21_17.sp4_h_r_10 <X> T_21_17.lc_trk_g1_2
 (30 5)  (1120 277)  (1120 277)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 277)  (1122 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 277)  (1125 277)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.input_2_2
 (40 5)  (1130 277)  (1130 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (25 6)  (1115 278)  (1115 278)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g1_6
 (26 6)  (1116 278)  (1116 278)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1117 278)  (1117 278)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 278)  (1125 278)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.input_2_3
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (42 6)  (1132 278)  (1132 278)  LC_3 Logic Functioning bit
 (43 6)  (1133 278)  (1133 278)  LC_3 Logic Functioning bit
 (53 6)  (1143 278)  (1143 278)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (1112 279)  (1112 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1113 279)  (1113 279)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g1_6
 (25 7)  (1115 279)  (1115 279)  routing T_21_17.sp4_v_t_3 <X> T_21_17.lc_trk_g1_6
 (26 7)  (1116 279)  (1116 279)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 279)  (1118 279)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 279)  (1119 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 279)  (1122 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 279)  (1123 279)  routing T_21_17.lc_trk_g2_5 <X> T_21_17.input_2_3
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (38 7)  (1128 279)  (1128 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (43 7)  (1133 279)  (1133 279)  LC_3 Logic Functioning bit
 (9 8)  (1099 280)  (1099 280)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_h_r_7
 (14 8)  (1104 280)  (1104 280)  routing T_21_17.wire_logic_cluster/lc_0/out <X> T_21_17.lc_trk_g2_0
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 280)  (1108 280)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g2_1
 (17 9)  (1107 281)  (1107 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_h_l_42
 (9 10)  (1099 282)  (1099 282)  routing T_21_17.sp4_v_t_42 <X> T_21_17.sp4_h_l_42
 (16 10)  (1106 282)  (1106 282)  routing T_21_17.sp12_v_t_10 <X> T_21_17.lc_trk_g2_5
 (17 10)  (1107 282)  (1107 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 11)  (1112 283)  (1112 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1113 283)  (1113 283)  routing T_21_17.sp4_h_r_30 <X> T_21_17.lc_trk_g2_6
 (24 11)  (1114 283)  (1114 283)  routing T_21_17.sp4_h_r_30 <X> T_21_17.lc_trk_g2_6
 (25 11)  (1115 283)  (1115 283)  routing T_21_17.sp4_h_r_30 <X> T_21_17.lc_trk_g2_6
 (21 12)  (1111 284)  (1111 284)  routing T_21_17.sp4_v_t_14 <X> T_21_17.lc_trk_g3_3
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1113 284)  (1113 284)  routing T_21_17.sp4_v_t_14 <X> T_21_17.lc_trk_g3_3
 (25 12)  (1115 284)  (1115 284)  routing T_21_17.sp4_v_b_26 <X> T_21_17.lc_trk_g3_2
 (3 13)  (1093 285)  (1093 285)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_h_r_1
 (22 13)  (1112 285)  (1112 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 285)  (1113 285)  routing T_21_17.sp4_v_b_26 <X> T_21_17.lc_trk_g3_2
 (0 14)  (1090 286)  (1090 286)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (1103 286)  (1103 286)  routing T_21_17.sp4_v_b_11 <X> T_21_17.sp4_v_t_46
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 286)  (1120 286)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 286)  (1121 286)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 286)  (1127 286)  LC_7 Logic Functioning bit
 (39 14)  (1129 286)  (1129 286)  LC_7 Logic Functioning bit
 (45 14)  (1135 286)  (1135 286)  LC_7 Logic Functioning bit
 (53 14)  (1143 286)  (1143 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (1090 287)  (1090 287)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (5 15)  (1095 287)  (1095 287)  routing T_21_17.sp4_h_l_44 <X> T_21_17.sp4_v_t_44
 (30 15)  (1120 287)  (1120 287)  routing T_21_17.lc_trk_g2_6 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 287)  (1121 287)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (1127 287)  (1127 287)  LC_7 Logic Functioning bit
 (39 15)  (1129 287)  (1129 287)  LC_7 Logic Functioning bit
 (45 15)  (1135 287)  (1135 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (21 0)  (1165 272)  (1165 272)  routing T_22_17.lft_op_3 <X> T_22_17.lc_trk_g0_3
 (22 0)  (1166 272)  (1166 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1168 272)  (1168 272)  routing T_22_17.lft_op_3 <X> T_22_17.lc_trk_g0_3
 (25 0)  (1169 272)  (1169 272)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g0_2
 (26 0)  (1170 272)  (1170 272)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 272)  (1172 272)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 272)  (1175 272)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 272)  (1178 272)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (1184 272)  (1184 272)  LC_0 Logic Functioning bit
 (22 1)  (1166 273)  (1166 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 273)  (1167 273)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g0_2
 (24 1)  (1168 273)  (1168 273)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g0_2
 (25 1)  (1169 273)  (1169 273)  routing T_22_17.sp4_h_l_7 <X> T_22_17.lc_trk_g0_2
 (27 1)  (1171 273)  (1171 273)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 273)  (1175 273)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 273)  (1176 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1178 273)  (1178 273)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.input_2_0
 (35 1)  (1179 273)  (1179 273)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.input_2_0
 (48 1)  (1192 273)  (1192 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_5 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 274)  (1149 274)  routing T_22_17.sp4_h_r_9 <X> T_22_17.sp4_h_l_37
 (0 3)  (1144 275)  (1144 275)  routing T_22_17.glb_netwk_5 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (4 3)  (1148 275)  (1148 275)  routing T_22_17.sp4_h_r_9 <X> T_22_17.sp4_h_l_37
 (8 3)  (1152 275)  (1152 275)  routing T_22_17.sp4_h_r_7 <X> T_22_17.sp4_v_t_36
 (9 3)  (1153 275)  (1153 275)  routing T_22_17.sp4_h_r_7 <X> T_22_17.sp4_v_t_36
 (10 3)  (1154 275)  (1154 275)  routing T_22_17.sp4_h_r_7 <X> T_22_17.sp4_v_t_36
 (1 4)  (1145 276)  (1145 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1149 276)  (1149 276)  routing T_22_17.sp4_v_b_9 <X> T_22_17.sp4_h_r_3
 (14 4)  (1158 276)  (1158 276)  routing T_22_17.sp4_h_l_5 <X> T_22_17.lc_trk_g1_0
 (21 4)  (1165 276)  (1165 276)  routing T_22_17.sp4_v_b_3 <X> T_22_17.lc_trk_g1_3
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1167 276)  (1167 276)  routing T_22_17.sp4_v_b_3 <X> T_22_17.lc_trk_g1_3
 (25 4)  (1169 276)  (1169 276)  routing T_22_17.sp4_v_b_10 <X> T_22_17.lc_trk_g1_2
 (26 4)  (1170 276)  (1170 276)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1171 276)  (1171 276)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 276)  (1172 276)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 276)  (1174 276)  routing T_22_17.lc_trk_g3_4 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 276)  (1178 276)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (38 4)  (1182 276)  (1182 276)  LC_2 Logic Functioning bit
 (41 4)  (1185 276)  (1185 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (1 5)  (1145 277)  (1145 277)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (4 5)  (1148 277)  (1148 277)  routing T_22_17.sp4_v_b_9 <X> T_22_17.sp4_h_r_3
 (6 5)  (1150 277)  (1150 277)  routing T_22_17.sp4_v_b_9 <X> T_22_17.sp4_h_r_3
 (14 5)  (1158 277)  (1158 277)  routing T_22_17.sp4_h_l_5 <X> T_22_17.lc_trk_g1_0
 (15 5)  (1159 277)  (1159 277)  routing T_22_17.sp4_h_l_5 <X> T_22_17.lc_trk_g1_0
 (16 5)  (1160 277)  (1160 277)  routing T_22_17.sp4_h_l_5 <X> T_22_17.lc_trk_g1_0
 (17 5)  (1161 277)  (1161 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1167 277)  (1167 277)  routing T_22_17.sp4_v_b_10 <X> T_22_17.lc_trk_g1_2
 (25 5)  (1169 277)  (1169 277)  routing T_22_17.sp4_v_b_10 <X> T_22_17.lc_trk_g1_2
 (26 5)  (1170 277)  (1170 277)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 277)  (1171 277)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (39 5)  (1183 277)  (1183 277)  LC_2 Logic Functioning bit
 (41 5)  (1185 277)  (1185 277)  LC_2 Logic Functioning bit
 (43 5)  (1187 277)  (1187 277)  LC_2 Logic Functioning bit
 (4 6)  (1148 278)  (1148 278)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_v_t_38
 (16 6)  (1160 278)  (1160 278)  routing T_22_17.sp4_v_b_5 <X> T_22_17.lc_trk_g1_5
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1162 278)  (1162 278)  routing T_22_17.sp4_v_b_5 <X> T_22_17.lc_trk_g1_5
 (21 6)  (1165 278)  (1165 278)  routing T_22_17.sp12_h_l_4 <X> T_22_17.lc_trk_g1_7
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1168 278)  (1168 278)  routing T_22_17.sp12_h_l_4 <X> T_22_17.lc_trk_g1_7
 (26 6)  (1170 278)  (1170 278)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 278)  (1172 278)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 278)  (1174 278)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 278)  (1175 278)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 278)  (1177 278)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (1181 278)  (1181 278)  LC_3 Logic Functioning bit
 (39 6)  (1183 278)  (1183 278)  LC_3 Logic Functioning bit
 (40 6)  (1184 278)  (1184 278)  LC_3 Logic Functioning bit
 (42 6)  (1186 278)  (1186 278)  LC_3 Logic Functioning bit
 (5 7)  (1149 279)  (1149 279)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_v_t_38
 (21 7)  (1165 279)  (1165 279)  routing T_22_17.sp12_h_l_4 <X> T_22_17.lc_trk_g1_7
 (22 7)  (1166 279)  (1166 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (1170 279)  (1170 279)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 279)  (1172 279)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 279)  (1174 279)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 279)  (1180 279)  LC_3 Logic Functioning bit
 (37 7)  (1181 279)  (1181 279)  LC_3 Logic Functioning bit
 (38 7)  (1182 279)  (1182 279)  LC_3 Logic Functioning bit
 (39 7)  (1183 279)  (1183 279)  LC_3 Logic Functioning bit
 (40 7)  (1184 279)  (1184 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (14 8)  (1158 280)  (1158 280)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (1170 280)  (1170 280)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 280)  (1172 280)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (37 8)  (1181 280)  (1181 280)  LC_4 Logic Functioning bit
 (39 8)  (1183 280)  (1183 280)  LC_4 Logic Functioning bit
 (42 8)  (1186 280)  (1186 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (50 8)  (1194 280)  (1194 280)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1159 281)  (1159 281)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (16 9)  (1160 281)  (1160 281)  routing T_22_17.sp4_h_l_21 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (1172 281)  (1172 281)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 281)  (1173 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 281)  (1174 281)  routing T_22_17.lc_trk_g3_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 281)  (1175 281)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 281)  (1180 281)  LC_4 Logic Functioning bit
 (37 9)  (1181 281)  (1181 281)  LC_4 Logic Functioning bit
 (42 9)  (1186 281)  (1186 281)  LC_4 Logic Functioning bit
 (43 9)  (1187 281)  (1187 281)  LC_4 Logic Functioning bit
 (5 10)  (1149 282)  (1149 282)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_h_l_43
 (14 10)  (1158 282)  (1158 282)  routing T_22_17.sp4_v_t_17 <X> T_22_17.lc_trk_g2_4
 (21 10)  (1165 282)  (1165 282)  routing T_22_17.sp4_h_r_39 <X> T_22_17.lc_trk_g2_7
 (22 10)  (1166 282)  (1166 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1167 282)  (1167 282)  routing T_22_17.sp4_h_r_39 <X> T_22_17.lc_trk_g2_7
 (24 10)  (1168 282)  (1168 282)  routing T_22_17.sp4_h_r_39 <X> T_22_17.lc_trk_g2_7
 (27 10)  (1171 282)  (1171 282)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 282)  (1172 282)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 282)  (1173 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 282)  (1175 282)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 282)  (1177 282)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (1182 282)  (1182 282)  LC_5 Logic Functioning bit
 (39 10)  (1183 282)  (1183 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (45 10)  (1189 282)  (1189 282)  LC_5 Logic Functioning bit
 (50 10)  (1194 282)  (1194 282)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (1148 283)  (1148 283)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_h_l_43
 (13 11)  (1157 283)  (1157 283)  routing T_22_17.sp4_v_b_3 <X> T_22_17.sp4_h_l_45
 (16 11)  (1160 283)  (1160 283)  routing T_22_17.sp4_v_t_17 <X> T_22_17.lc_trk_g2_4
 (17 11)  (1161 283)  (1161 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1167 283)  (1167 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (24 11)  (1168 283)  (1168 283)  routing T_22_17.sp4_v_b_46 <X> T_22_17.lc_trk_g2_6
 (26 11)  (1170 283)  (1170 283)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (38 11)  (1182 283)  (1182 283)  LC_5 Logic Functioning bit
 (39 11)  (1183 283)  (1183 283)  LC_5 Logic Functioning bit
 (40 11)  (1184 283)  (1184 283)  LC_5 Logic Functioning bit
 (41 11)  (1185 283)  (1185 283)  LC_5 Logic Functioning bit
 (47 11)  (1191 283)  (1191 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (51 11)  (1195 283)  (1195 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (1149 284)  (1149 284)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_h_r_9
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1169 284)  (1169 284)  routing T_22_17.wire_logic_cluster/lc_2/out <X> T_22_17.lc_trk_g3_2
 (22 13)  (1166 285)  (1166 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 14)  (1172 286)  (1172 286)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 286)  (1174 286)  routing T_22_17.lc_trk_g2_4 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (1184 286)  (1184 286)  LC_7 Logic Functioning bit
 (41 14)  (1185 286)  (1185 286)  LC_7 Logic Functioning bit
 (42 14)  (1186 286)  (1186 286)  LC_7 Logic Functioning bit
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (45 14)  (1189 286)  (1189 286)  LC_7 Logic Functioning bit
 (48 14)  (1192 286)  (1192 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (53 14)  (1197 286)  (1197 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (1148 287)  (1148 287)  routing T_22_17.sp4_v_b_4 <X> T_22_17.sp4_h_l_44
 (11 15)  (1155 287)  (1155 287)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_h_l_46
 (13 15)  (1157 287)  (1157 287)  routing T_22_17.sp4_h_r_3 <X> T_22_17.sp4_h_l_46
 (15 15)  (1159 287)  (1159 287)  routing T_22_17.sp4_v_t_33 <X> T_22_17.lc_trk_g3_4
 (16 15)  (1160 287)  (1160 287)  routing T_22_17.sp4_v_t_33 <X> T_22_17.lc_trk_g3_4
 (17 15)  (1161 287)  (1161 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (1170 287)  (1170 287)  routing T_22_17.lc_trk_g0_3 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 287)  (1176 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1178 287)  (1178 287)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.input_2_7
 (35 15)  (1179 287)  (1179 287)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.input_2_7
 (41 15)  (1185 287)  (1185 287)  LC_7 Logic Functioning bit
 (42 15)  (1186 287)  (1186 287)  LC_7 Logic Functioning bit
 (43 15)  (1187 287)  (1187 287)  LC_7 Logic Functioning bit
 (53 15)  (1197 287)  (1197 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_17

 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 272)  (1232 272)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 272)  (1235 272)  LC_0 Logic Functioning bit
 (39 0)  (1237 272)  (1237 272)  LC_0 Logic Functioning bit
 (45 0)  (1243 272)  (1243 272)  LC_0 Logic Functioning bit
 (47 0)  (1245 272)  (1245 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (1246 272)  (1246 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (11 1)  (1209 273)  (1209 273)  routing T_23_17.sp4_h_l_43 <X> T_23_17.sp4_h_r_2
 (13 1)  (1211 273)  (1211 273)  routing T_23_17.sp4_h_l_43 <X> T_23_17.sp4_h_r_2
 (22 1)  (1220 273)  (1220 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1221 273)  (1221 273)  routing T_23_17.sp4_h_r_2 <X> T_23_17.lc_trk_g0_2
 (24 1)  (1222 273)  (1222 273)  routing T_23_17.sp4_h_r_2 <X> T_23_17.lc_trk_g0_2
 (25 1)  (1223 273)  (1223 273)  routing T_23_17.sp4_h_r_2 <X> T_23_17.lc_trk_g0_2
 (26 1)  (1224 273)  (1224 273)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (45 1)  (1243 273)  (1243 273)  LC_0 Logic Functioning bit
 (47 1)  (1245 273)  (1245 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (1199 274)  (1199 274)  routing T_23_17.glb_netwk_5 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 274)  (1232 274)  routing T_23_17.lc_trk_g1_1 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 274)  (1235 274)  LC_1 Logic Functioning bit
 (39 2)  (1237 274)  (1237 274)  LC_1 Logic Functioning bit
 (45 2)  (1243 274)  (1243 274)  LC_1 Logic Functioning bit
 (46 2)  (1244 274)  (1244 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1246 274)  (1246 274)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (1198 275)  (1198 275)  routing T_23_17.glb_netwk_5 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (30 3)  (1228 275)  (1228 275)  routing T_23_17.lc_trk_g0_2 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (39 3)  (1237 275)  (1237 275)  LC_1 Logic Functioning bit
 (45 3)  (1243 275)  (1243 275)  LC_1 Logic Functioning bit
 (47 3)  (1245 275)  (1245 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1198 276)  (1198 276)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 276)  (1199 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1203 276)  (1203 276)  routing T_23_17.sp4_h_l_37 <X> T_23_17.sp4_h_r_3
 (8 4)  (1206 276)  (1206 276)  routing T_23_17.sp4_h_l_41 <X> T_23_17.sp4_h_r_4
 (12 4)  (1210 276)  (1210 276)  routing T_23_17.sp4_v_t_40 <X> T_23_17.sp4_h_r_5
 (15 4)  (1213 276)  (1213 276)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (16 4)  (1214 276)  (1214 276)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (17 4)  (1215 276)  (1215 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1216 276)  (1216 276)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (1 5)  (1199 277)  (1199 277)  routing T_23_17.lc_trk_g2_2 <X> T_23_17.wire_logic_cluster/lc_7/cen
 (3 5)  (1201 277)  (1201 277)  routing T_23_17.sp12_h_l_23 <X> T_23_17.sp12_h_r_0
 (4 5)  (1202 277)  (1202 277)  routing T_23_17.sp4_h_l_37 <X> T_23_17.sp4_h_r_3
 (18 5)  (1216 277)  (1216 277)  routing T_23_17.sp4_h_l_4 <X> T_23_17.lc_trk_g1_1
 (22 9)  (1220 281)  (1220 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1221 281)  (1221 281)  routing T_23_17.sp4_v_b_42 <X> T_23_17.lc_trk_g2_2
 (24 9)  (1222 281)  (1222 281)  routing T_23_17.sp4_v_b_42 <X> T_23_17.lc_trk_g2_2
 (8 13)  (1206 285)  (1206 285)  routing T_23_17.sp4_h_l_47 <X> T_23_17.sp4_v_b_10
 (9 13)  (1207 285)  (1207 285)  routing T_23_17.sp4_h_l_47 <X> T_23_17.sp4_v_b_10
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (15 13)  (1213 285)  (1213 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (1198 286)  (1198 286)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 286)  (1199 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1198 287)  (1198 287)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/s_r


LogicTile_24_17

 (12 0)  (1264 272)  (1264 272)  routing T_24_17.sp4_h_l_46 <X> T_24_17.sp4_h_r_2
 (13 1)  (1265 273)  (1265 273)  routing T_24_17.sp4_h_l_46 <X> T_24_17.sp4_h_r_2
 (22 1)  (1274 273)  (1274 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (14 2)  (1266 274)  (1266 274)  routing T_24_17.sp4_v_t_1 <X> T_24_17.lc_trk_g0_4
 (16 2)  (1268 274)  (1268 274)  routing T_24_17.sp4_v_b_13 <X> T_24_17.lc_trk_g0_5
 (17 2)  (1269 274)  (1269 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1270 274)  (1270 274)  routing T_24_17.sp4_v_b_13 <X> T_24_17.lc_trk_g0_5
 (29 2)  (1281 274)  (1281 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 274)  (1282 274)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.wire_logic_cluster/lc_1/in_1
 (38 2)  (1290 274)  (1290 274)  LC_1 Logic Functioning bit
 (41 2)  (1293 274)  (1293 274)  LC_1 Logic Functioning bit
 (53 2)  (1305 274)  (1305 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (1266 275)  (1266 275)  routing T_24_17.sp4_v_t_1 <X> T_24_17.lc_trk_g0_4
 (16 3)  (1268 275)  (1268 275)  routing T_24_17.sp4_v_t_1 <X> T_24_17.lc_trk_g0_4
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (1270 275)  (1270 275)  routing T_24_17.sp4_v_b_13 <X> T_24_17.lc_trk_g0_5
 (26 3)  (1278 275)  (1278 275)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 275)  (1280 275)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 275)  (1281 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 275)  (1284 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1286 275)  (1286 275)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.input_2_1
 (37 3)  (1289 275)  (1289 275)  LC_1 Logic Functioning bit
 (39 3)  (1291 275)  (1291 275)  LC_1 Logic Functioning bit
 (40 3)  (1292 275)  (1292 275)  LC_1 Logic Functioning bit
 (42 3)  (1294 275)  (1294 275)  LC_1 Logic Functioning bit
 (14 4)  (1266 276)  (1266 276)  routing T_24_17.sp4_h_l_5 <X> T_24_17.lc_trk_g1_0
 (15 4)  (1267 276)  (1267 276)  routing T_24_17.sp4_h_l_4 <X> T_24_17.lc_trk_g1_1
 (16 4)  (1268 276)  (1268 276)  routing T_24_17.sp4_h_l_4 <X> T_24_17.lc_trk_g1_1
 (17 4)  (1269 276)  (1269 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 276)  (1270 276)  routing T_24_17.sp4_h_l_4 <X> T_24_17.lc_trk_g1_1
 (21 4)  (1273 276)  (1273 276)  routing T_24_17.sp12_h_r_3 <X> T_24_17.lc_trk_g1_3
 (22 4)  (1274 276)  (1274 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1276 276)  (1276 276)  routing T_24_17.sp12_h_r_3 <X> T_24_17.lc_trk_g1_3
 (14 5)  (1266 277)  (1266 277)  routing T_24_17.sp4_h_l_5 <X> T_24_17.lc_trk_g1_0
 (15 5)  (1267 277)  (1267 277)  routing T_24_17.sp4_h_l_5 <X> T_24_17.lc_trk_g1_0
 (16 5)  (1268 277)  (1268 277)  routing T_24_17.sp4_h_l_5 <X> T_24_17.lc_trk_g1_0
 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1270 277)  (1270 277)  routing T_24_17.sp4_h_l_4 <X> T_24_17.lc_trk_g1_1
 (21 5)  (1273 277)  (1273 277)  routing T_24_17.sp12_h_r_3 <X> T_24_17.lc_trk_g1_3
 (22 5)  (1274 277)  (1274 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1275 277)  (1275 277)  routing T_24_17.sp4_h_r_2 <X> T_24_17.lc_trk_g1_2
 (24 5)  (1276 277)  (1276 277)  routing T_24_17.sp4_h_r_2 <X> T_24_17.lc_trk_g1_2
 (25 5)  (1277 277)  (1277 277)  routing T_24_17.sp4_h_r_2 <X> T_24_17.lc_trk_g1_2
 (25 6)  (1277 278)  (1277 278)  routing T_24_17.sp4_h_r_14 <X> T_24_17.lc_trk_g1_6
 (22 7)  (1274 279)  (1274 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1275 279)  (1275 279)  routing T_24_17.sp4_h_r_14 <X> T_24_17.lc_trk_g1_6
 (24 7)  (1276 279)  (1276 279)  routing T_24_17.sp4_h_r_14 <X> T_24_17.lc_trk_g1_6
 (22 8)  (1274 280)  (1274 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1275 280)  (1275 280)  routing T_24_17.sp4_h_r_27 <X> T_24_17.lc_trk_g2_3
 (24 8)  (1276 280)  (1276 280)  routing T_24_17.sp4_h_r_27 <X> T_24_17.lc_trk_g2_3
 (27 8)  (1279 280)  (1279 280)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 280)  (1281 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 280)  (1284 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 280)  (1286 280)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 280)  (1287 280)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.input_2_4
 (37 8)  (1289 280)  (1289 280)  LC_4 Logic Functioning bit
 (38 8)  (1290 280)  (1290 280)  LC_4 Logic Functioning bit
 (39 8)  (1291 280)  (1291 280)  LC_4 Logic Functioning bit
 (46 8)  (1298 280)  (1298 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (1273 281)  (1273 281)  routing T_24_17.sp4_h_r_27 <X> T_24_17.lc_trk_g2_3
 (31 9)  (1283 281)  (1283 281)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 281)  (1284 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1289 281)  (1289 281)  LC_4 Logic Functioning bit
 (38 9)  (1290 281)  (1290 281)  LC_4 Logic Functioning bit
 (39 9)  (1291 281)  (1291 281)  LC_4 Logic Functioning bit
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 284)  (1282 284)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 284)  (1283 284)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 284)  (1285 284)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 284)  (1286 284)  routing T_24_17.lc_trk_g3_4 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 284)  (1288 284)  LC_6 Logic Functioning bit
 (37 12)  (1289 284)  (1289 284)  LC_6 Logic Functioning bit
 (38 12)  (1290 284)  (1290 284)  LC_6 Logic Functioning bit
 (41 12)  (1293 284)  (1293 284)  LC_6 Logic Functioning bit
 (42 12)  (1294 284)  (1294 284)  LC_6 Logic Functioning bit
 (43 12)  (1295 284)  (1295 284)  LC_6 Logic Functioning bit
 (27 13)  (1279 285)  (1279 285)  routing T_24_17.lc_trk_g1_1 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1284 285)  (1284 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1286 285)  (1286 285)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.input_2_6
 (35 13)  (1287 285)  (1287 285)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.input_2_6
 (36 13)  (1288 285)  (1288 285)  LC_6 Logic Functioning bit
 (37 13)  (1289 285)  (1289 285)  LC_6 Logic Functioning bit
 (38 13)  (1290 285)  (1290 285)  LC_6 Logic Functioning bit
 (39 13)  (1291 285)  (1291 285)  LC_6 Logic Functioning bit
 (40 13)  (1292 285)  (1292 285)  LC_6 Logic Functioning bit
 (42 13)  (1294 285)  (1294 285)  LC_6 Logic Functioning bit
 (43 13)  (1295 285)  (1295 285)  LC_6 Logic Functioning bit
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1275 286)  (1275 286)  routing T_24_17.sp4_v_b_47 <X> T_24_17.lc_trk_g3_7
 (24 14)  (1276 286)  (1276 286)  routing T_24_17.sp4_v_b_47 <X> T_24_17.lc_trk_g3_7
 (26 14)  (1278 286)  (1278 286)  routing T_24_17.lc_trk_g0_5 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 286)  (1281 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 286)  (1283 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 286)  (1284 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 286)  (1285 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 286)  (1286 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 286)  (1287 286)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.input_2_7
 (36 14)  (1288 286)  (1288 286)  LC_7 Logic Functioning bit
 (37 14)  (1289 286)  (1289 286)  LC_7 Logic Functioning bit
 (38 14)  (1290 286)  (1290 286)  LC_7 Logic Functioning bit
 (41 14)  (1293 286)  (1293 286)  LC_7 Logic Functioning bit
 (42 14)  (1294 286)  (1294 286)  LC_7 Logic Functioning bit
 (43 14)  (1295 286)  (1295 286)  LC_7 Logic Functioning bit
 (15 15)  (1267 287)  (1267 287)  routing T_24_17.sp4_v_t_33 <X> T_24_17.lc_trk_g3_4
 (16 15)  (1268 287)  (1268 287)  routing T_24_17.sp4_v_t_33 <X> T_24_17.lc_trk_g3_4
 (17 15)  (1269 287)  (1269 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (29 15)  (1281 287)  (1281 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 287)  (1282 287)  routing T_24_17.lc_trk_g0_2 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 287)  (1283 287)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 287)  (1284 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1286 287)  (1286 287)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.input_2_7
 (35 15)  (1287 287)  (1287 287)  routing T_24_17.lc_trk_g1_6 <X> T_24_17.input_2_7
 (36 15)  (1288 287)  (1288 287)  LC_7 Logic Functioning bit
 (37 15)  (1289 287)  (1289 287)  LC_7 Logic Functioning bit
 (38 15)  (1290 287)  (1290 287)  LC_7 Logic Functioning bit
 (39 15)  (1291 287)  (1291 287)  LC_7 Logic Functioning bit
 (41 15)  (1293 287)  (1293 287)  LC_7 Logic Functioning bit
 (42 15)  (1294 287)  (1294 287)  LC_7 Logic Functioning bit
 (43 15)  (1295 287)  (1295 287)  LC_7 Logic Functioning bit


RAM_Tile_25_17

 (16 0)  (1322 272)  (1322 272)  routing T_25_17.sp12_h_r_9 <X> T_25_17.lc_trk_g0_1
 (17 0)  (1323 272)  (1323 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (26 0)  (1332 272)  (1332 272)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_0
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (28 1)  (1334 273)  (1334 273)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.input0_0
 (29 1)  (1335 273)  (1335 273)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_4 input0_0
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_5 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (5 2)  (1311 274)  (1311 274)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_h_l_37
 (21 2)  (1327 274)  (1327 274)  routing T_25_17.lft_op_7 <X> T_25_17.lc_trk_g0_7
 (22 2)  (1328 274)  (1328 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1330 274)  (1330 274)  routing T_25_17.lft_op_7 <X> T_25_17.lc_trk_g0_7
 (0 3)  (1306 275)  (1306 275)  routing T_25_17.glb_netwk_5 <X> T_25_17.wire_bram/ram/RCLK
 (14 3)  (1320 275)  (1320 275)  routing T_25_17.sp12_h_r_20 <X> T_25_17.lc_trk_g0_4
 (16 3)  (1322 275)  (1322 275)  routing T_25_17.sp12_h_r_20 <X> T_25_17.lc_trk_g0_4
 (17 3)  (1323 275)  (1323 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (1333 275)  (1333 275)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.input0_1
 (28 3)  (1334 275)  (1334 275)  routing T_25_17.lc_trk_g3_0 <X> T_25_17.input0_1
 (29 3)  (1335 275)  (1335 275)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (27 5)  (1333 277)  (1333 277)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.input0_2
 (28 5)  (1334 277)  (1334 277)  routing T_25_17.lc_trk_g3_1 <X> T_25_17.input0_2
 (29 5)  (1335 277)  (1335 277)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g3_1 input0_2
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (1331 278)  (1331 278)  routing T_25_17.lft_op_6 <X> T_25_17.lc_trk_g1_6
 (8 7)  (1314 279)  (1314 279)  routing T_25_17.sp4_h_l_41 <X> T_25_17.sp4_v_t_41
 (22 7)  (1328 279)  (1328 279)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1330 279)  (1330 279)  routing T_25_17.lft_op_6 <X> T_25_17.lc_trk_g1_6
 (29 7)  (1335 279)  (1335 279)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_1 input0_3
 (16 8)  (1322 280)  (1322 280)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (17 8)  (1323 280)  (1323 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_20 lc_trk_g2_1
 (18 8)  (1324 280)  (1324 280)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (26 8)  (1332 280)  (1332 280)  routing T_25_17.lc_trk_g0_4 <X> T_25_17.input0_4
 (9 9)  (1315 281)  (1315 281)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_v_b_7
 (18 9)  (1324 281)  (1324 281)  routing T_25_17.sp4_v_t_20 <X> T_25_17.lc_trk_g2_1
 (29 9)  (1335 281)  (1335 281)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_4 input0_4
 (17 10)  (1323 282)  (1323 282)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1324 282)  (1324 282)  routing T_25_17.bnl_op_5 <X> T_25_17.lc_trk_g2_5
 (25 10)  (1331 282)  (1331 282)  routing T_25_17.bnl_op_6 <X> T_25_17.lc_trk_g2_6
 (35 10)  (1341 282)  (1341 282)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.input2_5
 (10 11)  (1316 283)  (1316 283)  routing T_25_17.sp4_h_l_39 <X> T_25_17.sp4_v_t_42
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp12_v_b_20 <X> T_25_17.lc_trk_g2_4
 (16 11)  (1322 283)  (1322 283)  routing T_25_17.sp12_v_b_20 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (18 11)  (1324 283)  (1324 283)  routing T_25_17.bnl_op_5 <X> T_25_17.lc_trk_g2_5
 (22 11)  (1328 283)  (1328 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1331 283)  (1331 283)  routing T_25_17.bnl_op_6 <X> T_25_17.lc_trk_g2_6
 (28 11)  (1334 283)  (1334 283)  routing T_25_17.lc_trk_g2_1 <X> T_25_17.input0_5
 (29 11)  (1335 283)  (1335 283)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_1 input0_5
 (32 11)  (1338 283)  (1338 283)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g0_7 input2_5
 (35 11)  (1341 283)  (1341 283)  routing T_25_17.lc_trk_g0_7 <X> T_25_17.input2_5
 (14 12)  (1320 284)  (1320 284)  routing T_25_17.bnl_op_0 <X> T_25_17.lc_trk_g3_0
 (17 12)  (1323 284)  (1323 284)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1324 284)  (1324 284)  routing T_25_17.bnl_op_1 <X> T_25_17.lc_trk_g3_1
 (26 12)  (1332 284)  (1332 284)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_6
 (35 12)  (1341 284)  (1341 284)  routing T_25_17.lc_trk_g2_6 <X> T_25_17.input2_6
 (14 13)  (1320 285)  (1320 285)  routing T_25_17.bnl_op_0 <X> T_25_17.lc_trk_g3_0
 (17 13)  (1323 285)  (1323 285)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (1324 285)  (1324 285)  routing T_25_17.bnl_op_1 <X> T_25_17.lc_trk_g3_1
 (27 13)  (1333 285)  (1333 285)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_6
 (28 13)  (1334 285)  (1334 285)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.input0_6
 (29 13)  (1335 285)  (1335 285)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g3_5 input0_6
 (32 13)  (1338 285)  (1338 285)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 285)  (1339 285)  routing T_25_17.lc_trk_g2_6 <X> T_25_17.input2_6
 (35 13)  (1341 285)  (1341 285)  routing T_25_17.lc_trk_g2_6 <X> T_25_17.input2_6
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (15 14)  (1321 286)  (1321 286)  routing T_25_17.tnl_op_5 <X> T_25_17.lc_trk_g3_5
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (1332 286)  (1332 286)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.input0_7
 (35 14)  (1341 286)  (1341 286)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.input2_7
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (18 15)  (1324 287)  (1324 287)  routing T_25_17.tnl_op_5 <X> T_25_17.lc_trk_g3_5
 (26 15)  (1332 287)  (1332 287)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.input0_7
 (27 15)  (1333 287)  (1333 287)  routing T_25_17.lc_trk_g1_6 <X> T_25_17.input0_7
 (29 15)  (1335 287)  (1335 287)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_6 input0_7
 (32 15)  (1338 287)  (1338 287)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_5 input2_7
 (33 15)  (1339 287)  (1339 287)  routing T_25_17.lc_trk_g2_5 <X> T_25_17.input2_7


LogicTile_26_17

 (11 4)  (1359 276)  (1359 276)  routing T_26_17.sp4_v_t_39 <X> T_26_17.sp4_v_b_5
 (12 5)  (1360 277)  (1360 277)  routing T_26_17.sp4_v_t_39 <X> T_26_17.sp4_v_b_5
 (8 6)  (1356 278)  (1356 278)  routing T_26_17.sp4_v_t_41 <X> T_26_17.sp4_h_l_41
 (9 6)  (1357 278)  (1357 278)  routing T_26_17.sp4_v_t_41 <X> T_26_17.sp4_h_l_41
 (11 6)  (1359 278)  (1359 278)  routing T_26_17.sp4_h_l_37 <X> T_26_17.sp4_v_t_40
 (13 8)  (1361 280)  (1361 280)  routing T_26_17.sp4_v_t_45 <X> T_26_17.sp4_v_b_8
 (8 9)  (1356 281)  (1356 281)  routing T_26_17.sp4_v_t_41 <X> T_26_17.sp4_v_b_7
 (10 9)  (1358 281)  (1358 281)  routing T_26_17.sp4_v_t_41 <X> T_26_17.sp4_v_b_7


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (4 0)  (13 256)  (13 256)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g0_0
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (4 1)  (13 257)  (13 257)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g0_0
 (5 1)  (12 257)  (12 257)  routing T_0_16.span12_horz_0 <X> T_0_16.lc_trk_g0_0
 (7 1)  (10 257)  (10 257)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (14 4)  (3 260)  (3 260)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_gbuf/in
 (15 4)  (2 260)  (2 260)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
 (16 4)  (1 260)  (1 260)  IOB_0 IO Functioning bit
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (3 261)  (3 261)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_gbuf/in
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (4 10)  (13 266)  (13 266)  routing T_0_16.span4_horz_2 <X> T_0_16.lc_trk_g1_2
 (6 11)  (11 267)  (11 267)  routing T_0_16.span4_horz_2 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2


LogicTile_4_16

 (13 3)  (193 259)  (193 259)  routing T_4_16.sp4_v_b_9 <X> T_4_16.sp4_h_l_39


LogicTile_5_16

 (9 0)  (243 256)  (243 256)  routing T_5_16.sp4_v_t_36 <X> T_5_16.sp4_h_r_1


LogicTile_6_16

 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 256)  (322 256)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (324 256)  (324 256)  LC_0 Logic Functioning bit
 (37 0)  (325 256)  (325 256)  LC_0 Logic Functioning bit
 (38 0)  (326 256)  (326 256)  LC_0 Logic Functioning bit
 (39 0)  (327 256)  (327 256)  LC_0 Logic Functioning bit
 (45 0)  (333 256)  (333 256)  LC_0 Logic Functioning bit
 (31 1)  (319 257)  (319 257)  routing T_6_16.lc_trk_g1_2 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (324 257)  (324 257)  LC_0 Logic Functioning bit
 (37 1)  (325 257)  (325 257)  LC_0 Logic Functioning bit
 (38 1)  (326 257)  (326 257)  LC_0 Logic Functioning bit
 (39 1)  (327 257)  (327 257)  LC_0 Logic Functioning bit
 (45 1)  (333 257)  (333 257)  LC_0 Logic Functioning bit
 (51 1)  (339 257)  (339 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (289 258)  (289 258)  routing T_6_16.glb_netwk_5 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (2 2)  (290 258)  (290 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (32 2)  (320 258)  (320 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 258)  (321 258)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 258)  (322 258)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 258)  (324 258)  LC_1 Logic Functioning bit
 (37 2)  (325 258)  (325 258)  LC_1 Logic Functioning bit
 (38 2)  (326 258)  (326 258)  LC_1 Logic Functioning bit
 (39 2)  (327 258)  (327 258)  LC_1 Logic Functioning bit
 (45 2)  (333 258)  (333 258)  LC_1 Logic Functioning bit
 (0 3)  (288 259)  (288 259)  routing T_6_16.glb_netwk_5 <X> T_6_16.wire_logic_cluster/lc_7/clk
 (31 3)  (319 259)  (319 259)  routing T_6_16.lc_trk_g3_3 <X> T_6_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 259)  (324 259)  LC_1 Logic Functioning bit
 (37 3)  (325 259)  (325 259)  LC_1 Logic Functioning bit
 (38 3)  (326 259)  (326 259)  LC_1 Logic Functioning bit
 (39 3)  (327 259)  (327 259)  LC_1 Logic Functioning bit
 (45 3)  (333 259)  (333 259)  LC_1 Logic Functioning bit
 (1 4)  (289 260)  (289 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (31 4)  (319 260)  (319 260)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 260)  (320 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 260)  (321 260)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 260)  (324 260)  LC_2 Logic Functioning bit
 (37 4)  (325 260)  (325 260)  LC_2 Logic Functioning bit
 (38 4)  (326 260)  (326 260)  LC_2 Logic Functioning bit
 (39 4)  (327 260)  (327 260)  LC_2 Logic Functioning bit
 (45 4)  (333 260)  (333 260)  LC_2 Logic Functioning bit
 (0 5)  (288 261)  (288 261)  routing T_6_16.glb_netwk_3 <X> T_6_16.wire_logic_cluster/lc_7/cen
 (22 5)  (310 261)  (310 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (313 261)  (313 261)  routing T_6_16.sp4_r_v_b_26 <X> T_6_16.lc_trk_g1_2
 (31 5)  (319 261)  (319 261)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 261)  (324 261)  LC_2 Logic Functioning bit
 (37 5)  (325 261)  (325 261)  LC_2 Logic Functioning bit
 (38 5)  (326 261)  (326 261)  LC_2 Logic Functioning bit
 (39 5)  (327 261)  (327 261)  LC_2 Logic Functioning bit
 (45 5)  (333 261)  (333 261)  LC_2 Logic Functioning bit
 (47 5)  (335 261)  (335 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (31 6)  (319 262)  (319 262)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 262)  (320 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 262)  (321 262)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 262)  (324 262)  LC_3 Logic Functioning bit
 (37 6)  (325 262)  (325 262)  LC_3 Logic Functioning bit
 (38 6)  (326 262)  (326 262)  LC_3 Logic Functioning bit
 (39 6)  (327 262)  (327 262)  LC_3 Logic Functioning bit
 (45 6)  (333 262)  (333 262)  LC_3 Logic Functioning bit
 (31 7)  (319 263)  (319 263)  routing T_6_16.lc_trk_g2_6 <X> T_6_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 263)  (324 263)  LC_3 Logic Functioning bit
 (37 7)  (325 263)  (325 263)  LC_3 Logic Functioning bit
 (38 7)  (326 263)  (326 263)  LC_3 Logic Functioning bit
 (39 7)  (327 263)  (327 263)  LC_3 Logic Functioning bit
 (45 7)  (333 263)  (333 263)  LC_3 Logic Functioning bit
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (313 266)  (313 266)  routing T_6_16.rgt_op_6 <X> T_6_16.lc_trk_g2_6
 (31 10)  (319 266)  (319 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 266)  (320 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 266)  (321 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 266)  (322 266)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (325 266)  (325 266)  LC_5 Logic Functioning bit
 (39 10)  (327 266)  (327 266)  LC_5 Logic Functioning bit
 (45 10)  (333 266)  (333 266)  LC_5 Logic Functioning bit
 (21 11)  (309 267)  (309 267)  routing T_6_16.sp4_r_v_b_39 <X> T_6_16.lc_trk_g2_7
 (22 11)  (310 267)  (310 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (312 267)  (312 267)  routing T_6_16.rgt_op_6 <X> T_6_16.lc_trk_g2_6
 (27 11)  (315 267)  (315 267)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 267)  (316 267)  routing T_6_16.lc_trk_g3_0 <X> T_6_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 267)  (317 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 267)  (319 267)  routing T_6_16.lc_trk_g3_7 <X> T_6_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 267)  (324 267)  LC_5 Logic Functioning bit
 (38 11)  (326 267)  (326 267)  LC_5 Logic Functioning bit
 (45 11)  (333 267)  (333 267)  LC_5 Logic Functioning bit
 (22 12)  (310 268)  (310 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (17 13)  (305 269)  (305 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (309 269)  (309 269)  routing T_6_16.sp4_r_v_b_43 <X> T_6_16.lc_trk_g3_3
 (0 14)  (288 270)  (288 270)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (289 270)  (289 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (309 270)  (309 270)  routing T_6_16.rgt_op_7 <X> T_6_16.lc_trk_g3_7
 (22 14)  (310 270)  (310 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 270)  (312 270)  routing T_6_16.rgt_op_7 <X> T_6_16.lc_trk_g3_7
 (0 15)  (288 271)  (288 271)  routing T_6_16.glb_netwk_6 <X> T_6_16.wire_logic_cluster/lc_7/s_r


LogicTile_7_16

 (21 0)  (363 256)  (363 256)  routing T_7_16.lft_op_3 <X> T_7_16.lc_trk_g0_3
 (22 0)  (364 256)  (364 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (366 256)  (366 256)  routing T_7_16.lft_op_3 <X> T_7_16.lc_trk_g0_3
 (25 0)  (367 256)  (367 256)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g0_2
 (27 0)  (369 256)  (369 256)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 256)  (372 256)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_0/in_1
 (44 0)  (386 256)  (386 256)  LC_0 Logic Functioning bit
 (22 1)  (364 257)  (364 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (365 257)  (365 257)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g0_2
 (25 1)  (367 257)  (367 257)  routing T_7_16.sp4_v_b_10 <X> T_7_16.lc_trk_g0_2
 (32 1)  (374 257)  (374 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (377 257)  (377 257)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.input_2_0
 (14 2)  (356 258)  (356 258)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g0_4
 (25 2)  (367 258)  (367 258)  routing T_7_16.sp4_h_r_14 <X> T_7_16.lc_trk_g0_6
 (29 2)  (371 258)  (371 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 258)  (372 258)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 258)  (374 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 258)  (378 258)  LC_1 Logic Functioning bit
 (37 2)  (379 258)  (379 258)  LC_1 Logic Functioning bit
 (38 2)  (380 258)  (380 258)  LC_1 Logic Functioning bit
 (39 2)  (381 258)  (381 258)  LC_1 Logic Functioning bit
 (44 2)  (386 258)  (386 258)  LC_1 Logic Functioning bit
 (46 2)  (388 258)  (388 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (356 259)  (356 259)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g0_4
 (15 3)  (357 259)  (357 259)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g0_4
 (16 3)  (358 259)  (358 259)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g0_4
 (17 3)  (359 259)  (359 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (364 259)  (364 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (365 259)  (365 259)  routing T_7_16.sp4_h_r_14 <X> T_7_16.lc_trk_g0_6
 (24 3)  (366 259)  (366 259)  routing T_7_16.sp4_h_r_14 <X> T_7_16.lc_trk_g0_6
 (30 3)  (372 259)  (372 259)  routing T_7_16.lc_trk_g0_6 <X> T_7_16.wire_logic_cluster/lc_1/in_1
 (40 3)  (382 259)  (382 259)  LC_1 Logic Functioning bit
 (41 3)  (383 259)  (383 259)  LC_1 Logic Functioning bit
 (42 3)  (384 259)  (384 259)  LC_1 Logic Functioning bit
 (43 3)  (385 259)  (385 259)  LC_1 Logic Functioning bit
 (8 4)  (350 260)  (350 260)  routing T_7_16.sp4_v_b_10 <X> T_7_16.sp4_h_r_4
 (9 4)  (351 260)  (351 260)  routing T_7_16.sp4_v_b_10 <X> T_7_16.sp4_h_r_4
 (10 4)  (352 260)  (352 260)  routing T_7_16.sp4_v_b_10 <X> T_7_16.sp4_h_r_4
 (27 4)  (369 260)  (369 260)  routing T_7_16.lc_trk_g1_0 <X> T_7_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 260)  (371 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (39 4)  (381 260)  (381 260)  LC_2 Logic Functioning bit
 (44 4)  (386 260)  (386 260)  LC_2 Logic Functioning bit
 (47 4)  (389 260)  (389 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (356 261)  (356 261)  routing T_7_16.sp4_h_r_0 <X> T_7_16.lc_trk_g1_0
 (15 5)  (357 261)  (357 261)  routing T_7_16.sp4_h_r_0 <X> T_7_16.lc_trk_g1_0
 (16 5)  (358 261)  (358 261)  routing T_7_16.sp4_h_r_0 <X> T_7_16.lc_trk_g1_0
 (17 5)  (359 261)  (359 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (40 5)  (382 261)  (382 261)  LC_2 Logic Functioning bit
 (41 5)  (383 261)  (383 261)  LC_2 Logic Functioning bit
 (42 5)  (384 261)  (384 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (15 6)  (357 262)  (357 262)  routing T_7_16.lft_op_5 <X> T_7_16.lc_trk_g1_5
 (17 6)  (359 262)  (359 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (360 262)  (360 262)  routing T_7_16.lft_op_5 <X> T_7_16.lc_trk_g1_5
 (32 6)  (374 262)  (374 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (377 262)  (377 262)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.input_2_3
 (36 6)  (378 262)  (378 262)  LC_3 Logic Functioning bit
 (39 6)  (381 262)  (381 262)  LC_3 Logic Functioning bit
 (41 6)  (383 262)  (383 262)  LC_3 Logic Functioning bit
 (42 6)  (384 262)  (384 262)  LC_3 Logic Functioning bit
 (44 6)  (386 262)  (386 262)  LC_3 Logic Functioning bit
 (47 6)  (389 262)  (389 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (357 263)  (357 263)  routing T_7_16.sp4_v_t_9 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_v_t_9 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (364 263)  (364 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (365 263)  (365 263)  routing T_7_16.sp4_h_r_6 <X> T_7_16.lc_trk_g1_6
 (24 7)  (366 263)  (366 263)  routing T_7_16.sp4_h_r_6 <X> T_7_16.lc_trk_g1_6
 (25 7)  (367 263)  (367 263)  routing T_7_16.sp4_h_r_6 <X> T_7_16.lc_trk_g1_6
 (32 7)  (374 263)  (374 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (376 263)  (376 263)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.input_2_3
 (35 7)  (377 263)  (377 263)  routing T_7_16.lc_trk_g1_6 <X> T_7_16.input_2_3
 (37 7)  (379 263)  (379 263)  LC_3 Logic Functioning bit
 (38 7)  (380 263)  (380 263)  LC_3 Logic Functioning bit
 (40 7)  (382 263)  (382 263)  LC_3 Logic Functioning bit
 (43 7)  (385 263)  (385 263)  LC_3 Logic Functioning bit
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (377 264)  (377 264)  routing T_7_16.lc_trk_g0_4 <X> T_7_16.input_2_4
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (39 8)  (381 264)  (381 264)  LC_4 Logic Functioning bit
 (41 8)  (383 264)  (383 264)  LC_4 Logic Functioning bit
 (42 8)  (384 264)  (384 264)  LC_4 Logic Functioning bit
 (44 8)  (386 264)  (386 264)  LC_4 Logic Functioning bit
 (32 9)  (374 265)  (374 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (38 9)  (380 265)  (380 265)  LC_4 Logic Functioning bit
 (40 9)  (382 265)  (382 265)  LC_4 Logic Functioning bit
 (43 9)  (385 265)  (385 265)  LC_4 Logic Functioning bit
 (46 9)  (388 265)  (388 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (390 265)  (390 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (348 266)  (348 266)  routing T_7_16.sp4_h_l_36 <X> T_7_16.sp4_v_t_43
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (37 10)  (379 266)  (379 266)  LC_5 Logic Functioning bit
 (38 10)  (380 266)  (380 266)  LC_5 Logic Functioning bit
 (39 10)  (381 266)  (381 266)  LC_5 Logic Functioning bit
 (44 10)  (386 266)  (386 266)  LC_5 Logic Functioning bit
 (30 11)  (372 267)  (372 267)  routing T_7_16.lc_trk_g3_3 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (40 11)  (382 267)  (382 267)  LC_5 Logic Functioning bit
 (41 11)  (383 267)  (383 267)  LC_5 Logic Functioning bit
 (42 11)  (384 267)  (384 267)  LC_5 Logic Functioning bit
 (43 11)  (385 267)  (385 267)  LC_5 Logic Functioning bit
 (52 11)  (394 267)  (394 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (364 268)  (364 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (371 268)  (371 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (374 268)  (374 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (378 268)  (378 268)  LC_6 Logic Functioning bit
 (37 12)  (379 268)  (379 268)  LC_6 Logic Functioning bit
 (38 12)  (380 268)  (380 268)  LC_6 Logic Functioning bit
 (39 12)  (381 268)  (381 268)  LC_6 Logic Functioning bit
 (44 12)  (386 268)  (386 268)  LC_6 Logic Functioning bit
 (30 13)  (372 269)  (372 269)  routing T_7_16.lc_trk_g0_3 <X> T_7_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (382 269)  (382 269)  LC_6 Logic Functioning bit
 (41 13)  (383 269)  (383 269)  LC_6 Logic Functioning bit
 (42 13)  (384 269)  (384 269)  LC_6 Logic Functioning bit
 (43 13)  (385 269)  (385 269)  LC_6 Logic Functioning bit
 (27 14)  (369 270)  (369 270)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 270)  (371 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 270)  (372 270)  routing T_7_16.lc_trk_g1_5 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (378 270)  (378 270)  LC_7 Logic Functioning bit
 (37 14)  (379 270)  (379 270)  LC_7 Logic Functioning bit
 (38 14)  (380 270)  (380 270)  LC_7 Logic Functioning bit
 (39 14)  (381 270)  (381 270)  LC_7 Logic Functioning bit
 (44 14)  (386 270)  (386 270)  LC_7 Logic Functioning bit
 (40 15)  (382 271)  (382 271)  LC_7 Logic Functioning bit
 (41 15)  (383 271)  (383 271)  LC_7 Logic Functioning bit
 (42 15)  (384 271)  (384 271)  LC_7 Logic Functioning bit
 (43 15)  (385 271)  (385 271)  LC_7 Logic Functioning bit
 (51 15)  (393 271)  (393 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (394 271)  (394 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_8_16

 (7 0)  (403 256)  (403 256)  Ram config bit: MEMT_bram_cbit_1

 (10 0)  (406 256)  (406 256)  routing T_8_16.sp4_v_t_45 <X> T_8_16.sp4_h_r_1
 (7 1)  (403 257)  (403 257)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (408 257)  (408 257)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_v_b_2
 (22 1)  (418 257)  (418 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 257)  (419 257)  routing T_8_16.sp4_h_r_2 <X> T_8_16.lc_trk_g0_2
 (24 1)  (420 257)  (420 257)  routing T_8_16.sp4_h_r_2 <X> T_8_16.lc_trk_g0_2
 (25 1)  (421 257)  (421 257)  routing T_8_16.sp4_h_r_2 <X> T_8_16.lc_trk_g0_2
 (1 2)  (397 258)  (397 258)  routing T_8_16.glb_netwk_5 <X> T_8_16.wire_bram/ram/WCLK
 (2 2)  (398 258)  (398 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (403 258)  (403 258)  Ram config bit: MEMT_bram_cbit_3

 (15 2)  (411 258)  (411 258)  routing T_8_16.sp4_h_r_5 <X> T_8_16.lc_trk_g0_5
 (16 2)  (412 258)  (412 258)  routing T_8_16.sp4_h_r_5 <X> T_8_16.lc_trk_g0_5
 (17 2)  (413 258)  (413 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (396 259)  (396 259)  routing T_8_16.glb_netwk_5 <X> T_8_16.wire_bram/ram/WCLK
 (7 3)  (403 259)  (403 259)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (414 259)  (414 259)  routing T_8_16.sp4_h_r_5 <X> T_8_16.lc_trk_g0_5
 (1 4)  (397 260)  (397 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (5 4)  (401 260)  (401 260)  routing T_8_16.sp4_v_t_38 <X> T_8_16.sp4_h_r_3
 (7 4)  (403 260)  (403 260)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_5

 (1 5)  (397 261)  (397 261)  routing T_8_16.lc_trk_g0_2 <X> T_8_16.wire_bram/ram/WCLKE
 (7 5)  (403 261)  (403 261)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (7 6)  (403 262)  (403 262)  Cascade buffer Enable bit: MEMT_LC07_inmux02_bram_cbit_7

 (13 6)  (409 262)  (409 262)  routing T_8_16.sp4_v_b_5 <X> T_8_16.sp4_v_t_40
 (7 7)  (403 263)  (403 263)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (29 8)  (425 264)  (425 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (426 264)  (426 264)  routing T_8_16.lc_trk_g0_5 <X> T_8_16.wire_bram/ram/WDATA_3
 (37 9)  (433 265)  (433 265)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (38 9)  (434 265)  (434 265)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_3 sp12_h_r_16
 (15 11)  (411 267)  (411 267)  routing T_8_16.sp4_v_t_33 <X> T_8_16.lc_trk_g2_4
 (16 11)  (412 267)  (412 267)  routing T_8_16.sp4_v_t_33 <X> T_8_16.lc_trk_g2_4
 (17 11)  (413 267)  (413 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (5 13)  (401 269)  (401 269)  routing T_8_16.sp4_h_r_9 <X> T_8_16.sp4_v_b_9
 (0 14)  (396 270)  (396 270)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE
 (1 14)  (397 270)  (397 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (397 271)  (397 271)  routing T_8_16.lc_trk_g2_4 <X> T_8_16.wire_bram/ram/WE


LogicTile_9_16

 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_4 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (39 0)  (477 256)  (477 256)  LC_0 Logic Functioning bit
 (21 1)  (459 257)  (459 257)  routing T_9_16.sp4_r_v_b_32 <X> T_9_16.lc_trk_g0_3
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (461 257)  (461 257)  routing T_9_16.sp12_h_l_17 <X> T_9_16.lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.sp12_h_l_17 <X> T_9_16.lc_trk_g0_2
 (26 1)  (464 257)  (464 257)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 257)  (466 257)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 257)  (473 257)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.input_2_0
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (51 1)  (489 257)  (489 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_5 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (464 258)  (464 258)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 258)  (466 258)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 258)  (467 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 258)  (471 258)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 258)  (474 258)  LC_1 Logic Functioning bit
 (50 2)  (488 258)  (488 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (438 259)  (438 259)  routing T_9_16.glb_netwk_5 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (21 3)  (459 259)  (459 259)  routing T_9_16.sp4_r_v_b_31 <X> T_9_16.lc_trk_g0_7
 (26 3)  (464 259)  (464 259)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (53 3)  (491 259)  (491 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (9 4)  (447 260)  (447 260)  routing T_9_16.sp4_h_l_36 <X> T_9_16.sp4_h_r_4
 (10 4)  (448 260)  (448 260)  routing T_9_16.sp4_h_l_36 <X> T_9_16.sp4_h_r_4
 (27 4)  (465 260)  (465 260)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 260)  (466 260)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (478 260)  (478 260)  LC_2 Logic Functioning bit
 (42 4)  (480 260)  (480 260)  LC_2 Logic Functioning bit
 (46 4)  (484 260)  (484 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (438 261)  (438 261)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (14 5)  (452 261)  (452 261)  routing T_9_16.sp12_h_r_16 <X> T_9_16.lc_trk_g1_0
 (16 5)  (454 261)  (454 261)  routing T_9_16.sp12_h_r_16 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (30 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (478 261)  (478 261)  LC_2 Logic Functioning bit
 (42 5)  (480 261)  (480 261)  LC_2 Logic Functioning bit
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (41 6)  (479 262)  (479 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 263)  (466 263)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (40 7)  (478 263)  (478 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (45 7)  (483 263)  (483 263)  LC_3 Logic Functioning bit
 (47 7)  (485 263)  (485 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (452 264)  (452 264)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (25 8)  (463 264)  (463 264)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g2_2
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (46 8)  (484 264)  (484 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (453 265)  (453 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (16 9)  (454 265)  (454 265)  routing T_9_16.sp4_h_l_21 <X> T_9_16.lc_trk_g2_0
 (17 9)  (455 265)  (455 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (45 9)  (483 265)  (483 265)  LC_4 Logic Functioning bit
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (43 10)  (481 266)  (481 266)  LC_5 Logic Functioning bit
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 267)  (463 267)  routing T_9_16.sp4_r_v_b_38 <X> T_9_16.lc_trk_g2_6
 (26 11)  (464 267)  (464 267)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 267)  (465 267)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 267)  (468 267)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (472 267)  (472 267)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.input_2_5
 (14 12)  (452 268)  (452 268)  routing T_9_16.wire_logic_cluster/lc_0/out <X> T_9_16.lc_trk_g3_0
 (25 12)  (463 268)  (463 268)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 269)  (461 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (24 13)  (462 269)  (462 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (25 13)  (463 269)  (463 269)  routing T_9_16.sp4_h_r_42 <X> T_9_16.lc_trk_g3_2
 (28 13)  (466 269)  (466 269)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_6
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (40 13)  (478 269)  (478 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (45 13)  (483 269)  (483 269)  LC_6 Logic Functioning bit
 (47 13)  (485 269)  (485 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (438 270)  (438 270)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (37 14)  (475 270)  (475 270)  LC_7 Logic Functioning bit
 (38 14)  (476 270)  (476 270)  LC_7 Logic Functioning bit
 (39 14)  (477 270)  (477 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (46 14)  (484 270)  (484 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (438 271)  (438 271)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (452 271)  (452 271)  routing T_9_16.sp4_h_l_17 <X> T_9_16.lc_trk_g3_4
 (15 15)  (453 271)  (453 271)  routing T_9_16.sp4_h_l_17 <X> T_9_16.lc_trk_g3_4
 (16 15)  (454 271)  (454 271)  routing T_9_16.sp4_h_l_17 <X> T_9_16.lc_trk_g3_4
 (17 15)  (455 271)  (455 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 271)  (474 271)  LC_7 Logic Functioning bit
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (38 15)  (476 271)  (476 271)  LC_7 Logic Functioning bit
 (39 15)  (477 271)  (477 271)  LC_7 Logic Functioning bit
 (45 15)  (483 271)  (483 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (15 2)  (507 258)  (507 258)  routing T_10_16.lft_op_5 <X> T_10_16.lc_trk_g0_5
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (510 258)  (510 258)  routing T_10_16.lft_op_5 <X> T_10_16.lc_trk_g0_5
 (25 8)  (517 264)  (517 264)  routing T_10_16.sp4_v_b_26 <X> T_10_16.lc_trk_g2_2
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (39 8)  (531 264)  (531 264)  LC_4 Logic Functioning bit
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (41 8)  (533 264)  (533 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (10 9)  (502 265)  (502 265)  routing T_10_16.sp4_h_r_2 <X> T_10_16.sp4_v_b_7
 (11 9)  (503 265)  (503 265)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_h_r_8
 (13 9)  (505 265)  (505 265)  routing T_10_16.sp4_h_l_37 <X> T_10_16.sp4_h_r_8
 (22 9)  (514 265)  (514 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 265)  (515 265)  routing T_10_16.sp4_v_b_26 <X> T_10_16.lc_trk_g2_2
 (26 9)  (518 265)  (518 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_6 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (525 265)  (525 265)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_4
 (35 9)  (527 265)  (527 265)  routing T_10_16.lc_trk_g2_2 <X> T_10_16.input_2_4
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (39 9)  (531 265)  (531 265)  LC_4 Logic Functioning bit
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (41 9)  (533 265)  (533 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (53 9)  (545 265)  (545 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (517 266)  (517 266)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g2_6
 (22 11)  (514 267)  (514 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (517 267)  (517 267)  routing T_10_16.bnl_op_6 <X> T_10_16.lc_trk_g2_6
 (5 12)  (497 268)  (497 268)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_h_r_9
 (14 12)  (506 268)  (506 268)  routing T_10_16.sp4_v_b_24 <X> T_10_16.lc_trk_g3_0
 (16 13)  (508 269)  (508 269)  routing T_10_16.sp4_v_b_24 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_11_16

 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g0_7
 (24 2)  (570 258)  (570 258)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g0_7
 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g0_7
 (14 6)  (560 262)  (560 262)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 262)  (577 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 262)  (581 262)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (14 7)  (560 263)  (560 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (15 7)  (561 263)  (561 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (16 7)  (562 263)  (562 263)  routing T_11_16.sp4_h_l_9 <X> T_11_16.lc_trk_g1_4
 (17 7)  (563 263)  (563 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 263)  (578 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (579 263)  (579 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_3
 (34 7)  (580 263)  (580 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.input_2_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (10 8)  (556 264)  (556 264)  routing T_11_16.sp4_v_t_39 <X> T_11_16.sp4_h_r_7
 (15 8)  (561 264)  (561 264)  routing T_11_16.tnl_op_1 <X> T_11_16.lc_trk_g2_1
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 264)  (573 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 264)  (576 264)  routing T_11_16.lc_trk_g1_4 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 264)  (577 264)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (37 8)  (583 264)  (583 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (39 8)  (585 264)  (585 264)  LC_4 Logic Functioning bit
 (41 8)  (587 264)  (587 264)  LC_4 Logic Functioning bit
 (42 8)  (588 264)  (588 264)  LC_4 Logic Functioning bit
 (43 8)  (589 264)  (589 264)  LC_4 Logic Functioning bit
 (50 8)  (596 264)  (596 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (561 265)  (561 265)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g2_0
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp4_v_t_29 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (564 265)  (564 265)  routing T_11_16.tnl_op_1 <X> T_11_16.lc_trk_g2_1
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 265)  (577 265)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (39 9)  (585 265)  (585 265)  LC_4 Logic Functioning bit
 (40 9)  (586 265)  (586 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (53 9)  (599 265)  (599 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (560 266)  (560 266)  routing T_11_16.sp4_h_r_36 <X> T_11_16.lc_trk_g2_4
 (25 10)  (571 266)  (571 266)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g2_6
 (15 11)  (561 267)  (561 267)  routing T_11_16.sp4_h_r_36 <X> T_11_16.lc_trk_g2_4
 (16 11)  (562 267)  (562 267)  routing T_11_16.sp4_h_r_36 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.sp4_h_r_38 <X> T_11_16.lc_trk_g2_6
 (5 12)  (551 268)  (551 268)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_r_9
 (12 12)  (558 268)  (558 268)  routing T_11_16.sp4_v_b_5 <X> T_11_16.sp4_h_r_11
 (10 13)  (556 269)  (556 269)  routing T_11_16.sp4_h_r_5 <X> T_11_16.sp4_v_b_10
 (11 13)  (557 269)  (557 269)  routing T_11_16.sp4_v_b_5 <X> T_11_16.sp4_h_r_11
 (13 13)  (559 269)  (559 269)  routing T_11_16.sp4_v_b_5 <X> T_11_16.sp4_h_r_11
 (19 14)  (565 270)  (565 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (14 15)  (560 271)  (560 271)  routing T_11_16.sp4_h_l_17 <X> T_11_16.lc_trk_g3_4
 (15 15)  (561 271)  (561 271)  routing T_11_16.sp4_h_l_17 <X> T_11_16.lc_trk_g3_4
 (16 15)  (562 271)  (562 271)  routing T_11_16.sp4_h_l_17 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_12_16

 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (44 0)  (644 256)  (644 256)  LC_0 Logic Functioning bit
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (49 1)  (649 257)  (649 257)  Carry_In_Mux bit 

 (51 1)  (651 257)  (651 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_5 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (612 258)  (612 258)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_h_l_39
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 258)  (630 258)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (635 258)  (635 258)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.input_2_1
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (39 2)  (639 258)  (639 258)  LC_1 Logic Functioning bit
 (41 2)  (641 258)  (641 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (44 2)  (644 258)  (644 258)  LC_1 Logic Functioning bit
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_5 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (13 3)  (613 259)  (613 259)  routing T_12_16.sp4_h_r_11 <X> T_12_16.sp4_h_l_39
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 259)  (634 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.input_2_1
 (35 3)  (635 259)  (635 259)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.input_2_1
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (39 3)  (639 259)  (639 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (48 3)  (648 259)  (648 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (600 260)  (600 260)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 4)  (601 260)  (601 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (625 260)  (625 260)  routing T_12_16.sp4_v_b_10 <X> T_12_16.lc_trk_g1_2
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (40 4)  (640 260)  (640 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (0 5)  (600 261)  (600 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (1 5)  (601 261)  (601 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_7/cen
 (22 5)  (622 261)  (622 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (623 261)  (623 261)  routing T_12_16.sp4_v_b_10 <X> T_12_16.lc_trk_g1_2
 (25 5)  (625 261)  (625 261)  routing T_12_16.sp4_v_b_10 <X> T_12_16.lc_trk_g1_2
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g1_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (45 5)  (645 261)  (645 261)  LC_2 Logic Functioning bit
 (51 5)  (651 261)  (651 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (12 6)  (612 262)  (612 262)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_h_l_40
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (13 7)  (613 263)  (613 263)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_h_l_40
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 263)  (623 263)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (25 7)  (625 263)  (625 263)  routing T_12_16.sp4_h_l_11 <X> T_12_16.lc_trk_g1_6
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (625 268)  (625 268)  routing T_12_16.sp4_v_t_23 <X> T_12_16.lc_trk_g3_2
 (21 13)  (621 269)  (621 269)  routing T_12_16.sp4_r_v_b_43 <X> T_12_16.lc_trk_g3_3
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_v_t_23 <X> T_12_16.lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_v_t_23 <X> T_12_16.lc_trk_g3_2
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (616 270)  (616 270)  routing T_12_16.sp12_v_b_21 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (600 271)  (600 271)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 271)  (618 271)  routing T_12_16.sp12_v_b_21 <X> T_12_16.lc_trk_g3_5


LogicTile_13_16

 (9 0)  (663 256)  (663 256)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_h_r_1
 (15 0)  (669 256)  (669 256)  routing T_13_16.bot_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (4 2)  (658 258)  (658 258)  routing T_13_16.sp4_h_r_0 <X> T_13_16.sp4_v_t_37
 (15 2)  (669 258)  (669 258)  routing T_13_16.bot_op_5 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_h_r_14 <X> T_13_16.lc_trk_g0_6
 (5 3)  (659 259)  (659 259)  routing T_13_16.sp4_h_r_0 <X> T_13_16.sp4_v_t_37
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_h_r_14 <X> T_13_16.lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.sp4_h_r_14 <X> T_13_16.lc_trk_g0_6
 (21 4)  (675 260)  (675 260)  routing T_13_16.sp4_h_r_11 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_h_r_11 <X> T_13_16.lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp4_h_r_11 <X> T_13_16.lc_trk_g1_3
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 262)  (689 262)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.input_2_3
 (40 6)  (694 262)  (694 262)  LC_3 Logic Functioning bit
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 263)  (684 263)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 263)  (686 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3


LogicTile_14_16

 (14 0)  (722 256)  (722 256)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g0_0
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (47 0)  (755 256)  (755 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (721 257)  (721 257)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_h_r_2
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (40 1)  (748 257)  (748 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (45 1)  (753 257)  (753 257)  LC_0 Logic Functioning bit
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 258)  (731 258)  routing T_14_16.sp4_h_r_7 <X> T_14_16.lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.sp4_h_r_7 <X> T_14_16.lc_trk_g0_7
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_5 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (10 3)  (718 259)  (718 259)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_v_t_36
 (21 3)  (729 259)  (729 259)  routing T_14_16.sp4_h_r_7 <X> T_14_16.lc_trk_g0_7
 (21 4)  (729 260)  (729 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (38 4)  (746 260)  (746 260)  LC_2 Logic Functioning bit
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (13 5)  (721 261)  (721 261)  routing T_14_16.sp4_v_t_37 <X> T_14_16.sp4_h_r_5
 (21 5)  (729 261)  (729 261)  routing T_14_16.sp4_h_r_19 <X> T_14_16.lc_trk_g1_3
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (39 5)  (747 261)  (747 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (45 5)  (753 261)  (753 261)  LC_2 Logic Functioning bit
 (47 5)  (755 261)  (755 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (722 262)  (722 262)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_h_l_1 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (5 8)  (713 264)  (713 264)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_h_r_6
 (9 8)  (717 264)  (717 264)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_r_7
 (15 8)  (723 264)  (723 264)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g2_1
 (16 8)  (724 264)  (724 264)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g2_1
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (733 264)  (733 264)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g2_2
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (52 8)  (760 264)  (760 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (6 9)  (714 265)  (714 265)  routing T_14_16.sp4_v_b_6 <X> T_14_16.sp4_h_r_6
 (18 9)  (726 265)  (726 265)  routing T_14_16.sp4_h_r_25 <X> T_14_16.lc_trk_g2_1
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (45 9)  (753 265)  (753 265)  LC_4 Logic Functioning bit
 (46 9)  (754 265)  (754 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (755 265)  (755 265)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (52 9)  (760 265)  (760 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 266)  (731 266)  routing T_14_16.sp4_v_b_47 <X> T_14_16.lc_trk_g2_7
 (24 10)  (732 266)  (732 266)  routing T_14_16.sp4_v_b_47 <X> T_14_16.lc_trk_g2_7
 (12 12)  (720 268)  (720 268)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_h_r_11
 (19 12)  (727 268)  (727 268)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (11 13)  (719 269)  (719 269)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_h_r_11
 (13 13)  (721 269)  (721 269)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_h_r_11
 (14 13)  (722 269)  (722 269)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g3_0
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_h_r_24 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 270)  (722 270)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 14)  (723 270)  (723 270)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g3_5
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (708 271)  (708 271)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (15 15)  (723 271)  (723 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (16 15)  (724 271)  (724 271)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_15_16

 (12 0)  (774 256)  (774 256)  routing T_15_16.sp4_v_t_39 <X> T_15_16.sp4_h_r_2
 (21 0)  (783 256)  (783 256)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g0_3
 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (4 1)  (766 257)  (766 257)  routing T_15_16.sp4_v_t_42 <X> T_15_16.sp4_h_r_0
 (8 1)  (770 257)  (770 257)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_v_b_1
 (10 1)  (772 257)  (772 257)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_v_b_1
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (762 259)  (762 259)  routing T_15_16.glb_netwk_5 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (8 3)  (770 259)  (770 259)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_t_36
 (12 4)  (774 260)  (774 260)  routing T_15_16.sp4_v_b_11 <X> T_15_16.sp4_h_r_5
 (21 4)  (783 260)  (783 260)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 260)  (785 260)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g1_3
 (24 4)  (786 260)  (786 260)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g1_3
 (11 5)  (773 261)  (773 261)  routing T_15_16.sp4_v_b_11 <X> T_15_16.sp4_h_r_5
 (13 5)  (775 261)  (775 261)  routing T_15_16.sp4_v_b_11 <X> T_15_16.sp4_h_r_5
 (21 5)  (783 261)  (783 261)  routing T_15_16.sp4_h_r_19 <X> T_15_16.lc_trk_g1_3
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (48 6)  (810 262)  (810 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (45 7)  (807 263)  (807 263)  LC_3 Logic Functioning bit
 (47 7)  (809 263)  (809 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (43 8)  (805 264)  (805 264)  LC_4 Logic Functioning bit
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (43 9)  (805 265)  (805 265)  LC_4 Logic Functioning bit
 (51 9)  (813 265)  (813 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (814 265)  (814 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (815 265)  (815 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (783 266)  (783 266)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g2_6
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_r_v_b_36 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 267)  (786 267)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g2_6
 (3 12)  (765 268)  (765 268)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_h_r_1
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_6
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (47 12)  (809 268)  (809 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (813 268)  (813 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (765 269)  (765 269)  routing T_15_16.sp12_v_b_1 <X> T_15_16.sp12_h_r_1
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 269)  (795 269)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_6
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (45 13)  (807 269)  (807 269)  LC_6 Logic Functioning bit
 (51 13)  (813 269)  (813 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (766 270)  (766 270)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_t_44
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (53 14)  (815 270)  (815 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (762 271)  (762 271)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (767 271)  (767 271)  routing T_15_16.sp4_h_r_9 <X> T_15_16.sp4_v_t_44
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (45 15)  (807 271)  (807 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g0_1
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (26 1)  (842 257)  (842 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (51 1)  (867 257)  (867 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (821 258)  (821 258)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_37
 (8 2)  (824 258)  (824 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (9 2)  (825 258)  (825 258)  routing T_16_16.sp4_v_t_36 <X> T_16_16.sp4_h_l_36
 (12 2)  (828 258)  (828 258)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_39
 (21 2)  (837 258)  (837 258)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g0_7
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 258)  (840 258)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g0_7
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 258)  (846 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 258)  (856 258)  LC_1 Logic Functioning bit
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_5 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (4 3)  (820 259)  (820 259)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_37
 (6 3)  (822 259)  (822 259)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_l_37
 (11 3)  (827 259)  (827 259)  routing T_16_16.sp4_v_t_39 <X> T_16_16.sp4_h_l_39
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 259)  (846 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 259)  (849 259)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_1
 (34 3)  (850 259)  (850 259)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_1
 (35 3)  (851 259)  (851 259)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.input_2_1
 (2 4)  (818 260)  (818 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (827 260)  (827 260)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_v_b_5
 (13 4)  (829 260)  (829 260)  routing T_16_16.sp4_v_t_44 <X> T_16_16.sp4_v_b_5
 (21 4)  (837 260)  (837 260)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g1_3
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 260)  (846 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (50 4)  (866 260)  (866 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 261)  (844 261)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (4 6)  (820 262)  (820 262)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_38
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 262)  (834 262)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g1_5
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (5 7)  (821 263)  (821 263)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_38
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (2 8)  (818 264)  (818 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 264)  (839 264)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g2_3
 (28 8)  (844 264)  (844 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (40 8)  (856 264)  (856 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (42 8)  (858 264)  (858 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (46 8)  (862 264)  (862 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (869 264)  (869 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (21 9)  (837 265)  (837 265)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g2_3
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (37 9)  (853 265)  (853 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (53 9)  (869 265)  (869 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g2_4
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (841 266)  (841 266)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g2_6
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (41 10)  (857 266)  (857 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (51 10)  (867 266)  (867 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (830 267)  (830 267)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (837 267)  (837 267)  routing T_16_16.sp4_r_v_b_39 <X> T_16_16.lc_trk_g2_7
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 267)  (842 267)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (45 11)  (861 267)  (861 267)  LC_5 Logic Functioning bit
 (46 11)  (862 267)  (862 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (863 267)  (863 267)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (830 268)  (830 268)  routing T_16_16.sp4_h_l_21 <X> T_16_16.lc_trk_g3_0
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (26 12)  (842 268)  (842 268)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 268)  (851 268)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_6
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (12 13)  (828 269)  (828 269)  routing T_16_16.sp4_h_r_11 <X> T_16_16.sp4_v_b_11
 (15 13)  (831 269)  (831 269)  routing T_16_16.sp4_h_l_21 <X> T_16_16.lc_trk_g3_0
 (16 13)  (832 269)  (832 269)  routing T_16_16.sp4_h_l_21 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_r_v_b_42 <X> T_16_16.lc_trk_g3_2
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 269)  (848 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 269)  (849 269)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.input_2_6
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (45 13)  (861 269)  (861 269)  LC_6 Logic Functioning bit
 (48 13)  (864 269)  (864 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (828 270)  (828 270)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (14 14)  (830 270)  (830 270)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g3_4
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp4_v_b_47 <X> T_16_16.lc_trk_g3_7
 (24 14)  (840 270)  (840 270)  routing T_16_16.sp4_v_b_47 <X> T_16_16.lc_trk_g3_7
 (25 14)  (841 270)  (841 270)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (26 14)  (842 270)  (842 270)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (53 14)  (869 270)  (869 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (816 271)  (816 271)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (827 271)  (827 271)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (13 15)  (829 271)  (829 271)  routing T_16_16.sp4_v_t_40 <X> T_16_16.sp4_h_l_46
 (15 15)  (831 271)  (831 271)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g3_4
 (16 15)  (832 271)  (832 271)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (834 271)  (834 271)  routing T_16_16.sp4_h_l_16 <X> T_16_16.lc_trk_g3_5
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (839 271)  (839 271)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (25 15)  (841 271)  (841 271)  routing T_16_16.sp4_h_r_46 <X> T_16_16.lc_trk_g3_6
 (26 15)  (842 271)  (842 271)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 271)  (843 271)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 271)  (844 271)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 271)  (845 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit
 (45 15)  (861 271)  (861 271)  LC_7 Logic Functioning bit
 (47 15)  (863 271)  (863 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (869 271)  (869 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_16

 (4 0)  (878 256)  (878 256)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_0
 (21 0)  (895 256)  (895 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (25 0)  (899 256)  (899 256)  routing T_17_16.sp4_h_r_10 <X> T_17_16.lc_trk_g0_2
 (5 1)  (879 257)  (879 257)  routing T_17_16.sp4_h_l_37 <X> T_17_16.sp4_v_b_0
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g0_3
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 257)  (897 257)  routing T_17_16.sp4_h_r_10 <X> T_17_16.lc_trk_g0_2
 (24 1)  (898 257)  (898 257)  routing T_17_16.sp4_h_r_10 <X> T_17_16.lc_trk_g0_2
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_5 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (889 258)  (889 258)  routing T_17_16.sp4_v_b_21 <X> T_17_16.lc_trk_g0_5
 (16 2)  (890 258)  (890 258)  routing T_17_16.sp4_v_b_21 <X> T_17_16.lc_trk_g0_5
 (17 2)  (891 258)  (891 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (899 258)  (899 258)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g0_6
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 258)  (909 258)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_1
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (37 2)  (911 258)  (911 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_5 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (8 3)  (882 259)  (882 259)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_v_t_36
 (10 3)  (884 259)  (884 259)  routing T_17_16.sp4_v_b_10 <X> T_17_16.sp4_v_t_36
 (22 3)  (896 259)  (896 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (899 259)  (899 259)  routing T_17_16.bnr_op_6 <X> T_17_16.lc_trk_g0_6
 (26 3)  (900 259)  (900 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 259)  (904 259)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (908 259)  (908 259)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_1
 (35 3)  (909 259)  (909 259)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.input_2_1
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (37 3)  (911 259)  (911 259)  LC_1 Logic Functioning bit
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_3
 (6 4)  (880 260)  (880 260)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_3
 (14 4)  (888 260)  (888 260)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 260)  (908 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (42 4)  (916 260)  (916 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (45 4)  (919 260)  (919 260)  LC_2 Logic Functioning bit
 (50 4)  (924 260)  (924 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 261)  (874 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (13 5)  (887 261)  (887 261)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_r_5
 (14 5)  (888 261)  (888 261)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (15 5)  (889 261)  (889 261)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (16 5)  (890 261)  (890 261)  routing T_17_16.sp4_h_l_5 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_3 <X> T_17_16.lc_trk_g1_3
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (38 5)  (912 261)  (912 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (42 5)  (916 261)  (916 261)  LC_2 Logic Functioning bit
 (43 5)  (917 261)  (917 261)  LC_2 Logic Functioning bit
 (4 6)  (878 262)  (878 262)  routing T_17_16.sp4_v_b_7 <X> T_17_16.sp4_v_t_38
 (6 6)  (880 262)  (880 262)  routing T_17_16.sp4_v_b_7 <X> T_17_16.sp4_v_t_38
 (15 6)  (889 262)  (889 262)  routing T_17_16.sp4_h_r_21 <X> T_17_16.lc_trk_g1_5
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp4_h_r_21 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.sp4_h_r_21 <X> T_17_16.lc_trk_g1_5
 (25 6)  (899 262)  (899 262)  routing T_17_16.wire_logic_cluster/lc_6/out <X> T_17_16.lc_trk_g1_6
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (53 6)  (927 262)  (927 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (882 263)  (882 263)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_v_t_41
 (9 7)  (883 263)  (883 263)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_v_t_41
 (18 7)  (892 263)  (892 263)  routing T_17_16.sp4_h_r_21 <X> T_17_16.lc_trk_g1_5
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (900 263)  (900 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.input_2_3
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (8 8)  (882 264)  (882 264)  routing T_17_16.sp4_h_l_42 <X> T_17_16.sp4_h_r_7
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp12_v_b_19 <X> T_17_16.lc_trk_g2_3
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 264)  (904 264)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 264)  (909 264)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_4
 (36 8)  (910 264)  (910 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (21 9)  (895 265)  (895 265)  routing T_17_16.sp12_v_b_19 <X> T_17_16.lc_trk_g2_3
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (909 265)  (909 265)  routing T_17_16.lc_trk_g0_6 <X> T_17_16.input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (5 10)  (879 266)  (879 266)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_h_l_43
 (14 10)  (888 266)  (888 266)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (28 10)  (902 266)  (902 266)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g2_4 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 266)  (905 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (42 10)  (916 266)  (916 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (45 10)  (919 266)  (919 266)  LC_5 Logic Functioning bit
 (50 10)  (924 266)  (924 266)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (880 267)  (880 267)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_h_l_43
 (15 11)  (889 267)  (889 267)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (16 11)  (890 267)  (890 267)  routing T_17_16.sp4_h_r_36 <X> T_17_16.lc_trk_g2_4
 (17 11)  (891 267)  (891 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (37 11)  (911 267)  (911 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (39 11)  (913 267)  (913 267)  LC_5 Logic Functioning bit
 (41 11)  (915 267)  (915 267)  LC_5 Logic Functioning bit
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (43 11)  (917 267)  (917 267)  LC_5 Logic Functioning bit
 (53 11)  (927 267)  (927 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (879 268)  (879 268)  routing T_17_16.sp4_v_b_9 <X> T_17_16.sp4_h_r_9
 (9 12)  (883 268)  (883 268)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_r_10
 (12 12)  (886 268)  (886 268)  routing T_17_16.sp4_v_b_5 <X> T_17_16.sp4_h_r_11
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 268)  (897 268)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g3_3
 (25 12)  (899 268)  (899 268)  routing T_17_16.wire_logic_cluster/lc_2/out <X> T_17_16.lc_trk_g3_2
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g3_4 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (6 13)  (880 269)  (880 269)  routing T_17_16.sp4_v_b_9 <X> T_17_16.sp4_h_r_9
 (11 13)  (885 269)  (885 269)  routing T_17_16.sp4_v_b_5 <X> T_17_16.sp4_h_r_11
 (13 13)  (887 269)  (887 269)  routing T_17_16.sp4_v_b_5 <X> T_17_16.sp4_h_r_11
 (15 13)  (889 269)  (889 269)  routing T_17_16.tnr_op_0 <X> T_17_16.lc_trk_g3_0
 (17 13)  (891 269)  (891 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_v_t_22 <X> T_17_16.lc_trk_g3_3
 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 270)  (895 270)  routing T_17_16.sp4_h_r_39 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_r_39 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_r_39 <X> T_17_16.lc_trk_g3_7
 (0 15)  (874 271)  (874 271)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (888 271)  (888 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (15 15)  (889 271)  (889 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (16 15)  (890 271)  (890 271)  routing T_17_16.sp4_h_l_17 <X> T_17_16.lc_trk_g3_4
 (17 15)  (891 271)  (891 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_16

 (12 0)  (940 256)  (940 256)  routing T_18_16.sp4_h_l_46 <X> T_18_16.sp4_h_r_2
 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 256)  (956 256)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 256)  (963 256)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (13 1)  (941 257)  (941 257)  routing T_18_16.sp4_h_l_46 <X> T_18_16.sp4_h_r_2
 (18 1)  (946 257)  (946 257)  routing T_18_16.sp4_r_v_b_34 <X> T_18_16.lc_trk_g0_1
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp12_h_r_10 <X> T_18_16.lc_trk_g0_2
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 257)  (959 257)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 257)  (962 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (35 1)  (963 257)  (963 257)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.input_2_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (4 2)  (932 258)  (932 258)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_t_37
 (6 2)  (934 258)  (934 258)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_t_37
 (8 2)  (936 258)  (936 258)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_l_36
 (9 2)  (937 258)  (937 258)  routing T_18_16.sp4_v_t_36 <X> T_18_16.sp4_h_l_36
 (14 2)  (942 258)  (942 258)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (15 2)  (943 258)  (943 258)  routing T_18_16.top_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (950 258)  (950 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (951 258)  (951 258)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g0_7
 (24 2)  (952 258)  (952 258)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g0_7
 (5 3)  (933 259)  (933 259)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_t_37
 (15 3)  (943 259)  (943 259)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (16 3)  (944 259)  (944 259)  routing T_18_16.sp4_h_l_1 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (946 259)  (946 259)  routing T_18_16.top_op_5 <X> T_18_16.lc_trk_g0_5
 (21 3)  (949 259)  (949 259)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g0_7
 (14 4)  (942 260)  (942 260)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (14 5)  (942 261)  (942 261)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (15 5)  (943 261)  (943 261)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (16 5)  (944 261)  (944 261)  routing T_18_16.sp4_h_l_5 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (15 6)  (943 262)  (943 262)  routing T_18_16.top_op_5 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (951 262)  (951 262)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g1_7
 (24 6)  (952 262)  (952 262)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g1_7
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 262)  (958 262)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 262)  (961 262)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (43 6)  (971 262)  (971 262)  LC_3 Logic Functioning bit
 (18 7)  (946 263)  (946 263)  routing T_18_16.top_op_5 <X> T_18_16.lc_trk_g1_5
 (21 7)  (949 263)  (949 263)  routing T_18_16.sp4_h_r_7 <X> T_18_16.lc_trk_g1_7
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g2_2 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 263)  (960 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (961 263)  (961 263)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.input_2_3
 (34 7)  (962 263)  (962 263)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.input_2_3
 (35 7)  (963 263)  (963 263)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.input_2_3
 (36 7)  (964 263)  (964 263)  LC_3 Logic Functioning bit
 (37 7)  (965 263)  (965 263)  LC_3 Logic Functioning bit
 (38 7)  (966 263)  (966 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (48 7)  (976 263)  (976 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (932 264)  (932 264)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_v_b_6
 (6 8)  (934 264)  (934 264)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_v_b_6
 (10 8)  (938 264)  (938 264)  routing T_18_16.sp4_v_t_39 <X> T_18_16.sp4_h_r_7
 (14 8)  (942 264)  (942 264)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g2_0
 (16 8)  (944 264)  (944 264)  routing T_18_16.sp12_v_t_14 <X> T_18_16.lc_trk_g2_1
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 264)  (958 264)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (38 8)  (966 264)  (966 264)  LC_4 Logic Functioning bit
 (43 8)  (971 264)  (971 264)  LC_4 Logic Functioning bit
 (5 9)  (933 265)  (933 265)  routing T_18_16.sp4_h_l_37 <X> T_18_16.sp4_v_b_6
 (15 9)  (943 265)  (943 265)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_h_l_21 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (946 265)  (946 265)  routing T_18_16.sp12_v_t_14 <X> T_18_16.lc_trk_g2_1
 (22 9)  (950 265)  (950 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (951 265)  (951 265)  routing T_18_16.sp12_v_b_18 <X> T_18_16.lc_trk_g2_2
 (25 9)  (953 265)  (953 265)  routing T_18_16.sp12_v_b_18 <X> T_18_16.lc_trk_g2_2
 (28 9)  (956 265)  (956 265)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 265)  (960 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (963 265)  (963 265)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.input_2_4
 (36 9)  (964 265)  (964 265)  LC_4 Logic Functioning bit
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (42 9)  (970 265)  (970 265)  LC_4 Logic Functioning bit
 (21 10)  (949 266)  (949 266)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g2_7
 (22 10)  (950 266)  (950 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 266)  (951 266)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g2_7
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 266)  (956 266)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 266)  (958 266)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_r_v_b_36 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (949 267)  (949 267)  routing T_18_16.sp4_v_t_26 <X> T_18_16.lc_trk_g2_7
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 267)  (960 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (41 11)  (969 267)  (969 267)  LC_5 Logic Functioning bit
 (53 11)  (981 267)  (981 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (6 12)  (934 268)  (934 268)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_v_b_9
 (25 12)  (953 268)  (953 268)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 268)  (968 268)  LC_6 Logic Functioning bit
 (50 12)  (978 268)  (978 268)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (933 269)  (933 269)  routing T_18_16.sp4_v_t_43 <X> T_18_16.sp4_v_b_9
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (24 13)  (952 269)  (952 269)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (25 13)  (953 269)  (953 269)  routing T_18_16.sp4_h_r_42 <X> T_18_16.lc_trk_g3_2
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (41 13)  (969 269)  (969 269)  LC_6 Logic Functioning bit
 (21 14)  (949 270)  (949 270)  routing T_18_16.sp4_h_r_39 <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp4_h_r_39 <X> T_18_16.lc_trk_g3_7
 (24 14)  (952 270)  (952 270)  routing T_18_16.sp4_h_r_39 <X> T_18_16.lc_trk_g3_7
 (25 14)  (953 270)  (953 270)  routing T_18_16.sp4_h_r_38 <X> T_18_16.lc_trk_g3_6
 (36 14)  (964 270)  (964 270)  LC_7 Logic Functioning bit
 (37 14)  (965 270)  (965 270)  LC_7 Logic Functioning bit
 (38 14)  (966 270)  (966 270)  LC_7 Logic Functioning bit
 (41 14)  (969 270)  (969 270)  LC_7 Logic Functioning bit
 (42 14)  (970 270)  (970 270)  LC_7 Logic Functioning bit
 (43 14)  (971 270)  (971 270)  LC_7 Logic Functioning bit
 (50 14)  (978 270)  (978 270)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 271)  (951 271)  routing T_18_16.sp4_h_r_38 <X> T_18_16.lc_trk_g3_6
 (24 15)  (952 271)  (952 271)  routing T_18_16.sp4_h_r_38 <X> T_18_16.lc_trk_g3_6
 (28 15)  (956 271)  (956 271)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 271)  (964 271)  LC_7 Logic Functioning bit
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (40 15)  (968 271)  (968 271)  LC_7 Logic Functioning bit
 (42 15)  (970 271)  (970 271)  LC_7 Logic Functioning bit
 (43 15)  (971 271)  (971 271)  LC_7 Logic Functioning bit
 (46 15)  (974 271)  (974 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (979 271)  (979 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (981 271)  (981 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_19_16

 (8 0)  (990 256)  (990 256)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_h_r_1
 (10 0)  (992 256)  (992 256)  routing T_19_16.sp4_h_l_40 <X> T_19_16.sp4_h_r_1
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 256)  (1010 256)  routing T_19_16.lc_trk_g3_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 256)  (1018 256)  LC_0 Logic Functioning bit
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (44 0)  (1026 256)  (1026 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (6 1)  (988 257)  (988 257)  routing T_19_16.sp4_h_l_37 <X> T_19_16.sp4_h_r_0
 (40 1)  (1022 257)  (1022 257)  LC_0 Logic Functioning bit
 (41 1)  (1023 257)  (1023 257)  LC_0 Logic Functioning bit
 (42 1)  (1024 257)  (1024 257)  LC_0 Logic Functioning bit
 (43 1)  (1025 257)  (1025 257)  LC_0 Logic Functioning bit
 (44 1)  (1026 257)  (1026 257)  LC_0 Logic Functioning bit
 (45 1)  (1027 257)  (1027 257)  LC_0 Logic Functioning bit
 (50 1)  (1032 257)  (1032 257)  Carry_In_Mux bit 

 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_5 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (44 2)  (1026 258)  (1026 258)  LC_1 Logic Functioning bit
 (45 2)  (1027 258)  (1027 258)  LC_1 Logic Functioning bit
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_5 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 259)  (1022 259)  LC_1 Logic Functioning bit
 (41 3)  (1023 259)  (1023 259)  LC_1 Logic Functioning bit
 (42 3)  (1024 259)  (1024 259)  LC_1 Logic Functioning bit
 (43 3)  (1025 259)  (1025 259)  LC_1 Logic Functioning bit
 (45 3)  (1027 259)  (1027 259)  LC_1 Logic Functioning bit
 (46 3)  (1028 259)  (1028 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (982 260)  (982 260)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 260)  (1003 260)  routing T_19_16.wire_logic_cluster/lc_3/out <X> T_19_16.lc_trk_g1_3
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 260)  (1007 260)  routing T_19_16.wire_logic_cluster/lc_2/out <X> T_19_16.lc_trk_g1_2
 (27 4)  (1009 260)  (1009 260)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (39 4)  (1021 260)  (1021 260)  LC_2 Logic Functioning bit
 (44 4)  (1026 260)  (1026 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (1 5)  (983 261)  (983 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (22 5)  (1004 261)  (1004 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g1_2 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 261)  (1022 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (43 5)  (1025 261)  (1025 261)  LC_2 Logic Functioning bit
 (45 5)  (1027 261)  (1027 261)  LC_2 Logic Functioning bit
 (53 5)  (1035 261)  (1035 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (990 262)  (990 262)  routing T_19_16.sp4_h_r_4 <X> T_19_16.sp4_h_l_41
 (17 6)  (999 262)  (999 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 262)  (1000 262)  routing T_19_16.wire_logic_cluster/lc_5/out <X> T_19_16.lc_trk_g1_5
 (25 6)  (1007 262)  (1007 262)  routing T_19_16.wire_logic_cluster/lc_6/out <X> T_19_16.lc_trk_g1_6
 (27 6)  (1009 262)  (1009 262)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (37 6)  (1019 262)  (1019 262)  LC_3 Logic Functioning bit
 (38 6)  (1020 262)  (1020 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (44 6)  (1026 262)  (1026 262)  LC_3 Logic Functioning bit
 (45 6)  (1027 262)  (1027 262)  LC_3 Logic Functioning bit
 (6 7)  (988 263)  (988 263)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_h_l_38
 (22 7)  (1004 263)  (1004 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 263)  (1012 263)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 263)  (1022 263)  LC_3 Logic Functioning bit
 (41 7)  (1023 263)  (1023 263)  LC_3 Logic Functioning bit
 (42 7)  (1024 263)  (1024 263)  LC_3 Logic Functioning bit
 (43 7)  (1025 263)  (1025 263)  LC_3 Logic Functioning bit
 (45 7)  (1027 263)  (1027 263)  LC_3 Logic Functioning bit
 (51 7)  (1033 263)  (1033 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (1009 264)  (1009 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 264)  (1010 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 264)  (1018 264)  LC_4 Logic Functioning bit
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (38 8)  (1020 264)  (1020 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (44 8)  (1026 264)  (1026 264)  LC_4 Logic Functioning bit
 (45 8)  (1027 264)  (1027 264)  LC_4 Logic Functioning bit
 (12 9)  (994 265)  (994 265)  routing T_19_16.sp4_h_r_8 <X> T_19_16.sp4_v_b_8
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1005 265)  (1005 265)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g2_2
 (24 9)  (1006 265)  (1006 265)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g2_2
 (25 9)  (1007 265)  (1007 265)  routing T_19_16.sp4_h_l_15 <X> T_19_16.lc_trk_g2_2
 (40 9)  (1022 265)  (1022 265)  LC_4 Logic Functioning bit
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (42 9)  (1024 265)  (1024 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (45 9)  (1027 265)  (1027 265)  LC_4 Logic Functioning bit
 (53 9)  (1035 265)  (1035 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (1009 266)  (1009 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g1_5 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (44 10)  (1026 266)  (1026 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (47 10)  (1029 266)  (1029 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (40 11)  (1022 267)  (1022 267)  LC_5 Logic Functioning bit
 (41 11)  (1023 267)  (1023 267)  LC_5 Logic Functioning bit
 (42 11)  (1024 267)  (1024 267)  LC_5 Logic Functioning bit
 (43 11)  (1025 267)  (1025 267)  LC_5 Logic Functioning bit
 (45 11)  (1027 267)  (1027 267)  LC_5 Logic Functioning bit
 (8 12)  (990 268)  (990 268)  routing T_19_16.sp4_v_b_10 <X> T_19_16.sp4_h_r_10
 (9 12)  (991 268)  (991 268)  routing T_19_16.sp4_v_b_10 <X> T_19_16.sp4_h_r_10
 (14 12)  (996 268)  (996 268)  routing T_19_16.wire_logic_cluster/lc_0/out <X> T_19_16.lc_trk_g3_0
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 268)  (1000 268)  routing T_19_16.wire_logic_cluster/lc_1/out <X> T_19_16.lc_trk_g3_1
 (19 12)  (1001 268)  (1001 268)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (1009 268)  (1009 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 268)  (1011 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 268)  (1012 268)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 268)  (1014 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 268)  (1018 268)  LC_6 Logic Functioning bit
 (37 12)  (1019 268)  (1019 268)  LC_6 Logic Functioning bit
 (38 12)  (1020 268)  (1020 268)  LC_6 Logic Functioning bit
 (39 12)  (1021 268)  (1021 268)  LC_6 Logic Functioning bit
 (44 12)  (1026 268)  (1026 268)  LC_6 Logic Functioning bit
 (45 12)  (1027 268)  (1027 268)  LC_6 Logic Functioning bit
 (17 13)  (999 269)  (999 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1012 269)  (1012 269)  routing T_19_16.lc_trk_g1_6 <X> T_19_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 269)  (1022 269)  LC_6 Logic Functioning bit
 (41 13)  (1023 269)  (1023 269)  LC_6 Logic Functioning bit
 (42 13)  (1024 269)  (1024 269)  LC_6 Logic Functioning bit
 (43 13)  (1025 269)  (1025 269)  LC_6 Logic Functioning bit
 (45 13)  (1027 269)  (1027 269)  LC_6 Logic Functioning bit
 (48 13)  (1030 269)  (1030 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (982 270)  (982 270)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 270)  (983 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 270)  (996 270)  routing T_19_16.wire_logic_cluster/lc_4/out <X> T_19_16.lc_trk_g3_4
 (21 14)  (1003 270)  (1003 270)  routing T_19_16.wire_logic_cluster/lc_7/out <X> T_19_16.lc_trk_g3_7
 (22 14)  (1004 270)  (1004 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 270)  (1009 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 270)  (1010 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 270)  (1011 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 270)  (1012 270)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (39 14)  (1021 270)  (1021 270)  LC_7 Logic Functioning bit
 (44 14)  (1026 270)  (1026 270)  LC_7 Logic Functioning bit
 (45 14)  (1027 270)  (1027 270)  LC_7 Logic Functioning bit
 (0 15)  (982 271)  (982 271)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1012 271)  (1012 271)  routing T_19_16.lc_trk_g3_7 <X> T_19_16.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 271)  (1022 271)  LC_7 Logic Functioning bit
 (41 15)  (1023 271)  (1023 271)  LC_7 Logic Functioning bit
 (42 15)  (1024 271)  (1024 271)  LC_7 Logic Functioning bit
 (43 15)  (1025 271)  (1025 271)  LC_7 Logic Functioning bit
 (45 15)  (1027 271)  (1027 271)  LC_7 Logic Functioning bit
 (51 15)  (1033 271)  (1033 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_16

 (14 0)  (1050 256)  (1050 256)  routing T_20_16.lft_op_0 <X> T_20_16.lc_trk_g0_0
 (26 0)  (1062 256)  (1062 256)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1064 256)  (1064 256)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 256)  (1065 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 256)  (1067 256)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 256)  (1069 256)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (1076 256)  (1076 256)  LC_0 Logic Functioning bit
 (15 1)  (1051 257)  (1051 257)  routing T_20_16.lft_op_0 <X> T_20_16.lc_trk_g0_0
 (17 1)  (1053 257)  (1053 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 257)  (1068 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1069 257)  (1069 257)  routing T_20_16.lc_trk_g2_0 <X> T_20_16.input_2_0
 (48 1)  (1084 257)  (1084 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_5 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 258)  (1039 258)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.bnr_op_4 <X> T_20_16.lc_trk_g0_4
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1059 258)  (1059 258)  routing T_20_16.sp12_h_l_12 <X> T_20_16.lc_trk_g0_7
 (25 2)  (1061 258)  (1061 258)  routing T_20_16.bnr_op_6 <X> T_20_16.lc_trk_g0_6
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 258)  (1063 258)  routing T_20_16.lc_trk_g1_1 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 258)  (1069 258)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 258)  (1070 258)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 258)  (1071 258)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_1
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (39 2)  (1075 258)  (1075 258)  LC_1 Logic Functioning bit
 (40 2)  (1076 258)  (1076 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (42 2)  (1078 258)  (1078 258)  LC_1 Logic Functioning bit
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_5 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (3 3)  (1039 259)  (1039 259)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23
 (8 3)  (1044 259)  (1044 259)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_36
 (9 3)  (1045 259)  (1045 259)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_36
 (14 3)  (1050 259)  (1050 259)  routing T_20_16.bnr_op_4 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1058 259)  (1058 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (1061 259)  (1061 259)  routing T_20_16.bnr_op_6 <X> T_20_16.lc_trk_g0_6
 (26 3)  (1062 259)  (1062 259)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 259)  (1064 259)  routing T_20_16.lc_trk_g2_7 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 259)  (1068 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1071 259)  (1071 259)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_1
 (37 3)  (1073 259)  (1073 259)  LC_1 Logic Functioning bit
 (38 3)  (1074 259)  (1074 259)  LC_1 Logic Functioning bit
 (39 3)  (1075 259)  (1075 259)  LC_1 Logic Functioning bit
 (40 3)  (1076 259)  (1076 259)  LC_1 Logic Functioning bit
 (41 3)  (1077 259)  (1077 259)  LC_1 Logic Functioning bit
 (43 3)  (1079 259)  (1079 259)  LC_1 Logic Functioning bit
 (0 4)  (1036 260)  (1036 260)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1044 260)  (1044 260)  routing T_20_16.sp4_v_b_10 <X> T_20_16.sp4_h_r_4
 (9 4)  (1045 260)  (1045 260)  routing T_20_16.sp4_v_b_10 <X> T_20_16.sp4_h_r_4
 (10 4)  (1046 260)  (1046 260)  routing T_20_16.sp4_v_b_10 <X> T_20_16.sp4_h_r_4
 (17 4)  (1053 260)  (1053 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 260)  (1066 260)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 260)  (1069 260)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 260)  (1073 260)  LC_2 Logic Functioning bit
 (39 4)  (1075 260)  (1075 260)  LC_2 Logic Functioning bit
 (40 4)  (1076 260)  (1076 260)  LC_2 Logic Functioning bit
 (41 4)  (1077 260)  (1077 260)  LC_2 Logic Functioning bit
 (50 4)  (1086 260)  (1086 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (18 5)  (1054 261)  (1054 261)  routing T_20_16.sp4_r_v_b_25 <X> T_20_16.lc_trk_g1_1
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 261)  (1066 261)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (39 5)  (1075 261)  (1075 261)  LC_2 Logic Functioning bit
 (40 5)  (1076 261)  (1076 261)  LC_2 Logic Functioning bit
 (41 5)  (1077 261)  (1077 261)  LC_2 Logic Functioning bit
 (4 6)  (1040 262)  (1040 262)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_38
 (6 6)  (1042 262)  (1042 262)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_38
 (12 6)  (1048 262)  (1048 262)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_40
 (21 6)  (1057 262)  (1057 262)  routing T_20_16.sp4_h_l_2 <X> T_20_16.lc_trk_g1_7
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 262)  (1059 262)  routing T_20_16.sp4_h_l_2 <X> T_20_16.lc_trk_g1_7
 (24 6)  (1060 262)  (1060 262)  routing T_20_16.sp4_h_l_2 <X> T_20_16.lc_trk_g1_7
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 262)  (1066 262)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 262)  (1073 262)  LC_3 Logic Functioning bit
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (39 6)  (1075 262)  (1075 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (42 6)  (1078 262)  (1078 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (47 6)  (1083 262)  (1083 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1086 262)  (1086 262)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (1089 262)  (1089 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (1040 263)  (1040 263)  routing T_20_16.sp4_v_b_10 <X> T_20_16.sp4_h_l_38
 (5 7)  (1041 263)  (1041 263)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_38
 (11 7)  (1047 263)  (1047 263)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_40
 (13 7)  (1049 263)  (1049 263)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_40
 (26 7)  (1062 263)  (1062 263)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 263)  (1067 263)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (39 7)  (1075 263)  (1075 263)  LC_3 Logic Functioning bit
 (40 7)  (1076 263)  (1076 263)  LC_3 Logic Functioning bit
 (43 7)  (1079 263)  (1079 263)  LC_3 Logic Functioning bit
 (12 8)  (1048 264)  (1048 264)  routing T_20_16.sp4_v_b_8 <X> T_20_16.sp4_h_r_8
 (14 8)  (1050 264)  (1050 264)  routing T_20_16.sp4_v_t_21 <X> T_20_16.lc_trk_g2_0
 (16 8)  (1052 264)  (1052 264)  routing T_20_16.sp12_v_t_6 <X> T_20_16.lc_trk_g2_1
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (1057 264)  (1057 264)  routing T_20_16.bnl_op_3 <X> T_20_16.lc_trk_g2_3
 (22 8)  (1058 264)  (1058 264)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (4 9)  (1040 265)  (1040 265)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_h_r_6
 (6 9)  (1042 265)  (1042 265)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_h_r_6
 (11 9)  (1047 265)  (1047 265)  routing T_20_16.sp4_v_b_8 <X> T_20_16.sp4_h_r_8
 (14 9)  (1050 265)  (1050 265)  routing T_20_16.sp4_v_t_21 <X> T_20_16.lc_trk_g2_0
 (16 9)  (1052 265)  (1052 265)  routing T_20_16.sp4_v_t_21 <X> T_20_16.lc_trk_g2_0
 (17 9)  (1053 265)  (1053 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (1057 265)  (1057 265)  routing T_20_16.bnl_op_3 <X> T_20_16.lc_trk_g2_3
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 265)  (1061 265)  routing T_20_16.sp4_r_v_b_34 <X> T_20_16.lc_trk_g2_2
 (3 10)  (1039 266)  (1039 266)  routing T_20_16.sp12_v_t_22 <X> T_20_16.sp12_h_l_22
 (12 10)  (1048 266)  (1048 266)  routing T_20_16.sp4_v_t_39 <X> T_20_16.sp4_h_l_45
 (21 10)  (1057 266)  (1057 266)  routing T_20_16.sp12_v_b_7 <X> T_20_16.lc_trk_g2_7
 (22 10)  (1058 266)  (1058 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (1060 266)  (1060 266)  routing T_20_16.sp12_v_b_7 <X> T_20_16.lc_trk_g2_7
 (27 10)  (1063 266)  (1063 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 266)  (1064 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 266)  (1066 266)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 266)  (1069 266)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 266)  (1070 266)  routing T_20_16.lc_trk_g3_1 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 266)  (1071 266)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_5
 (37 10)  (1073 266)  (1073 266)  LC_5 Logic Functioning bit
 (38 10)  (1074 266)  (1074 266)  LC_5 Logic Functioning bit
 (39 10)  (1075 266)  (1075 266)  LC_5 Logic Functioning bit
 (40 10)  (1076 266)  (1076 266)  LC_5 Logic Functioning bit
 (41 10)  (1077 266)  (1077 266)  LC_5 Logic Functioning bit
 (42 10)  (1078 266)  (1078 266)  LC_5 Logic Functioning bit
 (8 11)  (1044 267)  (1044 267)  routing T_20_16.sp4_h_r_7 <X> T_20_16.sp4_v_t_42
 (9 11)  (1045 267)  (1045 267)  routing T_20_16.sp4_h_r_7 <X> T_20_16.sp4_v_t_42
 (11 11)  (1047 267)  (1047 267)  routing T_20_16.sp4_v_t_39 <X> T_20_16.sp4_h_l_45
 (13 11)  (1049 267)  (1049 267)  routing T_20_16.sp4_v_t_39 <X> T_20_16.sp4_h_l_45
 (21 11)  (1057 267)  (1057 267)  routing T_20_16.sp12_v_b_7 <X> T_20_16.lc_trk_g2_7
 (28 11)  (1064 267)  (1064 267)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 267)  (1066 267)  routing T_20_16.lc_trk_g3_7 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 267)  (1068 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1071 267)  (1071 267)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.input_2_5
 (37 11)  (1073 267)  (1073 267)  LC_5 Logic Functioning bit
 (38 11)  (1074 267)  (1074 267)  LC_5 Logic Functioning bit
 (39 11)  (1075 267)  (1075 267)  LC_5 Logic Functioning bit
 (40 11)  (1076 267)  (1076 267)  LC_5 Logic Functioning bit
 (41 11)  (1077 267)  (1077 267)  LC_5 Logic Functioning bit
 (43 11)  (1079 267)  (1079 267)  LC_5 Logic Functioning bit
 (2 12)  (1038 268)  (1038 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (8 12)  (1044 268)  (1044 268)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_h_r_10
 (16 12)  (1052 268)  (1052 268)  routing T_20_16.sp12_v_t_14 <X> T_20_16.lc_trk_g3_1
 (17 12)  (1053 268)  (1053 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1060 268)  (1060 268)  routing T_20_16.tnr_op_3 <X> T_20_16.lc_trk_g3_3
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 268)  (1066 268)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 268)  (1073 268)  LC_6 Logic Functioning bit
 (39 12)  (1075 268)  (1075 268)  LC_6 Logic Functioning bit
 (40 12)  (1076 268)  (1076 268)  LC_6 Logic Functioning bit
 (41 12)  (1077 268)  (1077 268)  LC_6 Logic Functioning bit
 (50 12)  (1086 268)  (1086 268)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1054 269)  (1054 269)  routing T_20_16.sp12_v_t_14 <X> T_20_16.lc_trk_g3_1
 (26 13)  (1062 269)  (1062 269)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 269)  (1063 269)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 269)  (1066 269)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (1072 269)  (1072 269)  LC_6 Logic Functioning bit
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (38 13)  (1074 269)  (1074 269)  LC_6 Logic Functioning bit
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (40 13)  (1076 269)  (1076 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (4 14)  (1040 270)  (1040 270)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_44
 (12 14)  (1048 270)  (1048 270)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_46
 (16 14)  (1052 270)  (1052 270)  routing T_20_16.sp12_v_t_10 <X> T_20_16.lc_trk_g3_5
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (1058 270)  (1058 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 270)  (1066 270)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 270)  (1070 270)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 270)  (1073 270)  LC_7 Logic Functioning bit
 (38 14)  (1074 270)  (1074 270)  LC_7 Logic Functioning bit
 (39 14)  (1075 270)  (1075 270)  LC_7 Logic Functioning bit
 (41 14)  (1077 270)  (1077 270)  LC_7 Logic Functioning bit
 (42 14)  (1078 270)  (1078 270)  LC_7 Logic Functioning bit
 (45 14)  (1081 270)  (1081 270)  LC_7 Logic Functioning bit
 (46 14)  (1082 270)  (1082 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1086 270)  (1086 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1087 270)  (1087 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (1041 271)  (1041 271)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_t_44
 (11 15)  (1047 271)  (1047 271)  routing T_20_16.sp4_v_t_46 <X> T_20_16.sp4_h_l_46
 (21 15)  (1057 271)  (1057 271)  routing T_20_16.sp4_r_v_b_47 <X> T_20_16.lc_trk_g3_7
 (26 15)  (1062 271)  (1062 271)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g2_3 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 271)  (1066 271)  routing T_20_16.lc_trk_g0_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit
 (40 15)  (1076 271)  (1076 271)  LC_7 Logic Functioning bit
 (43 15)  (1079 271)  (1079 271)  LC_7 Logic Functioning bit
 (48 15)  (1084 271)  (1084 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_16

 (5 0)  (1095 256)  (1095 256)  routing T_21_16.sp4_h_l_44 <X> T_21_16.sp4_h_r_0
 (14 0)  (1104 256)  (1104 256)  routing T_21_16.wire_logic_cluster/lc_0/out <X> T_21_16.lc_trk_g0_0
 (17 0)  (1107 256)  (1107 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 256)  (1108 256)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g0_1
 (21 0)  (1111 256)  (1111 256)  routing T_21_16.wire_logic_cluster/lc_3/out <X> T_21_16.lc_trk_g0_3
 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 256)  (1115 256)  routing T_21_16.wire_logic_cluster/lc_2/out <X> T_21_16.lc_trk_g0_2
 (27 0)  (1117 256)  (1117 256)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 256)  (1123 256)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (1130 256)  (1130 256)  LC_0 Logic Functioning bit
 (41 0)  (1131 256)  (1131 256)  LC_0 Logic Functioning bit
 (42 0)  (1132 256)  (1132 256)  LC_0 Logic Functioning bit
 (43 0)  (1133 256)  (1133 256)  LC_0 Logic Functioning bit
 (44 0)  (1134 256)  (1134 256)  LC_0 Logic Functioning bit
 (48 0)  (1138 256)  (1138 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (4 1)  (1094 257)  (1094 257)  routing T_21_16.sp4_h_l_44 <X> T_21_16.sp4_h_r_0
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1112 257)  (1112 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1130 257)  (1130 257)  LC_0 Logic Functioning bit
 (41 1)  (1131 257)  (1131 257)  LC_0 Logic Functioning bit
 (42 1)  (1132 257)  (1132 257)  LC_0 Logic Functioning bit
 (43 1)  (1133 257)  (1133 257)  LC_0 Logic Functioning bit
 (8 2)  (1098 258)  (1098 258)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_36
 (9 2)  (1099 258)  (1099 258)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_36
 (12 2)  (1102 258)  (1102 258)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (16 2)  (1106 258)  (1106 258)  routing T_21_16.sp4_v_b_5 <X> T_21_16.lc_trk_g0_5
 (17 2)  (1107 258)  (1107 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1108 258)  (1108 258)  routing T_21_16.sp4_v_b_5 <X> T_21_16.lc_trk_g0_5
 (22 2)  (1112 258)  (1112 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 258)  (1114 258)  routing T_21_16.top_op_7 <X> T_21_16.lc_trk_g0_7
 (25 2)  (1115 258)  (1115 258)  routing T_21_16.wire_logic_cluster/lc_6/out <X> T_21_16.lc_trk_g0_6
 (26 2)  (1116 258)  (1116 258)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 258)  (1117 258)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (40 2)  (1130 258)  (1130 258)  LC_1 Logic Functioning bit
 (42 2)  (1132 258)  (1132 258)  LC_1 Logic Functioning bit
 (44 2)  (1134 258)  (1134 258)  LC_1 Logic Functioning bit
 (11 3)  (1101 259)  (1101 259)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (13 3)  (1103 259)  (1103 259)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (21 3)  (1111 259)  (1111 259)  routing T_21_16.top_op_7 <X> T_21_16.lc_trk_g0_7
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1116 259)  (1116 259)  routing T_21_16.lc_trk_g0_7 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 259)  (1120 259)  routing T_21_16.lc_trk_g3_3 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 259)  (1122 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (38 3)  (1128 259)  (1128 259)  LC_1 Logic Functioning bit
 (41 3)  (1131 259)  (1131 259)  LC_1 Logic Functioning bit
 (43 3)  (1133 259)  (1133 259)  LC_1 Logic Functioning bit
 (48 3)  (1138 259)  (1138 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (25 4)  (1115 260)  (1115 260)  routing T_21_16.sp4_v_b_2 <X> T_21_16.lc_trk_g1_2
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 260)  (1120 260)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 260)  (1123 260)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (1130 260)  (1130 260)  LC_2 Logic Functioning bit
 (41 4)  (1131 260)  (1131 260)  LC_2 Logic Functioning bit
 (42 4)  (1132 260)  (1132 260)  LC_2 Logic Functioning bit
 (43 4)  (1133 260)  (1133 260)  LC_2 Logic Functioning bit
 (44 4)  (1134 260)  (1134 260)  LC_2 Logic Functioning bit
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.sp4_v_t_5 <X> T_21_16.lc_trk_g1_0
 (16 5)  (1106 261)  (1106 261)  routing T_21_16.sp4_v_t_5 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1113 261)  (1113 261)  routing T_21_16.sp4_v_b_2 <X> T_21_16.lc_trk_g1_2
 (31 5)  (1121 261)  (1121 261)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 261)  (1122 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1125 261)  (1125 261)  routing T_21_16.lc_trk_g0_2 <X> T_21_16.input_2_2
 (40 5)  (1130 261)  (1130 261)  LC_2 Logic Functioning bit
 (41 5)  (1131 261)  (1131 261)  LC_2 Logic Functioning bit
 (42 5)  (1132 261)  (1132 261)  LC_2 Logic Functioning bit
 (43 5)  (1133 261)  (1133 261)  LC_2 Logic Functioning bit
 (48 5)  (1138 261)  (1138 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (1099 262)  (1099 262)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_h_l_41
 (10 6)  (1100 262)  (1100 262)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_h_l_41
 (11 6)  (1101 262)  (1101 262)  routing T_21_16.sp4_v_b_2 <X> T_21_16.sp4_v_t_40
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g1_5
 (16 6)  (1106 262)  (1106 262)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1108 262)  (1108 262)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g1_5
 (21 6)  (1111 262)  (1111 262)  routing T_21_16.sp4_v_b_15 <X> T_21_16.lc_trk_g1_7
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1113 262)  (1113 262)  routing T_21_16.sp4_v_b_15 <X> T_21_16.lc_trk_g1_7
 (26 6)  (1116 262)  (1116 262)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 262)  (1118 262)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (40 6)  (1130 262)  (1130 262)  LC_3 Logic Functioning bit
 (42 6)  (1132 262)  (1132 262)  LC_3 Logic Functioning bit
 (44 6)  (1134 262)  (1134 262)  LC_3 Logic Functioning bit
 (48 6)  (1138 262)  (1138 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (12 7)  (1102 263)  (1102 263)  routing T_21_16.sp4_v_b_2 <X> T_21_16.sp4_v_t_40
 (18 7)  (1108 263)  (1108 263)  routing T_21_16.sp4_h_r_21 <X> T_21_16.lc_trk_g1_5
 (21 7)  (1111 263)  (1111 263)  routing T_21_16.sp4_v_b_15 <X> T_21_16.lc_trk_g1_7
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 263)  (1122 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1125 263)  (1125 263)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.input_2_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (38 7)  (1128 263)  (1128 263)  LC_3 Logic Functioning bit
 (41 7)  (1131 263)  (1131 263)  LC_3 Logic Functioning bit
 (43 7)  (1133 263)  (1133 263)  LC_3 Logic Functioning bit
 (2 8)  (1092 264)  (1092 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (1104 264)  (1104 264)  routing T_21_16.sp4_v_b_24 <X> T_21_16.lc_trk_g2_0
 (16 8)  (1106 264)  (1106 264)  routing T_21_16.sp4_v_b_33 <X> T_21_16.lc_trk_g2_1
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1108 264)  (1108 264)  routing T_21_16.sp4_v_b_33 <X> T_21_16.lc_trk_g2_1
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1118 264)  (1118 264)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 264)  (1124 264)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 264)  (1125 264)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.input_2_4
 (40 8)  (1130 264)  (1130 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (44 8)  (1134 264)  (1134 264)  LC_4 Logic Functioning bit
 (8 9)  (1098 265)  (1098 265)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_v_b_7
 (9 9)  (1099 265)  (1099 265)  routing T_21_16.sp4_h_l_42 <X> T_21_16.sp4_v_b_7
 (16 9)  (1106 265)  (1106 265)  routing T_21_16.sp4_v_b_24 <X> T_21_16.lc_trk_g2_0
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (1108 265)  (1108 265)  routing T_21_16.sp4_v_b_33 <X> T_21_16.lc_trk_g2_1
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 265)  (1122 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1123 265)  (1123 265)  routing T_21_16.lc_trk_g2_4 <X> T_21_16.input_2_4
 (40 9)  (1130 265)  (1130 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (42 9)  (1132 265)  (1132 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (48 9)  (1138 265)  (1138 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (1104 266)  (1104 266)  routing T_21_16.wire_logic_cluster/lc_4/out <X> T_21_16.lc_trk_g2_4
 (17 10)  (1107 266)  (1107 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1108 266)  (1108 266)  routing T_21_16.wire_logic_cluster/lc_5/out <X> T_21_16.lc_trk_g2_5
 (21 10)  (1111 266)  (1111 266)  routing T_21_16.wire_logic_cluster/lc_7/out <X> T_21_16.lc_trk_g2_7
 (22 10)  (1112 266)  (1112 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1115 266)  (1115 266)  routing T_21_16.bnl_op_6 <X> T_21_16.lc_trk_g2_6
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 266)  (1120 266)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 266)  (1121 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 266)  (1123 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 266)  (1125 266)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_5
 (40 10)  (1130 266)  (1130 266)  LC_5 Logic Functioning bit
 (41 10)  (1131 266)  (1131 266)  LC_5 Logic Functioning bit
 (42 10)  (1132 266)  (1132 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (44 10)  (1134 266)  (1134 266)  LC_5 Logic Functioning bit
 (8 11)  (1098 267)  (1098 267)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_v_t_42
 (9 11)  (1099 267)  (1099 267)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_v_t_42
 (10 11)  (1100 267)  (1100 267)  routing T_21_16.sp4_h_r_1 <X> T_21_16.sp4_v_t_42
 (17 11)  (1107 267)  (1107 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1112 267)  (1112 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1115 267)  (1115 267)  routing T_21_16.bnl_op_6 <X> T_21_16.lc_trk_g2_6
 (30 11)  (1120 267)  (1120 267)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 267)  (1122 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1123 267)  (1123 267)  routing T_21_16.lc_trk_g2_5 <X> T_21_16.input_2_5
 (40 11)  (1130 267)  (1130 267)  LC_5 Logic Functioning bit
 (41 11)  (1131 267)  (1131 267)  LC_5 Logic Functioning bit
 (42 11)  (1132 267)  (1132 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (48 11)  (1138 267)  (1138 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (1104 268)  (1104 268)  routing T_21_16.bnl_op_0 <X> T_21_16.lc_trk_g3_0
 (22 12)  (1112 268)  (1112 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (1117 268)  (1117 268)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 268)  (1118 268)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (35 12)  (1125 268)  (1125 268)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_6
 (37 12)  (1127 268)  (1127 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (40 12)  (1130 268)  (1130 268)  LC_6 Logic Functioning bit
 (42 12)  (1132 268)  (1132 268)  LC_6 Logic Functioning bit
 (44 12)  (1134 268)  (1134 268)  LC_6 Logic Functioning bit
 (11 13)  (1101 269)  (1101 269)  routing T_21_16.sp4_h_l_46 <X> T_21_16.sp4_h_r_11
 (14 13)  (1104 269)  (1104 269)  routing T_21_16.bnl_op_0 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (1111 269)  (1111 269)  routing T_21_16.sp4_r_v_b_43 <X> T_21_16.lc_trk_g3_3
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 269)  (1122 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1125 269)  (1125 269)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.input_2_6
 (36 13)  (1126 269)  (1126 269)  LC_6 Logic Functioning bit
 (38 13)  (1128 269)  (1128 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (43 13)  (1133 269)  (1133 269)  LC_6 Logic Functioning bit
 (52 13)  (1142 269)  (1142 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 14)  (1104 270)  (1104 270)  routing T_21_16.sp4_v_t_17 <X> T_21_16.lc_trk_g3_4
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (1115 270)  (1115 270)  routing T_21_16.sp4_v_b_30 <X> T_21_16.lc_trk_g3_6
 (27 14)  (1117 270)  (1117 270)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 270)  (1120 270)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 270)  (1123 270)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 270)  (1125 270)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.input_2_7
 (40 14)  (1130 270)  (1130 270)  LC_7 Logic Functioning bit
 (41 14)  (1131 270)  (1131 270)  LC_7 Logic Functioning bit
 (42 14)  (1132 270)  (1132 270)  LC_7 Logic Functioning bit
 (43 14)  (1133 270)  (1133 270)  LC_7 Logic Functioning bit
 (44 14)  (1134 270)  (1134 270)  LC_7 Logic Functioning bit
 (16 15)  (1106 271)  (1106 271)  routing T_21_16.sp4_v_t_17 <X> T_21_16.lc_trk_g3_4
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1113 271)  (1113 271)  routing T_21_16.sp4_v_b_30 <X> T_21_16.lc_trk_g3_6
 (31 15)  (1121 271)  (1121 271)  routing T_21_16.lc_trk_g2_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 271)  (1122 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 271)  (1123 271)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.input_2_7
 (35 15)  (1125 271)  (1125 271)  routing T_21_16.lc_trk_g2_7 <X> T_21_16.input_2_7
 (40 15)  (1130 271)  (1130 271)  LC_7 Logic Functioning bit
 (41 15)  (1131 271)  (1131 271)  LC_7 Logic Functioning bit
 (42 15)  (1132 271)  (1132 271)  LC_7 Logic Functioning bit
 (43 15)  (1133 271)  (1133 271)  LC_7 Logic Functioning bit
 (48 15)  (1138 271)  (1138 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_16

 (4 0)  (1148 256)  (1148 256)  routing T_22_16.sp4_h_l_37 <X> T_22_16.sp4_v_b_0
 (26 0)  (1170 256)  (1170 256)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 256)  (1172 256)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 256)  (1175 256)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 256)  (1177 256)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 256)  (1178 256)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 256)  (1179 256)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_0
 (40 0)  (1184 256)  (1184 256)  LC_0 Logic Functioning bit
 (5 1)  (1149 257)  (1149 257)  routing T_22_16.sp4_h_l_37 <X> T_22_16.sp4_v_b_0
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 257)  (1172 257)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 257)  (1174 257)  routing T_22_16.lc_trk_g2_3 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1177 257)  (1177 257)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_0
 (34 1)  (1178 257)  (1178 257)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.input_2_0
 (51 1)  (1195 257)  (1195 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_5 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 258)  (1148 258)  routing T_22_16.sp4_v_b_4 <X> T_22_16.sp4_v_t_37
 (6 2)  (1150 258)  (1150 258)  routing T_22_16.sp4_v_b_4 <X> T_22_16.sp4_v_t_37
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 258)  (1177 258)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 258)  (1179 258)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.input_2_1
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (37 2)  (1181 258)  (1181 258)  LC_1 Logic Functioning bit
 (40 2)  (1184 258)  (1184 258)  LC_1 Logic Functioning bit
 (42 2)  (1186 258)  (1186 258)  LC_1 Logic Functioning bit
 (43 2)  (1187 258)  (1187 258)  LC_1 Logic Functioning bit
 (0 3)  (1144 259)  (1144 259)  routing T_22_16.glb_netwk_5 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (28 3)  (1172 259)  (1172 259)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 259)  (1174 259)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 259)  (1175 259)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1177 259)  (1177 259)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.input_2_1
 (35 3)  (1179 259)  (1179 259)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.input_2_1
 (36 3)  (1180 259)  (1180 259)  LC_1 Logic Functioning bit
 (37 3)  (1181 259)  (1181 259)  LC_1 Logic Functioning bit
 (42 3)  (1186 259)  (1186 259)  LC_1 Logic Functioning bit
 (43 3)  (1187 259)  (1187 259)  LC_1 Logic Functioning bit
 (0 4)  (1144 260)  (1144 260)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 260)  (1167 260)  routing T_22_16.sp4_v_b_19 <X> T_22_16.lc_trk_g1_3
 (24 4)  (1168 260)  (1168 260)  routing T_22_16.sp4_v_b_19 <X> T_22_16.lc_trk_g1_3
 (27 4)  (1171 260)  (1171 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 260)  (1172 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 260)  (1174 260)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 260)  (1177 260)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (1182 260)  (1182 260)  LC_2 Logic Functioning bit
 (39 4)  (1183 260)  (1183 260)  LC_2 Logic Functioning bit
 (40 4)  (1184 260)  (1184 260)  LC_2 Logic Functioning bit
 (41 4)  (1185 260)  (1185 260)  LC_2 Logic Functioning bit
 (45 4)  (1189 260)  (1189 260)  LC_2 Logic Functioning bit
 (47 4)  (1191 260)  (1191 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1194 260)  (1194 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1144 261)  (1144 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g3_3 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (26 5)  (1170 261)  (1170 261)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 261)  (1172 261)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 261)  (1174 261)  routing T_22_16.lc_trk_g3_6 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (38 5)  (1182 261)  (1182 261)  LC_2 Logic Functioning bit
 (39 5)  (1183 261)  (1183 261)  LC_2 Logic Functioning bit
 (41 5)  (1185 261)  (1185 261)  LC_2 Logic Functioning bit
 (48 5)  (1192 261)  (1192 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (11 6)  (1155 262)  (1155 262)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_40
 (13 6)  (1157 262)  (1157 262)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_40
 (14 6)  (1158 262)  (1158 262)  routing T_22_16.bnr_op_4 <X> T_22_16.lc_trk_g1_4
 (22 6)  (1166 262)  (1166 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1168 262)  (1168 262)  routing T_22_16.bot_op_7 <X> T_22_16.lc_trk_g1_7
 (12 7)  (1156 263)  (1156 263)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_40
 (14 7)  (1158 263)  (1158 263)  routing T_22_16.bnr_op_4 <X> T_22_16.lc_trk_g1_4
 (17 7)  (1161 263)  (1161 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (15 8)  (1159 264)  (1159 264)  routing T_22_16.sp4_v_t_28 <X> T_22_16.lc_trk_g2_1
 (16 8)  (1160 264)  (1160 264)  routing T_22_16.sp4_v_t_28 <X> T_22_16.lc_trk_g2_1
 (17 8)  (1161 264)  (1161 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1165 264)  (1165 264)  routing T_22_16.rgt_op_3 <X> T_22_16.lc_trk_g2_3
 (22 8)  (1166 264)  (1166 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1168 264)  (1168 264)  routing T_22_16.rgt_op_3 <X> T_22_16.lc_trk_g2_3
 (25 8)  (1169 264)  (1169 264)  routing T_22_16.sp4_v_t_23 <X> T_22_16.lc_trk_g2_2
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 265)  (1167 265)  routing T_22_16.sp4_v_t_23 <X> T_22_16.lc_trk_g2_2
 (25 9)  (1169 265)  (1169 265)  routing T_22_16.sp4_v_t_23 <X> T_22_16.lc_trk_g2_2
 (2 10)  (1146 266)  (1146 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (21 10)  (1165 266)  (1165 266)  routing T_22_16.bnl_op_7 <X> T_22_16.lc_trk_g2_7
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (1165 267)  (1165 267)  routing T_22_16.bnl_op_7 <X> T_22_16.lc_trk_g2_7
 (8 12)  (1152 268)  (1152 268)  routing T_22_16.sp4_h_l_39 <X> T_22_16.sp4_h_r_10
 (10 12)  (1154 268)  (1154 268)  routing T_22_16.sp4_h_l_39 <X> T_22_16.sp4_h_r_10
 (21 12)  (1165 268)  (1165 268)  routing T_22_16.sp4_v_t_22 <X> T_22_16.lc_trk_g3_3
 (22 12)  (1166 268)  (1166 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1167 268)  (1167 268)  routing T_22_16.sp4_v_t_22 <X> T_22_16.lc_trk_g3_3
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 268)  (1178 268)  routing T_22_16.lc_trk_g1_4 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 268)  (1179 268)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.input_2_6
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (39 12)  (1183 268)  (1183 268)  LC_6 Logic Functioning bit
 (41 12)  (1185 268)  (1185 268)  LC_6 Logic Functioning bit
 (43 12)  (1187 268)  (1187 268)  LC_6 Logic Functioning bit
 (45 12)  (1189 268)  (1189 268)  LC_6 Logic Functioning bit
 (48 12)  (1192 268)  (1192 268)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (1195 268)  (1195 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1165 269)  (1165 269)  routing T_22_16.sp4_v_t_22 <X> T_22_16.lc_trk_g3_3
 (26 13)  (1170 269)  (1170 269)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 269)  (1172 269)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 269)  (1173 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 269)  (1176 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1178 269)  (1178 269)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.input_2_6
 (35 13)  (1179 269)  (1179 269)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.input_2_6
 (39 13)  (1183 269)  (1183 269)  LC_6 Logic Functioning bit
 (40 13)  (1184 269)  (1184 269)  LC_6 Logic Functioning bit
 (41 13)  (1185 269)  (1185 269)  LC_6 Logic Functioning bit
 (43 13)  (1187 269)  (1187 269)  LC_6 Logic Functioning bit
 (46 13)  (1190 269)  (1190 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (6 14)  (1150 270)  (1150 270)  routing T_22_16.sp4_v_b_6 <X> T_22_16.sp4_v_t_44
 (13 14)  (1157 270)  (1157 270)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_46
 (14 14)  (1158 270)  (1158 270)  routing T_22_16.rgt_op_4 <X> T_22_16.lc_trk_g3_4
 (15 14)  (1159 270)  (1159 270)  routing T_22_16.rgt_op_5 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1162 270)  (1162 270)  routing T_22_16.rgt_op_5 <X> T_22_16.lc_trk_g3_5
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 270)  (1167 270)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (24 14)  (1168 270)  (1168 270)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (25 14)  (1169 270)  (1169 270)  routing T_22_16.sp4_v_b_30 <X> T_22_16.lc_trk_g3_6
 (5 15)  (1149 271)  (1149 271)  routing T_22_16.sp4_v_b_6 <X> T_22_16.sp4_v_t_44
 (9 15)  (1153 271)  (1153 271)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_v_t_47
 (10 15)  (1154 271)  (1154 271)  routing T_22_16.sp4_v_b_2 <X> T_22_16.sp4_v_t_47
 (12 15)  (1156 271)  (1156 271)  routing T_22_16.sp4_h_r_11 <X> T_22_16.sp4_v_t_46
 (15 15)  (1159 271)  (1159 271)  routing T_22_16.rgt_op_4 <X> T_22_16.lc_trk_g3_4
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (22 15)  (1166 271)  (1166 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1167 271)  (1167 271)  routing T_22_16.sp4_v_b_30 <X> T_22_16.lc_trk_g3_6


LogicTile_23_16

 (4 0)  (1202 256)  (1202 256)  routing T_23_16.sp4_h_l_37 <X> T_23_16.sp4_v_b_0
 (15 0)  (1213 256)  (1213 256)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g0_1
 (17 0)  (1215 256)  (1215 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (1223 256)  (1223 256)  routing T_23_16.sp4_v_b_2 <X> T_23_16.lc_trk_g0_2
 (5 1)  (1203 257)  (1203 257)  routing T_23_16.sp4_h_l_37 <X> T_23_16.sp4_v_b_0
 (18 1)  (1216 257)  (1216 257)  routing T_23_16.top_op_1 <X> T_23_16.lc_trk_g0_1
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1221 257)  (1221 257)  routing T_23_16.sp4_v_b_2 <X> T_23_16.lc_trk_g0_2
 (1 2)  (1199 258)  (1199 258)  routing T_23_16.glb_netwk_5 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (1220 258)  (1220 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1221 258)  (1221 258)  routing T_23_16.sp4_v_b_23 <X> T_23_16.lc_trk_g0_7
 (24 2)  (1222 258)  (1222 258)  routing T_23_16.sp4_v_b_23 <X> T_23_16.lc_trk_g0_7
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 258)  (1234 258)  LC_1 Logic Functioning bit
 (38 2)  (1236 258)  (1236 258)  LC_1 Logic Functioning bit
 (41 2)  (1239 258)  (1239 258)  LC_1 Logic Functioning bit
 (43 2)  (1241 258)  (1241 258)  LC_1 Logic Functioning bit
 (0 3)  (1198 259)  (1198 259)  routing T_23_16.glb_netwk_5 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 259)  (1228 259)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (1229 259)  (1229 259)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (1235 259)  (1235 259)  LC_1 Logic Functioning bit
 (39 3)  (1237 259)  (1237 259)  LC_1 Logic Functioning bit
 (41 3)  (1239 259)  (1239 259)  LC_1 Logic Functioning bit
 (43 3)  (1241 259)  (1241 259)  LC_1 Logic Functioning bit
 (51 3)  (1249 259)  (1249 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1198 260)  (1198 260)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 260)  (1199 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (1207 260)  (1207 260)  routing T_23_16.sp4_h_l_36 <X> T_23_16.sp4_h_r_4
 (10 4)  (1208 260)  (1208 260)  routing T_23_16.sp4_h_l_36 <X> T_23_16.sp4_h_r_4
 (25 4)  (1223 260)  (1223 260)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 260)  (1228 260)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 260)  (1232 260)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (1235 260)  (1235 260)  LC_2 Logic Functioning bit
 (39 4)  (1237 260)  (1237 260)  LC_2 Logic Functioning bit
 (45 4)  (1243 260)  (1243 260)  LC_2 Logic Functioning bit
 (0 5)  (1198 261)  (1198 261)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 261)  (1199 261)  routing T_23_16.lc_trk_g3_3 <X> T_23_16.wire_logic_cluster/lc_7/cen
 (22 5)  (1220 261)  (1220 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1221 261)  (1221 261)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (24 5)  (1222 261)  (1222 261)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (25 5)  (1223 261)  (1223 261)  routing T_23_16.sp4_h_l_7 <X> T_23_16.lc_trk_g1_2
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 261)  (1229 261)  routing T_23_16.lc_trk_g1_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (45 5)  (1243 261)  (1243 261)  LC_2 Logic Functioning bit
 (51 5)  (1249 261)  (1249 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (1203 262)  (1203 262)  routing T_23_16.sp4_v_t_38 <X> T_23_16.sp4_h_l_38
 (8 6)  (1206 262)  (1206 262)  routing T_23_16.sp4_v_t_47 <X> T_23_16.sp4_h_l_41
 (9 6)  (1207 262)  (1207 262)  routing T_23_16.sp4_v_t_47 <X> T_23_16.sp4_h_l_41
 (10 6)  (1208 262)  (1208 262)  routing T_23_16.sp4_v_t_47 <X> T_23_16.sp4_h_l_41
 (26 6)  (1224 262)  (1224 262)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (1229 262)  (1229 262)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 262)  (1231 262)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 262)  (1235 262)  LC_3 Logic Functioning bit
 (39 6)  (1237 262)  (1237 262)  LC_3 Logic Functioning bit
 (45 6)  (1243 262)  (1243 262)  LC_3 Logic Functioning bit
 (48 6)  (1246 262)  (1246 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (6 7)  (1204 263)  (1204 263)  routing T_23_16.sp4_v_t_38 <X> T_23_16.sp4_h_l_38
 (26 7)  (1224 263)  (1224 263)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 263)  (1229 263)  routing T_23_16.lc_trk_g2_6 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 263)  (1234 263)  LC_3 Logic Functioning bit
 (38 7)  (1236 263)  (1236 263)  LC_3 Logic Functioning bit
 (45 7)  (1243 263)  (1243 263)  LC_3 Logic Functioning bit
 (22 8)  (1220 264)  (1220 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1221 264)  (1221 264)  routing T_23_16.sp4_h_r_27 <X> T_23_16.lc_trk_g2_3
 (24 8)  (1222 264)  (1222 264)  routing T_23_16.sp4_h_r_27 <X> T_23_16.lc_trk_g2_3
 (25 8)  (1223 264)  (1223 264)  routing T_23_16.wire_logic_cluster/lc_2/out <X> T_23_16.lc_trk_g2_2
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 264)  (1228 264)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 264)  (1231 264)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 264)  (1235 264)  LC_4 Logic Functioning bit
 (39 8)  (1237 264)  (1237 264)  LC_4 Logic Functioning bit
 (45 8)  (1243 264)  (1243 264)  LC_4 Logic Functioning bit
 (21 9)  (1219 265)  (1219 265)  routing T_23_16.sp4_h_r_27 <X> T_23_16.lc_trk_g2_3
 (22 9)  (1220 265)  (1220 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (1228 265)  (1228 265)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 265)  (1229 265)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 265)  (1235 265)  LC_4 Logic Functioning bit
 (39 9)  (1237 265)  (1237 265)  LC_4 Logic Functioning bit
 (45 9)  (1243 265)  (1243 265)  LC_4 Logic Functioning bit
 (48 9)  (1246 265)  (1246 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (1224 266)  (1224 266)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (1229 266)  (1229 266)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 266)  (1231 266)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 266)  (1232 266)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (1235 266)  (1235 266)  LC_5 Logic Functioning bit
 (39 10)  (1237 266)  (1237 266)  LC_5 Logic Functioning bit
 (45 10)  (1243 266)  (1243 266)  LC_5 Logic Functioning bit
 (8 11)  (1206 267)  (1206 267)  routing T_23_16.sp4_v_b_4 <X> T_23_16.sp4_v_t_42
 (10 11)  (1208 267)  (1208 267)  routing T_23_16.sp4_v_b_4 <X> T_23_16.sp4_v_t_42
 (11 11)  (1209 267)  (1209 267)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_h_l_45
 (13 11)  (1211 267)  (1211 267)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_h_l_45
 (22 11)  (1220 267)  (1220 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1221 267)  (1221 267)  routing T_23_16.sp4_h_r_30 <X> T_23_16.lc_trk_g2_6
 (24 11)  (1222 267)  (1222 267)  routing T_23_16.sp4_h_r_30 <X> T_23_16.lc_trk_g2_6
 (25 11)  (1223 267)  (1223 267)  routing T_23_16.sp4_h_r_30 <X> T_23_16.lc_trk_g2_6
 (26 11)  (1224 267)  (1224 267)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 267)  (1227 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 267)  (1229 267)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 267)  (1234 267)  LC_5 Logic Functioning bit
 (38 11)  (1236 267)  (1236 267)  LC_5 Logic Functioning bit
 (45 11)  (1243 267)  (1243 267)  LC_5 Logic Functioning bit
 (48 11)  (1246 267)  (1246 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (2 12)  (1200 268)  (1200 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (8 12)  (1206 268)  (1206 268)  routing T_23_16.sp4_h_l_47 <X> T_23_16.sp4_h_r_10
 (21 12)  (1219 268)  (1219 268)  routing T_23_16.sp4_h_r_43 <X> T_23_16.lc_trk_g3_3
 (22 12)  (1220 268)  (1220 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 268)  (1221 268)  routing T_23_16.sp4_h_r_43 <X> T_23_16.lc_trk_g3_3
 (24 12)  (1222 268)  (1222 268)  routing T_23_16.sp4_h_r_43 <X> T_23_16.lc_trk_g3_3
 (21 13)  (1219 269)  (1219 269)  routing T_23_16.sp4_h_r_43 <X> T_23_16.lc_trk_g3_3
 (0 14)  (1198 270)  (1198 270)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 270)  (1199 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (1219 270)  (1219 270)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g3_7
 (22 14)  (1220 270)  (1220 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1221 270)  (1221 270)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g3_7
 (0 15)  (1198 271)  (1198 271)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/s_r
 (12 15)  (1210 271)  (1210 271)  routing T_23_16.sp4_h_l_46 <X> T_23_16.sp4_v_t_46
 (21 15)  (1219 271)  (1219 271)  routing T_23_16.sp4_v_t_26 <X> T_23_16.lc_trk_g3_7


LogicTile_24_16

 (27 0)  (1279 256)  (1279 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 256)  (1280 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 256)  (1285 256)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 256)  (1286 256)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 256)  (1288 256)  LC_0 Logic Functioning bit
 (37 0)  (1289 256)  (1289 256)  LC_0 Logic Functioning bit
 (38 0)  (1290 256)  (1290 256)  LC_0 Logic Functioning bit
 (41 0)  (1293 256)  (1293 256)  LC_0 Logic Functioning bit
 (42 0)  (1294 256)  (1294 256)  LC_0 Logic Functioning bit
 (43 0)  (1295 256)  (1295 256)  LC_0 Logic Functioning bit
 (3 1)  (1255 257)  (1255 257)  routing T_24_16.sp12_h_l_23 <X> T_24_16.sp12_v_b_0
 (22 1)  (1274 257)  (1274 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1275 257)  (1275 257)  routing T_24_16.sp12_h_l_17 <X> T_24_16.lc_trk_g0_2
 (25 1)  (1277 257)  (1277 257)  routing T_24_16.sp12_h_l_17 <X> T_24_16.lc_trk_g0_2
 (26 1)  (1278 257)  (1278 257)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 257)  (1280 257)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 257)  (1282 257)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 257)  (1284 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1287 257)  (1287 257)  routing T_24_16.lc_trk_g0_2 <X> T_24_16.input_2_0
 (36 1)  (1288 257)  (1288 257)  LC_0 Logic Functioning bit
 (37 1)  (1289 257)  (1289 257)  LC_0 Logic Functioning bit
 (38 1)  (1290 257)  (1290 257)  LC_0 Logic Functioning bit
 (39 1)  (1291 257)  (1291 257)  LC_0 Logic Functioning bit
 (40 1)  (1292 257)  (1292 257)  LC_0 Logic Functioning bit
 (42 1)  (1294 257)  (1294 257)  LC_0 Logic Functioning bit
 (43 1)  (1295 257)  (1295 257)  LC_0 Logic Functioning bit
 (53 1)  (1305 257)  (1305 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (10 2)  (1262 258)  (1262 258)  routing T_24_16.sp4_v_b_8 <X> T_24_16.sp4_h_l_36
 (27 2)  (1279 258)  (1279 258)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1280 258)  (1280 258)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 258)  (1281 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 258)  (1282 258)  routing T_24_16.lc_trk_g3_5 <X> T_24_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 258)  (1283 258)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 258)  (1284 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 258)  (1286 258)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 258)  (1287 258)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.input_2_1
 (36 2)  (1288 258)  (1288 258)  LC_1 Logic Functioning bit
 (37 2)  (1289 258)  (1289 258)  LC_1 Logic Functioning bit
 (38 2)  (1290 258)  (1290 258)  LC_1 Logic Functioning bit
 (41 2)  (1293 258)  (1293 258)  LC_1 Logic Functioning bit
 (42 2)  (1294 258)  (1294 258)  LC_1 Logic Functioning bit
 (43 2)  (1295 258)  (1295 258)  LC_1 Logic Functioning bit
 (27 3)  (1279 259)  (1279 259)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 259)  (1280 259)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 259)  (1281 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 259)  (1283 259)  routing T_24_16.lc_trk_g1_7 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 259)  (1284 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1285 259)  (1285 259)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.input_2_1
 (34 3)  (1286 259)  (1286 259)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.input_2_1
 (35 3)  (1287 259)  (1287 259)  routing T_24_16.lc_trk_g3_6 <X> T_24_16.input_2_1
 (36 3)  (1288 259)  (1288 259)  LC_1 Logic Functioning bit
 (37 3)  (1289 259)  (1289 259)  LC_1 Logic Functioning bit
 (38 3)  (1290 259)  (1290 259)  LC_1 Logic Functioning bit
 (39 3)  (1291 259)  (1291 259)  LC_1 Logic Functioning bit
 (41 3)  (1293 259)  (1293 259)  LC_1 Logic Functioning bit
 (42 3)  (1294 259)  (1294 259)  LC_1 Logic Functioning bit
 (43 3)  (1295 259)  (1295 259)  LC_1 Logic Functioning bit
 (53 3)  (1305 259)  (1305 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (1267 260)  (1267 260)  routing T_24_16.sp4_h_l_4 <X> T_24_16.lc_trk_g1_1
 (16 4)  (1268 260)  (1268 260)  routing T_24_16.sp4_h_l_4 <X> T_24_16.lc_trk_g1_1
 (17 4)  (1269 260)  (1269 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1270 260)  (1270 260)  routing T_24_16.sp4_h_l_4 <X> T_24_16.lc_trk_g1_1
 (15 5)  (1267 261)  (1267 261)  routing T_24_16.sp4_v_t_5 <X> T_24_16.lc_trk_g1_0
 (16 5)  (1268 261)  (1268 261)  routing T_24_16.sp4_v_t_5 <X> T_24_16.lc_trk_g1_0
 (17 5)  (1269 261)  (1269 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (1270 261)  (1270 261)  routing T_24_16.sp4_h_l_4 <X> T_24_16.lc_trk_g1_1
 (21 6)  (1273 262)  (1273 262)  routing T_24_16.sp4_h_l_10 <X> T_24_16.lc_trk_g1_7
 (22 6)  (1274 262)  (1274 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1275 262)  (1275 262)  routing T_24_16.sp4_h_l_10 <X> T_24_16.lc_trk_g1_7
 (24 6)  (1276 262)  (1276 262)  routing T_24_16.sp4_h_l_10 <X> T_24_16.lc_trk_g1_7
 (21 7)  (1273 263)  (1273 263)  routing T_24_16.sp4_h_l_10 <X> T_24_16.lc_trk_g1_7
 (16 8)  (1268 264)  (1268 264)  routing T_24_16.sp4_v_b_33 <X> T_24_16.lc_trk_g2_1
 (17 8)  (1269 264)  (1269 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1270 264)  (1270 264)  routing T_24_16.sp4_v_b_33 <X> T_24_16.lc_trk_g2_1
 (25 8)  (1277 264)  (1277 264)  routing T_24_16.sp4_h_r_34 <X> T_24_16.lc_trk_g2_2
 (18 9)  (1270 265)  (1270 265)  routing T_24_16.sp4_v_b_33 <X> T_24_16.lc_trk_g2_1
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_h_r_34 <X> T_24_16.lc_trk_g2_2
 (24 9)  (1276 265)  (1276 265)  routing T_24_16.sp4_h_r_34 <X> T_24_16.lc_trk_g2_2
 (9 10)  (1261 266)  (1261 266)  routing T_24_16.sp4_v_b_7 <X> T_24_16.sp4_h_l_42
 (14 10)  (1266 266)  (1266 266)  routing T_24_16.sp4_v_t_17 <X> T_24_16.lc_trk_g2_4
 (25 10)  (1277 266)  (1277 266)  routing T_24_16.sp4_h_r_46 <X> T_24_16.lc_trk_g2_6
 (27 10)  (1279 266)  (1279 266)  routing T_24_16.lc_trk_g1_1 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 266)  (1281 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 266)  (1283 266)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 266)  (1284 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 266)  (1285 266)  routing T_24_16.lc_trk_g2_4 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 266)  (1288 266)  LC_5 Logic Functioning bit
 (37 10)  (1289 266)  (1289 266)  LC_5 Logic Functioning bit
 (38 10)  (1290 266)  (1290 266)  LC_5 Logic Functioning bit
 (41 10)  (1293 266)  (1293 266)  LC_5 Logic Functioning bit
 (42 10)  (1294 266)  (1294 266)  LC_5 Logic Functioning bit
 (43 10)  (1295 266)  (1295 266)  LC_5 Logic Functioning bit
 (16 11)  (1268 267)  (1268 267)  routing T_24_16.sp4_v_t_17 <X> T_24_16.lc_trk_g2_4
 (17 11)  (1269 267)  (1269 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1274 267)  (1274 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1275 267)  (1275 267)  routing T_24_16.sp4_h_r_46 <X> T_24_16.lc_trk_g2_6
 (24 11)  (1276 267)  (1276 267)  routing T_24_16.sp4_h_r_46 <X> T_24_16.lc_trk_g2_6
 (25 11)  (1277 267)  (1277 267)  routing T_24_16.sp4_h_r_46 <X> T_24_16.lc_trk_g2_6
 (27 11)  (1279 267)  (1279 267)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 267)  (1280 267)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 267)  (1281 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (1284 267)  (1284 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1286 267)  (1286 267)  routing T_24_16.lc_trk_g1_0 <X> T_24_16.input_2_5
 (36 11)  (1288 267)  (1288 267)  LC_5 Logic Functioning bit
 (37 11)  (1289 267)  (1289 267)  LC_5 Logic Functioning bit
 (38 11)  (1290 267)  (1290 267)  LC_5 Logic Functioning bit
 (39 11)  (1291 267)  (1291 267)  LC_5 Logic Functioning bit
 (41 11)  (1293 267)  (1293 267)  LC_5 Logic Functioning bit
 (42 11)  (1294 267)  (1294 267)  LC_5 Logic Functioning bit
 (43 11)  (1295 267)  (1295 267)  LC_5 Logic Functioning bit
 (53 11)  (1305 267)  (1305 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (1256 268)  (1256 268)  routing T_24_16.sp4_h_l_44 <X> T_24_16.sp4_v_b_9
 (14 12)  (1266 268)  (1266 268)  routing T_24_16.sp4_v_b_24 <X> T_24_16.lc_trk_g3_0
 (15 12)  (1267 268)  (1267 268)  routing T_24_16.sp4_v_t_28 <X> T_24_16.lc_trk_g3_1
 (16 12)  (1268 268)  (1268 268)  routing T_24_16.sp4_v_t_28 <X> T_24_16.lc_trk_g3_1
 (17 12)  (1269 268)  (1269 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (28 12)  (1280 268)  (1280 268)  routing T_24_16.lc_trk_g2_1 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 268)  (1281 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 268)  (1285 268)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 268)  (1286 268)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 268)  (1287 268)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_6
 (36 12)  (1288 268)  (1288 268)  LC_6 Logic Functioning bit
 (37 12)  (1289 268)  (1289 268)  LC_6 Logic Functioning bit
 (38 12)  (1290 268)  (1290 268)  LC_6 Logic Functioning bit
 (41 12)  (1293 268)  (1293 268)  LC_6 Logic Functioning bit
 (42 12)  (1294 268)  (1294 268)  LC_6 Logic Functioning bit
 (43 12)  (1295 268)  (1295 268)  LC_6 Logic Functioning bit
 (5 13)  (1257 269)  (1257 269)  routing T_24_16.sp4_h_l_44 <X> T_24_16.sp4_v_b_9
 (8 13)  (1260 269)  (1260 269)  routing T_24_16.sp4_h_l_47 <X> T_24_16.sp4_v_b_10
 (9 13)  (1261 269)  (1261 269)  routing T_24_16.sp4_h_l_47 <X> T_24_16.sp4_v_b_10
 (16 13)  (1268 269)  (1268 269)  routing T_24_16.sp4_v_b_24 <X> T_24_16.lc_trk_g3_0
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1274 269)  (1274 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1275 269)  (1275 269)  routing T_24_16.sp4_v_b_42 <X> T_24_16.lc_trk_g3_2
 (24 13)  (1276 269)  (1276 269)  routing T_24_16.sp4_v_b_42 <X> T_24_16.lc_trk_g3_2
 (27 13)  (1279 269)  (1279 269)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 269)  (1280 269)  routing T_24_16.lc_trk_g3_1 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 269)  (1281 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1284 269)  (1284 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1285 269)  (1285 269)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_6
 (35 13)  (1287 269)  (1287 269)  routing T_24_16.lc_trk_g2_6 <X> T_24_16.input_2_6
 (36 13)  (1288 269)  (1288 269)  LC_6 Logic Functioning bit
 (37 13)  (1289 269)  (1289 269)  LC_6 Logic Functioning bit
 (38 13)  (1290 269)  (1290 269)  LC_6 Logic Functioning bit
 (39 13)  (1291 269)  (1291 269)  LC_6 Logic Functioning bit
 (40 13)  (1292 269)  (1292 269)  LC_6 Logic Functioning bit
 (42 13)  (1294 269)  (1294 269)  LC_6 Logic Functioning bit
 (43 13)  (1295 269)  (1295 269)  LC_6 Logic Functioning bit
 (53 13)  (1305 269)  (1305 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (6 14)  (1258 270)  (1258 270)  routing T_24_16.sp4_h_l_41 <X> T_24_16.sp4_v_t_44
 (15 14)  (1267 270)  (1267 270)  routing T_24_16.sp4_h_l_24 <X> T_24_16.lc_trk_g3_5
 (16 14)  (1268 270)  (1268 270)  routing T_24_16.sp4_h_l_24 <X> T_24_16.lc_trk_g3_5
 (17 14)  (1269 270)  (1269 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1270 270)  (1270 270)  routing T_24_16.sp4_h_l_24 <X> T_24_16.lc_trk_g3_5
 (25 14)  (1277 270)  (1277 270)  routing T_24_16.sp4_v_b_38 <X> T_24_16.lc_trk_g3_6
 (22 15)  (1274 271)  (1274 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1275 271)  (1275 271)  routing T_24_16.sp4_v_b_38 <X> T_24_16.lc_trk_g3_6
 (25 15)  (1277 271)  (1277 271)  routing T_24_16.sp4_v_b_38 <X> T_24_16.lc_trk_g3_6


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 257)  (1329 257)  routing T_25_16.sp4_v_t_7 <X> T_25_16.lc_trk_g0_2
 (24 1)  (1330 257)  (1330 257)  routing T_25_16.sp4_v_t_7 <X> T_25_16.lc_trk_g0_2
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_5 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 259)  (1306 259)  routing T_25_16.glb_netwk_5 <X> T_25_16.wire_bram/ram/WCLK
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (10 3)  (1316 259)  (1316 259)  routing T_25_16.sp4_h_l_45 <X> T_25_16.sp4_v_t_36
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (5 6)  (1311 262)  (1311 262)  routing T_25_16.sp4_v_b_3 <X> T_25_16.sp4_h_l_38
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (15 8)  (1321 264)  (1321 264)  routing T_25_16.sp4_v_b_41 <X> T_25_16.lc_trk_g2_1
 (16 8)  (1322 264)  (1322 264)  routing T_25_16.sp4_v_b_41 <X> T_25_16.lc_trk_g2_1
 (17 8)  (1323 264)  (1323 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_41 lc_trk_g2_1
 (28 8)  (1334 264)  (1334 264)  routing T_25_16.lc_trk_g2_1 <X> T_25_16.wire_bram/ram/WDATA_3
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 8)  (1345 264)  (1345 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (9 9)  (1315 265)  (1315 265)  routing T_25_16.sp4_v_t_46 <X> T_25_16.sp4_v_b_7
 (10 9)  (1316 265)  (1316 265)  routing T_25_16.sp4_v_t_46 <X> T_25_16.sp4_v_b_7
 (37 9)  (1343 265)  (1343 265)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (4 11)  (1310 267)  (1310 267)  routing T_25_16.sp4_v_b_1 <X> T_25_16.sp4_h_l_43
 (11 12)  (1317 268)  (1317 268)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_11
 (12 13)  (1318 269)  (1318 269)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_11
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE


LogicTile_26_16

 (8 10)  (1356 266)  (1356 266)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_42
 (9 10)  (1357 266)  (1357 266)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_42
 (10 10)  (1358 266)  (1358 266)  routing T_26_16.sp4_v_t_36 <X> T_26_16.sp4_h_l_42


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_v_t_23 <X> T_32_16.sp12_h_l_23


LogicTile_7_15

 (8 0)  (350 240)  (350 240)  routing T_7_15.sp4_v_b_7 <X> T_7_15.sp4_h_r_1
 (9 0)  (351 240)  (351 240)  routing T_7_15.sp4_v_b_7 <X> T_7_15.sp4_h_r_1
 (10 0)  (352 240)  (352 240)  routing T_7_15.sp4_v_b_7 <X> T_7_15.sp4_h_r_1
 (27 2)  (369 242)  (369 242)  routing T_7_15.lc_trk_g1_1 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 242)  (373 242)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (39 2)  (381 242)  (381 242)  LC_1 Logic Functioning bit
 (41 2)  (383 242)  (383 242)  LC_1 Logic Functioning bit
 (42 2)  (384 242)  (384 242)  LC_1 Logic Functioning bit
 (46 2)  (388 242)  (388 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (364 243)  (364 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (366 243)  (366 243)  routing T_7_15.bot_op_6 <X> T_7_15.lc_trk_g0_6
 (31 3)  (373 243)  (373 243)  routing T_7_15.lc_trk_g0_6 <X> T_7_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (378 243)  (378 243)  LC_1 Logic Functioning bit
 (39 3)  (381 243)  (381 243)  LC_1 Logic Functioning bit
 (41 3)  (383 243)  (383 243)  LC_1 Logic Functioning bit
 (42 3)  (384 243)  (384 243)  LC_1 Logic Functioning bit
 (15 4)  (357 244)  (357 244)  routing T_7_15.bot_op_1 <X> T_7_15.lc_trk_g1_1
 (17 4)  (359 244)  (359 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (15 6)  (357 246)  (357 246)  routing T_7_15.top_op_5 <X> T_7_15.lc_trk_g1_5
 (17 6)  (359 246)  (359 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (360 247)  (360 247)  routing T_7_15.top_op_5 <X> T_7_15.lc_trk_g1_5
 (22 7)  (364 247)  (364 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (366 247)  (366 247)  routing T_7_15.top_op_6 <X> T_7_15.lc_trk_g1_6
 (25 7)  (367 247)  (367 247)  routing T_7_15.top_op_6 <X> T_7_15.lc_trk_g1_6
 (26 10)  (368 250)  (368 250)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (31 10)  (373 250)  (373 250)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 250)  (374 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (376 250)  (376 250)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (379 250)  (379 250)  LC_5 Logic Functioning bit
 (39 10)  (381 250)  (381 250)  LC_5 Logic Functioning bit
 (51 10)  (393 250)  (393 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (368 251)  (368 251)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 251)  (369 251)  routing T_7_15.lc_trk_g1_6 <X> T_7_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 251)  (371 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 251)  (378 251)  LC_5 Logic Functioning bit
 (38 11)  (380 251)  (380 251)  LC_5 Logic Functioning bit


RAM_Tile_8_15

 (4 0)  (400 240)  (400 240)  routing T_8_15.sp4_v_t_41 <X> T_8_15.sp4_v_b_0
 (6 0)  (402 240)  (402 240)  routing T_8_15.sp4_v_t_41 <X> T_8_15.sp4_v_b_0
 (7 1)  (403 241)  (403 241)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 242)  (397 242)  routing T_8_15.glb_netwk_5 <X> T_8_15.wire_bram/ram/RCLK
 (2 2)  (398 242)  (398 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (0 3)  (396 243)  (396 243)  routing T_8_15.glb_netwk_5 <X> T_8_15.wire_bram/ram/RCLK
 (11 4)  (407 244)  (407 244)  routing T_8_15.sp4_v_t_44 <X> T_8_15.sp4_v_b_5
 (13 4)  (409 244)  (409 244)  routing T_8_15.sp4_v_t_44 <X> T_8_15.sp4_v_b_5
 (16 6)  (412 246)  (412 246)  routing T_8_15.sp4_v_b_5 <X> T_8_15.lc_trk_g1_5
 (17 6)  (413 246)  (413 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (414 246)  (414 246)  routing T_8_15.sp4_v_b_5 <X> T_8_15.lc_trk_g1_5
 (14 7)  (410 247)  (410 247)  routing T_8_15.sp4_h_r_4 <X> T_8_15.lc_trk_g1_4
 (15 7)  (411 247)  (411 247)  routing T_8_15.sp4_h_r_4 <X> T_8_15.lc_trk_g1_4
 (16 7)  (412 247)  (412 247)  routing T_8_15.sp4_h_r_4 <X> T_8_15.lc_trk_g1_4
 (17 7)  (413 247)  (413 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 8)  (423 248)  (423 248)  routing T_8_15.lc_trk_g1_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (29 8)  (425 248)  (425 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (426 248)  (426 248)  routing T_8_15.lc_trk_g1_4 <X> T_8_15.wire_bram/ram/WDATA_11
 (38 8)  (434 248)  (434 248)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (41 8)  (437 248)  (437 248)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_11 sp4_r_v_b_41
 (1 14)  (397 254)  (397 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (396 255)  (396 255)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_bram/ram/RE
 (1 15)  (397 255)  (397 255)  routing T_8_15.lc_trk_g1_5 <X> T_8_15.wire_bram/ram/RE


LogicTile_9_15

 (8 7)  (446 247)  (446 247)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_41
 (10 7)  (448 247)  (448 247)  routing T_9_15.sp4_v_b_1 <X> T_9_15.sp4_v_t_41
 (15 8)  (453 248)  (453 248)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g2_1
 (16 8)  (454 248)  (454 248)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g2_1
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (456 249)  (456 249)  routing T_9_15.sp4_h_r_25 <X> T_9_15.lc_trk_g2_1
 (25 12)  (463 252)  (463 252)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g3_2
 (27 12)  (465 252)  (465 252)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 252)  (466 252)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 252)  (467 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 252)  (470 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 252)  (471 252)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_6/in_3
 (41 12)  (479 252)  (479 252)  LC_6 Logic Functioning bit
 (43 12)  (481 252)  (481 252)  LC_6 Logic Functioning bit
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (461 253)  (461 253)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g3_2
 (24 13)  (462 253)  (462 253)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g3_2
 (25 13)  (463 253)  (463 253)  routing T_9_15.sp4_h_r_42 <X> T_9_15.lc_trk_g3_2
 (30 13)  (468 253)  (468 253)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (479 253)  (479 253)  LC_6 Logic Functioning bit
 (43 13)  (481 253)  (481 253)  LC_6 Logic Functioning bit


LogicTile_10_15

 (8 0)  (500 240)  (500 240)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_r_1
 (9 0)  (501 240)  (501 240)  routing T_10_15.sp4_v_b_1 <X> T_10_15.sp4_h_r_1
 (3 4)  (495 244)  (495 244)  routing T_10_15.sp12_v_t_23 <X> T_10_15.sp12_h_r_0
 (12 4)  (504 244)  (504 244)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_5
 (4 5)  (496 245)  (496 245)  routing T_10_15.sp4_h_l_42 <X> T_10_15.sp4_h_r_3
 (6 5)  (498 245)  (498 245)  routing T_10_15.sp4_h_l_42 <X> T_10_15.sp4_h_r_3
 (11 5)  (503 245)  (503 245)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_5
 (4 6)  (496 246)  (496 246)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_v_t_38
 (5 7)  (497 247)  (497 247)  routing T_10_15.sp4_h_r_3 <X> T_10_15.sp4_v_t_38
 (8 8)  (500 248)  (500 248)  routing T_10_15.sp4_v_b_7 <X> T_10_15.sp4_h_r_7
 (9 8)  (501 248)  (501 248)  routing T_10_15.sp4_v_b_7 <X> T_10_15.sp4_h_r_7
 (11 10)  (503 250)  (503 250)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_v_t_45
 (12 11)  (504 251)  (504 251)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_v_t_45


LogicTile_11_15

 (26 0)  (572 240)  (572 240)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 240)  (573 240)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 240)  (575 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 240)  (578 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 240)  (579 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 240)  (580 240)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 240)  (582 240)  LC_0 Logic Functioning bit
 (38 0)  (584 240)  (584 240)  LC_0 Logic Functioning bit
 (39 0)  (585 240)  (585 240)  LC_0 Logic Functioning bit
 (45 0)  (591 240)  (591 240)  LC_0 Logic Functioning bit
 (47 0)  (593 240)  (593 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (572 241)  (572 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 241)  (573 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 241)  (574 241)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 241)  (575 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 241)  (577 241)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 241)  (578 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (580 241)  (580 241)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.input_2_0
 (35 1)  (581 241)  (581 241)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.input_2_0
 (36 1)  (582 241)  (582 241)  LC_0 Logic Functioning bit
 (37 1)  (583 241)  (583 241)  LC_0 Logic Functioning bit
 (38 1)  (584 241)  (584 241)  LC_0 Logic Functioning bit
 (39 1)  (585 241)  (585 241)  LC_0 Logic Functioning bit
 (42 1)  (588 241)  (588 241)  LC_0 Logic Functioning bit
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_5 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_5 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (0 4)  (546 244)  (546 244)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 4)  (547 244)  (547 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 244)  (570 244)  routing T_11_15.bot_op_3 <X> T_11_15.lc_trk_g1_3
 (0 5)  (546 245)  (546 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (1 5)  (547 245)  (547 245)  routing T_11_15.lc_trk_g3_3 <X> T_11_15.wire_logic_cluster/lc_7/cen
 (15 5)  (561 245)  (561 245)  routing T_11_15.bot_op_0 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (12 8)  (558 248)  (558 248)  routing T_11_15.sp4_v_b_2 <X> T_11_15.sp4_h_r_8
 (11 9)  (557 249)  (557 249)  routing T_11_15.sp4_v_b_2 <X> T_11_15.sp4_h_r_8
 (13 9)  (559 249)  (559 249)  routing T_11_15.sp4_v_b_2 <X> T_11_15.sp4_h_r_8
 (19 9)  (565 249)  (565 249)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 12)  (568 252)  (568 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 252)  (569 252)  routing T_11_15.sp4_h_r_27 <X> T_11_15.lc_trk_g3_3
 (24 12)  (570 252)  (570 252)  routing T_11_15.sp4_h_r_27 <X> T_11_15.lc_trk_g3_3
 (25 12)  (571 252)  (571 252)  routing T_11_15.sp4_v_t_23 <X> T_11_15.lc_trk_g3_2
 (21 13)  (567 253)  (567 253)  routing T_11_15.sp4_h_r_27 <X> T_11_15.lc_trk_g3_3
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (569 253)  (569 253)  routing T_11_15.sp4_v_t_23 <X> T_11_15.lc_trk_g3_2
 (25 13)  (571 253)  (571 253)  routing T_11_15.sp4_v_t_23 <X> T_11_15.lc_trk_g3_2
 (21 14)  (567 254)  (567 254)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 254)  (569 254)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7
 (21 15)  (567 255)  (567 255)  routing T_11_15.sp4_v_t_26 <X> T_11_15.lc_trk_g3_7


LogicTile_12_15

 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (50 1)  (650 241)  (650 241)  Carry_In_Mux bit 

 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_5 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 242)  (630 242)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_5 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 243)  (633 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (34 3)  (634 243)  (634 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_1
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (625 244)  (625 244)  routing T_12_15.sp4_v_b_2 <X> T_12_15.lc_trk_g1_2
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (635 244)  (635 244)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_2
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (42 4)  (642 244)  (642 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (47 4)  (647 244)  (647 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (623 245)  (623 245)  routing T_12_15.sp4_v_b_2 <X> T_12_15.lc_trk_g1_2
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 245)  (633 245)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_2
 (35 5)  (635 245)  (635 245)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_2
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (45 5)  (645 245)  (645 245)  LC_2 Logic Functioning bit
 (8 6)  (608 246)  (608 246)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_h_l_41
 (9 6)  (609 246)  (609 246)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_h_l_41
 (10 6)  (610 246)  (610 246)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_h_l_41
 (16 6)  (616 246)  (616 246)  routing T_12_15.sp4_v_b_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.sp4_v_b_5 <X> T_12_15.lc_trk_g1_5
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (635 246)  (635 246)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (46 6)  (646 246)  (646 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp4_v_b_22 <X> T_12_15.lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.sp4_v_b_22 <X> T_12_15.lc_trk_g1_6
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 247)  (633 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (34 7)  (634 247)  (634 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (45 7)  (645 247)  (645 247)  LC_3 Logic Functioning bit
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (635 248)  (635 248)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_4
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (41 8)  (641 248)  (641 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (4 9)  (604 249)  (604 249)  routing T_12_15.sp4_v_t_36 <X> T_12_15.sp4_h_r_6
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 249)  (633 249)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_4
 (35 9)  (635 249)  (635 249)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_4
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (45 9)  (645 249)  (645 249)  LC_4 Logic Functioning bit
 (51 9)  (651 249)  (651 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 250)  (623 250)  routing T_12_15.sp4_h_r_31 <X> T_12_15.lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.sp4_h_r_31 <X> T_12_15.lc_trk_g2_7
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (635 250)  (635 250)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.input_2_5
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (21 11)  (621 251)  (621 251)  routing T_12_15.sp4_h_r_31 <X> T_12_15.lc_trk_g2_7
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp12_v_t_21 <X> T_12_15.lc_trk_g2_6
 (25 11)  (625 251)  (625 251)  routing T_12_15.sp12_v_t_21 <X> T_12_15.lc_trk_g2_6
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 251)  (632 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (634 251)  (634 251)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.input_2_5
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (48 11)  (648 251)  (648 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (6 12)  (606 252)  (606 252)  routing T_12_15.sp4_v_t_43 <X> T_12_15.sp4_v_b_9
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_25 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_25 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (635 252)  (635 252)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (52 12)  (652 252)  (652 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (605 253)  (605 253)  routing T_12_15.sp4_v_t_43 <X> T_12_15.sp4_v_b_9
 (18 13)  (618 253)  (618 253)  routing T_12_15.sp4_h_r_25 <X> T_12_15.lc_trk_g3_1
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 253)  (633 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.input_2_6
 (36 13)  (636 253)  (636 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 254)  (604 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (6 14)  (606 254)  (606 254)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (15 14)  (615 254)  (615 254)  routing T_12_15.sp4_h_l_16 <X> T_12_15.lc_trk_g3_5
 (16 14)  (616 254)  (616 254)  routing T_12_15.sp4_h_l_16 <X> T_12_15.lc_trk_g3_5
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (635 254)  (635 254)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (44 14)  (644 254)  (644 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (0 15)  (600 255)  (600 255)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 255)  (605 255)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_v_t_44
 (18 15)  (618 255)  (618 255)  routing T_12_15.sp4_h_l_16 <X> T_12_15.lc_trk_g3_5
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (623 255)  (623 255)  routing T_12_15.sp12_v_t_21 <X> T_12_15.lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp12_v_t_21 <X> T_12_15.lc_trk_g3_6
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 255)  (633 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7
 (34 15)  (634 255)  (634 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7
 (35 15)  (635 255)  (635 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (45 15)  (645 255)  (645 255)  LC_7 Logic Functioning bit
 (46 15)  (646 255)  (646 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_15

 (8 0)  (662 240)  (662 240)  routing T_13_15.sp4_v_b_7 <X> T_13_15.sp4_h_r_1
 (9 0)  (663 240)  (663 240)  routing T_13_15.sp4_v_b_7 <X> T_13_15.sp4_h_r_1
 (10 0)  (664 240)  (664 240)  routing T_13_15.sp4_v_b_7 <X> T_13_15.sp4_h_r_1
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g0_4
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (52 2)  (706 242)  (706 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (53 2)  (707 242)  (707 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (15 3)  (669 243)  (669 243)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g0_4
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp4_h_l_1 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (45 3)  (699 243)  (699 243)  LC_1 Logic Functioning bit
 (46 3)  (700 243)  (700 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (12 4)  (666 244)  (666 244)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_h_r_5
 (5 6)  (659 246)  (659 246)  routing T_13_15.sp4_v_b_3 <X> T_13_15.sp4_h_l_38
 (4 10)  (658 250)  (658 250)  routing T_13_15.sp4_v_b_10 <X> T_13_15.sp4_v_t_43
 (6 10)  (660 250)  (660 250)  routing T_13_15.sp4_v_b_10 <X> T_13_15.sp4_v_t_43
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g2_5
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (51 10)  (705 250)  (705 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (45 11)  (699 251)  (699 251)  LC_5 Logic Functioning bit
 (48 11)  (702 251)  (702 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (705 251)  (705 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 255)  (654 255)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/s_r


LogicTile_14_15

 (16 0)  (724 240)  (724 240)  routing T_14_15.sp4_v_b_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.sp4_v_b_1 <X> T_14_15.lc_trk_g0_1
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 241)  (741 241)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.input_2_0
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (37 1)  (745 241)  (745 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (48 1)  (756 241)  (756 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (11 2)  (719 242)  (719 242)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_v_t_39
 (15 2)  (723 242)  (723 242)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g0_5
 (16 2)  (724 242)  (724 242)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (46 2)  (754 242)  (754 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (12 3)  (720 243)  (720 243)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_v_t_39
 (18 3)  (726 243)  (726 243)  routing T_14_15.sp4_h_r_5 <X> T_14_15.lc_trk_g0_5
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_v_b_22 <X> T_14_15.lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp4_v_b_22 <X> T_14_15.lc_trk_g0_6
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (46 3)  (754 243)  (754 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (761 243)  (761 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (716 244)  (716 244)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_h_r_4
 (9 4)  (717 244)  (717 244)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_h_r_4
 (10 4)  (718 244)  (718 244)  routing T_14_15.sp4_v_b_10 <X> T_14_15.sp4_h_r_4
 (15 4)  (723 244)  (723 244)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g1_1
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 244)  (739 244)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (50 4)  (758 244)  (758 244)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 245)  (738 245)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (4 6)  (712 246)  (712 246)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_t_38
 (13 6)  (721 246)  (721 246)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_40
 (14 6)  (722 246)  (722 246)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (15 6)  (723 246)  (723 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (713 247)  (713 247)  routing T_14_15.sp4_h_r_3 <X> T_14_15.sp4_v_t_38
 (12 7)  (720 247)  (720 247)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_40
 (15 7)  (723 247)  (723 247)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_h_l_1 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 247)  (740 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 247)  (741 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_3
 (34 7)  (742 247)  (742 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_3
 (35 7)  (743 247)  (743 247)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.input_2_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (42 7)  (750 247)  (750 247)  LC_3 Logic Functioning bit
 (15 9)  (723 249)  (723 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (16 9)  (724 249)  (724 249)  routing T_14_15.sp4_v_t_29 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (14 10)  (722 250)  (722 250)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g2_4
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 250)  (743 250)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_5
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (46 10)  (754 250)  (754 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (723 251)  (723 251)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 251)  (731 251)  routing T_14_15.sp4_h_r_30 <X> T_14_15.lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.sp4_h_r_30 <X> T_14_15.lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.sp4_h_r_30 <X> T_14_15.lc_trk_g2_6
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 251)  (742 251)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (733 254)  (733 254)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g3_6
 (15 15)  (723 255)  (723 255)  routing T_14_15.tnr_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (731 255)  (731 255)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g3_6
 (24 15)  (732 255)  (732 255)  routing T_14_15.sp4_h_r_38 <X> T_14_15.lc_trk_g3_6


LogicTile_15_15

 (15 0)  (777 240)  (777 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (16 0)  (778 240)  (778 240)  routing T_15_15.sp4_v_b_17 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (783 240)  (783 240)  routing T_15_15.sp4_v_b_11 <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (785 240)  (785 240)  routing T_15_15.sp4_v_b_11 <X> T_15_15.lc_trk_g0_3
 (25 0)  (787 240)  (787 240)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g0_2
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 240)  (793 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (37 0)  (799 240)  (799 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (46 0)  (808 240)  (808 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (783 241)  (783 241)  routing T_15_15.sp4_v_b_11 <X> T_15_15.lc_trk_g0_3
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g0_2
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 241)  (798 241)  LC_0 Logic Functioning bit
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (53 1)  (815 241)  (815 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (776 242)  (776 242)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g0_4
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 242)  (786 242)  routing T_15_15.top_op_7 <X> T_15_15.lc_trk_g0_7
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (813 242)  (813 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (10 3)  (772 243)  (772 243)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_v_t_36
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (783 243)  (783 243)  routing T_15_15.top_op_7 <X> T_15_15.lc_trk_g0_7
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (3 4)  (765 244)  (765 244)  routing T_15_15.sp12_v_t_23 <X> T_15_15.sp12_h_r_0
 (5 4)  (767 244)  (767 244)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_h_r_3
 (15 4)  (777 244)  (777 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g1_1
 (4 5)  (766 245)  (766 245)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_h_r_3
 (6 5)  (768 245)  (768 245)  routing T_15_15.sp4_v_b_9 <X> T_15_15.sp4_h_r_3
 (15 5)  (777 245)  (777 245)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g1_0
 (16 5)  (778 245)  (778 245)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (4 6)  (766 246)  (766 246)  routing T_15_15.sp4_v_b_3 <X> T_15_15.sp4_v_t_38
 (14 6)  (776 246)  (776 246)  routing T_15_15.sp4_v_t_1 <X> T_15_15.lc_trk_g1_4
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (38 6)  (800 246)  (800 246)  LC_3 Logic Functioning bit
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (10 7)  (772 247)  (772 247)  routing T_15_15.sp4_h_l_46 <X> T_15_15.sp4_v_t_41
 (14 7)  (776 247)  (776 247)  routing T_15_15.sp4_v_t_1 <X> T_15_15.lc_trk_g1_4
 (16 7)  (778 247)  (778 247)  routing T_15_15.sp4_v_t_1 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 247)  (796 247)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (48 7)  (810 247)  (810 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (776 248)  (776 248)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g2_0
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.sp4_v_t_14 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (785 248)  (785 248)  routing T_15_15.sp4_v_t_14 <X> T_15_15.lc_trk_g2_3
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 248)  (792 248)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 248)  (793 248)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (37 8)  (799 248)  (799 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (46 8)  (808 248)  (808 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 248)  (813 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (780 249)  (780 249)  routing T_15_15.sp4_r_v_b_33 <X> T_15_15.lc_trk_g2_1
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 249)  (798 249)  LC_4 Logic Functioning bit
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (48 9)  (810 249)  (810 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (777 250)  (777 250)  routing T_15_15.tnr_op_5 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (783 251)  (783 251)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g2_7
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (5 12)  (767 252)  (767 252)  routing T_15_15.sp4_v_t_44 <X> T_15_15.sp4_h_r_9
 (14 12)  (776 252)  (776 252)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g3_0
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (41 12)  (803 252)  (803 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (47 12)  (809 252)  (809 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 252)  (812 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (776 253)  (776 253)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp12_v_b_0 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (40 13)  (802 253)  (802 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (16 14)  (778 254)  (778 254)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 254)  (792 254)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 254)  (802 254)  LC_7 Logic Functioning bit
 (8 15)  (770 255)  (770 255)  routing T_15_15.sp4_v_b_7 <X> T_15_15.sp4_v_t_47
 (10 15)  (772 255)  (772 255)  routing T_15_15.sp4_v_b_7 <X> T_15_15.sp4_v_t_47
 (14 15)  (776 255)  (776 255)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g3_4
 (15 15)  (777 255)  (777 255)  routing T_15_15.tnl_op_4 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (780 255)  (780 255)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (21 15)  (783 255)  (783 255)  routing T_15_15.sp4_r_v_b_47 <X> T_15_15.lc_trk_g3_7
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.tnr_op_6 <X> T_15_15.lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 255)  (795 255)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.input_2_7
 (46 15)  (808 255)  (808 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_15

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (839 240)  (839 240)  routing T_16_15.sp12_h_l_16 <X> T_16_15.lc_trk_g0_3
 (26 0)  (842 240)  (842 240)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (11 1)  (827 241)  (827 241)  routing T_16_15.sp4_h_l_39 <X> T_16_15.sp4_h_r_2
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp12_h_l_16 <X> T_16_15.lc_trk_g0_3
 (26 1)  (842 241)  (842 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 241)  (850 241)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_0
 (35 1)  (851 241)  (851 241)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_0
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (40 1)  (856 241)  (856 241)  LC_0 Logic Functioning bit
 (42 1)  (858 241)  (858 241)  LC_0 Logic Functioning bit
 (51 1)  (867 241)  (867 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_l_36
 (9 2)  (825 242)  (825 242)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_l_36
 (14 2)  (830 242)  (830 242)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.lft_op_4 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (2 4)  (818 244)  (818 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (825 244)  (825 244)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_r_4
 (14 4)  (830 244)  (830 244)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (21 4)  (837 244)  (837 244)  routing T_16_15.sp4_h_r_11 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 244)  (839 244)  routing T_16_15.sp4_h_r_11 <X> T_16_15.lc_trk_g1_3
 (24 4)  (840 244)  (840 244)  routing T_16_15.sp4_h_r_11 <X> T_16_15.lc_trk_g1_3
 (15 5)  (831 245)  (831 245)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (4 6)  (820 246)  (820 246)  routing T_16_15.sp4_v_b_7 <X> T_16_15.sp4_v_t_38
 (6 6)  (822 246)  (822 246)  routing T_16_15.sp4_v_b_7 <X> T_16_15.sp4_v_t_38
 (16 6)  (832 246)  (832 246)  routing T_16_15.sp4_v_b_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.sp4_v_b_5 <X> T_16_15.lc_trk_g1_5
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 246)  (851 246)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.input_2_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (4 7)  (820 247)  (820 247)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_h_l_38
 (6 7)  (822 247)  (822 247)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_h_l_38
 (14 7)  (830 247)  (830 247)  routing T_16_15.sp12_h_r_20 <X> T_16_15.lc_trk_g1_4
 (16 7)  (832 247)  (832 247)  routing T_16_15.sp12_h_r_20 <X> T_16_15.lc_trk_g1_4
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g2_2 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (850 247)  (850 247)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.input_2_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (46 7)  (862 247)  (862 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (831 248)  (831 248)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g2_1
 (16 8)  (832 248)  (832 248)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (841 248)  (841 248)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g2_2
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 248)  (851 248)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_4
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (14 9)  (830 249)  (830 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (16 9)  (832 249)  (832 249)  routing T_16_15.sp12_v_b_16 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (838 249)  (838 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 249)  (839 249)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g2_2
 (24 9)  (840 249)  (840 249)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g2_2
 (25 9)  (841 249)  (841 249)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g2_2
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 249)  (848 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 249)  (850 249)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_4
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (46 9)  (862 249)  (862 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (824 250)  (824 250)  routing T_16_15.sp4_v_t_42 <X> T_16_15.sp4_h_l_42
 (9 10)  (825 250)  (825 250)  routing T_16_15.sp4_v_t_42 <X> T_16_15.sp4_h_l_42
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (14 11)  (830 251)  (830 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (15 11)  (831 251)  (831 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.input_2_5
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (46 11)  (862 251)  (862 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (819 252)  (819 252)  routing T_16_15.sp12_v_t_22 <X> T_16_15.sp12_h_r_1
 (14 12)  (830 252)  (830 252)  routing T_16_15.sp4_v_b_24 <X> T_16_15.lc_trk_g3_0
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (841 252)  (841 252)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (16 13)  (832 253)  (832 253)  routing T_16_15.sp4_v_b_24 <X> T_16_15.lc_trk_g3_0
 (17 13)  (833 253)  (833 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (839 253)  (839 253)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (24 13)  (840 253)  (840 253)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (25 13)  (841 253)  (841 253)  routing T_16_15.sp4_h_r_42 <X> T_16_15.lc_trk_g3_2
 (12 14)  (828 254)  (828 254)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_l_46
 (14 14)  (830 254)  (830 254)  routing T_16_15.bnl_op_4 <X> T_16_15.lc_trk_g3_4
 (11 15)  (827 255)  (827 255)  routing T_16_15.sp4_v_t_46 <X> T_16_15.sp4_h_l_46
 (14 15)  (830 255)  (830 255)  routing T_16_15.bnl_op_4 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_17_15

 (8 0)  (882 240)  (882 240)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_h_r_1
 (10 0)  (884 240)  (884 240)  routing T_17_15.sp4_h_l_40 <X> T_17_15.sp4_h_r_1
 (12 0)  (886 240)  (886 240)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_h_r_2
 (14 0)  (888 240)  (888 240)  routing T_17_15.sp4_v_b_8 <X> T_17_15.lc_trk_g0_0
 (15 0)  (889 240)  (889 240)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (16 0)  (890 240)  (890 240)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 240)  (901 240)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_v_b_1
 (10 1)  (884 241)  (884 241)  routing T_17_15.sp4_v_t_47 <X> T_17_15.sp4_v_b_1
 (13 1)  (887 241)  (887 241)  routing T_17_15.sp4_h_l_46 <X> T_17_15.sp4_h_r_2
 (14 1)  (888 241)  (888 241)  routing T_17_15.sp4_v_b_8 <X> T_17_15.lc_trk_g0_0
 (16 1)  (890 241)  (890 241)  routing T_17_15.sp4_v_b_8 <X> T_17_15.lc_trk_g0_0
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (892 241)  (892 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.lc_trk_g0_1
 (26 1)  (900 241)  (900 241)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (41 1)  (915 241)  (915 241)  LC_0 Logic Functioning bit
 (43 1)  (917 241)  (917 241)  LC_0 Logic Functioning bit
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_5 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 242)  (908 242)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 242)  (914 242)  LC_1 Logic Functioning bit
 (45 2)  (919 242)  (919 242)  LC_1 Logic Functioning bit
 (46 2)  (920 242)  (920 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (922 242)  (922 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (924 242)  (924 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_5 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 243)  (897 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (24 3)  (898 243)  (898 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (25 3)  (899 243)  (899 243)  routing T_17_15.sp4_h_r_6 <X> T_17_15.lc_trk_g0_6
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (48 3)  (922 243)  (922 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (925 243)  (925 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (879 244)  (879 244)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_h_r_3
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.bot_op_3 <X> T_17_15.lc_trk_g1_3
 (25 4)  (899 244)  (899 244)  routing T_17_15.sp12_h_r_2 <X> T_17_15.lc_trk_g1_2
 (28 4)  (902 244)  (902 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 244)  (904 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 244)  (910 244)  LC_2 Logic Functioning bit
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (4 5)  (878 245)  (878 245)  routing T_17_15.sp4_h_l_37 <X> T_17_15.sp4_h_r_3
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (898 245)  (898 245)  routing T_17_15.sp12_h_r_2 <X> T_17_15.lc_trk_g1_2
 (25 5)  (899 245)  (899 245)  routing T_17_15.sp12_h_r_2 <X> T_17_15.lc_trk_g1_2
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 245)  (904 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 245)  (907 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_2
 (34 5)  (908 245)  (908 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_2
 (35 5)  (909 245)  (909 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.input_2_2
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (37 5)  (911 245)  (911 245)  LC_2 Logic Functioning bit
 (48 5)  (922 245)  (922 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (878 246)  (878 246)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (6 6)  (880 246)  (880 246)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (11 6)  (885 246)  (885 246)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_v_t_40
 (26 6)  (900 246)  (900 246)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 246)  (901 246)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (5 7)  (879 247)  (879 247)  routing T_17_15.sp4_h_r_9 <X> T_17_15.sp4_v_t_38
 (12 7)  (886 247)  (886 247)  routing T_17_15.sp4_v_b_2 <X> T_17_15.sp4_v_t_40
 (15 7)  (889 247)  (889 247)  routing T_17_15.bot_op_4 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 247)  (904 247)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (907 247)  (907 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.input_2_3
 (35 7)  (909 247)  (909 247)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.input_2_3
 (51 7)  (925 247)  (925 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (927 247)  (927 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 8)  (880 248)  (880 248)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_v_b_6
 (9 8)  (883 248)  (883 248)  routing T_17_15.sp4_v_t_42 <X> T_17_15.sp4_h_r_7
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g2_1
 (21 8)  (895 248)  (895 248)  routing T_17_15.sp4_v_t_22 <X> T_17_15.lc_trk_g2_3
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 248)  (897 248)  routing T_17_15.sp4_v_t_22 <X> T_17_15.lc_trk_g2_3
 (4 9)  (878 249)  (878 249)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_r_6
 (5 9)  (879 249)  (879 249)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_v_b_6
 (15 9)  (889 249)  (889 249)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g2_0
 (16 9)  (890 249)  (890 249)  routing T_17_15.sp4_v_t_29 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (895 249)  (895 249)  routing T_17_15.sp4_v_t_22 <X> T_17_15.lc_trk_g2_3
 (14 10)  (888 250)  (888 250)  routing T_17_15.sp4_v_t_17 <X> T_17_15.lc_trk_g2_4
 (21 10)  (895 250)  (895 250)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g2_7
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 250)  (897 250)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.sp4_h_r_39 <X> T_17_15.lc_trk_g2_7
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_h_l_39 <X> T_17_15.sp4_v_t_42
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_v_t_17 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (8 12)  (882 252)  (882 252)  routing T_17_15.sp4_h_l_39 <X> T_17_15.sp4_h_r_10
 (10 12)  (884 252)  (884 252)  routing T_17_15.sp4_h_l_39 <X> T_17_15.sp4_h_r_10
 (14 12)  (888 252)  (888 252)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g3_3
 (4 13)  (878 253)  (878 253)  routing T_17_15.sp4_v_t_41 <X> T_17_15.sp4_h_r_9
 (14 13)  (888 253)  (888 253)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (15 13)  (889 253)  (889 253)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (16 13)  (890 253)  (890 253)  routing T_17_15.sp4_h_r_40 <X> T_17_15.lc_trk_g3_0
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (892 253)  (892 253)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (21 13)  (895 253)  (895 253)  routing T_17_15.sp4_h_r_27 <X> T_17_15.lc_trk_g3_3


LogicTile_18_15

 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (951 240)  (951 240)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g0_3
 (24 0)  (952 240)  (952 240)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g0_3
 (14 1)  (942 241)  (942 241)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g0_0
 (15 1)  (943 241)  (943 241)  routing T_18_15.top_op_0 <X> T_18_15.lc_trk_g0_0
 (17 1)  (945 241)  (945 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (949 241)  (949 241)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g0_3
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 242)  (958 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 242)  (961 242)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (41 2)  (969 242)  (969 242)  LC_1 Logic Functioning bit
 (43 2)  (971 242)  (971 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (26 3)  (954 243)  (954 243)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 243)  (956 243)  routing T_18_15.lc_trk_g2_3 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 243)  (959 243)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (38 3)  (966 243)  (966 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (46 3)  (974 243)  (974 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (933 244)  (933 244)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_h_r_3
 (8 4)  (936 244)  (936 244)  routing T_18_15.sp4_h_l_41 <X> T_18_15.sp4_h_r_4
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (14 8)  (942 248)  (942 248)  routing T_18_15.sp4_v_b_24 <X> T_18_15.lc_trk_g2_0
 (22 8)  (950 248)  (950 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 248)  (951 248)  routing T_18_15.sp12_v_b_19 <X> T_18_15.lc_trk_g2_3
 (16 9)  (944 249)  (944 249)  routing T_18_15.sp4_v_b_24 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (949 249)  (949 249)  routing T_18_15.sp12_v_b_19 <X> T_18_15.lc_trk_g2_3
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 249)  (951 249)  routing T_18_15.sp12_v_t_9 <X> T_18_15.lc_trk_g2_2
 (11 10)  (939 250)  (939 250)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_v_t_45
 (13 10)  (941 250)  (941 250)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_v_t_45
 (14 10)  (942 250)  (942 250)  routing T_18_15.sp4_v_b_36 <X> T_18_15.lc_trk_g2_4
 (12 11)  (940 251)  (940 251)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_v_t_45
 (14 11)  (942 251)  (942 251)  routing T_18_15.sp4_v_b_36 <X> T_18_15.lc_trk_g2_4
 (16 11)  (944 251)  (944 251)  routing T_18_15.sp4_v_b_36 <X> T_18_15.lc_trk_g2_4
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_v_t_30 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_v_t_30 <X> T_18_15.lc_trk_g3_3
 (25 12)  (953 252)  (953 252)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g3_2
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (951 253)  (951 253)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g3_2
 (25 13)  (953 253)  (953 253)  routing T_18_15.sp4_v_t_23 <X> T_18_15.lc_trk_g3_2
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 253)  (960 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (961 253)  (961 253)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.input_2_6
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (11 14)  (939 254)  (939 254)  routing T_18_15.sp4_v_b_3 <X> T_18_15.sp4_v_t_46
 (13 14)  (941 254)  (941 254)  routing T_18_15.sp4_v_b_3 <X> T_18_15.sp4_v_t_46
 (0 15)  (928 255)  (928 255)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/s_r


LogicTile_19_15

 (15 0)  (997 240)  (997 240)  routing T_19_15.sp4_h_l_4 <X> T_19_15.lc_trk_g0_1
 (16 0)  (998 240)  (998 240)  routing T_19_15.sp4_h_l_4 <X> T_19_15.lc_trk_g0_1
 (17 0)  (999 240)  (999 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 240)  (1000 240)  routing T_19_15.sp4_h_l_4 <X> T_19_15.lc_trk_g0_1
 (21 0)  (1003 240)  (1003 240)  routing T_19_15.sp4_v_b_3 <X> T_19_15.lc_trk_g0_3
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1005 240)  (1005 240)  routing T_19_15.sp4_v_b_3 <X> T_19_15.lc_trk_g0_3
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 240)  (1012 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 240)  (1026 240)  LC_0 Logic Functioning bit
 (5 1)  (987 241)  (987 241)  routing T_19_15.sp4_h_r_0 <X> T_19_15.sp4_v_b_0
 (8 1)  (990 241)  (990 241)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_v_b_1
 (9 1)  (991 241)  (991 241)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_v_b_1
 (10 1)  (992 241)  (992 241)  routing T_19_15.sp4_h_l_42 <X> T_19_15.sp4_v_b_1
 (18 1)  (1000 241)  (1000 241)  routing T_19_15.sp4_h_l_4 <X> T_19_15.lc_trk_g0_1
 (49 1)  (1031 241)  (1031 241)  Carry_In_Mux bit 

 (16 2)  (998 242)  (998 242)  routing T_19_15.sp4_v_b_5 <X> T_19_15.lc_trk_g0_5
 (17 2)  (999 242)  (999 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1000 242)  (1000 242)  routing T_19_15.sp4_v_b_5 <X> T_19_15.lc_trk_g0_5
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 242)  (1012 242)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (44 2)  (1026 242)  (1026 242)  LC_1 Logic Functioning bit
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp4_h_r_4 <X> T_19_15.lc_trk_g0_4
 (15 3)  (997 243)  (997 243)  routing T_19_15.sp4_h_r_4 <X> T_19_15.lc_trk_g0_4
 (16 3)  (998 243)  (998 243)  routing T_19_15.sp4_h_r_4 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (5 4)  (987 244)  (987 244)  routing T_19_15.sp4_v_t_38 <X> T_19_15.sp4_h_r_3
 (14 4)  (996 244)  (996 244)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (15 4)  (997 244)  (997 244)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g1_1
 (16 4)  (998 244)  (998 244)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g1_1
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (44 4)  (1026 244)  (1026 244)  LC_2 Logic Functioning bit
 (11 5)  (993 245)  (993 245)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_h_r_5
 (13 5)  (995 245)  (995 245)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_h_r_5
 (14 5)  (996 245)  (996 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (15 5)  (997 245)  (997 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (16 5)  (998 245)  (998 245)  routing T_19_15.sp4_h_l_5 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (1000 245)  (1000 245)  routing T_19_15.sp4_h_r_1 <X> T_19_15.lc_trk_g1_1
 (14 6)  (996 246)  (996 246)  routing T_19_15.sp4_h_l_1 <X> T_19_15.lc_trk_g1_4
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (46 6)  (1028 246)  (1028 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (997 247)  (997 247)  routing T_19_15.sp4_h_l_1 <X> T_19_15.lc_trk_g1_4
 (16 7)  (998 247)  (998 247)  routing T_19_15.sp4_h_l_1 <X> T_19_15.lc_trk_g1_4
 (17 7)  (999 247)  (999 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (53 7)  (1035 247)  (1035 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (996 248)  (996 248)  routing T_19_15.rgt_op_0 <X> T_19_15.lc_trk_g2_0
 (22 8)  (1004 248)  (1004 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1005 248)  (1005 248)  routing T_19_15.sp12_v_b_19 <X> T_19_15.lc_trk_g2_3
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 248)  (1010 248)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 248)  (1013 248)  routing T_19_15.lc_trk_g0_5 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 248)  (1017 248)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.input_2_4
 (40 8)  (1022 248)  (1022 248)  LC_4 Logic Functioning bit
 (15 9)  (997 249)  (997 249)  routing T_19_15.rgt_op_0 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (1003 249)  (1003 249)  routing T_19_15.sp12_v_b_19 <X> T_19_15.lc_trk_g2_3
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 249)  (1012 249)  routing T_19_15.lc_trk_g2_3 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 249)  (1014 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (14 10)  (996 250)  (996 250)  routing T_19_15.wire_logic_cluster/lc_4/out <X> T_19_15.lc_trk_g2_4
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g2_5
 (26 10)  (1008 250)  (1008 250)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (1022 250)  (1022 250)  LC_5 Logic Functioning bit
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g1_4 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1017 251)  (1017 251)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.input_2_5
 (4 12)  (986 252)  (986 252)  routing T_19_15.sp4_v_t_44 <X> T_19_15.sp4_v_b_9
 (14 12)  (996 252)  (996 252)  routing T_19_15.sp4_v_b_24 <X> T_19_15.lc_trk_g3_0
 (15 12)  (997 252)  (997 252)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (16 12)  (998 252)  (998 252)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 252)  (1000 252)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 252)  (1005 252)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (24 12)  (1006 252)  (1006 252)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (6 13)  (988 253)  (988 253)  routing T_19_15.sp4_h_l_44 <X> T_19_15.sp4_h_r_9
 (16 13)  (998 253)  (998 253)  routing T_19_15.sp4_v_b_24 <X> T_19_15.lc_trk_g3_0
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (1000 253)  (1000 253)  routing T_19_15.sp4_h_r_41 <X> T_19_15.lc_trk_g3_1
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_h_r_27 <X> T_19_15.lc_trk_g3_3
 (15 14)  (997 254)  (997 254)  routing T_19_15.sp4_h_l_16 <X> T_19_15.lc_trk_g3_5
 (16 14)  (998 254)  (998 254)  routing T_19_15.sp4_h_l_16 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1009 254)  (1009 254)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 254)  (1010 254)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 254)  (1016 254)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 254)  (1018 254)  LC_7 Logic Functioning bit
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (38 14)  (1020 254)  (1020 254)  LC_7 Logic Functioning bit
 (41 14)  (1023 254)  (1023 254)  LC_7 Logic Functioning bit
 (43 14)  (1025 254)  (1025 254)  LC_7 Logic Functioning bit
 (18 15)  (1000 255)  (1000 255)  routing T_19_15.sp4_h_l_16 <X> T_19_15.lc_trk_g3_5
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 255)  (1013 255)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 255)  (1014 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 255)  (1015 255)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_7
 (34 15)  (1016 255)  (1016 255)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_7
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (51 15)  (1033 255)  (1033 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_15

 (9 0)  (1045 240)  (1045 240)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_h_r_1
 (10 0)  (1046 240)  (1046 240)  routing T_20_15.sp4_h_l_47 <X> T_20_15.sp4_h_r_1
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 240)  (1070 240)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (45 0)  (1081 240)  (1081 240)  LC_0 Logic Functioning bit
 (27 1)  (1063 241)  (1063 241)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (40 1)  (1076 241)  (1076 241)  LC_0 Logic Functioning bit
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (45 1)  (1081 241)  (1081 241)  LC_0 Logic Functioning bit
 (48 1)  (1084 241)  (1084 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_5 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_5 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 243)  (1050 243)  routing T_20_15.sp12_h_r_20 <X> T_20_15.lc_trk_g0_4
 (16 3)  (1052 243)  (1052 243)  routing T_20_15.sp12_h_r_20 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (0 4)  (1036 244)  (1036 244)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1044 244)  (1044 244)  routing T_20_15.sp4_h_l_45 <X> T_20_15.sp4_h_r_4
 (10 4)  (1046 244)  (1046 244)  routing T_20_15.sp4_h_l_45 <X> T_20_15.sp4_h_r_4
 (17 4)  (1053 244)  (1053 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (1 5)  (1037 245)  (1037 245)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (10 5)  (1046 245)  (1046 245)  routing T_20_15.sp4_h_r_11 <X> T_20_15.sp4_v_b_4
 (13 5)  (1049 245)  (1049 245)  routing T_20_15.sp4_v_t_37 <X> T_20_15.sp4_h_r_5
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 246)  (1067 246)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 246)  (1073 246)  LC_3 Logic Functioning bit
 (39 6)  (1075 246)  (1075 246)  LC_3 Logic Functioning bit
 (45 6)  (1081 246)  (1081 246)  LC_3 Logic Functioning bit
 (46 6)  (1082 246)  (1082 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1050 247)  (1050 247)  routing T_20_15.sp12_h_r_20 <X> T_20_15.lc_trk_g1_4
 (16 7)  (1052 247)  (1052 247)  routing T_20_15.sp12_h_r_20 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (39 7)  (1075 247)  (1075 247)  LC_3 Logic Functioning bit
 (45 7)  (1081 247)  (1081 247)  LC_3 Logic Functioning bit
 (53 7)  (1089 247)  (1089 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (8 8)  (1044 248)  (1044 248)  routing T_20_15.sp4_v_b_7 <X> T_20_15.sp4_h_r_7
 (9 8)  (1045 248)  (1045 248)  routing T_20_15.sp4_v_b_7 <X> T_20_15.sp4_h_r_7
 (16 8)  (1052 248)  (1052 248)  routing T_20_15.sp4_v_t_12 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1054 248)  (1054 248)  routing T_20_15.sp4_v_t_12 <X> T_20_15.lc_trk_g2_1
 (25 8)  (1061 248)  (1061 248)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (6 9)  (1042 249)  (1042 249)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_h_r_6
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 249)  (1059 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (24 9)  (1060 249)  (1060 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (25 9)  (1061 249)  (1061 249)  routing T_20_15.sp4_h_r_42 <X> T_20_15.lc_trk_g2_2
 (25 10)  (1061 250)  (1061 250)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 251)  (1059 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (24 11)  (1060 251)  (1060 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (25 11)  (1061 251)  (1061 251)  routing T_20_15.sp4_h_r_46 <X> T_20_15.lc_trk_g2_6
 (5 12)  (1041 252)  (1041 252)  routing T_20_15.sp4_v_b_9 <X> T_20_15.sp4_h_r_9
 (8 12)  (1044 252)  (1044 252)  routing T_20_15.sp4_h_l_39 <X> T_20_15.sp4_h_r_10
 (10 12)  (1046 252)  (1046 252)  routing T_20_15.sp4_h_l_39 <X> T_20_15.sp4_h_r_10
 (27 12)  (1063 252)  (1063 252)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 252)  (1073 252)  LC_6 Logic Functioning bit
 (39 12)  (1075 252)  (1075 252)  LC_6 Logic Functioning bit
 (45 12)  (1081 252)  (1081 252)  LC_6 Logic Functioning bit
 (51 12)  (1087 252)  (1087 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (1042 253)  (1042 253)  routing T_20_15.sp4_v_b_9 <X> T_20_15.sp4_h_r_9
 (37 13)  (1073 253)  (1073 253)  LC_6 Logic Functioning bit
 (39 13)  (1075 253)  (1075 253)  LC_6 Logic Functioning bit
 (45 13)  (1081 253)  (1081 253)  LC_6 Logic Functioning bit
 (48 13)  (1084 253)  (1084 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (1048 254)  (1048 254)  routing T_20_15.sp4_v_t_46 <X> T_20_15.sp4_h_l_46
 (0 15)  (1036 255)  (1036 255)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (11 15)  (1047 255)  (1047 255)  routing T_20_15.sp4_v_t_46 <X> T_20_15.sp4_h_l_46


LogicTile_21_15

 (14 0)  (1104 240)  (1104 240)  routing T_21_15.lft_op_0 <X> T_21_15.lc_trk_g0_0
 (22 0)  (1112 240)  (1112 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (1117 240)  (1117 240)  routing T_21_15.lc_trk_g1_2 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 240)  (1134 240)  LC_0 Logic Functioning bit
 (11 1)  (1101 241)  (1101 241)  routing T_21_15.sp4_h_l_39 <X> T_21_15.sp4_h_r_2
 (15 1)  (1105 241)  (1105 241)  routing T_21_15.lft_op_0 <X> T_21_15.lc_trk_g0_0
 (17 1)  (1107 241)  (1107 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (1120 241)  (1120 241)  routing T_21_15.lc_trk_g1_2 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 241)  (1122 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1123 241)  (1123 241)  routing T_21_15.lc_trk_g2_0 <X> T_21_15.input_2_0
 (49 1)  (1139 241)  (1139 241)  Carry_In_Mux bit 

 (11 2)  (1101 242)  (1101 242)  routing T_21_15.sp4_v_b_6 <X> T_21_15.sp4_v_t_39
 (13 2)  (1103 242)  (1103 242)  routing T_21_15.sp4_v_b_6 <X> T_21_15.sp4_v_t_39
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (44 2)  (1134 242)  (1134 242)  LC_1 Logic Functioning bit
 (32 3)  (1122 243)  (1122 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1123 243)  (1123 243)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.input_2_1
 (34 3)  (1124 243)  (1124 243)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.input_2_1
 (35 3)  (1125 243)  (1125 243)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.input_2_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (35 4)  (1125 244)  (1125 244)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.input_2_2
 (44 4)  (1134 244)  (1134 244)  LC_2 Logic Functioning bit
 (10 5)  (1100 245)  (1100 245)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_v_b_4
 (22 5)  (1112 245)  (1112 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1115 245)  (1115 245)  routing T_21_15.sp4_r_v_b_26 <X> T_21_15.lc_trk_g1_2
 (30 5)  (1120 245)  (1120 245)  routing T_21_15.lc_trk_g0_3 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 245)  (1122 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1123 245)  (1123 245)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.input_2_2
 (6 6)  (1096 246)  (1096 246)  routing T_21_15.sp4_h_l_47 <X> T_21_15.sp4_v_t_38
 (12 6)  (1102 246)  (1102 246)  routing T_21_15.sp4_v_b_5 <X> T_21_15.sp4_h_l_40
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 246)  (1126 246)  LC_3 Logic Functioning bit
 (37 6)  (1127 246)  (1127 246)  LC_3 Logic Functioning bit
 (38 6)  (1128 246)  (1128 246)  LC_3 Logic Functioning bit
 (39 6)  (1129 246)  (1129 246)  LC_3 Logic Functioning bit
 (15 7)  (1105 247)  (1105 247)  routing T_21_15.sp4_v_t_9 <X> T_21_15.lc_trk_g1_4
 (16 7)  (1106 247)  (1106 247)  routing T_21_15.sp4_v_t_9 <X> T_21_15.lc_trk_g1_4
 (17 7)  (1107 247)  (1107 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (1108 247)  (1108 247)  routing T_21_15.sp4_r_v_b_29 <X> T_21_15.lc_trk_g1_5
 (22 7)  (1112 247)  (1112 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 247)  (1113 247)  routing T_21_15.sp4_v_b_22 <X> T_21_15.lc_trk_g1_6
 (24 7)  (1114 247)  (1114 247)  routing T_21_15.sp4_v_b_22 <X> T_21_15.lc_trk_g1_6
 (36 7)  (1126 247)  (1126 247)  LC_3 Logic Functioning bit
 (37 7)  (1127 247)  (1127 247)  LC_3 Logic Functioning bit
 (38 7)  (1128 247)  (1128 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (53 7)  (1143 247)  (1143 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (1111 248)  (1111 248)  routing T_21_15.sp4_v_t_22 <X> T_21_15.lc_trk_g2_3
 (22 8)  (1112 248)  (1112 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1113 248)  (1113 248)  routing T_21_15.sp4_v_t_22 <X> T_21_15.lc_trk_g2_3
 (28 8)  (1118 248)  (1118 248)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 248)  (1121 248)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 248)  (1124 248)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (1128 248)  (1128 248)  LC_4 Logic Functioning bit
 (39 8)  (1129 248)  (1129 248)  LC_4 Logic Functioning bit
 (40 8)  (1130 248)  (1130 248)  LC_4 Logic Functioning bit
 (41 8)  (1131 248)  (1131 248)  LC_4 Logic Functioning bit
 (42 8)  (1132 248)  (1132 248)  LC_4 Logic Functioning bit
 (8 9)  (1098 249)  (1098 249)  routing T_21_15.sp4_h_l_42 <X> T_21_15.sp4_v_b_7
 (9 9)  (1099 249)  (1099 249)  routing T_21_15.sp4_h_l_42 <X> T_21_15.sp4_v_b_7
 (15 9)  (1105 249)  (1105 249)  routing T_21_15.sp4_v_t_29 <X> T_21_15.lc_trk_g2_0
 (16 9)  (1106 249)  (1106 249)  routing T_21_15.sp4_v_t_29 <X> T_21_15.lc_trk_g2_0
 (17 9)  (1107 249)  (1107 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (1111 249)  (1111 249)  routing T_21_15.sp4_v_t_22 <X> T_21_15.lc_trk_g2_3
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 249)  (1120 249)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 249)  (1121 249)  routing T_21_15.lc_trk_g1_6 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1123 249)  (1123 249)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.input_2_4
 (34 9)  (1124 249)  (1124 249)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.input_2_4
 (36 9)  (1126 249)  (1126 249)  LC_4 Logic Functioning bit
 (38 9)  (1128 249)  (1128 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (40 9)  (1130 249)  (1130 249)  LC_4 Logic Functioning bit
 (41 9)  (1131 249)  (1131 249)  LC_4 Logic Functioning bit
 (42 9)  (1132 249)  (1132 249)  LC_4 Logic Functioning bit
 (43 9)  (1133 249)  (1133 249)  LC_4 Logic Functioning bit
 (14 10)  (1104 250)  (1104 250)  routing T_21_15.sp4_v_t_17 <X> T_21_15.lc_trk_g2_4
 (17 10)  (1107 250)  (1107 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1115 250)  (1115 250)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g2_6
 (16 11)  (1106 251)  (1106 251)  routing T_21_15.sp4_v_t_17 <X> T_21_15.lc_trk_g2_4
 (17 11)  (1107 251)  (1107 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1112 251)  (1112 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1113 251)  (1113 251)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g2_6
 (24 11)  (1114 251)  (1114 251)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g2_6
 (25 11)  (1115 251)  (1115 251)  routing T_21_15.sp4_h_r_46 <X> T_21_15.lc_trk_g2_6
 (11 12)  (1101 252)  (1101 252)  routing T_21_15.sp4_h_r_6 <X> T_21_15.sp4_v_b_11
 (15 12)  (1105 252)  (1105 252)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g3_1
 (16 12)  (1106 252)  (1106 252)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g3_1
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g3_1
 (26 12)  (1116 252)  (1116 252)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 252)  (1117 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 252)  (1120 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 252)  (1123 252)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 252)  (1127 252)  LC_6 Logic Functioning bit
 (38 12)  (1128 252)  (1128 252)  LC_6 Logic Functioning bit
 (39 12)  (1129 252)  (1129 252)  LC_6 Logic Functioning bit
 (40 12)  (1130 252)  (1130 252)  LC_6 Logic Functioning bit
 (41 12)  (1131 252)  (1131 252)  LC_6 Logic Functioning bit
 (42 12)  (1132 252)  (1132 252)  LC_6 Logic Functioning bit
 (8 13)  (1098 253)  (1098 253)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_v_b_10
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 253)  (1113 253)  routing T_21_15.sp4_v_b_42 <X> T_21_15.lc_trk_g3_2
 (24 13)  (1114 253)  (1114 253)  routing T_21_15.sp4_v_b_42 <X> T_21_15.lc_trk_g3_2
 (26 13)  (1116 253)  (1116 253)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 253)  (1117 253)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 253)  (1118 253)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 253)  (1121 253)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 253)  (1122 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1123 253)  (1123 253)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.input_2_6
 (34 13)  (1124 253)  (1124 253)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.input_2_6
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (38 13)  (1128 253)  (1128 253)  LC_6 Logic Functioning bit
 (39 13)  (1129 253)  (1129 253)  LC_6 Logic Functioning bit
 (40 13)  (1130 253)  (1130 253)  LC_6 Logic Functioning bit
 (41 13)  (1131 253)  (1131 253)  LC_6 Logic Functioning bit
 (42 13)  (1132 253)  (1132 253)  LC_6 Logic Functioning bit
 (21 14)  (1111 254)  (1111 254)  routing T_21_15.sp4_h_l_34 <X> T_21_15.lc_trk_g3_7
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1113 254)  (1113 254)  routing T_21_15.sp4_h_l_34 <X> T_21_15.lc_trk_g3_7
 (24 14)  (1114 254)  (1114 254)  routing T_21_15.sp4_h_l_34 <X> T_21_15.lc_trk_g3_7
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 254)  (1117 254)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 254)  (1118 254)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 254)  (1123 254)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 254)  (1127 254)  LC_7 Logic Functioning bit
 (39 14)  (1129 254)  (1129 254)  LC_7 Logic Functioning bit
 (40 14)  (1130 254)  (1130 254)  LC_7 Logic Functioning bit
 (42 14)  (1132 254)  (1132 254)  LC_7 Logic Functioning bit
 (8 15)  (1098 255)  (1098 255)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_v_t_47
 (9 15)  (1099 255)  (1099 255)  routing T_21_15.sp4_h_r_10 <X> T_21_15.sp4_v_t_47
 (11 15)  (1101 255)  (1101 255)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_h_l_46
 (21 15)  (1111 255)  (1111 255)  routing T_21_15.sp4_h_l_34 <X> T_21_15.lc_trk_g3_7
 (28 15)  (1118 255)  (1118 255)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 255)  (1121 255)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 255)  (1126 255)  LC_7 Logic Functioning bit
 (37 15)  (1127 255)  (1127 255)  LC_7 Logic Functioning bit
 (38 15)  (1128 255)  (1128 255)  LC_7 Logic Functioning bit
 (39 15)  (1129 255)  (1129 255)  LC_7 Logic Functioning bit
 (40 15)  (1130 255)  (1130 255)  LC_7 Logic Functioning bit
 (42 15)  (1132 255)  (1132 255)  LC_7 Logic Functioning bit


LogicTile_22_15

 (12 0)  (1156 240)  (1156 240)  routing T_22_15.sp4_v_t_39 <X> T_22_15.sp4_h_r_2
 (14 0)  (1158 240)  (1158 240)  routing T_22_15.wire_logic_cluster/lc_0/out <X> T_22_15.lc_trk_g0_0
 (17 0)  (1161 240)  (1161 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 240)  (1162 240)  routing T_22_15.wire_logic_cluster/lc_1/out <X> T_22_15.lc_trk_g0_1
 (25 0)  (1169 240)  (1169 240)  routing T_22_15.wire_logic_cluster/lc_2/out <X> T_22_15.lc_trk_g0_2
 (28 0)  (1172 240)  (1172 240)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 240)  (1174 240)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (37 0)  (1181 240)  (1181 240)  LC_0 Logic Functioning bit
 (39 0)  (1183 240)  (1183 240)  LC_0 Logic Functioning bit
 (40 0)  (1184 240)  (1184 240)  LC_0 Logic Functioning bit
 (42 0)  (1186 240)  (1186 240)  LC_0 Logic Functioning bit
 (44 0)  (1188 240)  (1188 240)  LC_0 Logic Functioning bit
 (48 0)  (1192 240)  (1192 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1171 241)  (1171 241)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 241)  (1176 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (38 1)  (1182 241)  (1182 241)  LC_0 Logic Functioning bit
 (41 1)  (1185 241)  (1185 241)  LC_0 Logic Functioning bit
 (43 1)  (1187 241)  (1187 241)  LC_0 Logic Functioning bit
 (48 1)  (1192 241)  (1192 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1193 241)  (1193 241)  Carry_In_Mux bit 

 (8 2)  (1152 242)  (1152 242)  routing T_22_15.sp4_v_t_42 <X> T_22_15.sp4_h_l_36
 (9 2)  (1153 242)  (1153 242)  routing T_22_15.sp4_v_t_42 <X> T_22_15.sp4_h_l_36
 (10 2)  (1154 242)  (1154 242)  routing T_22_15.sp4_v_t_42 <X> T_22_15.sp4_h_l_36
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1167 242)  (1167 242)  routing T_22_15.sp4_h_r_7 <X> T_22_15.lc_trk_g0_7
 (24 2)  (1168 242)  (1168 242)  routing T_22_15.sp4_h_r_7 <X> T_22_15.lc_trk_g0_7
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 242)  (1178 242)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 242)  (1184 242)  LC_1 Logic Functioning bit
 (41 2)  (1185 242)  (1185 242)  LC_1 Logic Functioning bit
 (42 2)  (1186 242)  (1186 242)  LC_1 Logic Functioning bit
 (43 2)  (1187 242)  (1187 242)  LC_1 Logic Functioning bit
 (44 2)  (1188 242)  (1188 242)  LC_1 Logic Functioning bit
 (48 2)  (1192 242)  (1192 242)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (1158 243)  (1158 243)  routing T_22_15.sp4_r_v_b_28 <X> T_22_15.lc_trk_g0_4
 (17 3)  (1161 243)  (1161 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (1165 243)  (1165 243)  routing T_22_15.sp4_h_r_7 <X> T_22_15.lc_trk_g0_7
 (31 3)  (1175 243)  (1175 243)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 243)  (1176 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (40 3)  (1184 243)  (1184 243)  LC_1 Logic Functioning bit
 (41 3)  (1185 243)  (1185 243)  LC_1 Logic Functioning bit
 (42 3)  (1186 243)  (1186 243)  LC_1 Logic Functioning bit
 (43 3)  (1187 243)  (1187 243)  LC_1 Logic Functioning bit
 (48 3)  (1192 243)  (1192 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (1159 244)  (1159 244)  routing T_22_15.sp4_v_b_17 <X> T_22_15.lc_trk_g1_1
 (16 4)  (1160 244)  (1160 244)  routing T_22_15.sp4_v_b_17 <X> T_22_15.lc_trk_g1_1
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 244)  (1167 244)  routing T_22_15.sp4_v_b_19 <X> T_22_15.lc_trk_g1_3
 (24 4)  (1168 244)  (1168 244)  routing T_22_15.sp4_v_b_19 <X> T_22_15.lc_trk_g1_3
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 244)  (1178 244)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 244)  (1184 244)  LC_2 Logic Functioning bit
 (41 4)  (1185 244)  (1185 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (44 4)  (1188 244)  (1188 244)  LC_2 Logic Functioning bit
 (48 4)  (1192 244)  (1192 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 245)  (1175 245)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 245)  (1176 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1179 245)  (1179 245)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.input_2_2
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (41 5)  (1185 245)  (1185 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (48 5)  (1192 245)  (1192 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (1156 246)  (1156 246)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_40
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (38 6)  (1182 246)  (1182 246)  LC_3 Logic Functioning bit
 (39 6)  (1183 246)  (1183 246)  LC_3 Logic Functioning bit
 (10 7)  (1154 247)  (1154 247)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_v_t_41
 (11 7)  (1155 247)  (1155 247)  routing T_22_15.sp4_v_t_40 <X> T_22_15.sp4_h_l_40
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1167 247)  (1167 247)  routing T_22_15.sp4_v_b_22 <X> T_22_15.lc_trk_g1_6
 (24 7)  (1168 247)  (1168 247)  routing T_22_15.sp4_v_b_22 <X> T_22_15.lc_trk_g1_6
 (36 7)  (1180 247)  (1180 247)  LC_3 Logic Functioning bit
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (38 7)  (1182 247)  (1182 247)  LC_3 Logic Functioning bit
 (39 7)  (1183 247)  (1183 247)  LC_3 Logic Functioning bit
 (51 7)  (1195 247)  (1195 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (1152 248)  (1152 248)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_h_r_7
 (10 8)  (1154 248)  (1154 248)  routing T_22_15.sp4_h_l_46 <X> T_22_15.sp4_h_r_7
 (14 8)  (1158 248)  (1158 248)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (15 8)  (1159 248)  (1159 248)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g2_1
 (16 8)  (1160 248)  (1160 248)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g2_1
 (17 8)  (1161 248)  (1161 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1162 248)  (1162 248)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g2_1
 (26 8)  (1170 248)  (1170 248)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 248)  (1179 248)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.input_2_4
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (37 8)  (1181 248)  (1181 248)  LC_4 Logic Functioning bit
 (39 8)  (1183 248)  (1183 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (14 9)  (1158 249)  (1158 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (15 9)  (1159 249)  (1159 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (16 9)  (1160 249)  (1160 249)  routing T_22_15.sp4_h_r_40 <X> T_22_15.lc_trk_g2_0
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1166 249)  (1166 249)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1167 249)  (1167 249)  routing T_22_15.sp12_v_b_18 <X> T_22_15.lc_trk_g2_2
 (25 9)  (1169 249)  (1169 249)  routing T_22_15.sp12_v_b_18 <X> T_22_15.lc_trk_g2_2
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 249)  (1176 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1177 249)  (1177 249)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.input_2_4
 (34 9)  (1178 249)  (1178 249)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.input_2_4
 (36 9)  (1180 249)  (1180 249)  LC_4 Logic Functioning bit
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (38 9)  (1182 249)  (1182 249)  LC_4 Logic Functioning bit
 (42 9)  (1186 249)  (1186 249)  LC_4 Logic Functioning bit
 (53 9)  (1197 249)  (1197 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (1148 250)  (1148 250)  routing T_22_15.sp4_v_b_6 <X> T_22_15.sp4_v_t_43
 (15 10)  (1159 250)  (1159 250)  routing T_22_15.rgt_op_5 <X> T_22_15.lc_trk_g2_5
 (17 10)  (1161 250)  (1161 250)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1162 250)  (1162 250)  routing T_22_15.rgt_op_5 <X> T_22_15.lc_trk_g2_5
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 250)  (1167 250)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g2_7
 (24 10)  (1168 250)  (1168 250)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g2_7
 (25 10)  (1169 250)  (1169 250)  routing T_22_15.sp4_h_r_38 <X> T_22_15.lc_trk_g2_6
 (26 10)  (1170 250)  (1170 250)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 250)  (1171 250)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 250)  (1172 250)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 250)  (1175 250)  routing T_22_15.lc_trk_g0_4 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (52 10)  (1196 250)  (1196 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (1159 251)  (1159 251)  routing T_22_15.tnr_op_4 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (1165 251)  (1165 251)  routing T_22_15.sp4_h_r_31 <X> T_22_15.lc_trk_g2_7
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp4_h_r_38 <X> T_22_15.lc_trk_g2_6
 (24 11)  (1168 251)  (1168 251)  routing T_22_15.sp4_h_r_38 <X> T_22_15.lc_trk_g2_6
 (26 11)  (1170 251)  (1170 251)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 251)  (1172 251)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (40 11)  (1184 251)  (1184 251)  LC_5 Logic Functioning bit
 (42 11)  (1186 251)  (1186 251)  LC_5 Logic Functioning bit
 (15 12)  (1159 252)  (1159 252)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g3_1
 (16 12)  (1160 252)  (1160 252)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1162 252)  (1162 252)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g3_1
 (21 12)  (1165 252)  (1165 252)  routing T_22_15.sp4_v_t_22 <X> T_22_15.lc_trk_g3_3
 (22 12)  (1166 252)  (1166 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1167 252)  (1167 252)  routing T_22_15.sp4_v_t_22 <X> T_22_15.lc_trk_g3_3
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 252)  (1179 252)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_6
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (40 12)  (1184 252)  (1184 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (42 12)  (1186 252)  (1186 252)  LC_6 Logic Functioning bit
 (8 13)  (1152 253)  (1152 253)  routing T_22_15.sp4_v_t_42 <X> T_22_15.sp4_v_b_10
 (10 13)  (1154 253)  (1154 253)  routing T_22_15.sp4_v_t_42 <X> T_22_15.sp4_v_b_10
 (21 13)  (1165 253)  (1165 253)  routing T_22_15.sp4_v_t_22 <X> T_22_15.lc_trk_g3_3
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1168 253)  (1168 253)  routing T_22_15.tnr_op_2 <X> T_22_15.lc_trk_g3_2
 (28 13)  (1172 253)  (1172 253)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 253)  (1176 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1177 253)  (1177 253)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_6
 (35 13)  (1179 253)  (1179 253)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.input_2_6
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (40 13)  (1184 253)  (1184 253)  LC_6 Logic Functioning bit
 (41 13)  (1185 253)  (1185 253)  LC_6 Logic Functioning bit
 (42 13)  (1186 253)  (1186 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit
 (51 13)  (1195 253)  (1195 253)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (9 14)  (1153 254)  (1153 254)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_l_47
 (14 14)  (1158 254)  (1158 254)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (16 14)  (1160 254)  (1160 254)  routing T_22_15.sp4_v_t_16 <X> T_22_15.lc_trk_g3_5
 (17 14)  (1161 254)  (1161 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1162 254)  (1162 254)  routing T_22_15.sp4_v_t_16 <X> T_22_15.lc_trk_g3_5
 (26 14)  (1170 254)  (1170 254)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1172 254)  (1172 254)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 254)  (1174 254)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 254)  (1179 254)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.input_2_7
 (37 14)  (1181 254)  (1181 254)  LC_7 Logic Functioning bit
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (39 14)  (1183 254)  (1183 254)  LC_7 Logic Functioning bit
 (40 14)  (1184 254)  (1184 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (42 14)  (1186 254)  (1186 254)  LC_7 Logic Functioning bit
 (14 15)  (1158 255)  (1158 255)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (15 15)  (1159 255)  (1159 255)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp4_h_r_44 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (1170 255)  (1170 255)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 255)  (1171 255)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g2_2 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 255)  (1176 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1177 255)  (1177 255)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.input_2_7
 (34 15)  (1178 255)  (1178 255)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.input_2_7
 (36 15)  (1180 255)  (1180 255)  LC_7 Logic Functioning bit
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (39 15)  (1183 255)  (1183 255)  LC_7 Logic Functioning bit
 (40 15)  (1184 255)  (1184 255)  LC_7 Logic Functioning bit
 (41 15)  (1185 255)  (1185 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (12 0)  (1210 240)  (1210 240)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_h_r_2
 (14 0)  (1212 240)  (1212 240)  routing T_23_15.bnr_op_0 <X> T_23_15.lc_trk_g0_0
 (26 0)  (1224 240)  (1224 240)  routing T_23_15.lc_trk_g1_7 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 240)  (1225 240)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 240)  (1226 240)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 240)  (1231 240)  routing T_23_15.lc_trk_g2_1 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (1238 240)  (1238 240)  LC_0 Logic Functioning bit
 (13 1)  (1211 241)  (1211 241)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_h_r_2
 (14 1)  (1212 241)  (1212 241)  routing T_23_15.bnr_op_0 <X> T_23_15.lc_trk_g0_0
 (17 1)  (1215 241)  (1215 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (1220 241)  (1220 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1224 241)  (1224 241)  routing T_23_15.lc_trk_g1_7 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 241)  (1225 241)  routing T_23_15.lc_trk_g1_7 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 241)  (1227 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 241)  (1228 241)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 241)  (1230 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (46 1)  (1244 241)  (1244 241)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (1199 242)  (1199 242)  routing T_23_15.glb_netwk_5 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 242)  (1200 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 242)  (1206 242)  routing T_23_15.sp4_v_t_36 <X> T_23_15.sp4_h_l_36
 (9 2)  (1207 242)  (1207 242)  routing T_23_15.sp4_v_t_36 <X> T_23_15.sp4_h_l_36
 (11 2)  (1209 242)  (1209 242)  routing T_23_15.sp4_v_b_6 <X> T_23_15.sp4_v_t_39
 (13 2)  (1211 242)  (1211 242)  routing T_23_15.sp4_v_b_6 <X> T_23_15.sp4_v_t_39
 (32 2)  (1230 242)  (1230 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 242)  (1232 242)  routing T_23_15.lc_trk_g1_1 <X> T_23_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 242)  (1234 242)  LC_1 Logic Functioning bit
 (37 2)  (1235 242)  (1235 242)  LC_1 Logic Functioning bit
 (38 2)  (1236 242)  (1236 242)  LC_1 Logic Functioning bit
 (39 2)  (1237 242)  (1237 242)  LC_1 Logic Functioning bit
 (45 2)  (1243 242)  (1243 242)  LC_1 Logic Functioning bit
 (0 3)  (1198 243)  (1198 243)  routing T_23_15.glb_netwk_5 <X> T_23_15.wire_logic_cluster/lc_7/clk
 (6 3)  (1204 243)  (1204 243)  routing T_23_15.sp4_h_r_0 <X> T_23_15.sp4_h_l_37
 (36 3)  (1234 243)  (1234 243)  LC_1 Logic Functioning bit
 (37 3)  (1235 243)  (1235 243)  LC_1 Logic Functioning bit
 (38 3)  (1236 243)  (1236 243)  LC_1 Logic Functioning bit
 (39 3)  (1237 243)  (1237 243)  LC_1 Logic Functioning bit
 (45 3)  (1243 243)  (1243 243)  LC_1 Logic Functioning bit
 (47 3)  (1245 243)  (1245 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (52 3)  (1250 243)  (1250 243)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (1199 244)  (1199 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (1202 244)  (1202 244)  routing T_23_15.sp4_h_l_44 <X> T_23_15.sp4_v_b_3
 (6 4)  (1204 244)  (1204 244)  routing T_23_15.sp4_h_l_44 <X> T_23_15.sp4_v_b_3
 (16 4)  (1214 244)  (1214 244)  routing T_23_15.sp4_v_b_9 <X> T_23_15.lc_trk_g1_1
 (17 4)  (1215 244)  (1215 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1216 244)  (1216 244)  routing T_23_15.sp4_v_b_9 <X> T_23_15.lc_trk_g1_1
 (25 4)  (1223 244)  (1223 244)  routing T_23_15.sp4_h_l_7 <X> T_23_15.lc_trk_g1_2
 (31 4)  (1229 244)  (1229 244)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 244)  (1230 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 244)  (1231 244)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 244)  (1232 244)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 244)  (1234 244)  LC_2 Logic Functioning bit
 (37 4)  (1235 244)  (1235 244)  LC_2 Logic Functioning bit
 (38 4)  (1236 244)  (1236 244)  LC_2 Logic Functioning bit
 (39 4)  (1237 244)  (1237 244)  LC_2 Logic Functioning bit
 (45 4)  (1243 244)  (1243 244)  LC_2 Logic Functioning bit
 (48 4)  (1246 244)  (1246 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (1199 245)  (1199 245)  routing T_23_15.lc_trk_g0_2 <X> T_23_15.wire_logic_cluster/lc_7/cen
 (5 5)  (1203 245)  (1203 245)  routing T_23_15.sp4_h_l_44 <X> T_23_15.sp4_v_b_3
 (18 5)  (1216 245)  (1216 245)  routing T_23_15.sp4_v_b_9 <X> T_23_15.lc_trk_g1_1
 (22 5)  (1220 245)  (1220 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1221 245)  (1221 245)  routing T_23_15.sp4_h_l_7 <X> T_23_15.lc_trk_g1_2
 (24 5)  (1222 245)  (1222 245)  routing T_23_15.sp4_h_l_7 <X> T_23_15.lc_trk_g1_2
 (25 5)  (1223 245)  (1223 245)  routing T_23_15.sp4_h_l_7 <X> T_23_15.lc_trk_g1_2
 (31 5)  (1229 245)  (1229 245)  routing T_23_15.lc_trk_g3_6 <X> T_23_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 245)  (1234 245)  LC_2 Logic Functioning bit
 (37 5)  (1235 245)  (1235 245)  LC_2 Logic Functioning bit
 (38 5)  (1236 245)  (1236 245)  LC_2 Logic Functioning bit
 (39 5)  (1237 245)  (1237 245)  LC_2 Logic Functioning bit
 (45 5)  (1243 245)  (1243 245)  LC_2 Logic Functioning bit
 (48 5)  (1246 245)  (1246 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1249 245)  (1249 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (10 6)  (1208 246)  (1208 246)  routing T_23_15.sp4_v_b_11 <X> T_23_15.sp4_h_l_41
 (21 6)  (1219 246)  (1219 246)  routing T_23_15.wire_logic_cluster/lc_7/out <X> T_23_15.lc_trk_g1_7
 (22 6)  (1220 246)  (1220 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1225 246)  (1225 246)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 246)  (1226 246)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 246)  (1227 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 246)  (1228 246)  routing T_23_15.lc_trk_g3_5 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 246)  (1230 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 246)  (1231 246)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 246)  (1232 246)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 246)  (1233 246)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.input_2_3
 (37 6)  (1235 246)  (1235 246)  LC_3 Logic Functioning bit
 (38 6)  (1236 246)  (1236 246)  LC_3 Logic Functioning bit
 (39 6)  (1237 246)  (1237 246)  LC_3 Logic Functioning bit
 (40 6)  (1238 246)  (1238 246)  LC_3 Logic Functioning bit
 (41 6)  (1239 246)  (1239 246)  LC_3 Logic Functioning bit
 (42 6)  (1240 246)  (1240 246)  LC_3 Logic Functioning bit
 (26 7)  (1224 247)  (1224 247)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 247)  (1225 247)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 247)  (1226 247)  routing T_23_15.lc_trk_g3_2 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 247)  (1227 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 247)  (1229 247)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 247)  (1230 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1231 247)  (1231 247)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.input_2_3
 (34 7)  (1232 247)  (1232 247)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.input_2_3
 (36 7)  (1234 247)  (1234 247)  LC_3 Logic Functioning bit
 (38 7)  (1236 247)  (1236 247)  LC_3 Logic Functioning bit
 (39 7)  (1237 247)  (1237 247)  LC_3 Logic Functioning bit
 (40 7)  (1238 247)  (1238 247)  LC_3 Logic Functioning bit
 (41 7)  (1239 247)  (1239 247)  LC_3 Logic Functioning bit
 (42 7)  (1240 247)  (1240 247)  LC_3 Logic Functioning bit
 (14 8)  (1212 248)  (1212 248)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g2_0
 (17 8)  (1215 248)  (1215 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1216 248)  (1216 248)  routing T_23_15.wire_logic_cluster/lc_1/out <X> T_23_15.lc_trk_g2_1
 (27 8)  (1225 248)  (1225 248)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 248)  (1226 248)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 248)  (1227 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 248)  (1228 248)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 248)  (1230 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 248)  (1232 248)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 248)  (1235 248)  LC_4 Logic Functioning bit
 (39 8)  (1237 248)  (1237 248)  LC_4 Logic Functioning bit
 (40 8)  (1238 248)  (1238 248)  LC_4 Logic Functioning bit
 (41 8)  (1239 248)  (1239 248)  LC_4 Logic Functioning bit
 (50 8)  (1248 248)  (1248 248)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (1208 249)  (1208 249)  routing T_23_15.sp4_h_r_2 <X> T_23_15.sp4_v_b_7
 (14 9)  (1212 249)  (1212 249)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g2_0
 (15 9)  (1213 249)  (1213 249)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g2_0
 (16 9)  (1214 249)  (1214 249)  routing T_23_15.sp4_h_r_40 <X> T_23_15.lc_trk_g2_0
 (17 9)  (1215 249)  (1215 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (1226 249)  (1226 249)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 249)  (1227 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 249)  (1229 249)  routing T_23_15.lc_trk_g1_2 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (1234 249)  (1234 249)  LC_4 Logic Functioning bit
 (37 9)  (1235 249)  (1235 249)  LC_4 Logic Functioning bit
 (38 9)  (1236 249)  (1236 249)  LC_4 Logic Functioning bit
 (39 9)  (1237 249)  (1237 249)  LC_4 Logic Functioning bit
 (40 9)  (1238 249)  (1238 249)  LC_4 Logic Functioning bit
 (41 9)  (1239 249)  (1239 249)  LC_4 Logic Functioning bit
 (21 10)  (1219 250)  (1219 250)  routing T_23_15.wire_logic_cluster/lc_7/out <X> T_23_15.lc_trk_g2_7
 (22 10)  (1220 250)  (1220 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1224 250)  (1224 250)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 250)  (1225 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 250)  (1226 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 250)  (1227 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 250)  (1228 250)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 250)  (1230 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 250)  (1231 250)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 250)  (1232 250)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 250)  (1233 250)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.input_2_5
 (37 10)  (1235 250)  (1235 250)  LC_5 Logic Functioning bit
 (38 10)  (1236 250)  (1236 250)  LC_5 Logic Functioning bit
 (39 10)  (1237 250)  (1237 250)  LC_5 Logic Functioning bit
 (40 10)  (1238 250)  (1238 250)  LC_5 Logic Functioning bit
 (41 10)  (1239 250)  (1239 250)  LC_5 Logic Functioning bit
 (42 10)  (1240 250)  (1240 250)  LC_5 Logic Functioning bit
 (26 11)  (1224 251)  (1224 251)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 251)  (1226 251)  routing T_23_15.lc_trk_g2_7 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 251)  (1227 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 251)  (1228 251)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 251)  (1229 251)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 251)  (1230 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (1231 251)  (1231 251)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.input_2_5
 (34 11)  (1232 251)  (1232 251)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.input_2_5
 (36 11)  (1234 251)  (1234 251)  LC_5 Logic Functioning bit
 (38 11)  (1236 251)  (1236 251)  LC_5 Logic Functioning bit
 (39 11)  (1237 251)  (1237 251)  LC_5 Logic Functioning bit
 (40 11)  (1238 251)  (1238 251)  LC_5 Logic Functioning bit
 (41 11)  (1239 251)  (1239 251)  LC_5 Logic Functioning bit
 (42 11)  (1240 251)  (1240 251)  LC_5 Logic Functioning bit
 (15 12)  (1213 252)  (1213 252)  routing T_23_15.sp4_h_r_25 <X> T_23_15.lc_trk_g3_1
 (16 12)  (1214 252)  (1214 252)  routing T_23_15.sp4_h_r_25 <X> T_23_15.lc_trk_g3_1
 (17 12)  (1215 252)  (1215 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (1219 252)  (1219 252)  routing T_23_15.sp4_v_t_22 <X> T_23_15.lc_trk_g3_3
 (22 12)  (1220 252)  (1220 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1221 252)  (1221 252)  routing T_23_15.sp4_v_t_22 <X> T_23_15.lc_trk_g3_3
 (25 12)  (1223 252)  (1223 252)  routing T_23_15.wire_logic_cluster/lc_2/out <X> T_23_15.lc_trk_g3_2
 (18 13)  (1216 253)  (1216 253)  routing T_23_15.sp4_h_r_25 <X> T_23_15.lc_trk_g3_1
 (21 13)  (1219 253)  (1219 253)  routing T_23_15.sp4_v_t_22 <X> T_23_15.lc_trk_g3_3
 (22 13)  (1220 253)  (1220 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (1198 254)  (1198 254)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 254)  (1199 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (1215 254)  (1215 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1220 254)  (1220 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1223 254)  (1223 254)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6
 (32 14)  (1230 254)  (1230 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 254)  (1231 254)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 254)  (1232 254)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 254)  (1234 254)  LC_7 Logic Functioning bit
 (37 14)  (1235 254)  (1235 254)  LC_7 Logic Functioning bit
 (38 14)  (1236 254)  (1236 254)  LC_7 Logic Functioning bit
 (39 14)  (1237 254)  (1237 254)  LC_7 Logic Functioning bit
 (45 14)  (1243 254)  (1243 254)  LC_7 Logic Functioning bit
 (46 14)  (1244 254)  (1244 254)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (1198 255)  (1198 255)  routing T_23_15.glb_netwk_6 <X> T_23_15.wire_logic_cluster/lc_7/s_r
 (10 15)  (1208 255)  (1208 255)  routing T_23_15.sp4_h_l_40 <X> T_23_15.sp4_v_t_47
 (12 15)  (1210 255)  (1210 255)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_t_46
 (17 15)  (1215 255)  (1215 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (1216 255)  (1216 255)  routing T_23_15.sp4_r_v_b_45 <X> T_23_15.lc_trk_g3_5
 (21 15)  (1219 255)  (1219 255)  routing T_23_15.sp4_r_v_b_47 <X> T_23_15.lc_trk_g3_7
 (22 15)  (1220 255)  (1220 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1221 255)  (1221 255)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6
 (25 15)  (1223 255)  (1223 255)  routing T_23_15.sp4_v_b_38 <X> T_23_15.lc_trk_g3_6
 (36 15)  (1234 255)  (1234 255)  LC_7 Logic Functioning bit
 (37 15)  (1235 255)  (1235 255)  LC_7 Logic Functioning bit
 (38 15)  (1236 255)  (1236 255)  LC_7 Logic Functioning bit
 (39 15)  (1237 255)  (1237 255)  LC_7 Logic Functioning bit
 (45 15)  (1243 255)  (1243 255)  LC_7 Logic Functioning bit
 (47 15)  (1245 255)  (1245 255)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_24_15

 (22 0)  (1274 240)  (1274 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1275 240)  (1275 240)  routing T_24_15.sp12_h_l_16 <X> T_24_15.lc_trk_g0_3
 (21 1)  (1273 241)  (1273 241)  routing T_24_15.sp12_h_l_16 <X> T_24_15.lc_trk_g0_3
 (8 3)  (1260 243)  (1260 243)  routing T_24_15.sp4_h_l_36 <X> T_24_15.sp4_v_t_36
 (6 6)  (1258 246)  (1258 246)  routing T_24_15.sp4_h_l_47 <X> T_24_15.sp4_v_t_38
 (8 7)  (1260 247)  (1260 247)  routing T_24_15.sp4_h_l_41 <X> T_24_15.sp4_v_t_41
 (27 8)  (1279 248)  (1279 248)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 248)  (1280 248)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 248)  (1281 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 248)  (1282 248)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 248)  (1284 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (1293 248)  (1293 248)  LC_4 Logic Functioning bit
 (43 8)  (1295 248)  (1295 248)  LC_4 Logic Functioning bit
 (22 9)  (1274 249)  (1274 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1275 249)  (1275 249)  routing T_24_15.sp4_h_l_15 <X> T_24_15.lc_trk_g2_2
 (24 9)  (1276 249)  (1276 249)  routing T_24_15.sp4_h_l_15 <X> T_24_15.lc_trk_g2_2
 (25 9)  (1277 249)  (1277 249)  routing T_24_15.sp4_h_l_15 <X> T_24_15.lc_trk_g2_2
 (26 9)  (1278 249)  (1278 249)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 249)  (1280 249)  routing T_24_15.lc_trk_g2_2 <X> T_24_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 249)  (1281 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 249)  (1283 249)  routing T_24_15.lc_trk_g0_3 <X> T_24_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 249)  (1289 249)  LC_4 Logic Functioning bit
 (39 9)  (1291 249)  (1291 249)  LC_4 Logic Functioning bit
 (40 9)  (1292 249)  (1292 249)  LC_4 Logic Functioning bit
 (42 9)  (1294 249)  (1294 249)  LC_4 Logic Functioning bit
 (5 11)  (1257 251)  (1257 251)  routing T_24_15.sp4_h_l_43 <X> T_24_15.sp4_v_t_43
 (8 11)  (1260 251)  (1260 251)  routing T_24_15.sp4_v_b_4 <X> T_24_15.sp4_v_t_42
 (10 11)  (1262 251)  (1262 251)  routing T_24_15.sp4_v_b_4 <X> T_24_15.sp4_v_t_42
 (14 14)  (1266 254)  (1266 254)  routing T_24_15.sp4_v_b_36 <X> T_24_15.lc_trk_g3_4
 (14 15)  (1266 255)  (1266 255)  routing T_24_15.sp4_v_b_36 <X> T_24_15.lc_trk_g3_4
 (16 15)  (1268 255)  (1268 255)  routing T_24_15.sp4_v_b_36 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


RAM_Tile_25_15

 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_5 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (10 2)  (1316 242)  (1316 242)  routing T_25_15.sp4_v_b_8 <X> T_25_15.sp4_h_l_36
 (0 3)  (1306 243)  (1306 243)  routing T_25_15.glb_netwk_5 <X> T_25_15.wire_bram/ram/RCLK
 (12 3)  (1318 243)  (1318 243)  routing T_25_15.sp4_h_l_39 <X> T_25_15.sp4_v_t_39
 (14 6)  (1320 246)  (1320 246)  routing T_25_15.lft_op_4 <X> T_25_15.lc_trk_g1_4
 (17 6)  (1323 246)  (1323 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (1309 247)  (1309 247)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_t_23
 (15 7)  (1321 247)  (1321 247)  routing T_25_15.lft_op_4 <X> T_25_15.lc_trk_g1_4
 (17 7)  (1323 247)  (1323 247)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (1324 247)  (1324 247)  routing T_25_15.sp4_r_v_b_29 <X> T_25_15.lc_trk_g1_5
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 248)  (1336 248)  routing T_25_15.lc_trk_g1_4 <X> T_25_15.wire_bram/ram/WDATA_11
 (38 8)  (1344 248)  (1344 248)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (12 14)  (1318 254)  (1318 254)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_h_l_46
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE
 (11 15)  (1317 255)  (1317 255)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_h_l_46
 (13 15)  (1319 255)  (1319 255)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_h_l_46


LogicTile_7_14

 (26 0)  (368 224)  (368 224)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (373 224)  (373 224)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 224)  (374 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 224)  (375 224)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 224)  (379 224)  LC_0 Logic Functioning bit
 (39 0)  (381 224)  (381 224)  LC_0 Logic Functioning bit
 (45 0)  (387 224)  (387 224)  LC_0 Logic Functioning bit
 (52 0)  (394 224)  (394 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (356 225)  (356 225)  routing T_7_14.sp4_r_v_b_35 <X> T_7_14.lc_trk_g0_0
 (17 1)  (359 225)  (359 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (371 225)  (371 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (378 225)  (378 225)  LC_0 Logic Functioning bit
 (38 1)  (380 225)  (380 225)  LC_0 Logic Functioning bit
 (45 1)  (387 225)  (387 225)  LC_0 Logic Functioning bit
 (1 2)  (343 226)  (343 226)  routing T_7_14.glb_netwk_5 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (356 226)  (356 226)  routing T_7_14.wire_logic_cluster/lc_4/out <X> T_7_14.lc_trk_g0_4
 (15 2)  (357 226)  (357 226)  routing T_7_14.top_op_5 <X> T_7_14.lc_trk_g0_5
 (17 2)  (359 226)  (359 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (371 226)  (371 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 226)  (372 226)  routing T_7_14.lc_trk_g0_4 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 226)  (375 226)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 226)  (376 226)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 226)  (378 226)  LC_1 Logic Functioning bit
 (38 2)  (380 226)  (380 226)  LC_1 Logic Functioning bit
 (40 2)  (382 226)  (382 226)  LC_1 Logic Functioning bit
 (41 2)  (383 226)  (383 226)  LC_1 Logic Functioning bit
 (42 2)  (384 226)  (384 226)  LC_1 Logic Functioning bit
 (43 2)  (385 226)  (385 226)  LC_1 Logic Functioning bit
 (45 2)  (387 226)  (387 226)  LC_1 Logic Functioning bit
 (0 3)  (342 227)  (342 227)  routing T_7_14.glb_netwk_5 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (17 3)  (359 227)  (359 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (360 227)  (360 227)  routing T_7_14.top_op_5 <X> T_7_14.lc_trk_g0_5
 (36 3)  (378 227)  (378 227)  LC_1 Logic Functioning bit
 (38 3)  (380 227)  (380 227)  LC_1 Logic Functioning bit
 (40 3)  (382 227)  (382 227)  LC_1 Logic Functioning bit
 (41 3)  (383 227)  (383 227)  LC_1 Logic Functioning bit
 (42 3)  (384 227)  (384 227)  LC_1 Logic Functioning bit
 (43 3)  (385 227)  (385 227)  LC_1 Logic Functioning bit
 (45 3)  (387 227)  (387 227)  LC_1 Logic Functioning bit
 (48 3)  (390 227)  (390 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (393 227)  (393 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (343 228)  (343 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (342 229)  (342 229)  routing T_7_14.glb_netwk_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (26 6)  (368 230)  (368 230)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 230)  (369 230)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (370 230)  (370 230)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 230)  (371 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 230)  (372 230)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (374 230)  (374 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 230)  (375 230)  routing T_7_14.lc_trk_g2_0 <X> T_7_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (377 230)  (377 230)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_3
 (28 7)  (370 231)  (370 231)  routing T_7_14.lc_trk_g2_5 <X> T_7_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 231)  (371 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 231)  (372 231)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 231)  (374 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (375 231)  (375 231)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_3
 (35 7)  (377 231)  (377 231)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_3
 (37 7)  (379 231)  (379 231)  LC_3 Logic Functioning bit
 (14 8)  (356 232)  (356 232)  routing T_7_14.sp4_v_t_21 <X> T_7_14.lc_trk_g2_0
 (17 8)  (359 232)  (359 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (370 232)  (370 232)  routing T_7_14.lc_trk_g2_1 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 232)  (371 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 232)  (373 232)  routing T_7_14.lc_trk_g0_5 <X> T_7_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 232)  (374 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (378 232)  (378 232)  LC_4 Logic Functioning bit
 (50 8)  (392 232)  (392 232)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (393 232)  (393 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (356 233)  (356 233)  routing T_7_14.sp4_v_t_21 <X> T_7_14.lc_trk_g2_0
 (16 9)  (358 233)  (358 233)  routing T_7_14.sp4_v_t_21 <X> T_7_14.lc_trk_g2_0
 (17 9)  (359 233)  (359 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (360 233)  (360 233)  routing T_7_14.sp4_r_v_b_33 <X> T_7_14.lc_trk_g2_1
 (22 9)  (364 233)  (364 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (365 233)  (365 233)  routing T_7_14.sp4_h_l_15 <X> T_7_14.lc_trk_g2_2
 (24 9)  (366 233)  (366 233)  routing T_7_14.sp4_h_l_15 <X> T_7_14.lc_trk_g2_2
 (25 9)  (367 233)  (367 233)  routing T_7_14.sp4_h_l_15 <X> T_7_14.lc_trk_g2_2
 (26 9)  (368 233)  (368 233)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 233)  (370 233)  routing T_7_14.lc_trk_g2_2 <X> T_7_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 233)  (371 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (16 10)  (358 234)  (358 234)  routing T_7_14.sp4_v_b_37 <X> T_7_14.lc_trk_g2_5
 (17 10)  (359 234)  (359 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 234)  (360 234)  routing T_7_14.sp4_v_b_37 <X> T_7_14.lc_trk_g2_5
 (22 10)  (364 234)  (364 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (371 234)  (371 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (38 10)  (380 234)  (380 234)  LC_5 Logic Functioning bit
 (41 10)  (383 234)  (383 234)  LC_5 Logic Functioning bit
 (45 10)  (387 234)  (387 234)  LC_5 Logic Functioning bit
 (50 10)  (392 234)  (392 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (360 235)  (360 235)  routing T_7_14.sp4_v_b_37 <X> T_7_14.lc_trk_g2_5
 (21 11)  (363 235)  (363 235)  routing T_7_14.sp4_r_v_b_39 <X> T_7_14.lc_trk_g2_7
 (38 11)  (380 235)  (380 235)  LC_5 Logic Functioning bit
 (41 11)  (383 235)  (383 235)  LC_5 Logic Functioning bit
 (45 11)  (387 235)  (387 235)  LC_5 Logic Functioning bit
 (53 11)  (395 235)  (395 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (17 12)  (359 236)  (359 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 236)  (360 236)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g3_1
 (31 12)  (373 236)  (373 236)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 236)  (374 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 236)  (375 236)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (376 236)  (376 236)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 236)  (378 236)  LC_6 Logic Functioning bit
 (39 12)  (381 236)  (381 236)  LC_6 Logic Functioning bit
 (41 12)  (383 236)  (383 236)  LC_6 Logic Functioning bit
 (42 12)  (384 236)  (384 236)  LC_6 Logic Functioning bit
 (45 12)  (387 236)  (387 236)  LC_6 Logic Functioning bit
 (51 12)  (393 236)  (393 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (369 237)  (369 237)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 237)  (370 237)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 237)  (371 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 237)  (373 237)  routing T_7_14.lc_trk_g3_6 <X> T_7_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (379 237)  (379 237)  LC_6 Logic Functioning bit
 (38 13)  (380 237)  (380 237)  LC_6 Logic Functioning bit
 (40 13)  (382 237)  (382 237)  LC_6 Logic Functioning bit
 (43 13)  (385 237)  (385 237)  LC_6 Logic Functioning bit
 (45 13)  (387 237)  (387 237)  LC_6 Logic Functioning bit
 (0 14)  (342 238)  (342 238)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 238)  (343 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (363 238)  (363 238)  routing T_7_14.sp4_v_t_26 <X> T_7_14.lc_trk_g3_7
 (22 14)  (364 238)  (364 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 238)  (365 238)  routing T_7_14.sp4_v_t_26 <X> T_7_14.lc_trk_g3_7
 (25 14)  (367 238)  (367 238)  routing T_7_14.wire_logic_cluster/lc_6/out <X> T_7_14.lc_trk_g3_6
 (0 15)  (342 239)  (342 239)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (21 15)  (363 239)  (363 239)  routing T_7_14.sp4_v_t_26 <X> T_7_14.lc_trk_g3_7
 (22 15)  (364 239)  (364 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_14

 (7 0)  (403 224)  (403 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_5 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (403 226)  (403 226)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (396 227)  (396 227)  routing T_8_14.glb_netwk_5 <X> T_8_14.wire_bram/ram/WCLK
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (396 228)  (396 228)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_bram/ram/WCLKE
 (1 4)  (397 228)  (397 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (25 4)  (421 228)  (421 228)  routing T_8_14.sp4_h_r_10 <X> T_8_14.lc_trk_g1_2
 (1 5)  (397 229)  (397 229)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.wire_bram/ram/WCLKE
 (7 5)  (403 229)  (403 229)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_4

 (22 5)  (418 229)  (418 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 229)  (419 229)  routing T_8_14.sp4_h_r_10 <X> T_8_14.lc_trk_g1_2
 (24 5)  (420 229)  (420 229)  routing T_8_14.sp4_h_r_10 <X> T_8_14.lc_trk_g1_2
 (3 6)  (399 230)  (399 230)  routing T_8_14.sp12_h_r_0 <X> T_8_14.sp12_v_t_23
 (16 6)  (412 230)  (412 230)  routing T_8_14.sp4_v_b_13 <X> T_8_14.lc_trk_g1_5
 (17 6)  (413 230)  (413 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (414 230)  (414 230)  routing T_8_14.sp4_v_b_13 <X> T_8_14.lc_trk_g1_5
 (3 7)  (399 231)  (399 231)  routing T_8_14.sp12_h_r_0 <X> T_8_14.sp12_v_t_23
 (7 7)  (403 231)  (403 231)  Cascade bit: MEMT_LC07_inmux02_bram_cbit_6

 (18 7)  (414 231)  (414 231)  routing T_8_14.sp4_v_b_13 <X> T_8_14.lc_trk_g1_5
 (25 8)  (421 232)  (421 232)  routing T_8_14.sp4_v_b_26 <X> T_8_14.lc_trk_g2_2
 (27 8)  (423 232)  (423 232)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_bram/ram/WDATA_3
 (29 8)  (425 232)  (425 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (37 8)  (433 232)  (433 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (41 8)  (437 232)  (437 232)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (22 9)  (418 233)  (418 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (419 233)  (419 233)  routing T_8_14.sp4_v_b_26 <X> T_8_14.lc_trk_g2_2
 (30 9)  (426 233)  (426 233)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.wire_bram/ram/WDATA_3
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (396 239)  (396 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WE


LogicTile_9_14

 (13 1)  (451 225)  (451 225)  routing T_9_14.sp4_v_t_44 <X> T_9_14.sp4_h_r_2
 (12 2)  (450 226)  (450 226)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_39
 (11 3)  (449 227)  (449 227)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_39
 (13 3)  (451 227)  (451 227)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_39


LogicTile_10_14

 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_5 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (492 227)  (492 227)  routing T_10_14.glb_netwk_5 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (0 4)  (492 228)  (492 228)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (9 4)  (501 228)  (501 228)  routing T_10_14.sp4_v_t_41 <X> T_10_14.sp4_h_r_4
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (12 8)  (504 232)  (504 232)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_8
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 232)  (525 232)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (37 8)  (529 232)  (529 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (39 8)  (531 232)  (531 232)  LC_4 Logic Functioning bit
 (45 8)  (537 232)  (537 232)  LC_4 Logic Functioning bit
 (51 8)  (543 232)  (543 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (503 233)  (503 233)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_8
 (13 9)  (505 233)  (505 233)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_h_r_8
 (22 9)  (514 233)  (514 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 233)  (517 233)  routing T_10_14.sp4_r_v_b_34 <X> T_10_14.lc_trk_g2_2
 (31 9)  (523 233)  (523 233)  routing T_10_14.lc_trk_g2_7 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 233)  (528 233)  LC_4 Logic Functioning bit
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (38 9)  (530 233)  (530 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (45 9)  (537 233)  (537 233)  LC_4 Logic Functioning bit
 (21 10)  (513 234)  (513 234)  routing T_10_14.sp4_v_t_18 <X> T_10_14.lc_trk_g2_7
 (22 10)  (514 234)  (514 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (515 234)  (515 234)  routing T_10_14.sp4_v_t_18 <X> T_10_14.lc_trk_g2_7
 (0 14)  (492 238)  (492 238)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (492 239)  (492 239)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/s_r


LogicTile_11_14

 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 224)  (569 224)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.sp4_v_b_19 <X> T_11_14.lc_trk_g0_3
 (26 0)  (572 224)  (572 224)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.input_2_0
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (46 0)  (592 224)  (592 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (561 225)  (561 225)  routing T_11_14.sp4_v_t_5 <X> T_11_14.lc_trk_g0_0
 (16 1)  (562 225)  (562 225)  routing T_11_14.sp4_v_t_5 <X> T_11_14.lc_trk_g0_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 225)  (577 225)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 225)  (580 225)  routing T_11_14.lc_trk_g1_5 <X> T_11_14.input_2_0
 (11 2)  (557 226)  (557 226)  routing T_11_14.sp4_v_b_11 <X> T_11_14.sp4_v_t_39
 (16 2)  (562 226)  (562 226)  routing T_11_14.sp4_v_b_13 <X> T_11_14.lc_trk_g0_5
 (17 2)  (563 226)  (563 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (564 226)  (564 226)  routing T_11_14.sp4_v_b_13 <X> T_11_14.lc_trk_g0_5
 (21 2)  (567 226)  (567 226)  routing T_11_14.sp4_v_b_15 <X> T_11_14.lc_trk_g0_7
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 226)  (569 226)  routing T_11_14.sp4_v_b_15 <X> T_11_14.lc_trk_g0_7
 (12 3)  (558 227)  (558 227)  routing T_11_14.sp4_v_b_11 <X> T_11_14.sp4_v_t_39
 (18 3)  (564 227)  (564 227)  routing T_11_14.sp4_v_b_13 <X> T_11_14.lc_trk_g0_5
 (21 3)  (567 227)  (567 227)  routing T_11_14.sp4_v_b_15 <X> T_11_14.lc_trk_g0_7
 (3 4)  (549 228)  (549 228)  routing T_11_14.sp12_v_b_0 <X> T_11_14.sp12_h_r_0
 (8 4)  (554 228)  (554 228)  routing T_11_14.sp4_v_b_10 <X> T_11_14.sp4_h_r_4
 (9 4)  (555 228)  (555 228)  routing T_11_14.sp4_v_b_10 <X> T_11_14.sp4_h_r_4
 (10 4)  (556 228)  (556 228)  routing T_11_14.sp4_v_b_10 <X> T_11_14.sp4_h_r_4
 (15 4)  (561 228)  (561 228)  routing T_11_14.sp4_v_b_17 <X> T_11_14.lc_trk_g1_1
 (16 4)  (562 228)  (562 228)  routing T_11_14.sp4_v_b_17 <X> T_11_14.lc_trk_g1_1
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (567 228)  (567 228)  routing T_11_14.sp4_v_b_11 <X> T_11_14.lc_trk_g1_3
 (22 4)  (568 228)  (568 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 228)  (569 228)  routing T_11_14.sp4_v_b_11 <X> T_11_14.lc_trk_g1_3
 (3 5)  (549 229)  (549 229)  routing T_11_14.sp12_v_b_0 <X> T_11_14.sp12_h_r_0
 (21 5)  (567 229)  (567 229)  routing T_11_14.sp4_v_b_11 <X> T_11_14.lc_trk_g1_3
 (15 6)  (561 230)  (561 230)  routing T_11_14.sp4_v_b_21 <X> T_11_14.lc_trk_g1_5
 (16 6)  (562 230)  (562 230)  routing T_11_14.sp4_v_b_21 <X> T_11_14.lc_trk_g1_5
 (17 6)  (563 230)  (563 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 230)  (569 230)  routing T_11_14.sp4_v_b_23 <X> T_11_14.lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.sp4_v_b_23 <X> T_11_14.lc_trk_g1_7
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 230)  (586 230)  LC_3 Logic Functioning bit
 (42 6)  (588 230)  (588 230)  LC_3 Logic Functioning bit
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (53 7)  (599 231)  (599 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (25 8)  (571 232)  (571 232)  routing T_11_14.bnl_op_2 <X> T_11_14.lc_trk_g2_2
 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 233)  (571 233)  routing T_11_14.bnl_op_2 <X> T_11_14.lc_trk_g2_2
 (21 10)  (567 234)  (567 234)  routing T_11_14.wire_logic_cluster/lc_7/out <X> T_11_14.lc_trk_g2_7
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (14 12)  (560 236)  (560 236)  routing T_11_14.bnl_op_0 <X> T_11_14.lc_trk_g3_0
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 236)  (576 236)  routing T_11_14.lc_trk_g0_5 <X> T_11_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 236)  (577 236)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (586 236)  (586 236)  LC_6 Logic Functioning bit
 (14 13)  (560 237)  (560 237)  routing T_11_14.bnl_op_0 <X> T_11_14.lc_trk_g3_0
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (564 237)  (564 237)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (26 13)  (572 237)  (572 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 237)  (573 237)  routing T_11_14.lc_trk_g1_3 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 237)  (578 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (32 14)  (578 238)  (578 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 238)  (580 238)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 238)  (584 238)  LC_7 Logic Functioning bit
 (50 14)  (596 238)  (596 238)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (572 239)  (572 239)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 239)  (575 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (39 15)  (585 239)  (585 239)  LC_7 Logic Functioning bit


LogicTile_12_14

 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 225)  (623 225)  routing T_12_14.sp4_h_r_2 <X> T_12_14.lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.sp4_h_r_2 <X> T_12_14.lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.sp4_h_r_2 <X> T_12_14.lc_trk_g0_2
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_5 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_5 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (12 4)  (612 228)  (612 228)  routing T_12_14.sp4_v_b_11 <X> T_12_14.sp4_h_r_5
 (14 4)  (614 228)  (614 228)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g1_0
 (21 4)  (621 228)  (621 228)  routing T_12_14.lft_op_3 <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 228)  (624 228)  routing T_12_14.lft_op_3 <X> T_12_14.lc_trk_g1_3
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (46 4)  (646 228)  (646 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (11 5)  (611 229)  (611 229)  routing T_12_14.sp4_v_b_11 <X> T_12_14.sp4_h_r_5
 (13 5)  (613 229)  (613 229)  routing T_12_14.sp4_v_b_11 <X> T_12_14.sp4_h_r_5
 (15 5)  (615 229)  (615 229)  routing T_12_14.lft_op_0 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 229)  (628 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (634 229)  (634 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g1_5
 (18 7)  (618 231)  (618 231)  routing T_12_14.sp4_v_b_13 <X> T_12_14.lc_trk_g1_5
 (3 8)  (603 232)  (603 232)  routing T_12_14.sp12_h_r_1 <X> T_12_14.sp12_v_b_1
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 232)  (635 232)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.input_2_4
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (41 8)  (641 232)  (641 232)  LC_4 Logic Functioning bit
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (46 8)  (646 232)  (646 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (3 9)  (603 233)  (603 233)  routing T_12_14.sp12_h_r_1 <X> T_12_14.sp12_v_b_1
 (10 9)  (610 233)  (610 233)  routing T_12_14.sp4_h_r_2 <X> T_12_14.sp4_v_b_7
 (26 9)  (626 233)  (626 233)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 233)  (627 233)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 233)  (632 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 233)  (634 233)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.input_2_4
 (36 9)  (636 233)  (636 233)  LC_4 Logic Functioning bit
 (37 9)  (637 233)  (637 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (14 12)  (614 236)  (614 236)  routing T_12_14.sp4_h_l_21 <X> T_12_14.lc_trk_g3_0
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp12_v_b_11 <X> T_12_14.lc_trk_g3_3
 (15 13)  (615 237)  (615 237)  routing T_12_14.sp4_h_l_21 <X> T_12_14.lc_trk_g3_0
 (16 13)  (616 237)  (616 237)  routing T_12_14.sp4_h_l_21 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (8 14)  (608 238)  (608 238)  routing T_12_14.sp4_h_r_10 <X> T_12_14.sp4_h_l_47
 (8 15)  (608 239)  (608 239)  routing T_12_14.sp4_h_r_4 <X> T_12_14.sp4_v_t_47
 (9 15)  (609 239)  (609 239)  routing T_12_14.sp4_h_r_4 <X> T_12_14.sp4_v_t_47
 (10 15)  (610 239)  (610 239)  routing T_12_14.sp4_h_r_4 <X> T_12_14.sp4_v_t_47
 (15 15)  (615 239)  (615 239)  routing T_12_14.sp4_v_t_33 <X> T_12_14.lc_trk_g3_4
 (16 15)  (616 239)  (616 239)  routing T_12_14.sp4_v_t_33 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_13_14

 (13 0)  (667 224)  (667 224)  routing T_13_14.sp4_h_l_39 <X> T_13_14.sp4_v_b_2
 (4 1)  (658 225)  (658 225)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_r_0
 (12 1)  (666 225)  (666 225)  routing T_13_14.sp4_h_l_39 <X> T_13_14.sp4_v_b_2
 (14 2)  (668 226)  (668 226)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (15 3)  (669 227)  (669 227)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (6 8)  (660 232)  (660 232)  routing T_13_14.sp4_h_r_1 <X> T_13_14.sp4_v_b_6
 (9 8)  (663 232)  (663 232)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_r_7
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.sp4_r_v_b_38 <X> T_13_14.lc_trk_g2_6
 (6 12)  (660 236)  (660 236)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_v_b_9
 (5 13)  (659 237)  (659 237)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_v_b_9
 (19 14)  (673 238)  (673 238)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (47 14)  (701 238)  (701 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (48 15)  (702 239)  (702 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (707 239)  (707 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_14

 (8 0)  (716 224)  (716 224)  routing T_14_14.sp4_v_b_1 <X> T_14_14.sp4_h_r_1
 (9 0)  (717 224)  (717 224)  routing T_14_14.sp4_v_b_1 <X> T_14_14.sp4_h_r_1
 (25 0)  (733 224)  (733 224)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (46 0)  (754 224)  (754 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 225)  (731 225)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g0_2
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (45 1)  (753 225)  (753 225)  LC_0 Logic Functioning bit
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_5 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (708 227)  (708 227)  routing T_14_14.glb_netwk_5 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (716 228)  (716 228)  routing T_14_14.sp4_h_l_41 <X> T_14_14.sp4_h_r_4
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (11 6)  (719 230)  (719 230)  routing T_14_14.sp4_h_l_37 <X> T_14_14.sp4_v_t_40
 (15 8)  (723 232)  (723 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (16 8)  (724 232)  (724 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (18 9)  (726 233)  (726 233)  routing T_14_14.sp4_h_r_41 <X> T_14_14.lc_trk_g2_1
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 239)  (708 239)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (10 15)  (718 239)  (718 239)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_v_t_47


LogicTile_15_14

 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (783 224)  (783 224)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (41 0)  (803 224)  (803 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (46 0)  (808 224)  (808 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (776 225)  (776 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (15 1)  (777 225)  (777 225)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g0_0
 (17 1)  (779 225)  (779 225)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 225)  (787 225)  routing T_15_14.sp4_r_v_b_33 <X> T_15_14.lc_trk_g0_2
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 225)  (797 225)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (777 226)  (777 226)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (16 2)  (778 226)  (778 226)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (18 3)  (780 227)  (780 227)  routing T_15_14.sp4_h_r_5 <X> T_15_14.lc_trk_g0_5
 (0 4)  (762 228)  (762 228)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (770 228)  (770 228)  routing T_15_14.sp4_h_l_41 <X> T_15_14.sp4_h_r_4
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 228)  (797 228)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_2
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (46 4)  (808 228)  (808 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (762 229)  (762 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (11 5)  (773 229)  (773 229)  routing T_15_14.sp4_h_l_44 <X> T_15_14.sp4_h_r_5
 (13 5)  (775 229)  (775 229)  routing T_15_14.sp4_h_l_44 <X> T_15_14.sp4_h_r_5
 (16 5)  (778 229)  (778 229)  routing T_15_14.sp12_h_r_8 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_v_b_21 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_v_b_21 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_3
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (40 6)  (802 230)  (802 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (14 7)  (776 231)  (776 231)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g1_4
 (15 7)  (777 231)  (777 231)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g1_4
 (16 7)  (778 231)  (778 231)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 231)  (795 231)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_3
 (35 7)  (797 231)  (797 231)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.input_2_3
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (14 8)  (776 232)  (776 232)  routing T_15_14.bnl_op_0 <X> T_15_14.lc_trk_g2_0
 (15 8)  (777 232)  (777 232)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (41 8)  (803 232)  (803 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (14 9)  (776 233)  (776 233)  routing T_15_14.bnl_op_0 <X> T_15_14.lc_trk_g2_0
 (17 9)  (779 233)  (779 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (780 233)  (780 233)  routing T_15_14.tnl_op_1 <X> T_15_14.lc_trk_g2_1
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g2_0 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (34 9)  (796 233)  (796 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (35 9)  (797 233)  (797 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (41 9)  (803 233)  (803 233)  LC_4 Logic Functioning bit
 (4 10)  (766 234)  (766 234)  routing T_15_14.sp4_v_b_6 <X> T_15_14.sp4_v_t_43
 (15 10)  (777 234)  (777 234)  routing T_15_14.sp4_h_l_16 <X> T_15_14.lc_trk_g2_5
 (16 10)  (778 234)  (778 234)  routing T_15_14.sp4_h_l_16 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (777 235)  (777 235)  routing T_15_14.sp4_v_t_33 <X> T_15_14.lc_trk_g2_4
 (16 11)  (778 235)  (778 235)  routing T_15_14.sp4_v_t_33 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (780 235)  (780 235)  routing T_15_14.sp4_h_l_16 <X> T_15_14.lc_trk_g2_5
 (21 11)  (783 235)  (783 235)  routing T_15_14.sp4_r_v_b_39 <X> T_15_14.lc_trk_g2_7
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp4_h_r_43 <X> T_15_14.lc_trk_g3_3
 (6 14)  (768 238)  (768 238)  routing T_15_14.sp4_v_b_6 <X> T_15_14.sp4_v_t_44
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp12_v_t_12 <X> T_15_14.lc_trk_g3_7
 (5 15)  (767 239)  (767 239)  routing T_15_14.sp4_v_b_6 <X> T_15_14.sp4_v_t_44


LogicTile_16_14

 (8 2)  (824 226)  (824 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (9 2)  (825 226)  (825 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (10 2)  (826 226)  (826 226)  routing T_16_14.sp4_v_t_42 <X> T_16_14.sp4_h_l_36
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (46 4)  (862 228)  (862 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (47 5)  (863 229)  (863 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (10 6)  (826 230)  (826 230)  routing T_16_14.sp4_v_b_11 <X> T_16_14.sp4_h_l_41
 (12 8)  (828 232)  (828 232)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (14 8)  (830 232)  (830 232)  routing T_16_14.sp4_v_b_24 <X> T_16_14.lc_trk_g2_0
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (11 9)  (827 233)  (827 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (13 9)  (829 233)  (829 233)  routing T_16_14.sp4_v_b_2 <X> T_16_14.sp4_h_r_8
 (16 9)  (832 233)  (832 233)  routing T_16_14.sp4_v_b_24 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp4_v_b_33 <X> T_16_14.lc_trk_g2_1
 (5 10)  (821 234)  (821 234)  routing T_16_14.sp4_v_b_6 <X> T_16_14.sp4_h_l_43
 (16 10)  (832 234)  (832 234)  routing T_16_14.sp12_v_b_21 <X> T_16_14.lc_trk_g2_5
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (834 235)  (834 235)  routing T_16_14.sp12_v_b_21 <X> T_16_14.lc_trk_g2_5
 (5 12)  (821 236)  (821 236)  routing T_16_14.sp4_v_t_44 <X> T_16_14.sp4_h_r_9
 (12 12)  (828 236)  (828 236)  routing T_16_14.sp4_v_b_11 <X> T_16_14.sp4_h_r_11
 (15 12)  (831 236)  (831 236)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g3_1
 (16 12)  (832 236)  (832 236)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 236)  (849 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (53 12)  (869 236)  (869 236)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (11 13)  (827 237)  (827 237)  routing T_16_14.sp4_v_b_11 <X> T_16_14.sp4_h_r_11
 (18 13)  (834 237)  (834 237)  routing T_16_14.sp4_h_r_25 <X> T_16_14.lc_trk_g3_1
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 237)  (848 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 237)  (849 237)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.input_2_6
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (10 14)  (826 238)  (826 238)  routing T_16_14.sp4_v_b_5 <X> T_16_14.sp4_h_l_47
 (10 15)  (826 239)  (826 239)  routing T_16_14.sp4_h_l_40 <X> T_16_14.sp4_v_t_47
 (14 15)  (830 239)  (830 239)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g3_4
 (15 15)  (831 239)  (831 239)  routing T_16_14.tnl_op_4 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 239)  (839 239)  routing T_16_14.sp12_v_t_21 <X> T_16_14.lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.sp12_v_t_21 <X> T_16_14.lc_trk_g3_6


LogicTile_17_14

 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_5 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 226)  (904 226)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 226)  (907 226)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_5 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (45 3)  (919 227)  (919 227)  LC_1 Logic Functioning bit
 (51 3)  (925 227)  (925 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (9 4)  (883 228)  (883 228)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_4
 (10 4)  (884 228)  (884 228)  routing T_17_14.sp4_h_l_36 <X> T_17_14.sp4_h_r_4
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 228)  (897 228)  routing T_17_14.sp4_v_b_19 <X> T_17_14.lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.sp4_v_b_19 <X> T_17_14.lc_trk_g1_3
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (0 5)  (874 229)  (874 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (9 5)  (883 229)  (883 229)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_v_b_4
 (26 5)  (900 229)  (900 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 229)  (901 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 229)  (902 229)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (38 5)  (912 229)  (912 229)  LC_2 Logic Functioning bit
 (45 5)  (919 229)  (919 229)  LC_2 Logic Functioning bit
 (51 5)  (925 229)  (925 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (888 230)  (888 230)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g1_4
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 230)  (901 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 230)  (902 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (14 7)  (888 231)  (888 231)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g1_4
 (15 7)  (889 231)  (889 231)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g1_4
 (16 7)  (890 231)  (890 231)  routing T_17_14.sp4_h_l_9 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (45 7)  (919 231)  (919 231)  LC_3 Logic Functioning bit
 (51 7)  (925 231)  (925 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (878 232)  (878 232)  routing T_17_14.sp4_h_l_37 <X> T_17_14.sp4_v_b_6
 (6 8)  (880 232)  (880 232)  routing T_17_14.sp4_h_l_37 <X> T_17_14.sp4_v_b_6
 (9 8)  (883 232)  (883 232)  routing T_17_14.sp4_v_t_42 <X> T_17_14.sp4_h_r_7
 (12 8)  (886 232)  (886 232)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_r_8
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 232)  (897 232)  routing T_17_14.sp12_v_b_11 <X> T_17_14.lc_trk_g2_3
 (26 8)  (900 232)  (900 232)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 232)  (901 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (45 8)  (919 232)  (919 232)  LC_4 Logic Functioning bit
 (51 8)  (925 232)  (925 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (878 233)  (878 233)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_h_r_6
 (5 9)  (879 233)  (879 233)  routing T_17_14.sp4_h_l_37 <X> T_17_14.sp4_v_b_6
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (897 233)  (897 233)  routing T_17_14.sp12_v_b_18 <X> T_17_14.lc_trk_g2_2
 (25 9)  (899 233)  (899 233)  routing T_17_14.sp12_v_b_18 <X> T_17_14.lc_trk_g2_2
 (26 9)  (900 233)  (900 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 233)  (901 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 233)  (902 233)  routing T_17_14.lc_trk_g3_7 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 233)  (903 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (45 9)  (919 233)  (919 233)  LC_4 Logic Functioning bit
 (22 11)  (896 235)  (896 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (897 235)  (897 235)  routing T_17_14.sp12_v_t_21 <X> T_17_14.lc_trk_g2_6
 (25 11)  (899 235)  (899 235)  routing T_17_14.sp12_v_t_21 <X> T_17_14.lc_trk_g2_6
 (6 12)  (880 236)  (880 236)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_v_b_9
 (11 12)  (885 236)  (885 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (13 12)  (887 236)  (887 236)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_v_b_11
 (5 13)  (879 237)  (879 237)  routing T_17_14.sp4_v_t_43 <X> T_17_14.sp4_v_b_9
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (895 238)  (895 238)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7
 (22 14)  (896 238)  (896 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (897 238)  (897 238)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7
 (0 15)  (874 239)  (874 239)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 239)  (882 239)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_47
 (9 15)  (883 239)  (883 239)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_47
 (10 15)  (884 239)  (884 239)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_v_t_47
 (14 15)  (888 239)  (888 239)  routing T_17_14.sp12_v_b_20 <X> T_17_14.lc_trk_g3_4
 (16 15)  (890 239)  (890 239)  routing T_17_14.sp12_v_b_20 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (895 239)  (895 239)  routing T_17_14.sp4_v_t_26 <X> T_17_14.lc_trk_g3_7


LogicTile_18_14

 (1 2)  (929 226)  (929 226)  routing T_18_14.glb_netwk_5 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (943 226)  (943 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (16 2)  (944 226)  (944 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 226)  (946 226)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_5 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (18 3)  (946 227)  (946 227)  routing T_18_14.sp4_h_r_21 <X> T_18_14.lc_trk_g0_5
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 228)  (949 228)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 228)  (951 228)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (24 4)  (952 228)  (952 228)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (21 5)  (949 229)  (949 229)  routing T_18_14.sp4_h_r_19 <X> T_18_14.lc_trk_g1_3
 (9 8)  (937 232)  (937 232)  routing T_18_14.sp4_h_l_41 <X> T_18_14.sp4_h_r_7
 (10 8)  (938 232)  (938 232)  routing T_18_14.sp4_h_l_41 <X> T_18_14.sp4_h_r_7
 (15 12)  (943 236)  (943 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (16 12)  (944 236)  (944 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (17 12)  (945 236)  (945 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 236)  (946 236)  routing T_18_14.sp4_h_r_33 <X> T_18_14.lc_trk_g3_1
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (51 12)  (979 236)  (979 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (934 237)  (934 237)  routing T_18_14.sp4_h_l_44 <X> T_18_14.sp4_h_r_9
 (27 13)  (955 237)  (955 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 237)  (958 237)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (45 13)  (973 237)  (973 237)  LC_6 Logic Functioning bit
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (25 14)  (953 238)  (953 238)  routing T_18_14.sp4_v_b_38 <X> T_18_14.lc_trk_g3_6
 (0 15)  (928 239)  (928 239)  routing T_18_14.glb_netwk_6 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (10 15)  (938 239)  (938 239)  routing T_18_14.sp4_h_l_40 <X> T_18_14.sp4_v_t_47
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 239)  (951 239)  routing T_18_14.sp4_v_b_38 <X> T_18_14.lc_trk_g3_6
 (25 15)  (953 239)  (953 239)  routing T_18_14.sp4_v_b_38 <X> T_18_14.lc_trk_g3_6


LogicTile_19_14

 (14 0)  (996 224)  (996 224)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (27 0)  (1009 224)  (1009 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 224)  (1010 224)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 224)  (1011 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 224)  (1026 224)  LC_0 Logic Functioning bit
 (14 1)  (996 225)  (996 225)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (15 1)  (997 225)  (997 225)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (16 1)  (998 225)  (998 225)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (50 1)  (1032 225)  (1032 225)  Carry_In_Mux bit 

 (15 2)  (997 226)  (997 226)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g0_5
 (16 2)  (998 226)  (998 226)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g0_5
 (17 2)  (999 226)  (999 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1000 226)  (1000 226)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g0_5
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (44 2)  (1026 226)  (1026 226)  LC_1 Logic Functioning bit
 (18 3)  (1000 227)  (1000 227)  routing T_19_14.sp4_h_r_21 <X> T_19_14.lc_trk_g0_5
 (30 3)  (1012 227)  (1012 227)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (5 4)  (987 228)  (987 228)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_h_r_3
 (27 4)  (1009 228)  (1009 228)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (44 4)  (1026 228)  (1026 228)  LC_2 Logic Functioning bit
 (6 5)  (988 229)  (988 229)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_h_r_3
 (15 5)  (997 229)  (997 229)  routing T_19_14.bot_op_0 <X> T_19_14.lc_trk_g1_0
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (4 6)  (986 230)  (986 230)  routing T_19_14.sp4_h_r_9 <X> T_19_14.sp4_v_t_38
 (6 6)  (988 230)  (988 230)  routing T_19_14.sp4_h_r_9 <X> T_19_14.sp4_v_t_38
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (27 6)  (1009 230)  (1009 230)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (44 6)  (1026 230)  (1026 230)  LC_3 Logic Functioning bit
 (5 7)  (987 231)  (987 231)  routing T_19_14.sp4_h_r_9 <X> T_19_14.sp4_v_t_38
 (15 7)  (997 231)  (997 231)  routing T_19_14.bot_op_4 <X> T_19_14.lc_trk_g1_4
 (17 7)  (999 231)  (999 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (25 8)  (1007 232)  (1007 232)  routing T_19_14.sp4_h_r_34 <X> T_19_14.lc_trk_g2_2
 (27 8)  (1009 232)  (1009 232)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 232)  (1012 232)  routing T_19_14.lc_trk_g1_4 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (44 8)  (1026 232)  (1026 232)  LC_4 Logic Functioning bit
 (22 9)  (1004 233)  (1004 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 233)  (1005 233)  routing T_19_14.sp4_h_r_34 <X> T_19_14.lc_trk_g2_2
 (24 9)  (1006 233)  (1006 233)  routing T_19_14.sp4_h_r_34 <X> T_19_14.lc_trk_g2_2
 (29 10)  (1011 234)  (1011 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (44 10)  (1026 234)  (1026 234)  LC_5 Logic Functioning bit
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (24 12)  (1006 236)  (1006 236)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 236)  (1012 236)  routing T_19_14.lc_trk_g0_5 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (44 12)  (1026 236)  (1026 236)  LC_6 Logic Functioning bit
 (6 13)  (988 237)  (988 237)  routing T_19_14.sp4_h_l_44 <X> T_19_14.sp4_h_r_9
 (14 13)  (996 237)  (996 237)  routing T_19_14.sp4_r_v_b_40 <X> T_19_14.lc_trk_g3_0
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1003 237)  (1003 237)  routing T_19_14.sp4_h_r_43 <X> T_19_14.lc_trk_g3_3
 (28 14)  (1010 238)  (1010 238)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (44 14)  (1026 238)  (1026 238)  LC_7 Logic Functioning bit
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g2_2 <X> T_19_14.wire_logic_cluster/lc_7/in_1


LogicTile_20_14

 (12 0)  (1048 224)  (1048 224)  routing T_20_14.sp4_v_b_2 <X> T_20_14.sp4_h_r_2
 (26 0)  (1062 224)  (1062 224)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (31 0)  (1067 224)  (1067 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 224)  (1069 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (39 0)  (1075 224)  (1075 224)  LC_0 Logic Functioning bit
 (45 0)  (1081 224)  (1081 224)  LC_0 Logic Functioning bit
 (46 0)  (1082 224)  (1082 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (1088 224)  (1088 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (1047 225)  (1047 225)  routing T_20_14.sp4_v_b_2 <X> T_20_14.sp4_h_r_2
 (26 1)  (1062 225)  (1062 225)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 225)  (1063 225)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 225)  (1064 225)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 225)  (1065 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 225)  (1072 225)  LC_0 Logic Functioning bit
 (38 1)  (1074 225)  (1074 225)  LC_0 Logic Functioning bit
 (45 1)  (1081 225)  (1081 225)  LC_0 Logic Functioning bit
 (48 1)  (1084 225)  (1084 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1087 225)  (1087 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_5 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 226)  (1063 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 226)  (1064 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 226)  (1070 226)  routing T_20_14.lc_trk_g3_1 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 226)  (1073 226)  LC_1 Logic Functioning bit
 (39 2)  (1075 226)  (1075 226)  LC_1 Logic Functioning bit
 (45 2)  (1081 226)  (1081 226)  LC_1 Logic Functioning bit
 (53 2)  (1089 226)  (1089 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_5 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (39 3)  (1075 227)  (1075 227)  LC_1 Logic Functioning bit
 (45 3)  (1081 227)  (1081 227)  LC_1 Logic Functioning bit
 (48 3)  (1084 227)  (1084 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (1036 228)  (1036 228)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1041 228)  (1041 228)  routing T_20_14.sp4_v_b_3 <X> T_20_14.sp4_h_r_3
 (8 4)  (1044 228)  (1044 228)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_h_r_4
 (10 4)  (1046 228)  (1046 228)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_h_r_4
 (12 4)  (1048 228)  (1048 228)  routing T_20_14.sp4_v_b_5 <X> T_20_14.sp4_h_r_5
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 228)  (1069 228)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (45 4)  (1081 228)  (1081 228)  LC_2 Logic Functioning bit
 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (6 5)  (1042 229)  (1042 229)  routing T_20_14.sp4_v_b_3 <X> T_20_14.sp4_h_r_3
 (11 5)  (1047 229)  (1047 229)  routing T_20_14.sp4_v_b_5 <X> T_20_14.sp4_h_r_5
 (26 5)  (1062 229)  (1062 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 229)  (1063 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 229)  (1067 229)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (40 5)  (1076 229)  (1076 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (45 5)  (1081 229)  (1081 229)  LC_2 Logic Functioning bit
 (48 5)  (1084 229)  (1084 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (1089 229)  (1089 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (11 6)  (1047 230)  (1047 230)  routing T_20_14.sp4_v_b_2 <X> T_20_14.sp4_v_t_40
 (27 6)  (1063 230)  (1063 230)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 230)  (1064 230)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 230)  (1066 230)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 230)  (1073 230)  LC_3 Logic Functioning bit
 (39 6)  (1075 230)  (1075 230)  LC_3 Logic Functioning bit
 (45 6)  (1081 230)  (1081 230)  LC_3 Logic Functioning bit
 (46 6)  (1082 230)  (1082 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (1088 230)  (1088 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (12 7)  (1048 231)  (1048 231)  routing T_20_14.sp4_v_b_2 <X> T_20_14.sp4_v_t_40
 (30 7)  (1066 231)  (1066 231)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (37 7)  (1073 231)  (1073 231)  LC_3 Logic Functioning bit
 (39 7)  (1075 231)  (1075 231)  LC_3 Logic Functioning bit
 (45 7)  (1081 231)  (1081 231)  LC_3 Logic Functioning bit
 (48 7)  (1084 231)  (1084 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (1089 231)  (1089 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (1050 232)  (1050 232)  routing T_20_14.sp4_h_r_40 <X> T_20_14.lc_trk_g2_0
 (25 8)  (1061 232)  (1061 232)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (14 9)  (1050 233)  (1050 233)  routing T_20_14.sp4_h_r_40 <X> T_20_14.lc_trk_g2_0
 (15 9)  (1051 233)  (1051 233)  routing T_20_14.sp4_h_r_40 <X> T_20_14.lc_trk_g2_0
 (16 9)  (1052 233)  (1052 233)  routing T_20_14.sp4_h_r_40 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1059 233)  (1059 233)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (25 9)  (1061 233)  (1061 233)  routing T_20_14.sp4_h_r_42 <X> T_20_14.lc_trk_g2_2
 (5 10)  (1041 234)  (1041 234)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_h_l_43
 (11 10)  (1047 234)  (1047 234)  routing T_20_14.sp4_v_b_5 <X> T_20_14.sp4_v_t_45
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 234)  (1059 234)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g2_7
 (24 10)  (1060 234)  (1060 234)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g2_7
 (4 11)  (1040 235)  (1040 235)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_h_l_43
 (6 11)  (1042 235)  (1042 235)  routing T_20_14.sp4_v_t_37 <X> T_20_14.sp4_h_l_43
 (12 11)  (1048 235)  (1048 235)  routing T_20_14.sp4_v_b_5 <X> T_20_14.sp4_v_t_45
 (21 11)  (1057 235)  (1057 235)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g2_7
 (17 12)  (1053 236)  (1053 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (11 13)  (1047 237)  (1047 237)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_h_r_11
 (21 13)  (1057 237)  (1057 237)  routing T_20_14.sp4_r_v_b_43 <X> T_20_14.lc_trk_g3_3
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 238)  (1050 238)  routing T_20_14.sp4_v_b_36 <X> T_20_14.lc_trk_g3_4
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1059 238)  (1059 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (24 14)  (1060 238)  (1060 238)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7
 (0 15)  (1036 239)  (1036 239)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (1044 239)  (1044 239)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_v_t_47
 (10 15)  (1046 239)  (1046 239)  routing T_20_14.sp4_v_b_7 <X> T_20_14.sp4_v_t_47
 (14 15)  (1050 239)  (1050 239)  routing T_20_14.sp4_v_b_36 <X> T_20_14.lc_trk_g3_4
 (16 15)  (1052 239)  (1052 239)  routing T_20_14.sp4_v_b_36 <X> T_20_14.lc_trk_g3_4
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (1057 239)  (1057 239)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g3_7


LogicTile_21_14

 (21 0)  (1111 224)  (1111 224)  routing T_21_14.sp12_h_r_3 <X> T_21_14.lc_trk_g0_3
 (22 0)  (1112 224)  (1112 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1114 224)  (1114 224)  routing T_21_14.sp12_h_r_3 <X> T_21_14.lc_trk_g0_3
 (27 0)  (1117 224)  (1117 224)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 224)  (1118 224)  routing T_21_14.lc_trk_g3_0 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 224)  (1134 224)  LC_0 Logic Functioning bit
 (21 1)  (1111 225)  (1111 225)  routing T_21_14.sp12_h_r_3 <X> T_21_14.lc_trk_g0_3
 (32 1)  (1122 225)  (1122 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1124 225)  (1124 225)  routing T_21_14.lc_trk_g1_1 <X> T_21_14.input_2_0
 (4 2)  (1094 226)  (1094 226)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_v_t_37
 (6 2)  (1096 226)  (1096 226)  routing T_21_14.sp4_v_b_4 <X> T_21_14.sp4_v_t_37
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1113 226)  (1113 226)  routing T_21_14.sp4_v_b_23 <X> T_21_14.lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.sp4_v_b_23 <X> T_21_14.lc_trk_g0_7
 (28 2)  (1118 226)  (1118 226)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (35 2)  (1125 226)  (1125 226)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.input_2_1
 (44 2)  (1134 226)  (1134 226)  LC_1 Logic Functioning bit
 (9 3)  (1099 227)  (1099 227)  routing T_21_14.sp4_v_b_1 <X> T_21_14.sp4_v_t_36
 (30 3)  (1120 227)  (1120 227)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 227)  (1122 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1125 227)  (1125 227)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.input_2_1
 (8 4)  (1098 228)  (1098 228)  routing T_21_14.sp4_v_b_10 <X> T_21_14.sp4_h_r_4
 (9 4)  (1099 228)  (1099 228)  routing T_21_14.sp4_v_b_10 <X> T_21_14.sp4_h_r_4
 (10 4)  (1100 228)  (1100 228)  routing T_21_14.sp4_v_b_10 <X> T_21_14.sp4_h_r_4
 (16 4)  (1106 228)  (1106 228)  routing T_21_14.sp4_v_b_1 <X> T_21_14.lc_trk_g1_1
 (17 4)  (1107 228)  (1107 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (1108 228)  (1108 228)  routing T_21_14.sp4_v_b_1 <X> T_21_14.lc_trk_g1_1
 (27 4)  (1117 228)  (1117 228)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 228)  (1118 228)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 228)  (1120 228)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (44 4)  (1134 228)  (1134 228)  LC_2 Logic Functioning bit
 (32 5)  (1122 229)  (1122 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1123 229)  (1123 229)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.input_2_2
 (34 5)  (1124 229)  (1124 229)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.input_2_2
 (6 6)  (1096 230)  (1096 230)  routing T_21_14.sp4_v_b_0 <X> T_21_14.sp4_v_t_38
 (21 6)  (1111 230)  (1111 230)  routing T_21_14.sp4_h_l_2 <X> T_21_14.lc_trk_g1_7
 (22 6)  (1112 230)  (1112 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 230)  (1113 230)  routing T_21_14.sp4_h_l_2 <X> T_21_14.lc_trk_g1_7
 (24 6)  (1114 230)  (1114 230)  routing T_21_14.sp4_h_l_2 <X> T_21_14.lc_trk_g1_7
 (28 6)  (1118 230)  (1118 230)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 230)  (1119 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 230)  (1120 230)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (35 6)  (1125 230)  (1125 230)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.input_2_3
 (44 6)  (1134 230)  (1134 230)  LC_3 Logic Functioning bit
 (5 7)  (1095 231)  (1095 231)  routing T_21_14.sp4_v_b_0 <X> T_21_14.sp4_v_t_38
 (10 7)  (1100 231)  (1100 231)  routing T_21_14.sp4_h_l_46 <X> T_21_14.sp4_v_t_41
 (11 7)  (1101 231)  (1101 231)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_h_l_40
 (22 7)  (1112 231)  (1112 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 231)  (1113 231)  routing T_21_14.sp4_v_b_22 <X> T_21_14.lc_trk_g1_6
 (24 7)  (1114 231)  (1114 231)  routing T_21_14.sp4_v_b_22 <X> T_21_14.lc_trk_g1_6
 (30 7)  (1120 231)  (1120 231)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 231)  (1122 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1124 231)  (1124 231)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.input_2_3
 (35 7)  (1125 231)  (1125 231)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.input_2_3
 (12 8)  (1102 232)  (1102 232)  routing T_21_14.sp4_v_b_2 <X> T_21_14.sp4_h_r_8
 (14 8)  (1104 232)  (1104 232)  routing T_21_14.sp4_v_t_21 <X> T_21_14.lc_trk_g2_0
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (44 8)  (1134 232)  (1134 232)  LC_4 Logic Functioning bit
 (10 9)  (1100 233)  (1100 233)  routing T_21_14.sp4_h_r_2 <X> T_21_14.sp4_v_b_7
 (11 9)  (1101 233)  (1101 233)  routing T_21_14.sp4_v_b_2 <X> T_21_14.sp4_h_r_8
 (13 9)  (1103 233)  (1103 233)  routing T_21_14.sp4_v_b_2 <X> T_21_14.sp4_h_r_8
 (14 9)  (1104 233)  (1104 233)  routing T_21_14.sp4_v_t_21 <X> T_21_14.lc_trk_g2_0
 (16 9)  (1106 233)  (1106 233)  routing T_21_14.sp4_v_t_21 <X> T_21_14.lc_trk_g2_0
 (17 9)  (1107 233)  (1107 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1112 233)  (1112 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 233)  (1113 233)  routing T_21_14.sp4_v_b_42 <X> T_21_14.lc_trk_g2_2
 (24 9)  (1114 233)  (1114 233)  routing T_21_14.sp4_v_b_42 <X> T_21_14.lc_trk_g2_2
 (30 9)  (1120 233)  (1120 233)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 233)  (1122 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1123 233)  (1123 233)  routing T_21_14.lc_trk_g2_0 <X> T_21_14.input_2_4
 (4 10)  (1094 234)  (1094 234)  routing T_21_14.sp4_v_b_10 <X> T_21_14.sp4_v_t_43
 (6 10)  (1096 234)  (1096 234)  routing T_21_14.sp4_v_b_10 <X> T_21_14.sp4_v_t_43
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1115 234)  (1115 234)  routing T_21_14.sp4_v_b_30 <X> T_21_14.lc_trk_g2_6
 (27 10)  (1117 234)  (1117 234)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 234)  (1118 234)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (44 10)  (1134 234)  (1134 234)  LC_5 Logic Functioning bit
 (14 11)  (1104 235)  (1104 235)  routing T_21_14.sp4_r_v_b_36 <X> T_21_14.lc_trk_g2_4
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1108 235)  (1108 235)  routing T_21_14.sp4_r_v_b_37 <X> T_21_14.lc_trk_g2_5
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 235)  (1113 235)  routing T_21_14.sp4_v_b_30 <X> T_21_14.lc_trk_g2_6
 (30 11)  (1120 235)  (1120 235)  routing T_21_14.lc_trk_g3_3 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 235)  (1122 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1123 235)  (1123 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.input_2_5
 (34 11)  (1124 235)  (1124 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.input_2_5
 (35 11)  (1125 235)  (1125 235)  routing T_21_14.lc_trk_g3_2 <X> T_21_14.input_2_5
 (14 12)  (1104 236)  (1104 236)  routing T_21_14.sp4_v_b_24 <X> T_21_14.lc_trk_g3_0
 (15 12)  (1105 236)  (1105 236)  routing T_21_14.sp4_h_r_25 <X> T_21_14.lc_trk_g3_1
 (16 12)  (1106 236)  (1106 236)  routing T_21_14.sp4_h_r_25 <X> T_21_14.lc_trk_g3_1
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1112 236)  (1112 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 236)  (1113 236)  routing T_21_14.sp4_h_r_27 <X> T_21_14.lc_trk_g3_3
 (24 12)  (1114 236)  (1114 236)  routing T_21_14.sp4_h_r_27 <X> T_21_14.lc_trk_g3_3
 (25 12)  (1115 236)  (1115 236)  routing T_21_14.sp4_v_t_23 <X> T_21_14.lc_trk_g3_2
 (28 12)  (1118 236)  (1118 236)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 236)  (1120 236)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_6/in_1
 (35 12)  (1125 236)  (1125 236)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.input_2_6
 (44 12)  (1134 236)  (1134 236)  LC_6 Logic Functioning bit
 (16 13)  (1106 237)  (1106 237)  routing T_21_14.sp4_v_b_24 <X> T_21_14.lc_trk_g3_0
 (17 13)  (1107 237)  (1107 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (1108 237)  (1108 237)  routing T_21_14.sp4_h_r_25 <X> T_21_14.lc_trk_g3_1
 (21 13)  (1111 237)  (1111 237)  routing T_21_14.sp4_h_r_27 <X> T_21_14.lc_trk_g3_3
 (22 13)  (1112 237)  (1112 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1113 237)  (1113 237)  routing T_21_14.sp4_v_t_23 <X> T_21_14.lc_trk_g3_2
 (25 13)  (1115 237)  (1115 237)  routing T_21_14.sp4_v_t_23 <X> T_21_14.lc_trk_g3_2
 (32 13)  (1122 237)  (1122 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1123 237)  (1123 237)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.input_2_6
 (6 14)  (1096 238)  (1096 238)  routing T_21_14.sp4_v_b_6 <X> T_21_14.sp4_v_t_44
 (10 14)  (1100 238)  (1100 238)  routing T_21_14.sp4_v_b_5 <X> T_21_14.sp4_h_l_47
 (12 14)  (1102 238)  (1102 238)  routing T_21_14.sp4_h_r_8 <X> T_21_14.sp4_h_l_46
 (13 14)  (1103 238)  (1103 238)  routing T_21_14.sp4_v_b_11 <X> T_21_14.sp4_v_t_46
 (25 14)  (1115 238)  (1115 238)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (27 14)  (1117 238)  (1117 238)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 238)  (1119 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 238)  (1120 238)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (35 14)  (1125 238)  (1125 238)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_7
 (44 14)  (1134 238)  (1134 238)  LC_7 Logic Functioning bit
 (5 15)  (1095 239)  (1095 239)  routing T_21_14.sp4_v_b_6 <X> T_21_14.sp4_v_t_44
 (13 15)  (1103 239)  (1103 239)  routing T_21_14.sp4_h_r_8 <X> T_21_14.sp4_h_l_46
 (15 15)  (1105 239)  (1105 239)  routing T_21_14.sp4_v_t_33 <X> T_21_14.lc_trk_g3_4
 (16 15)  (1106 239)  (1106 239)  routing T_21_14.sp4_v_t_33 <X> T_21_14.lc_trk_g3_4
 (17 15)  (1107 239)  (1107 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 239)  (1113 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (25 15)  (1115 239)  (1115 239)  routing T_21_14.sp4_v_b_38 <X> T_21_14.lc_trk_g3_6
 (30 15)  (1120 239)  (1120 239)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 239)  (1122 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1123 239)  (1123 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_7
 (34 15)  (1124 239)  (1124 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_7
 (35 15)  (1125 239)  (1125 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.input_2_7


LogicTile_22_14

 (14 0)  (1158 224)  (1158 224)  routing T_22_14.wire_logic_cluster/lc_0/out <X> T_22_14.lc_trk_g0_0
 (15 0)  (1159 224)  (1159 224)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g0_1
 (16 0)  (1160 224)  (1160 224)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g0_1
 (17 0)  (1161 224)  (1161 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1162 224)  (1162 224)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g0_1
 (22 0)  (1166 224)  (1166 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (1169 224)  (1169 224)  routing T_22_14.wire_logic_cluster/lc_2/out <X> T_22_14.lc_trk_g0_2
 (26 0)  (1170 224)  (1170 224)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 224)  (1171 224)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g3_0 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (1181 224)  (1181 224)  LC_0 Logic Functioning bit
 (39 0)  (1183 224)  (1183 224)  LC_0 Logic Functioning bit
 (40 0)  (1184 224)  (1184 224)  LC_0 Logic Functioning bit
 (42 0)  (1186 224)  (1186 224)  LC_0 Logic Functioning bit
 (44 0)  (1188 224)  (1188 224)  LC_0 Logic Functioning bit
 (48 0)  (1192 224)  (1192 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (17 1)  (1161 225)  (1161 225)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1162 225)  (1162 225)  routing T_22_14.sp4_h_l_4 <X> T_22_14.lc_trk_g0_1
 (21 1)  (1165 225)  (1165 225)  routing T_22_14.sp4_r_v_b_32 <X> T_22_14.lc_trk_g0_3
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1170 225)  (1170 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 225)  (1171 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 225)  (1172 225)  routing T_22_14.lc_trk_g3_7 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (41 1)  (1185 225)  (1185 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (52 1)  (1196 225)  (1196 225)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (15 2)  (1159 226)  (1159 226)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (16 2)  (1160 226)  (1160 226)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (17 2)  (1161 226)  (1161 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 226)  (1162 226)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (21 2)  (1165 226)  (1165 226)  routing T_22_14.wire_logic_cluster/lc_7/out <X> T_22_14.lc_trk_g0_7
 (22 2)  (1166 226)  (1166 226)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (1169 226)  (1169 226)  routing T_22_14.wire_logic_cluster/lc_6/out <X> T_22_14.lc_trk_g0_6
 (27 2)  (1171 226)  (1171 226)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 226)  (1173 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 226)  (1175 226)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 226)  (1177 226)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (1184 226)  (1184 226)  LC_1 Logic Functioning bit
 (41 2)  (1185 226)  (1185 226)  LC_1 Logic Functioning bit
 (42 2)  (1186 226)  (1186 226)  LC_1 Logic Functioning bit
 (43 2)  (1187 226)  (1187 226)  LC_1 Logic Functioning bit
 (44 2)  (1188 226)  (1188 226)  LC_1 Logic Functioning bit
 (48 2)  (1192 226)  (1192 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (18 3)  (1162 227)  (1162 227)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (22 3)  (1166 227)  (1166 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (1174 227)  (1174 227)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1175 227)  (1175 227)  routing T_22_14.lc_trk_g2_6 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 227)  (1176 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1177 227)  (1177 227)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.input_2_1
 (40 3)  (1184 227)  (1184 227)  LC_1 Logic Functioning bit
 (41 3)  (1185 227)  (1185 227)  LC_1 Logic Functioning bit
 (42 3)  (1186 227)  (1186 227)  LC_1 Logic Functioning bit
 (43 3)  (1187 227)  (1187 227)  LC_1 Logic Functioning bit
 (51 3)  (1195 227)  (1195 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 228)  (1167 228)  routing T_22_14.sp4_v_b_19 <X> T_22_14.lc_trk_g1_3
 (24 4)  (1168 228)  (1168 228)  routing T_22_14.sp4_v_b_19 <X> T_22_14.lc_trk_g1_3
 (29 4)  (1173 228)  (1173 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 228)  (1174 228)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 228)  (1176 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 228)  (1184 228)  LC_2 Logic Functioning bit
 (41 4)  (1185 228)  (1185 228)  LC_2 Logic Functioning bit
 (42 4)  (1186 228)  (1186 228)  LC_2 Logic Functioning bit
 (43 4)  (1187 228)  (1187 228)  LC_2 Logic Functioning bit
 (44 4)  (1188 228)  (1188 228)  LC_2 Logic Functioning bit
 (48 4)  (1192 228)  (1192 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1167 229)  (1167 229)  routing T_22_14.sp4_v_b_18 <X> T_22_14.lc_trk_g1_2
 (24 5)  (1168 229)  (1168 229)  routing T_22_14.sp4_v_b_18 <X> T_22_14.lc_trk_g1_2
 (31 5)  (1175 229)  (1175 229)  routing T_22_14.lc_trk_g0_3 <X> T_22_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 229)  (1176 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1179 229)  (1179 229)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.input_2_2
 (40 5)  (1184 229)  (1184 229)  LC_2 Logic Functioning bit
 (41 5)  (1185 229)  (1185 229)  LC_2 Logic Functioning bit
 (42 5)  (1186 229)  (1186 229)  LC_2 Logic Functioning bit
 (43 5)  (1187 229)  (1187 229)  LC_2 Logic Functioning bit
 (52 5)  (1196 229)  (1196 229)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (12 6)  (1156 230)  (1156 230)  routing T_22_14.sp4_v_t_40 <X> T_22_14.sp4_h_l_40
 (17 6)  (1161 230)  (1161 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 230)  (1162 230)  routing T_22_14.wire_logic_cluster/lc_5/out <X> T_22_14.lc_trk_g1_5
 (26 6)  (1170 230)  (1170 230)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1171 230)  (1171 230)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 230)  (1172 230)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 230)  (1174 230)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (37 6)  (1181 230)  (1181 230)  LC_3 Logic Functioning bit
 (39 6)  (1183 230)  (1183 230)  LC_3 Logic Functioning bit
 (40 6)  (1184 230)  (1184 230)  LC_3 Logic Functioning bit
 (42 6)  (1186 230)  (1186 230)  LC_3 Logic Functioning bit
 (44 6)  (1188 230)  (1188 230)  LC_3 Logic Functioning bit
 (48 6)  (1192 230)  (1192 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (11 7)  (1155 231)  (1155 231)  routing T_22_14.sp4_v_t_40 <X> T_22_14.sp4_h_l_40
 (22 7)  (1166 231)  (1166 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1169 231)  (1169 231)  routing T_22_14.sp4_r_v_b_30 <X> T_22_14.lc_trk_g1_6
 (26 7)  (1170 231)  (1170 231)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 231)  (1171 231)  routing T_22_14.lc_trk_g1_6 <X> T_22_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 231)  (1176 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 231)  (1177 231)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.input_2_3
 (35 7)  (1179 231)  (1179 231)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.input_2_3
 (36 7)  (1180 231)  (1180 231)  LC_3 Logic Functioning bit
 (38 7)  (1182 231)  (1182 231)  LC_3 Logic Functioning bit
 (41 7)  (1185 231)  (1185 231)  LC_3 Logic Functioning bit
 (43 7)  (1187 231)  (1187 231)  LC_3 Logic Functioning bit
 (52 7)  (1196 231)  (1196 231)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (14 8)  (1158 232)  (1158 232)  routing T_22_14.sp4_h_r_40 <X> T_22_14.lc_trk_g2_0
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 232)  (1162 232)  routing T_22_14.wire_logic_cluster/lc_1/out <X> T_22_14.lc_trk_g2_1
 (21 8)  (1165 232)  (1165 232)  routing T_22_14.wire_logic_cluster/lc_3/out <X> T_22_14.lc_trk_g2_3
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (27 8)  (1171 232)  (1171 232)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 232)  (1175 232)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 232)  (1176 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 232)  (1177 232)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 232)  (1179 232)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.input_2_4
 (40 8)  (1184 232)  (1184 232)  LC_4 Logic Functioning bit
 (41 8)  (1185 232)  (1185 232)  LC_4 Logic Functioning bit
 (42 8)  (1186 232)  (1186 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (44 8)  (1188 232)  (1188 232)  LC_4 Logic Functioning bit
 (14 9)  (1158 233)  (1158 233)  routing T_22_14.sp4_h_r_40 <X> T_22_14.lc_trk_g2_0
 (15 9)  (1159 233)  (1159 233)  routing T_22_14.sp4_h_r_40 <X> T_22_14.lc_trk_g2_0
 (16 9)  (1160 233)  (1160 233)  routing T_22_14.sp4_h_r_40 <X> T_22_14.lc_trk_g2_0
 (17 9)  (1161 233)  (1161 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (1166 233)  (1166 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1169 233)  (1169 233)  routing T_22_14.sp4_r_v_b_34 <X> T_22_14.lc_trk_g2_2
 (30 9)  (1174 233)  (1174 233)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 233)  (1175 233)  routing T_22_14.lc_trk_g2_7 <X> T_22_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 233)  (1176 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1177 233)  (1177 233)  routing T_22_14.lc_trk_g2_4 <X> T_22_14.input_2_4
 (40 9)  (1184 233)  (1184 233)  LC_4 Logic Functioning bit
 (41 9)  (1185 233)  (1185 233)  LC_4 Logic Functioning bit
 (42 9)  (1186 233)  (1186 233)  LC_4 Logic Functioning bit
 (43 9)  (1187 233)  (1187 233)  LC_4 Logic Functioning bit
 (48 9)  (1192 233)  (1192 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (1150 234)  (1150 234)  routing T_22_14.sp4_v_b_3 <X> T_22_14.sp4_v_t_43
 (12 10)  (1156 234)  (1156 234)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_h_l_45
 (14 10)  (1158 234)  (1158 234)  routing T_22_14.wire_logic_cluster/lc_4/out <X> T_22_14.lc_trk_g2_4
 (21 10)  (1165 234)  (1165 234)  routing T_22_14.rgt_op_7 <X> T_22_14.lc_trk_g2_7
 (22 10)  (1166 234)  (1166 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 234)  (1168 234)  routing T_22_14.rgt_op_7 <X> T_22_14.lc_trk_g2_7
 (25 10)  (1169 234)  (1169 234)  routing T_22_14.bnl_op_6 <X> T_22_14.lc_trk_g2_6
 (27 10)  (1171 234)  (1171 234)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 234)  (1174 234)  routing T_22_14.lc_trk_g1_5 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 234)  (1177 234)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 234)  (1179 234)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.input_2_5
 (40 10)  (1184 234)  (1184 234)  LC_5 Logic Functioning bit
 (41 10)  (1185 234)  (1185 234)  LC_5 Logic Functioning bit
 (42 10)  (1186 234)  (1186 234)  LC_5 Logic Functioning bit
 (43 10)  (1187 234)  (1187 234)  LC_5 Logic Functioning bit
 (44 10)  (1188 234)  (1188 234)  LC_5 Logic Functioning bit
 (5 11)  (1149 235)  (1149 235)  routing T_22_14.sp4_v_b_3 <X> T_22_14.sp4_v_t_43
 (11 11)  (1155 235)  (1155 235)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_h_l_45
 (17 11)  (1161 235)  (1161 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1166 235)  (1166 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1169 235)  (1169 235)  routing T_22_14.bnl_op_6 <X> T_22_14.lc_trk_g2_6
 (31 11)  (1175 235)  (1175 235)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 235)  (1176 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1177 235)  (1177 235)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.input_2_5
 (34 11)  (1178 235)  (1178 235)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.input_2_5
 (35 11)  (1179 235)  (1179 235)  routing T_22_14.lc_trk_g3_6 <X> T_22_14.input_2_5
 (40 11)  (1184 235)  (1184 235)  LC_5 Logic Functioning bit
 (41 11)  (1185 235)  (1185 235)  LC_5 Logic Functioning bit
 (42 11)  (1186 235)  (1186 235)  LC_5 Logic Functioning bit
 (43 11)  (1187 235)  (1187 235)  LC_5 Logic Functioning bit
 (48 11)  (1192 235)  (1192 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (1196 235)  (1196 235)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (1155 236)  (1155 236)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_v_b_11
 (13 12)  (1157 236)  (1157 236)  routing T_22_14.sp4_v_t_38 <X> T_22_14.sp4_v_b_11
 (21 12)  (1165 236)  (1165 236)  routing T_22_14.bnl_op_3 <X> T_22_14.lc_trk_g3_3
 (22 12)  (1166 236)  (1166 236)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (1169 236)  (1169 236)  routing T_22_14.bnl_op_2 <X> T_22_14.lc_trk_g3_2
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 236)  (1177 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 236)  (1178 236)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 236)  (1179 236)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.input_2_6
 (40 12)  (1184 236)  (1184 236)  LC_6 Logic Functioning bit
 (41 12)  (1185 236)  (1185 236)  LC_6 Logic Functioning bit
 (42 12)  (1186 236)  (1186 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (44 12)  (1188 236)  (1188 236)  LC_6 Logic Functioning bit
 (17 13)  (1161 237)  (1161 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1165 237)  (1165 237)  routing T_22_14.bnl_op_3 <X> T_22_14.lc_trk_g3_3
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 237)  (1169 237)  routing T_22_14.bnl_op_2 <X> T_22_14.lc_trk_g3_2
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 237)  (1176 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1179 237)  (1179 237)  routing T_22_14.lc_trk_g0_6 <X> T_22_14.input_2_6
 (40 13)  (1184 237)  (1184 237)  LC_6 Logic Functioning bit
 (41 13)  (1185 237)  (1185 237)  LC_6 Logic Functioning bit
 (42 13)  (1186 237)  (1186 237)  LC_6 Logic Functioning bit
 (43 13)  (1187 237)  (1187 237)  LC_6 Logic Functioning bit
 (48 13)  (1192 237)  (1192 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (1159 238)  (1159 238)  routing T_22_14.sp4_h_l_16 <X> T_22_14.lc_trk_g3_5
 (16 14)  (1160 238)  (1160 238)  routing T_22_14.sp4_h_l_16 <X> T_22_14.lc_trk_g3_5
 (17 14)  (1161 238)  (1161 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (1165 238)  (1165 238)  routing T_22_14.bnl_op_7 <X> T_22_14.lc_trk_g3_7
 (22 14)  (1166 238)  (1166 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (1169 238)  (1169 238)  routing T_22_14.sp4_h_r_46 <X> T_22_14.lc_trk_g3_6
 (28 14)  (1172 238)  (1172 238)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 238)  (1173 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 238)  (1176 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 238)  (1177 238)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 238)  (1178 238)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 238)  (1179 238)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.input_2_7
 (40 14)  (1184 238)  (1184 238)  LC_7 Logic Functioning bit
 (41 14)  (1185 238)  (1185 238)  LC_7 Logic Functioning bit
 (42 14)  (1186 238)  (1186 238)  LC_7 Logic Functioning bit
 (43 14)  (1187 238)  (1187 238)  LC_7 Logic Functioning bit
 (44 14)  (1188 238)  (1188 238)  LC_7 Logic Functioning bit
 (5 15)  (1149 239)  (1149 239)  routing T_22_14.sp4_h_l_44 <X> T_22_14.sp4_v_t_44
 (18 15)  (1162 239)  (1162 239)  routing T_22_14.sp4_h_l_16 <X> T_22_14.lc_trk_g3_5
 (21 15)  (1165 239)  (1165 239)  routing T_22_14.bnl_op_7 <X> T_22_14.lc_trk_g3_7
 (22 15)  (1166 239)  (1166 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1167 239)  (1167 239)  routing T_22_14.sp4_h_r_46 <X> T_22_14.lc_trk_g3_6
 (24 15)  (1168 239)  (1168 239)  routing T_22_14.sp4_h_r_46 <X> T_22_14.lc_trk_g3_6
 (25 15)  (1169 239)  (1169 239)  routing T_22_14.sp4_h_r_46 <X> T_22_14.lc_trk_g3_6
 (31 15)  (1175 239)  (1175 239)  routing T_22_14.lc_trk_g3_3 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 239)  (1176 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1179 239)  (1179 239)  routing T_22_14.lc_trk_g0_7 <X> T_22_14.input_2_7
 (40 15)  (1184 239)  (1184 239)  LC_7 Logic Functioning bit
 (41 15)  (1185 239)  (1185 239)  LC_7 Logic Functioning bit
 (42 15)  (1186 239)  (1186 239)  LC_7 Logic Functioning bit
 (43 15)  (1187 239)  (1187 239)  LC_7 Logic Functioning bit
 (48 15)  (1192 239)  (1192 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_14

 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_5 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (8 2)  (1206 226)  (1206 226)  routing T_23_14.sp4_v_t_36 <X> T_23_14.sp4_h_l_36
 (9 2)  (1207 226)  (1207 226)  routing T_23_14.sp4_v_t_36 <X> T_23_14.sp4_h_l_36
 (0 3)  (1198 227)  (1198 227)  routing T_23_14.glb_netwk_5 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (0 4)  (1198 228)  (1198 228)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 228)  (1199 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1199 229)  (1199 229)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (6 6)  (1204 230)  (1204 230)  routing T_23_14.sp4_v_b_0 <X> T_23_14.sp4_v_t_38
 (5 7)  (1203 231)  (1203 231)  routing T_23_14.sp4_v_b_0 <X> T_23_14.sp4_v_t_38
 (14 9)  (1212 233)  (1212 233)  routing T_23_14.sp4_h_r_24 <X> T_23_14.lc_trk_g2_0
 (15 9)  (1213 233)  (1213 233)  routing T_23_14.sp4_h_r_24 <X> T_23_14.lc_trk_g2_0
 (16 9)  (1214 233)  (1214 233)  routing T_23_14.sp4_h_r_24 <X> T_23_14.lc_trk_g2_0
 (17 9)  (1215 233)  (1215 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1220 233)  (1220 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1223 233)  (1223 233)  routing T_23_14.sp4_r_v_b_34 <X> T_23_14.lc_trk_g2_2
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (1220 238)  (1220 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1221 238)  (1221 238)  routing T_23_14.sp4_v_b_47 <X> T_23_14.lc_trk_g3_7
 (24 14)  (1222 238)  (1222 238)  routing T_23_14.sp4_v_b_47 <X> T_23_14.lc_trk_g3_7
 (27 14)  (1225 238)  (1225 238)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 238)  (1226 238)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 238)  (1227 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 238)  (1228 238)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 238)  (1231 238)  routing T_23_14.lc_trk_g2_0 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 238)  (1235 238)  LC_7 Logic Functioning bit
 (39 14)  (1237 238)  (1237 238)  LC_7 Logic Functioning bit
 (45 14)  (1243 238)  (1243 238)  LC_7 Logic Functioning bit
 (53 14)  (1251 238)  (1251 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (1198 239)  (1198 239)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (30 15)  (1228 239)  (1228 239)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (1235 239)  (1235 239)  LC_7 Logic Functioning bit
 (39 15)  (1237 239)  (1237 239)  LC_7 Logic Functioning bit
 (45 15)  (1243 239)  (1243 239)  LC_7 Logic Functioning bit


LogicTile_24_14

 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 224)  (1285 224)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 224)  (1288 224)  LC_0 Logic Functioning bit
 (37 0)  (1289 224)  (1289 224)  LC_0 Logic Functioning bit
 (38 0)  (1290 224)  (1290 224)  LC_0 Logic Functioning bit
 (39 0)  (1291 224)  (1291 224)  LC_0 Logic Functioning bit
 (45 0)  (1297 224)  (1297 224)  LC_0 Logic Functioning bit
 (47 0)  (1299 224)  (1299 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (1288 225)  (1288 225)  LC_0 Logic Functioning bit
 (37 1)  (1289 225)  (1289 225)  LC_0 Logic Functioning bit
 (38 1)  (1290 225)  (1290 225)  LC_0 Logic Functioning bit
 (39 1)  (1291 225)  (1291 225)  LC_0 Logic Functioning bit
 (45 1)  (1297 225)  (1297 225)  LC_0 Logic Functioning bit
 (48 1)  (1300 225)  (1300 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1303 225)  (1303 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1253 226)  (1253 226)  routing T_24_14.glb_netwk_5 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 227)  (1252 227)  routing T_24_14.glb_netwk_5 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (0 4)  (1252 228)  (1252 228)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 228)  (1253 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1252 229)  (1252 229)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1253 229)  (1253 229)  routing T_24_14.lc_trk_g3_3 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (8 5)  (1260 229)  (1260 229)  routing T_24_14.sp4_v_t_36 <X> T_24_14.sp4_v_b_4
 (10 5)  (1262 229)  (1262 229)  routing T_24_14.sp4_v_t_36 <X> T_24_14.sp4_v_b_4
 (10 7)  (1262 231)  (1262 231)  routing T_24_14.sp4_h_l_46 <X> T_24_14.sp4_v_t_41
 (3 10)  (1255 234)  (1255 234)  routing T_24_14.sp12_v_t_22 <X> T_24_14.sp12_h_l_22
 (11 10)  (1263 234)  (1263 234)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_v_t_45
 (22 12)  (1274 236)  (1274 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 236)  (1275 236)  routing T_24_14.sp4_v_t_30 <X> T_24_14.lc_trk_g3_3
 (24 12)  (1276 236)  (1276 236)  routing T_24_14.sp4_v_t_30 <X> T_24_14.lc_trk_g3_3
 (17 13)  (1269 237)  (1269 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (1252 238)  (1252 238)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1253 238)  (1253 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (1258 238)  (1258 238)  routing T_24_14.sp4_h_l_41 <X> T_24_14.sp4_v_t_44
 (0 15)  (1252 239)  (1252 239)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/s_r
 (10 15)  (1262 239)  (1262 239)  routing T_24_14.sp4_h_l_40 <X> T_24_14.sp4_v_t_47


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_5 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (5 2)  (1311 226)  (1311 226)  routing T_25_14.sp4_v_b_0 <X> T_25_14.sp4_h_l_37
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 226)  (1318 226)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_h_l_39
 (0 3)  (1306 227)  (1306 227)  routing T_25_14.glb_netwk_5 <X> T_25_14.wire_bram/ram/WCLK
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 227)  (1317 227)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_h_l_39
 (13 3)  (1319 227)  (1319 227)  routing T_25_14.sp4_v_t_45 <X> T_25_14.sp4_h_l_39
 (0 4)  (1306 228)  (1306 228)  routing T_25_14.lc_trk_g2_2 <X> T_25_14.wire_bram/ram/WCLKE
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g2_2 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (12 6)  (1318 230)  (1318 230)  routing T_25_14.sp4_v_b_5 <X> T_25_14.sp4_h_l_40
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (4 8)  (1310 232)  (1310 232)  routing T_25_14.sp4_v_t_43 <X> T_25_14.sp4_v_b_6
 (21 8)  (1327 232)  (1327 232)  routing T_25_14.sp4_v_t_22 <X> T_25_14.lc_trk_g2_3
 (22 8)  (1328 232)  (1328 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1329 232)  (1329 232)  routing T_25_14.sp4_v_t_22 <X> T_25_14.lc_trk_g2_3
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (38 8)  (1344 232)  (1344 232)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (21 9)  (1327 233)  (1327 233)  routing T_25_14.sp4_v_t_22 <X> T_25_14.lc_trk_g2_3
 (22 9)  (1328 233)  (1328 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 233)  (1329 233)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g2_2
 (24 9)  (1330 233)  (1330 233)  routing T_25_14.sp4_v_t_31 <X> T_25_14.lc_trk_g2_2
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g2_3 <X> T_25_14.wire_bram/ram/WDATA_3
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 238)  (1323 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (18 15)  (1324 239)  (1324 239)  routing T_25_14.sp4_r_v_b_45 <X> T_25_14.lc_trk_g3_5


LogicTile_6_13

 (8 12)  (296 220)  (296 220)  routing T_6_13.sp4_v_b_4 <X> T_6_13.sp4_h_r_10
 (9 12)  (297 220)  (297 220)  routing T_6_13.sp4_v_b_4 <X> T_6_13.sp4_h_r_10
 (10 12)  (298 220)  (298 220)  routing T_6_13.sp4_v_b_4 <X> T_6_13.sp4_h_r_10


RAM_Tile_8_13

 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_5 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (15 2)  (411 210)  (411 210)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g0_5
 (16 2)  (412 210)  (412 210)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g0_5
 (17 2)  (413 210)  (413 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (396 211)  (396 211)  routing T_8_13.glb_netwk_5 <X> T_8_13.wire_bram/ram/RCLK
 (18 3)  (414 211)  (414 211)  routing T_8_13.sp4_h_r_5 <X> T_8_13.lc_trk_g0_5
 (29 8)  (425 216)  (425 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_11
 (30 8)  (426 216)  (426 216)  routing T_8_13.lc_trk_g0_5 <X> T_8_13.wire_bram/ram/WDATA_11
 (39 8)  (435 216)  (435 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (19 10)  (415 218)  (415 218)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 222)  (412 222)  routing T_8_13.sp4_v_b_29 <X> T_8_13.lc_trk_g3_5
 (17 14)  (413 222)  (413 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 222)  (414 222)  routing T_8_13.sp4_v_b_29 <X> T_8_13.lc_trk_g3_5
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE


LogicTile_10_13

 (5 0)  (497 208)  (497 208)  routing T_10_13.sp4_v_t_37 <X> T_10_13.sp4_h_r_0
 (27 0)  (519 208)  (519 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 208)  (520 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (37 0)  (529 208)  (529 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (44 0)  (536 208)  (536 208)  LC_0 Logic Functioning bit
 (40 1)  (532 209)  (532 209)  LC_0 Logic Functioning bit
 (41 1)  (533 209)  (533 209)  LC_0 Logic Functioning bit
 (42 1)  (534 209)  (534 209)  LC_0 Logic Functioning bit
 (43 1)  (535 209)  (535 209)  LC_0 Logic Functioning bit
 (47 1)  (539 209)  (539 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (49 1)  (541 209)  (541 209)  Carry_In_Mux bit 

 (12 2)  (504 210)  (504 210)  routing T_10_13.sp4_v_b_2 <X> T_10_13.sp4_h_l_39
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (527 210)  (527 210)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_1
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (42 2)  (534 210)  (534 210)  LC_1 Logic Functioning bit
 (44 2)  (536 210)  (536 210)  LC_1 Logic Functioning bit
 (46 2)  (538 210)  (538 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (32 3)  (524 211)  (524 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (525 211)  (525 211)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_1
 (34 3)  (526 211)  (526 211)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_1
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (40 3)  (532 211)  (532 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (51 3)  (543 211)  (543 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (504 212)  (504 212)  routing T_10_13.sp4_h_l_39 <X> T_10_13.sp4_h_r_5
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (46 4)  (538 212)  (538 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (13 5)  (505 213)  (505 213)  routing T_10_13.sp4_h_l_39 <X> T_10_13.sp4_h_r_5
 (36 5)  (528 213)  (528 213)  LC_2 Logic Functioning bit
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (38 5)  (530 213)  (530 213)  LC_2 Logic Functioning bit
 (39 5)  (531 213)  (531 213)  LC_2 Logic Functioning bit
 (5 8)  (497 216)  (497 216)  routing T_10_13.sp4_v_b_0 <X> T_10_13.sp4_h_r_6
 (8 8)  (500 216)  (500 216)  routing T_10_13.sp4_v_b_1 <X> T_10_13.sp4_h_r_7
 (9 8)  (501 216)  (501 216)  routing T_10_13.sp4_v_b_1 <X> T_10_13.sp4_h_r_7
 (10 8)  (502 216)  (502 216)  routing T_10_13.sp4_v_b_1 <X> T_10_13.sp4_h_r_7
 (4 9)  (496 217)  (496 217)  routing T_10_13.sp4_v_b_0 <X> T_10_13.sp4_h_r_6
 (6 9)  (498 217)  (498 217)  routing T_10_13.sp4_v_b_0 <X> T_10_13.sp4_h_r_6
 (5 12)  (497 220)  (497 220)  routing T_10_13.sp4_v_b_9 <X> T_10_13.sp4_h_r_9
 (8 12)  (500 220)  (500 220)  routing T_10_13.sp4_h_l_47 <X> T_10_13.sp4_h_r_10
 (6 13)  (498 221)  (498 221)  routing T_10_13.sp4_v_b_9 <X> T_10_13.sp4_h_r_9
 (14 13)  (506 221)  (506 221)  routing T_10_13.sp4_r_v_b_40 <X> T_10_13.lc_trk_g3_0
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 15)  (506 223)  (506 223)  routing T_10_13.sp4_r_v_b_44 <X> T_10_13.lc_trk_g3_4
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_11_13

 (8 0)  (554 208)  (554 208)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_h_r_1
 (9 0)  (555 208)  (555 208)  routing T_11_13.sp4_v_b_1 <X> T_11_13.sp4_h_r_1
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (44 0)  (590 208)  (590 208)  LC_0 Logic Functioning bit
 (47 0)  (593 208)  (593 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g2_3 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (43 1)  (589 209)  (589 209)  LC_0 Logic Functioning bit
 (49 1)  (595 209)  (595 209)  Carry_In_Mux bit 

 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (44 2)  (590 210)  (590 210)  LC_1 Logic Functioning bit
 (40 3)  (586 211)  (586 211)  LC_1 Logic Functioning bit
 (41 3)  (587 211)  (587 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (46 3)  (592 211)  (592 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (28 4)  (574 212)  (574 212)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g2_5 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (44 4)  (590 212)  (590 212)  LC_2 Logic Functioning bit
 (47 4)  (593 212)  (593 212)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (47 6)  (593 214)  (593 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (582 215)  (582 215)  LC_3 Logic Functioning bit
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (38 7)  (584 215)  (584 215)  LC_3 Logic Functioning bit
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (12 8)  (558 216)  (558 216)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_h_r_8
 (21 8)  (567 216)  (567 216)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g2_3
 (22 8)  (568 216)  (568 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 216)  (569 216)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g2_3
 (11 9)  (557 217)  (557 217)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_h_r_8
 (13 9)  (559 217)  (559 217)  routing T_11_13.sp4_v_b_2 <X> T_11_13.sp4_h_r_8
 (15 9)  (561 217)  (561 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (16 9)  (562 217)  (562 217)  routing T_11_13.sp4_v_t_29 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (16 10)  (562 218)  (562 218)  routing T_11_13.sp12_v_b_21 <X> T_11_13.lc_trk_g2_5
 (17 10)  (563 218)  (563 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (564 219)  (564 219)  routing T_11_13.sp12_v_b_21 <X> T_11_13.lc_trk_g2_5
 (5 12)  (551 220)  (551 220)  routing T_11_13.sp4_v_b_3 <X> T_11_13.sp4_h_r_9
 (8 12)  (554 220)  (554 220)  routing T_11_13.sp4_v_b_4 <X> T_11_13.sp4_h_r_10
 (9 12)  (555 220)  (555 220)  routing T_11_13.sp4_v_b_4 <X> T_11_13.sp4_h_r_10
 (10 12)  (556 220)  (556 220)  routing T_11_13.sp4_v_b_4 <X> T_11_13.sp4_h_r_10
 (4 13)  (550 221)  (550 221)  routing T_11_13.sp4_v_b_3 <X> T_11_13.sp4_h_r_9
 (6 13)  (552 221)  (552 221)  routing T_11_13.sp4_v_b_3 <X> T_11_13.sp4_h_r_9
 (9 15)  (555 223)  (555 223)  routing T_11_13.sp4_v_b_10 <X> T_11_13.sp4_v_t_47


LogicTile_12_13

 (8 0)  (608 208)  (608 208)  routing T_12_13.sp4_v_b_7 <X> T_12_13.sp4_h_r_1
 (9 0)  (609 208)  (609 208)  routing T_12_13.sp4_v_b_7 <X> T_12_13.sp4_h_r_1
 (10 0)  (610 208)  (610 208)  routing T_12_13.sp4_v_b_7 <X> T_12_13.sp4_h_r_1
 (21 0)  (621 208)  (621 208)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 208)  (623 208)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.sp4_h_r_11 <X> T_12_13.lc_trk_g0_3
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 208)  (635 208)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.input_2_0
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (38 0)  (638 208)  (638 208)  LC_0 Logic Functioning bit
 (40 0)  (640 208)  (640 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (46 0)  (646 208)  (646 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (614 209)  (614 209)  routing T_12_13.sp4_r_v_b_35 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_v_b_18 <X> T_12_13.lc_trk_g0_2
 (28 1)  (628 209)  (628 209)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (633 209)  (633 209)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (38 1)  (638 209)  (638 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_5 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (615 210)  (615 210)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g0_5
 (16 2)  (616 210)  (616 210)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 210)  (618 210)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g0_5
 (21 2)  (621 210)  (621 210)  routing T_12_13.sp4_h_l_10 <X> T_12_13.lc_trk_g0_7
 (22 2)  (622 210)  (622 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 210)  (623 210)  routing T_12_13.sp4_h_l_10 <X> T_12_13.lc_trk_g0_7
 (24 2)  (624 210)  (624 210)  routing T_12_13.sp4_h_l_10 <X> T_12_13.lc_trk_g0_7
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 210)  (635 210)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_1
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (46 2)  (646 210)  (646 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (600 211)  (600 211)  routing T_12_13.glb_netwk_5 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (18 3)  (618 211)  (618 211)  routing T_12_13.sp4_h_r_21 <X> T_12_13.lc_trk_g0_5
 (21 3)  (621 211)  (621 211)  routing T_12_13.sp4_h_l_10 <X> T_12_13.lc_trk_g0_7
 (26 3)  (626 211)  (626 211)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 211)  (627 211)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 211)  (628 211)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 211)  (633 211)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (43 3)  (643 211)  (643 211)  LC_1 Logic Functioning bit
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 213)  (625 213)  routing T_12_13.sp4_r_v_b_26 <X> T_12_13.lc_trk_g1_2
 (12 6)  (612 214)  (612 214)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_h_l_40
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 214)  (627 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 214)  (628 214)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 214)  (633 214)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (13 7)  (613 215)  (613 215)  routing T_12_13.sp4_h_r_2 <X> T_12_13.sp4_h_l_40
 (14 7)  (614 215)  (614 215)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (634 215)  (634 215)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_3
 (35 7)  (635 215)  (635 215)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (48 7)  (648 215)  (648 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (5 8)  (605 216)  (605 216)  routing T_12_13.sp4_v_b_6 <X> T_12_13.sp4_h_r_6
 (15 8)  (615 216)  (615 216)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g2_1
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_h_r_33 <X> T_12_13.lc_trk_g2_1
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g2_3
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (6 9)  (606 217)  (606 217)  routing T_12_13.sp4_v_b_6 <X> T_12_13.sp4_h_r_6
 (14 9)  (614 217)  (614 217)  routing T_12_13.tnl_op_0 <X> T_12_13.lc_trk_g2_0
 (15 9)  (615 217)  (615 217)  routing T_12_13.tnl_op_0 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (21 9)  (621 217)  (621 217)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g2_3
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (46 9)  (646 217)  (646 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (614 218)  (614 218)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g2_4
 (15 10)  (615 218)  (615 218)  routing T_12_13.sp4_h_l_16 <X> T_12_13.lc_trk_g2_5
 (16 10)  (616 218)  (616 218)  routing T_12_13.sp4_h_l_16 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 218)  (623 218)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 218)  (633 218)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (41 10)  (641 218)  (641 218)  LC_5 Logic Functioning bit
 (42 10)  (642 218)  (642 218)  LC_5 Logic Functioning bit
 (43 10)  (643 218)  (643 218)  LC_5 Logic Functioning bit
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (51 10)  (651 218)  (651 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (614 219)  (614 219)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g2_4
 (15 11)  (615 219)  (615 219)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g2_4
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp4_h_r_44 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (618 219)  (618 219)  routing T_12_13.sp4_h_l_16 <X> T_12_13.lc_trk_g2_5
 (21 11)  (621 219)  (621 219)  routing T_12_13.sp4_h_r_31 <X> T_12_13.lc_trk_g2_7
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 219)  (630 219)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (42 11)  (642 219)  (642 219)  LC_5 Logic Functioning bit
 (5 12)  (605 220)  (605 220)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_h_r_9
 (12 12)  (612 220)  (612 220)  routing T_12_13.sp4_h_l_45 <X> T_12_13.sp4_h_r_11
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g3_3
 (25 12)  (625 220)  (625 220)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 220)  (631 220)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 220)  (636 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (46 12)  (646 220)  (646 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (6 13)  (606 221)  (606 221)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_h_r_9
 (13 13)  (613 221)  (613 221)  routing T_12_13.sp4_h_l_45 <X> T_12_13.sp4_h_r_11
 (15 13)  (615 221)  (615 221)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g3_0
 (16 13)  (616 221)  (616 221)  routing T_12_13.sp4_v_t_29 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (621 221)  (621 221)  routing T_12_13.tnl_op_3 <X> T_12_13.lc_trk_g3_3
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (623 221)  (623 221)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (25 13)  (625 221)  (625 221)  routing T_12_13.sp4_h_r_42 <X> T_12_13.lc_trk_g3_2
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g0_7 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 221)  (633 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_6
 (34 13)  (634 221)  (634 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_6
 (35 13)  (635 221)  (635 221)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_6
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (4 14)  (604 222)  (604 222)  routing T_12_13.sp4_v_b_9 <X> T_12_13.sp4_v_t_44
 (16 14)  (616 222)  (616 222)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 222)  (618 222)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g3_5
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 222)  (627 222)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (40 14)  (640 222)  (640 222)  LC_7 Logic Functioning bit
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (53 14)  (653 222)  (653 222)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (18 15)  (618 223)  (618 223)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g3_5
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 223)  (623 223)  routing T_12_13.sp4_h_r_30 <X> T_12_13.lc_trk_g3_6
 (24 15)  (624 223)  (624 223)  routing T_12_13.sp4_h_r_30 <X> T_12_13.lc_trk_g3_6
 (25 15)  (625 223)  (625 223)  routing T_12_13.sp4_h_r_30 <X> T_12_13.lc_trk_g3_6
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (632 223)  (632 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (633 223)  (633 223)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_7
 (35 15)  (635 223)  (635 223)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_7
 (36 15)  (636 223)  (636 223)  LC_7 Logic Functioning bit
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (675 209)  (675 209)  routing T_13_13.sp4_r_v_b_32 <X> T_13_13.lc_trk_g0_3
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (677 209)  (677 209)  routing T_13_13.sp12_h_r_10 <X> T_13_13.lc_trk_g0_2
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_5 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_5 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (45 3)  (699 211)  (699 211)  LC_1 Logic Functioning bit
 (53 3)  (707 211)  (707 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (662 212)  (662 212)  routing T_13_13.sp4_v_b_4 <X> T_13_13.sp4_h_r_4
 (9 4)  (663 212)  (663 212)  routing T_13_13.sp4_v_b_4 <X> T_13_13.sp4_h_r_4
 (12 4)  (666 212)  (666 212)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_5
 (15 4)  (669 212)  (669 212)  routing T_13_13.sp12_h_r_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.sp12_h_r_1 <X> T_13_13.lc_trk_g1_1
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 212)  (677 212)  routing T_13_13.sp4_v_b_19 <X> T_13_13.lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.sp4_v_b_19 <X> T_13_13.lc_trk_g1_3
 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (11 5)  (665 213)  (665 213)  routing T_13_13.sp4_v_b_5 <X> T_13_13.sp4_h_r_5
 (18 5)  (672 213)  (672 213)  routing T_13_13.sp12_h_r_1 <X> T_13_13.lc_trk_g1_1
 (21 6)  (675 214)  (675 214)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (22 6)  (676 214)  (676 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (677 214)  (677 214)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (31 6)  (685 214)  (685 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (45 6)  (699 214)  (699 214)  LC_3 Logic Functioning bit
 (47 6)  (701 214)  (701 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (675 215)  (675 215)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (37 7)  (691 215)  (691 215)  LC_3 Logic Functioning bit
 (38 7)  (692 215)  (692 215)  LC_3 Logic Functioning bit
 (39 7)  (693 215)  (693 215)  LC_3 Logic Functioning bit
 (45 7)  (699 215)  (699 215)  LC_3 Logic Functioning bit
 (8 8)  (662 216)  (662 216)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_h_r_7
 (9 8)  (663 216)  (663 216)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_h_r_7
 (10 8)  (664 216)  (664 216)  routing T_13_13.sp4_v_b_1 <X> T_13_13.sp4_h_r_7
 (15 8)  (669 216)  (669 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (16 8)  (670 216)  (670 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (17 8)  (671 216)  (671 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (675 216)  (675 216)  routing T_13_13.bnl_op_3 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (18 9)  (672 217)  (672 217)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (21 9)  (675 217)  (675 217)  routing T_13_13.bnl_op_3 <X> T_13_13.lc_trk_g2_3
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 217)  (677 217)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g2_2
 (24 9)  (678 217)  (678 217)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g2_2
 (11 10)  (665 218)  (665 218)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_45
 (13 10)  (667 218)  (667 218)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_45
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (43 10)  (697 218)  (697 218)  LC_5 Logic Functioning bit
 (47 10)  (701 218)  (701 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (12 11)  (666 219)  (666 219)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_t_45
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (691 219)  (691 219)  LC_5 Logic Functioning bit
 (39 11)  (693 219)  (693 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 220)  (695 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (26 13)  (680 221)  (680 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (0 14)  (654 222)  (654 222)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 222)  (669 222)  routing T_13_13.sp4_h_l_24 <X> T_13_13.lc_trk_g3_5
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_h_l_24 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.sp4_h_l_24 <X> T_13_13.lc_trk_g3_5
 (0 15)  (654 223)  (654 223)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/s_r


LogicTile_14_13

 (14 0)  (722 208)  (722 208)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g0_0
 (26 0)  (734 208)  (734 208)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 208)  (738 208)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_0
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (14 1)  (722 209)  (722 209)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g0_0
 (15 1)  (723 209)  (723 209)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g0_0
 (16 1)  (724 209)  (724 209)  routing T_14_13.sp4_h_l_5 <X> T_14_13.lc_trk_g0_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 209)  (738 209)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 209)  (741 209)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_0
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_5 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (16 2)  (724 210)  (724 210)  routing T_14_13.sp12_h_l_18 <X> T_14_13.lc_trk_g0_5
 (17 2)  (725 210)  (725 210)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (21 2)  (729 210)  (729 210)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g0_7
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 210)  (731 210)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g0_7
 (24 2)  (732 210)  (732 210)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g0_7
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 211)  (708 211)  routing T_14_13.glb_netwk_5 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (18 3)  (726 211)  (726 211)  routing T_14_13.sp12_h_l_18 <X> T_14_13.lc_trk_g0_5
 (21 3)  (729 211)  (729 211)  routing T_14_13.sp4_h_l_10 <X> T_14_13.lc_trk_g0_7
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (38 3)  (746 211)  (746 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (51 3)  (759 211)  (759 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (708 212)  (708 212)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (723 212)  (723 212)  routing T_14_13.sp4_h_l_4 <X> T_14_13.lc_trk_g1_1
 (16 4)  (724 212)  (724 212)  routing T_14_13.sp4_h_l_4 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 212)  (726 212)  routing T_14_13.sp4_h_l_4 <X> T_14_13.lc_trk_g1_1
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 212)  (731 212)  routing T_14_13.sp12_h_l_16 <X> T_14_13.lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (18 5)  (726 213)  (726 213)  routing T_14_13.sp4_h_l_4 <X> T_14_13.lc_trk_g1_1
 (21 5)  (729 213)  (729 213)  routing T_14_13.sp12_h_l_16 <X> T_14_13.lc_trk_g1_3
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 213)  (731 213)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.sp4_h_l_7 <X> T_14_13.lc_trk_g1_2
 (6 6)  (714 214)  (714 214)  routing T_14_13.sp4_h_l_47 <X> T_14_13.sp4_v_t_38
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (731 214)  (731 214)  routing T_14_13.sp12_h_l_12 <X> T_14_13.lc_trk_g1_7
 (25 6)  (733 214)  (733 214)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (26 6)  (734 214)  (734 214)  routing T_14_13.lc_trk_g0_5 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (40 6)  (748 214)  (748 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (8 7)  (716 215)  (716 215)  routing T_14_13.sp4_h_l_41 <X> T_14_13.sp4_v_t_41
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.lft_op_6 <X> T_14_13.lc_trk_g1_6
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 215)  (743 215)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (47 7)  (755 215)  (755 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (722 216)  (722 216)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g2_0
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (8 9)  (716 217)  (716 217)  routing T_14_13.sp4_h_r_7 <X> T_14_13.sp4_v_b_7
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 217)  (733 217)  routing T_14_13.sp4_r_v_b_34 <X> T_14_13.lc_trk_g2_2
 (28 9)  (736 217)  (736 217)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 217)  (740 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (53 9)  (761 217)  (761 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (722 218)  (722 218)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (21 10)  (729 218)  (729 218)  routing T_14_13.sp4_h_r_39 <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp4_h_r_39 <X> T_14_13.lc_trk_g2_7
 (24 10)  (732 218)  (732 218)  routing T_14_13.sp4_h_r_39 <X> T_14_13.lc_trk_g2_7
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 218)  (743 218)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.input_2_5
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (14 11)  (722 219)  (722 219)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (15 11)  (723 219)  (723 219)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (16 11)  (724 219)  (724 219)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.sp4_r_v_b_38 <X> T_14_13.lc_trk_g2_6
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (741 219)  (741 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.input_2_5
 (34 11)  (742 219)  (742 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.input_2_5
 (35 11)  (743 219)  (743 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.input_2_5
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (8 12)  (716 220)  (716 220)  routing T_14_13.sp4_h_l_47 <X> T_14_13.sp4_h_r_10
 (14 12)  (722 220)  (722 220)  routing T_14_13.rgt_op_0 <X> T_14_13.lc_trk_g3_0
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (15 13)  (723 221)  (723 221)  routing T_14_13.rgt_op_0 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (726 221)  (726 221)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g3_1
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (742 221)  (742 221)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (48 13)  (756 221)  (756 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (722 222)  (722 222)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (28 14)  (736 222)  (736 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (722 223)  (722 223)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (15 15)  (723 223)  (723 223)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (16 15)  (724 223)  (724 223)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 223)  (731 223)  routing T_14_13.sp4_h_r_30 <X> T_14_13.lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.sp4_h_r_30 <X> T_14_13.lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.sp4_h_r_30 <X> T_14_13.lc_trk_g3_6
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 223)  (740 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (742 223)  (742 223)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.input_2_7
 (35 15)  (743 223)  (743 223)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.input_2_7
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (25 0)  (787 208)  (787 208)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g0_2
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 208)  (802 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (52 0)  (814 208)  (814 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 209)  (785 209)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g0_2
 (24 1)  (786 209)  (786 209)  routing T_15_13.sp4_h_r_10 <X> T_15_13.lc_trk_g0_2
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (11 2)  (773 210)  (773 210)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_39
 (13 2)  (775 210)  (775 210)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_39
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (46 2)  (808 210)  (808 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (815 210)  (815 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (12 3)  (774 211)  (774 211)  routing T_15_13.sp4_h_r_8 <X> T_15_13.sp4_v_t_39
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (51 3)  (813 211)  (813 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 212)  (785 212)  routing T_15_13.sp4_v_b_19 <X> T_15_13.lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.sp4_v_b_19 <X> T_15_13.lc_trk_g1_3
 (15 6)  (777 214)  (777 214)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g1_5
 (21 6)  (783 214)  (783 214)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 214)  (785 214)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (24 6)  (786 214)  (786 214)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (53 6)  (815 214)  (815 214)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (771 215)  (771 215)  routing T_15_13.sp4_v_b_4 <X> T_15_13.sp4_v_t_41
 (14 7)  (776 215)  (776 215)  routing T_15_13.sp12_h_r_20 <X> T_15_13.lc_trk_g1_4
 (16 7)  (778 215)  (778 215)  routing T_15_13.sp12_h_r_20 <X> T_15_13.lc_trk_g1_4
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (783 215)  (783 215)  routing T_15_13.sp4_h_l_10 <X> T_15_13.lc_trk_g1_7
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (785 215)  (785 215)  routing T_15_13.sp12_h_l_21 <X> T_15_13.lc_trk_g1_6
 (25 7)  (787 215)  (787 215)  routing T_15_13.sp12_h_l_21 <X> T_15_13.lc_trk_g1_6
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (8 8)  (770 216)  (770 216)  routing T_15_13.sp4_h_l_42 <X> T_15_13.sp4_h_r_7
 (12 8)  (774 216)  (774 216)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_h_r_8
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 216)  (789 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 216)  (797 216)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.input_2_4
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (47 8)  (809 216)  (809 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (13 9)  (775 217)  (775 217)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_h_r_8
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 217)  (795 217)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.input_2_4
 (34 9)  (796 217)  (796 217)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.input_2_4
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (11 10)  (773 218)  (773 218)  routing T_15_13.sp4_h_l_38 <X> T_15_13.sp4_v_t_45
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (802 218)  (802 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (46 10)  (808 218)  (808 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (8 12)  (770 220)  (770 220)  routing T_15_13.sp4_h_l_47 <X> T_15_13.sp4_h_r_10
 (14 12)  (776 220)  (776 220)  routing T_15_13.sp4_v_t_21 <X> T_15_13.lc_trk_g3_0
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 220)  (785 220)  routing T_15_13.sp4_v_t_30 <X> T_15_13.lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.sp4_v_t_30 <X> T_15_13.lc_trk_g3_3
 (14 13)  (776 221)  (776 221)  routing T_15_13.sp4_v_t_21 <X> T_15_13.lc_trk_g3_0
 (16 13)  (778 221)  (778 221)  routing T_15_13.sp4_v_t_21 <X> T_15_13.lc_trk_g3_0
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (785 221)  (785 221)  routing T_15_13.sp12_v_b_18 <X> T_15_13.lc_trk_g3_2
 (25 13)  (787 221)  (787 221)  routing T_15_13.sp12_v_b_18 <X> T_15_13.lc_trk_g3_2
 (4 14)  (766 222)  (766 222)  routing T_15_13.sp4_v_b_9 <X> T_15_13.sp4_v_t_44
 (15 14)  (777 222)  (777 222)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5
 (8 15)  (770 223)  (770 223)  routing T_15_13.sp4_h_l_47 <X> T_15_13.sp4_v_t_47
 (14 15)  (776 223)  (776 223)  routing T_15_13.sp4_r_v_b_44 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp4_h_r_45 <X> T_15_13.lc_trk_g3_5


LogicTile_16_13

 (11 0)  (827 208)  (827 208)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_b_2
 (21 0)  (837 208)  (837 208)  routing T_16_13.sp4_v_b_11 <X> T_16_13.lc_trk_g0_3
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (839 208)  (839 208)  routing T_16_13.sp4_v_b_11 <X> T_16_13.lc_trk_g0_3
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g2_5 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 208)  (851 208)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_0
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (21 1)  (837 209)  (837 209)  routing T_16_13.sp4_v_b_11 <X> T_16_13.lc_trk_g0_3
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 209)  (843 209)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 209)  (849 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_0
 (34 1)  (850 209)  (850 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_0
 (35 1)  (851 209)  (851 209)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_0
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (48 1)  (864 209)  (864 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (11 2)  (827 210)  (827 210)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_t_39
 (12 2)  (828 210)  (828 210)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_h_l_39
 (21 2)  (837 210)  (837 210)  routing T_16_13.sp4_h_l_10 <X> T_16_13.lc_trk_g0_7
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 210)  (839 210)  routing T_16_13.sp4_h_l_10 <X> T_16_13.lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.sp4_h_l_10 <X> T_16_13.lc_trk_g0_7
 (11 3)  (827 211)  (827 211)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_h_l_39
 (13 3)  (829 211)  (829 211)  routing T_16_13.sp4_v_t_45 <X> T_16_13.sp4_h_l_39
 (21 3)  (837 211)  (837 211)  routing T_16_13.sp4_h_l_10 <X> T_16_13.lc_trk_g0_7
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 211)  (839 211)  routing T_16_13.sp4_v_b_22 <X> T_16_13.lc_trk_g0_6
 (24 3)  (840 211)  (840 211)  routing T_16_13.sp4_v_b_22 <X> T_16_13.lc_trk_g0_6
 (6 4)  (822 212)  (822 212)  routing T_16_13.sp4_v_t_37 <X> T_16_13.sp4_v_b_3
 (11 4)  (827 212)  (827 212)  routing T_16_13.sp4_h_l_46 <X> T_16_13.sp4_v_b_5
 (13 4)  (829 212)  (829 212)  routing T_16_13.sp4_h_l_46 <X> T_16_13.sp4_v_b_5
 (21 4)  (837 212)  (837 212)  routing T_16_13.sp4_v_b_3 <X> T_16_13.lc_trk_g1_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_v_b_3 <X> T_16_13.lc_trk_g1_3
 (26 4)  (842 212)  (842 212)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (5 5)  (821 213)  (821 213)  routing T_16_13.sp4_v_t_37 <X> T_16_13.sp4_v_b_3
 (12 5)  (828 213)  (828 213)  routing T_16_13.sp4_h_l_46 <X> T_16_13.sp4_v_b_5
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 213)  (846 213)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (4 9)  (820 217)  (820 217)  routing T_16_13.sp4_v_t_36 <X> T_16_13.sp4_h_r_6
 (17 10)  (833 218)  (833 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 218)  (844 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 218)  (846 218)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 218)  (850 218)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (857 218)  (857 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (18 11)  (834 219)  (834 219)  routing T_16_13.sp4_r_v_b_37 <X> T_16_13.lc_trk_g2_5
 (26 11)  (842 219)  (842 219)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 219)  (843 219)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 219)  (847 219)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (39 11)  (855 219)  (855 219)  LC_5 Logic Functioning bit
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (46 11)  (862 219)  (862 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (820 220)  (820 220)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9
 (5 13)  (821 221)  (821 221)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (839 221)  (839 221)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g3_2
 (24 13)  (840 221)  (840 221)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g3_2
 (25 13)  (841 221)  (841 221)  routing T_16_13.sp4_h_l_15 <X> T_16_13.lc_trk_g3_2
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 222)  (839 222)  routing T_16_13.sp12_v_t_12 <X> T_16_13.lc_trk_g3_7
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 223)  (839 223)  routing T_16_13.sp4_v_b_46 <X> T_16_13.lc_trk_g3_6
 (24 15)  (840 223)  (840 223)  routing T_16_13.sp4_v_b_46 <X> T_16_13.lc_trk_g3_6


LogicTile_17_13

 (21 0)  (895 208)  (895 208)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 208)  (897 208)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g0_3
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (44 0)  (918 208)  (918 208)  LC_0 Logic Functioning bit
 (21 1)  (895 209)  (895 209)  routing T_17_13.sp4_v_b_11 <X> T_17_13.lc_trk_g0_3
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (48 1)  (922 209)  (922 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (923 209)  (923 209)  Carry_In_Mux bit 

 (4 2)  (878 210)  (878 210)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_v_t_37
 (6 2)  (880 210)  (880 210)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_v_t_37
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 210)  (897 210)  routing T_17_13.sp4_v_b_23 <X> T_17_13.lc_trk_g0_7
 (24 2)  (898 210)  (898 210)  routing T_17_13.sp4_v_b_23 <X> T_17_13.lc_trk_g0_7
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 210)  (904 210)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (44 2)  (918 210)  (918 210)  LC_1 Logic Functioning bit
 (14 3)  (888 211)  (888 211)  routing T_17_13.sp4_r_v_b_28 <X> T_17_13.lc_trk_g0_4
 (17 3)  (891 211)  (891 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (40 4)  (914 212)  (914 212)  LC_2 Logic Functioning bit
 (42 4)  (916 212)  (916 212)  LC_2 Logic Functioning bit
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (10 8)  (884 216)  (884 216)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_h_r_7
 (11 8)  (885 216)  (885 216)  routing T_17_13.sp4_h_l_39 <X> T_17_13.sp4_v_b_8
 (13 8)  (887 216)  (887 216)  routing T_17_13.sp4_h_l_39 <X> T_17_13.sp4_v_b_8
 (12 9)  (886 217)  (886 217)  routing T_17_13.sp4_h_l_39 <X> T_17_13.sp4_v_b_8
 (19 13)  (893 221)  (893 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (10 14)  (884 222)  (884 222)  routing T_17_13.sp4_v_b_5 <X> T_17_13.sp4_h_l_47
 (13 14)  (887 222)  (887 222)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_46
 (12 15)  (886 223)  (886 223)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_46


LogicTile_18_13

 (25 0)  (953 208)  (953 208)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (951 209)  (951 209)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (25 1)  (953 209)  (953 209)  routing T_18_13.sp4_h_l_7 <X> T_18_13.lc_trk_g0_2
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_5 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (12 2)  (940 210)  (940 210)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_5 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (8 3)  (936 211)  (936 211)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_v_t_36
 (9 3)  (937 211)  (937 211)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_v_t_36
 (11 3)  (939 211)  (939 211)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (13 3)  (941 211)  (941 211)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_l_39
 (0 4)  (928 212)  (928 212)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (8 5)  (936 213)  (936 213)  routing T_18_13.sp4_h_r_4 <X> T_18_13.sp4_v_b_4
 (11 6)  (939 214)  (939 214)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_v_t_40
 (13 6)  (941 214)  (941 214)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_v_t_40
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (46 6)  (974 214)  (974 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g2_1 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (45 7)  (973 215)  (973 215)  LC_3 Logic Functioning bit
 (17 8)  (945 216)  (945 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (946 217)  (946 217)  routing T_18_13.sp4_r_v_b_33 <X> T_18_13.lc_trk_g2_1
 (15 11)  (943 219)  (943 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (16 11)  (944 219)  (944 219)  routing T_18_13.sp4_v_t_33 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_v_t_30 <X> T_18_13.lc_trk_g3_3
 (24 12)  (952 220)  (952 220)  routing T_18_13.sp4_v_t_30 <X> T_18_13.lc_trk_g3_3
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (928 223)  (928 223)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (3 15)  (931 223)  (931 223)  routing T_18_13.sp12_h_l_22 <X> T_18_13.sp12_v_t_22


LogicTile_19_13

 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 208)  (1015 208)  routing T_19_13.lc_trk_g2_1 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (1022 208)  (1022 208)  LC_0 Logic Functioning bit
 (28 1)  (1010 209)  (1010 209)  routing T_19_13.lc_trk_g2_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 209)  (1012 209)  routing T_19_13.lc_trk_g3_2 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 209)  (1014 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 209)  (1016 209)  routing T_19_13.lc_trk_g1_1 <X> T_19_13.input_2_0
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (6 2)  (988 210)  (988 210)  routing T_19_13.sp4_h_l_42 <X> T_19_13.sp4_v_t_37
 (14 2)  (996 210)  (996 210)  routing T_19_13.sp12_h_l_3 <X> T_19_13.lc_trk_g0_4
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_5 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (14 3)  (996 211)  (996 211)  routing T_19_13.sp12_h_l_3 <X> T_19_13.lc_trk_g0_4
 (15 3)  (997 211)  (997 211)  routing T_19_13.sp12_h_l_3 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (999 212)  (999 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (1003 212)  (1003 212)  routing T_19_13.wire_logic_cluster/lc_3/out <X> T_19_13.lc_trk_g1_3
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (4 5)  (986 213)  (986 213)  routing T_19_13.sp4_v_t_47 <X> T_19_13.sp4_h_r_3
 (2 6)  (984 214)  (984 214)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (21 6)  (1003 214)  (1003 214)  routing T_19_13.wire_logic_cluster/lc_7/out <X> T_19_13.lc_trk_g1_7
 (22 6)  (1004 214)  (1004 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 214)  (1007 214)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g1_6
 (31 6)  (1013 214)  (1013 214)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 214)  (1016 214)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (39 6)  (1021 214)  (1021 214)  LC_3 Logic Functioning bit
 (45 6)  (1027 214)  (1027 214)  LC_3 Logic Functioning bit
 (46 6)  (1028 214)  (1028 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1005 215)  (1005 215)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g1_6
 (25 7)  (1007 215)  (1007 215)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g1_6
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (38 7)  (1020 215)  (1020 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (45 7)  (1027 215)  (1027 215)  LC_3 Logic Functioning bit
 (53 7)  (1035 215)  (1035 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (997 216)  (997 216)  routing T_19_13.tnr_op_1 <X> T_19_13.lc_trk_g2_1
 (17 8)  (999 216)  (999 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (1008 216)  (1008 216)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 216)  (1009 216)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 216)  (1010 216)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 216)  (1012 216)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 216)  (1013 216)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 216)  (1016 216)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 216)  (1022 216)  LC_4 Logic Functioning bit
 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 217)  (1009 217)  routing T_19_13.lc_trk_g1_7 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 217)  (1012 217)  routing T_19_13.lc_trk_g3_6 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 217)  (1013 217)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 217)  (1014 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1016 217)  (1016 217)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.input_2_4
 (35 9)  (1017 217)  (1017 217)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.input_2_4
 (15 10)  (997 218)  (997 218)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g2_5
 (16 10)  (998 218)  (998 218)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g2_5
 (17 10)  (999 218)  (999 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (17 11)  (999 219)  (999 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1000 219)  (1000 219)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g2_5
 (21 12)  (1003 220)  (1003 220)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1005 220)  (1005 220)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (24 12)  (1006 220)  (1006 220)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (31 12)  (1013 220)  (1013 220)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 220)  (1015 220)  routing T_19_13.lc_trk_g2_5 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 220)  (1018 220)  LC_6 Logic Functioning bit
 (37 12)  (1019 220)  (1019 220)  LC_6 Logic Functioning bit
 (38 12)  (1020 220)  (1020 220)  LC_6 Logic Functioning bit
 (39 12)  (1021 220)  (1021 220)  LC_6 Logic Functioning bit
 (45 12)  (1027 220)  (1027 220)  LC_6 Logic Functioning bit
 (21 13)  (1003 221)  (1003 221)  routing T_19_13.sp4_h_r_43 <X> T_19_13.lc_trk_g3_3
 (22 13)  (1004 221)  (1004 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 221)  (1006 221)  routing T_19_13.tnr_op_2 <X> T_19_13.lc_trk_g3_2
 (36 13)  (1018 221)  (1018 221)  LC_6 Logic Functioning bit
 (37 13)  (1019 221)  (1019 221)  LC_6 Logic Functioning bit
 (38 13)  (1020 221)  (1020 221)  LC_6 Logic Functioning bit
 (39 13)  (1021 221)  (1021 221)  LC_6 Logic Functioning bit
 (45 13)  (1027 221)  (1027 221)  LC_6 Logic Functioning bit
 (46 13)  (1028 221)  (1028 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 222)  (997 222)  routing T_19_13.sp4_v_t_32 <X> T_19_13.lc_trk_g3_5
 (16 14)  (998 222)  (998 222)  routing T_19_13.sp4_v_t_32 <X> T_19_13.lc_trk_g3_5
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (1007 222)  (1007 222)  routing T_19_13.wire_logic_cluster/lc_6/out <X> T_19_13.lc_trk_g3_6
 (31 14)  (1013 222)  (1013 222)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 222)  (1018 222)  LC_7 Logic Functioning bit
 (37 14)  (1019 222)  (1019 222)  LC_7 Logic Functioning bit
 (38 14)  (1020 222)  (1020 222)  LC_7 Logic Functioning bit
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (0 15)  (982 223)  (982 223)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 223)  (1004 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (36 15)  (1018 223)  (1018 223)  LC_7 Logic Functioning bit
 (37 15)  (1019 223)  (1019 223)  LC_7 Logic Functioning bit
 (38 15)  (1020 223)  (1020 223)  LC_7 Logic Functioning bit
 (39 15)  (1021 223)  (1021 223)  LC_7 Logic Functioning bit
 (45 15)  (1027 223)  (1027 223)  LC_7 Logic Functioning bit
 (51 15)  (1033 223)  (1033 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (1034 223)  (1034 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_13

 (9 0)  (1045 208)  (1045 208)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_h_r_1
 (10 0)  (1046 208)  (1046 208)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_h_r_1
 (11 0)  (1047 208)  (1047 208)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_v_b_2
 (14 0)  (1050 208)  (1050 208)  routing T_20_13.wire_logic_cluster/lc_0/out <X> T_20_13.lc_trk_g0_0
 (21 0)  (1057 208)  (1057 208)  routing T_20_13.lft_op_3 <X> T_20_13.lc_trk_g0_3
 (22 0)  (1058 208)  (1058 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1060 208)  (1060 208)  routing T_20_13.lft_op_3 <X> T_20_13.lc_trk_g0_3
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (37 0)  (1073 208)  (1073 208)  LC_0 Logic Functioning bit
 (39 0)  (1075 208)  (1075 208)  LC_0 Logic Functioning bit
 (40 0)  (1076 208)  (1076 208)  LC_0 Logic Functioning bit
 (42 0)  (1078 208)  (1078 208)  LC_0 Logic Functioning bit
 (44 0)  (1080 208)  (1080 208)  LC_0 Logic Functioning bit
 (11 1)  (1047 209)  (1047 209)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_h_r_2
 (12 1)  (1048 209)  (1048 209)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_v_b_2
 (13 1)  (1049 209)  (1049 209)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_h_r_2
 (17 1)  (1053 209)  (1053 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1058 209)  (1058 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1060 209)  (1060 209)  routing T_20_13.top_op_2 <X> T_20_13.lc_trk_g0_2
 (25 1)  (1061 209)  (1061 209)  routing T_20_13.top_op_2 <X> T_20_13.lc_trk_g0_2
 (27 1)  (1063 209)  (1063 209)  routing T_20_13.lc_trk_g1_1 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 209)  (1066 209)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 209)  (1068 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (38 1)  (1074 209)  (1074 209)  LC_0 Logic Functioning bit
 (41 1)  (1077 209)  (1077 209)  LC_0 Logic Functioning bit
 (43 1)  (1079 209)  (1079 209)  LC_0 Logic Functioning bit
 (49 1)  (1085 209)  (1085 209)  Carry_In_Mux bit 

 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_5 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (1064 210)  (1064 210)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 210)  (1066 210)  routing T_20_13.lc_trk_g2_4 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 210)  (1076 210)  LC_1 Logic Functioning bit
 (41 2)  (1077 210)  (1077 210)  LC_1 Logic Functioning bit
 (42 2)  (1078 210)  (1078 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (44 2)  (1080 210)  (1080 210)  LC_1 Logic Functioning bit
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_5 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (8 3)  (1044 211)  (1044 211)  routing T_20_13.sp4_h_l_36 <X> T_20_13.sp4_v_t_36
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g0_2 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 211)  (1068 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1069 211)  (1069 211)  routing T_20_13.lc_trk_g2_1 <X> T_20_13.input_2_1
 (40 3)  (1076 211)  (1076 211)  LC_1 Logic Functioning bit
 (41 3)  (1077 211)  (1077 211)  LC_1 Logic Functioning bit
 (42 3)  (1078 211)  (1078 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1051 212)  (1051 212)  routing T_20_13.top_op_1 <X> T_20_13.lc_trk_g1_1
 (17 4)  (1053 212)  (1053 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1057 212)  (1057 212)  routing T_20_13.sp4_h_r_11 <X> T_20_13.lc_trk_g1_3
 (22 4)  (1058 212)  (1058 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1059 212)  (1059 212)  routing T_20_13.sp4_h_r_11 <X> T_20_13.lc_trk_g1_3
 (24 4)  (1060 212)  (1060 212)  routing T_20_13.sp4_h_r_11 <X> T_20_13.lc_trk_g1_3
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 212)  (1076 212)  LC_2 Logic Functioning bit
 (41 4)  (1077 212)  (1077 212)  LC_2 Logic Functioning bit
 (42 4)  (1078 212)  (1078 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (44 4)  (1080 212)  (1080 212)  LC_2 Logic Functioning bit
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (18 5)  (1054 213)  (1054 213)  routing T_20_13.top_op_1 <X> T_20_13.lc_trk_g1_1
 (30 5)  (1066 213)  (1066 213)  routing T_20_13.lc_trk_g2_3 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 213)  (1068 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1069 213)  (1069 213)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.input_2_2
 (35 5)  (1071 213)  (1071 213)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.input_2_2
 (40 5)  (1076 213)  (1076 213)  LC_2 Logic Functioning bit
 (41 5)  (1077 213)  (1077 213)  LC_2 Logic Functioning bit
 (42 5)  (1078 213)  (1078 213)  LC_2 Logic Functioning bit
 (43 5)  (1079 213)  (1079 213)  LC_2 Logic Functioning bit
 (14 6)  (1050 214)  (1050 214)  routing T_20_13.sp4_v_t_1 <X> T_20_13.lc_trk_g1_4
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 214)  (1072 214)  LC_3 Logic Functioning bit
 (37 6)  (1073 214)  (1073 214)  LC_3 Logic Functioning bit
 (38 6)  (1074 214)  (1074 214)  LC_3 Logic Functioning bit
 (39 6)  (1075 214)  (1075 214)  LC_3 Logic Functioning bit
 (46 6)  (1082 214)  (1082 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1083 214)  (1083 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1088 214)  (1088 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (1050 215)  (1050 215)  routing T_20_13.sp4_v_t_1 <X> T_20_13.lc_trk_g1_4
 (16 7)  (1052 215)  (1052 215)  routing T_20_13.sp4_v_t_1 <X> T_20_13.lc_trk_g1_4
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (36 7)  (1072 215)  (1072 215)  LC_3 Logic Functioning bit
 (37 7)  (1073 215)  (1073 215)  LC_3 Logic Functioning bit
 (38 7)  (1074 215)  (1074 215)  LC_3 Logic Functioning bit
 (39 7)  (1075 215)  (1075 215)  LC_3 Logic Functioning bit
 (52 7)  (1088 215)  (1088 215)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (1040 216)  (1040 216)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_6
 (17 8)  (1053 216)  (1053 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 216)  (1054 216)  routing T_20_13.wire_logic_cluster/lc_1/out <X> T_20_13.lc_trk_g2_1
 (22 8)  (1058 216)  (1058 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1059 216)  (1059 216)  routing T_20_13.sp4_h_r_27 <X> T_20_13.lc_trk_g2_3
 (24 8)  (1060 216)  (1060 216)  routing T_20_13.sp4_h_r_27 <X> T_20_13.lc_trk_g2_3
 (25 8)  (1061 216)  (1061 216)  routing T_20_13.wire_logic_cluster/lc_2/out <X> T_20_13.lc_trk_g2_2
 (31 8)  (1067 216)  (1067 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 216)  (1072 216)  LC_4 Logic Functioning bit
 (37 8)  (1073 216)  (1073 216)  LC_4 Logic Functioning bit
 (38 8)  (1074 216)  (1074 216)  LC_4 Logic Functioning bit
 (39 8)  (1075 216)  (1075 216)  LC_4 Logic Functioning bit
 (45 8)  (1081 216)  (1081 216)  LC_4 Logic Functioning bit
 (46 8)  (1082 216)  (1082 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (1041 217)  (1041 217)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_b_6
 (6 9)  (1042 217)  (1042 217)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_h_r_6
 (21 9)  (1057 217)  (1057 217)  routing T_20_13.sp4_h_r_27 <X> T_20_13.lc_trk_g2_3
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (37 9)  (1073 217)  (1073 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (39 9)  (1075 217)  (1075 217)  LC_4 Logic Functioning bit
 (45 9)  (1081 217)  (1081 217)  LC_4 Logic Functioning bit
 (3 10)  (1039 218)  (1039 218)  routing T_20_13.sp12_v_t_22 <X> T_20_13.sp12_h_l_22
 (4 10)  (1040 218)  (1040 218)  routing T_20_13.sp4_h_r_0 <X> T_20_13.sp4_v_t_43
 (6 10)  (1042 218)  (1042 218)  routing T_20_13.sp4_h_r_0 <X> T_20_13.sp4_v_t_43
 (14 10)  (1050 218)  (1050 218)  routing T_20_13.wire_logic_cluster/lc_4/out <X> T_20_13.lc_trk_g2_4
 (15 10)  (1051 218)  (1051 218)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g2_5
 (16 10)  (1052 218)  (1052 218)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1054 218)  (1054 218)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g2_5
 (5 11)  (1041 219)  (1041 219)  routing T_20_13.sp4_h_r_0 <X> T_20_13.sp4_v_t_43
 (17 11)  (1053 219)  (1053 219)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1054 219)  (1054 219)  routing T_20_13.sp4_h_r_45 <X> T_20_13.lc_trk_g2_5
 (12 12)  (1048 220)  (1048 220)  routing T_20_13.sp4_v_t_46 <X> T_20_13.sp4_h_r_11
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (1041 222)  (1041 222)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_l_44
 (11 14)  (1047 222)  (1047 222)  routing T_20_13.sp4_h_l_43 <X> T_20_13.sp4_v_t_46
 (0 15)  (1036 223)  (1036 223)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 223)  (1040 223)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_l_44
 (6 15)  (1042 223)  (1042 223)  routing T_20_13.sp4_v_t_38 <X> T_20_13.sp4_h_l_44


LogicTile_21_13

 (21 0)  (1111 208)  (1111 208)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g0_3
 (22 0)  (1112 208)  (1112 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1116 208)  (1116 208)  routing T_21_13.lc_trk_g0_4 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 208)  (1124 208)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 208)  (1125 208)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.input_2_0
 (40 0)  (1130 208)  (1130 208)  LC_0 Logic Functioning bit
 (16 1)  (1106 209)  (1106 209)  routing T_21_13.sp12_h_r_8 <X> T_21_13.lc_trk_g0_0
 (17 1)  (1107 209)  (1107 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 209)  (1120 209)  routing T_21_13.lc_trk_g0_3 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 209)  (1121 209)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 209)  (1122 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1124 209)  (1124 209)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.input_2_0
 (48 1)  (1138 209)  (1138 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_5 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 210)  (1104 210)  routing T_21_13.wire_logic_cluster/lc_4/out <X> T_21_13.lc_trk_g0_4
 (15 2)  (1105 210)  (1105 210)  routing T_21_13.sp4_h_r_5 <X> T_21_13.lc_trk_g0_5
 (16 2)  (1106 210)  (1106 210)  routing T_21_13.sp4_h_r_5 <X> T_21_13.lc_trk_g0_5
 (17 2)  (1107 210)  (1107 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_5 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (17 3)  (1107 211)  (1107 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1108 211)  (1108 211)  routing T_21_13.sp4_h_r_5 <X> T_21_13.lc_trk_g0_5
 (0 4)  (1090 212)  (1090 212)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (1121 212)  (1121 212)  routing T_21_13.lc_trk_g0_5 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (39 4)  (1129 212)  (1129 212)  LC_2 Logic Functioning bit
 (45 4)  (1135 212)  (1135 212)  LC_2 Logic Functioning bit
 (1 5)  (1091 213)  (1091 213)  routing T_21_13.lc_trk_g2_2 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (12 5)  (1102 213)  (1102 213)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_b_5
 (14 5)  (1104 213)  (1104 213)  routing T_21_13.sp4_h_r_0 <X> T_21_13.lc_trk_g1_0
 (15 5)  (1105 213)  (1105 213)  routing T_21_13.sp4_h_r_0 <X> T_21_13.lc_trk_g1_0
 (16 5)  (1106 213)  (1106 213)  routing T_21_13.sp4_h_r_0 <X> T_21_13.lc_trk_g1_0
 (17 5)  (1107 213)  (1107 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (1116 213)  (1116 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 213)  (1117 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 213)  (1118 213)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (1126 213)  (1126 213)  LC_2 Logic Functioning bit
 (38 5)  (1128 213)  (1128 213)  LC_2 Logic Functioning bit
 (45 5)  (1135 213)  (1135 213)  LC_2 Logic Functioning bit
 (11 6)  (1101 214)  (1101 214)  routing T_21_13.sp4_v_b_9 <X> T_21_13.sp4_v_t_40
 (13 6)  (1103 214)  (1103 214)  routing T_21_13.sp4_v_b_9 <X> T_21_13.sp4_v_t_40
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 214)  (1108 214)  routing T_21_13.wire_logic_cluster/lc_5/out <X> T_21_13.lc_trk_g1_5
 (29 6)  (1119 214)  (1119 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 214)  (1123 214)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 214)  (1124 214)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 214)  (1131 214)  LC_3 Logic Functioning bit
 (43 6)  (1133 214)  (1133 214)  LC_3 Logic Functioning bit
 (45 6)  (1135 214)  (1135 214)  LC_3 Logic Functioning bit
 (11 7)  (1101 215)  (1101 215)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_h_l_40
 (22 7)  (1112 215)  (1112 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 215)  (1113 215)  routing T_21_13.sp4_v_b_22 <X> T_21_13.lc_trk_g1_6
 (24 7)  (1114 215)  (1114 215)  routing T_21_13.sp4_v_b_22 <X> T_21_13.lc_trk_g1_6
 (31 7)  (1121 215)  (1121 215)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (41 7)  (1131 215)  (1131 215)  LC_3 Logic Functioning bit
 (43 7)  (1133 215)  (1133 215)  LC_3 Logic Functioning bit
 (45 7)  (1135 215)  (1135 215)  LC_3 Logic Functioning bit
 (53 7)  (1143 215)  (1143 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 8)  (1094 216)  (1094 216)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_v_b_6
 (6 8)  (1096 216)  (1096 216)  routing T_21_13.sp4_v_t_47 <X> T_21_13.sp4_v_b_6
 (31 8)  (1121 216)  (1121 216)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 216)  (1123 216)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 216)  (1124 216)  routing T_21_13.lc_trk_g3_4 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (1127 216)  (1127 216)  LC_4 Logic Functioning bit
 (39 8)  (1129 216)  (1129 216)  LC_4 Logic Functioning bit
 (45 8)  (1135 216)  (1135 216)  LC_4 Logic Functioning bit
 (22 9)  (1112 217)  (1112 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 217)  (1113 217)  routing T_21_13.sp4_v_b_42 <X> T_21_13.lc_trk_g2_2
 (24 9)  (1114 217)  (1114 217)  routing T_21_13.sp4_v_b_42 <X> T_21_13.lc_trk_g2_2
 (26 9)  (1116 217)  (1116 217)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 217)  (1117 217)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 217)  (1118 217)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 217)  (1126 217)  LC_4 Logic Functioning bit
 (38 9)  (1128 217)  (1128 217)  LC_4 Logic Functioning bit
 (45 9)  (1135 217)  (1135 217)  LC_4 Logic Functioning bit
 (53 9)  (1143 217)  (1143 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (4 10)  (1094 218)  (1094 218)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_v_t_43
 (6 10)  (1096 218)  (1096 218)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_v_t_43
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 218)  (1123 218)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 218)  (1124 218)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (1131 218)  (1131 218)  LC_5 Logic Functioning bit
 (43 10)  (1133 218)  (1133 218)  LC_5 Logic Functioning bit
 (45 10)  (1135 218)  (1135 218)  LC_5 Logic Functioning bit
 (5 11)  (1095 219)  (1095 219)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_v_t_43
 (11 11)  (1101 219)  (1101 219)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_h_l_45
 (13 11)  (1103 219)  (1103 219)  routing T_21_13.sp4_h_r_0 <X> T_21_13.sp4_h_l_45
 (27 11)  (1117 219)  (1117 219)  routing T_21_13.lc_trk_g1_0 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 219)  (1121 219)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (40 11)  (1130 219)  (1130 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (45 11)  (1135 219)  (1135 219)  LC_5 Logic Functioning bit
 (53 11)  (1143 219)  (1143 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (16 12)  (1106 220)  (1106 220)  routing T_21_13.sp4_v_t_12 <X> T_21_13.lc_trk_g3_1
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1108 220)  (1108 220)  routing T_21_13.sp4_v_t_12 <X> T_21_13.lc_trk_g3_1
 (22 12)  (1112 220)  (1112 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1113 220)  (1113 220)  routing T_21_13.sp4_h_r_27 <X> T_21_13.lc_trk_g3_3
 (24 12)  (1114 220)  (1114 220)  routing T_21_13.sp4_h_r_27 <X> T_21_13.lc_trk_g3_3
 (25 12)  (1115 220)  (1115 220)  routing T_21_13.wire_logic_cluster/lc_2/out <X> T_21_13.lc_trk_g3_2
 (31 12)  (1121 220)  (1121 220)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 220)  (1124 220)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (45 12)  (1135 220)  (1135 220)  LC_6 Logic Functioning bit
 (46 12)  (1136 220)  (1136 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (1141 220)  (1141 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (1111 221)  (1111 221)  routing T_21_13.sp4_h_r_27 <X> T_21_13.lc_trk_g3_3
 (22 13)  (1112 221)  (1112 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 221)  (1116 221)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 221)  (1117 221)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 221)  (1118 221)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 221)  (1121 221)  routing T_21_13.lc_trk_g1_6 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 221)  (1126 221)  LC_6 Logic Functioning bit
 (38 13)  (1128 221)  (1128 221)  LC_6 Logic Functioning bit
 (45 13)  (1135 221)  (1135 221)  LC_6 Logic Functioning bit
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (1103 222)  (1103 222)  routing T_21_13.sp4_h_r_11 <X> T_21_13.sp4_v_t_46
 (14 14)  (1104 222)  (1104 222)  routing T_21_13.sp4_v_t_17 <X> T_21_13.lc_trk_g3_4
 (27 14)  (1117 222)  (1117 222)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 222)  (1124 222)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 222)  (1127 222)  LC_7 Logic Functioning bit
 (39 14)  (1129 222)  (1129 222)  LC_7 Logic Functioning bit
 (45 14)  (1135 222)  (1135 222)  LC_7 Logic Functioning bit
 (46 14)  (1136 222)  (1136 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1141 222)  (1141 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1090 223)  (1090 223)  routing T_21_13.glb_netwk_6 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (1102 223)  (1102 223)  routing T_21_13.sp4_h_r_11 <X> T_21_13.sp4_v_t_46
 (16 15)  (1106 223)  (1106 223)  routing T_21_13.sp4_v_t_17 <X> T_21_13.lc_trk_g3_4
 (17 15)  (1107 223)  (1107 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (30 15)  (1120 223)  (1120 223)  routing T_21_13.lc_trk_g3_3 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (1127 223)  (1127 223)  LC_7 Logic Functioning bit
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit
 (45 15)  (1135 223)  (1135 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (12 0)  (1156 208)  (1156 208)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_h_r_2
 (14 0)  (1158 208)  (1158 208)  routing T_22_13.sp4_v_b_8 <X> T_22_13.lc_trk_g0_0
 (25 0)  (1169 208)  (1169 208)  routing T_22_13.lft_op_2 <X> T_22_13.lc_trk_g0_2
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 208)  (1174 208)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (44 0)  (1188 208)  (1188 208)  LC_0 Logic Functioning bit
 (13 1)  (1157 209)  (1157 209)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_h_r_2
 (14 1)  (1158 209)  (1158 209)  routing T_22_13.sp4_v_b_8 <X> T_22_13.lc_trk_g0_0
 (16 1)  (1160 209)  (1160 209)  routing T_22_13.sp4_v_b_8 <X> T_22_13.lc_trk_g0_0
 (17 1)  (1161 209)  (1161 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (1166 209)  (1166 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1168 209)  (1168 209)  routing T_22_13.lft_op_2 <X> T_22_13.lc_trk_g0_2
 (30 1)  (1174 209)  (1174 209)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 209)  (1176 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1177 209)  (1177 209)  routing T_22_13.lc_trk_g2_0 <X> T_22_13.input_2_0
 (49 1)  (1193 209)  (1193 209)  Carry_In_Mux bit 

 (13 2)  (1157 210)  (1157 210)  routing T_22_13.sp4_h_r_2 <X> T_22_13.sp4_v_t_39
 (22 2)  (1166 210)  (1166 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (1171 210)  (1171 210)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 210)  (1172 210)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 210)  (1173 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 210)  (1174 210)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (44 2)  (1188 210)  (1188 210)  LC_1 Logic Functioning bit
 (8 3)  (1152 211)  (1152 211)  routing T_22_13.sp4_h_l_36 <X> T_22_13.sp4_v_t_36
 (12 3)  (1156 211)  (1156 211)  routing T_22_13.sp4_h_r_2 <X> T_22_13.sp4_v_t_39
 (21 3)  (1165 211)  (1165 211)  routing T_22_13.sp4_r_v_b_31 <X> T_22_13.lc_trk_g0_7
 (32 3)  (1176 211)  (1176 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1177 211)  (1177 211)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.input_2_1
 (34 3)  (1178 211)  (1178 211)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.input_2_1
 (35 3)  (1179 211)  (1179 211)  routing T_22_13.lc_trk_g3_2 <X> T_22_13.input_2_1
 (22 4)  (1166 212)  (1166 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (28 4)  (1172 212)  (1172 212)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 212)  (1174 212)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (35 4)  (1179 212)  (1179 212)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.input_2_2
 (44 4)  (1188 212)  (1188 212)  LC_2 Logic Functioning bit
 (21 5)  (1165 213)  (1165 213)  routing T_22_13.sp4_r_v_b_27 <X> T_22_13.lc_trk_g1_3
 (30 5)  (1174 213)  (1174 213)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 213)  (1176 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1177 213)  (1177 213)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.input_2_2
 (4 6)  (1148 214)  (1148 214)  routing T_22_13.sp4_h_r_3 <X> T_22_13.sp4_v_t_38
 (8 6)  (1152 214)  (1152 214)  routing T_22_13.sp4_h_r_8 <X> T_22_13.sp4_h_l_41
 (10 6)  (1154 214)  (1154 214)  routing T_22_13.sp4_h_r_8 <X> T_22_13.sp4_h_l_41
 (11 6)  (1155 214)  (1155 214)  routing T_22_13.sp4_h_l_37 <X> T_22_13.sp4_v_t_40
 (21 6)  (1165 214)  (1165 214)  routing T_22_13.bnr_op_7 <X> T_22_13.lc_trk_g1_7
 (22 6)  (1166 214)  (1166 214)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (1169 214)  (1169 214)  routing T_22_13.sp4_h_l_11 <X> T_22_13.lc_trk_g1_6
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 214)  (1180 214)  LC_3 Logic Functioning bit
 (37 6)  (1181 214)  (1181 214)  LC_3 Logic Functioning bit
 (38 6)  (1182 214)  (1182 214)  LC_3 Logic Functioning bit
 (39 6)  (1183 214)  (1183 214)  LC_3 Logic Functioning bit
 (46 6)  (1190 214)  (1190 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (1196 214)  (1196 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (1149 215)  (1149 215)  routing T_22_13.sp4_h_r_3 <X> T_22_13.sp4_v_t_38
 (6 7)  (1150 215)  (1150 215)  routing T_22_13.sp4_h_r_3 <X> T_22_13.sp4_h_l_38
 (21 7)  (1165 215)  (1165 215)  routing T_22_13.bnr_op_7 <X> T_22_13.lc_trk_g1_7
 (22 7)  (1166 215)  (1166 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1167 215)  (1167 215)  routing T_22_13.sp4_h_l_11 <X> T_22_13.lc_trk_g1_6
 (24 7)  (1168 215)  (1168 215)  routing T_22_13.sp4_h_l_11 <X> T_22_13.lc_trk_g1_6
 (25 7)  (1169 215)  (1169 215)  routing T_22_13.sp4_h_l_11 <X> T_22_13.lc_trk_g1_6
 (36 7)  (1180 215)  (1180 215)  LC_3 Logic Functioning bit
 (37 7)  (1181 215)  (1181 215)  LC_3 Logic Functioning bit
 (38 7)  (1182 215)  (1182 215)  LC_3 Logic Functioning bit
 (39 7)  (1183 215)  (1183 215)  LC_3 Logic Functioning bit
 (53 7)  (1197 215)  (1197 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (1171 216)  (1171 216)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 216)  (1172 216)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 216)  (1173 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 216)  (1174 216)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 216)  (1175 216)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 216)  (1176 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 216)  (1178 216)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 216)  (1181 216)  LC_4 Logic Functioning bit
 (38 8)  (1182 216)  (1182 216)  LC_4 Logic Functioning bit
 (39 8)  (1183 216)  (1183 216)  LC_4 Logic Functioning bit
 (40 8)  (1184 216)  (1184 216)  LC_4 Logic Functioning bit
 (41 8)  (1185 216)  (1185 216)  LC_4 Logic Functioning bit
 (42 8)  (1186 216)  (1186 216)  LC_4 Logic Functioning bit
 (46 8)  (1190 216)  (1190 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (8 9)  (1152 217)  (1152 217)  routing T_22_13.sp4_h_l_36 <X> T_22_13.sp4_v_b_7
 (9 9)  (1153 217)  (1153 217)  routing T_22_13.sp4_h_l_36 <X> T_22_13.sp4_v_b_7
 (10 9)  (1154 217)  (1154 217)  routing T_22_13.sp4_h_l_36 <X> T_22_13.sp4_v_b_7
 (15 9)  (1159 217)  (1159 217)  routing T_22_13.sp4_v_t_29 <X> T_22_13.lc_trk_g2_0
 (16 9)  (1160 217)  (1160 217)  routing T_22_13.sp4_v_t_29 <X> T_22_13.lc_trk_g2_0
 (17 9)  (1161 217)  (1161 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (1170 217)  (1170 217)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 217)  (1171 217)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 217)  (1172 217)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 217)  (1173 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 217)  (1174 217)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 217)  (1175 217)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 217)  (1176 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1178 217)  (1178 217)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.input_2_4
 (35 9)  (1179 217)  (1179 217)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.input_2_4
 (37 9)  (1181 217)  (1181 217)  LC_4 Logic Functioning bit
 (38 9)  (1182 217)  (1182 217)  LC_4 Logic Functioning bit
 (39 9)  (1183 217)  (1183 217)  LC_4 Logic Functioning bit
 (40 9)  (1184 217)  (1184 217)  LC_4 Logic Functioning bit
 (41 9)  (1185 217)  (1185 217)  LC_4 Logic Functioning bit
 (43 9)  (1187 217)  (1187 217)  LC_4 Logic Functioning bit
 (13 10)  (1157 218)  (1157 218)  routing T_22_13.sp4_v_b_8 <X> T_22_13.sp4_v_t_45
 (21 10)  (1165 218)  (1165 218)  routing T_22_13.sp4_h_r_39 <X> T_22_13.lc_trk_g2_7
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1167 218)  (1167 218)  routing T_22_13.sp4_h_r_39 <X> T_22_13.lc_trk_g2_7
 (24 10)  (1168 218)  (1168 218)  routing T_22_13.sp4_h_r_39 <X> T_22_13.lc_trk_g2_7
 (26 10)  (1170 218)  (1170 218)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 218)  (1171 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 218)  (1174 218)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (37 10)  (1181 218)  (1181 218)  LC_5 Logic Functioning bit
 (38 10)  (1182 218)  (1182 218)  LC_5 Logic Functioning bit
 (39 10)  (1183 218)  (1183 218)  LC_5 Logic Functioning bit
 (41 10)  (1185 218)  (1185 218)  LC_5 Logic Functioning bit
 (43 10)  (1187 218)  (1187 218)  LC_5 Logic Functioning bit
 (5 11)  (1149 219)  (1149 219)  routing T_22_13.sp4_h_l_43 <X> T_22_13.sp4_v_t_43
 (15 11)  (1159 219)  (1159 219)  routing T_22_13.sp4_v_t_33 <X> T_22_13.lc_trk_g2_4
 (16 11)  (1160 219)  (1160 219)  routing T_22_13.sp4_v_t_33 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (1170 219)  (1170 219)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 219)  (1171 219)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 219)  (1174 219)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 219)  (1175 219)  routing T_22_13.lc_trk_g0_2 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 219)  (1180 219)  LC_5 Logic Functioning bit
 (38 11)  (1182 219)  (1182 219)  LC_5 Logic Functioning bit
 (46 11)  (1190 219)  (1190 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (1155 220)  (1155 220)  routing T_22_13.sp4_v_t_38 <X> T_22_13.sp4_v_b_11
 (13 12)  (1157 220)  (1157 220)  routing T_22_13.sp4_v_t_38 <X> T_22_13.sp4_v_b_11
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1165 221)  (1165 221)  routing T_22_13.sp4_r_v_b_43 <X> T_22_13.lc_trk_g3_3
 (22 13)  (1166 221)  (1166 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1167 221)  (1167 221)  routing T_22_13.sp4_v_b_42 <X> T_22_13.lc_trk_g3_2
 (24 13)  (1168 221)  (1168 221)  routing T_22_13.sp4_v_b_42 <X> T_22_13.lc_trk_g3_2
 (15 14)  (1159 222)  (1159 222)  routing T_22_13.sp4_h_l_24 <X> T_22_13.lc_trk_g3_5
 (16 14)  (1160 222)  (1160 222)  routing T_22_13.sp4_h_l_24 <X> T_22_13.lc_trk_g3_5
 (17 14)  (1161 222)  (1161 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1162 222)  (1162 222)  routing T_22_13.sp4_h_l_24 <X> T_22_13.lc_trk_g3_5
 (22 14)  (1166 222)  (1166 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1170 222)  (1170 222)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 222)  (1173 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 222)  (1175 222)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 222)  (1177 222)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 222)  (1178 222)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 222)  (1180 222)  LC_7 Logic Functioning bit
 (37 14)  (1181 222)  (1181 222)  LC_7 Logic Functioning bit
 (38 14)  (1182 222)  (1182 222)  LC_7 Logic Functioning bit
 (39 14)  (1183 222)  (1183 222)  LC_7 Logic Functioning bit
 (41 14)  (1185 222)  (1185 222)  LC_7 Logic Functioning bit
 (43 14)  (1187 222)  (1187 222)  LC_7 Logic Functioning bit
 (8 15)  (1152 223)  (1152 223)  routing T_22_13.sp4_h_r_10 <X> T_22_13.sp4_v_t_47
 (9 15)  (1153 223)  (1153 223)  routing T_22_13.sp4_h_r_10 <X> T_22_13.sp4_v_t_47
 (12 15)  (1156 223)  (1156 223)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_v_t_46
 (21 15)  (1165 223)  (1165 223)  routing T_22_13.sp4_r_v_b_47 <X> T_22_13.lc_trk_g3_7
 (22 15)  (1166 223)  (1166 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 223)  (1169 223)  routing T_22_13.sp4_r_v_b_46 <X> T_22_13.lc_trk_g3_6
 (26 15)  (1170 223)  (1170 223)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 223)  (1171 223)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 223)  (1173 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 223)  (1175 223)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 223)  (1180 223)  LC_7 Logic Functioning bit
 (38 15)  (1182 223)  (1182 223)  LC_7 Logic Functioning bit
 (48 15)  (1192 223)  (1192 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_13

 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_5 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (5 2)  (1203 210)  (1203 210)  routing T_23_13.sp4_v_t_37 <X> T_23_13.sp4_h_l_37
 (12 2)  (1210 210)  (1210 210)  routing T_23_13.sp4_v_t_39 <X> T_23_13.sp4_h_l_39
 (14 2)  (1212 210)  (1212 210)  routing T_23_13.sp4_h_l_1 <X> T_23_13.lc_trk_g0_4
 (0 3)  (1198 211)  (1198 211)  routing T_23_13.glb_netwk_5 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (6 3)  (1204 211)  (1204 211)  routing T_23_13.sp4_v_t_37 <X> T_23_13.sp4_h_l_37
 (11 3)  (1209 211)  (1209 211)  routing T_23_13.sp4_v_t_39 <X> T_23_13.sp4_h_l_39
 (15 3)  (1213 211)  (1213 211)  routing T_23_13.sp4_h_l_1 <X> T_23_13.lc_trk_g0_4
 (16 3)  (1214 211)  (1214 211)  routing T_23_13.sp4_h_l_1 <X> T_23_13.lc_trk_g0_4
 (17 3)  (1215 211)  (1215 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (1198 212)  (1198 212)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1198 213)  (1198 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g3_3 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (10 7)  (1208 215)  (1208 215)  routing T_23_13.sp4_h_l_46 <X> T_23_13.sp4_v_t_41
 (5 11)  (1203 219)  (1203 219)  routing T_23_13.sp4_h_l_43 <X> T_23_13.sp4_v_t_43
 (4 12)  (1202 220)  (1202 220)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_9
 (6 12)  (1204 220)  (1204 220)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_9
 (21 12)  (1219 220)  (1219 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (22 12)  (1220 220)  (1220 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1221 220)  (1221 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (24 12)  (1222 220)  (1222 220)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (5 13)  (1203 221)  (1203 221)  routing T_23_13.sp4_h_l_38 <X> T_23_13.sp4_v_b_9
 (21 13)  (1219 221)  (1219 221)  routing T_23_13.sp4_h_r_43 <X> T_23_13.lc_trk_g3_3
 (0 14)  (1198 222)  (1198 222)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 222)  (1199 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (6 14)  (1204 222)  (1204 222)  routing T_23_13.sp4_h_l_41 <X> T_23_13.sp4_v_t_44
 (31 14)  (1229 222)  (1229 222)  routing T_23_13.lc_trk_g0_4 <X> T_23_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 222)  (1230 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 222)  (1234 222)  LC_7 Logic Functioning bit
 (37 14)  (1235 222)  (1235 222)  LC_7 Logic Functioning bit
 (38 14)  (1236 222)  (1236 222)  LC_7 Logic Functioning bit
 (39 14)  (1237 222)  (1237 222)  LC_7 Logic Functioning bit
 (45 14)  (1243 222)  (1243 222)  LC_7 Logic Functioning bit
 (0 15)  (1198 223)  (1198 223)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/s_r
 (12 15)  (1210 223)  (1210 223)  routing T_23_13.sp4_h_l_46 <X> T_23_13.sp4_v_t_46
 (36 15)  (1234 223)  (1234 223)  LC_7 Logic Functioning bit
 (37 15)  (1235 223)  (1235 223)  LC_7 Logic Functioning bit
 (38 15)  (1236 223)  (1236 223)  LC_7 Logic Functioning bit
 (39 15)  (1237 223)  (1237 223)  LC_7 Logic Functioning bit
 (45 15)  (1243 223)  (1243 223)  LC_7 Logic Functioning bit
 (46 15)  (1244 223)  (1244 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_13

 (12 3)  (1264 211)  (1264 211)  routing T_24_13.sp4_h_l_39 <X> T_24_13.sp4_v_t_39
 (11 6)  (1263 214)  (1263 214)  routing T_24_13.sp4_h_r_11 <X> T_24_13.sp4_v_t_40
 (13 6)  (1265 214)  (1265 214)  routing T_24_13.sp4_h_r_11 <X> T_24_13.sp4_v_t_40
 (12 7)  (1264 215)  (1264 215)  routing T_24_13.sp4_h_r_11 <X> T_24_13.sp4_v_t_40
 (8 9)  (1260 217)  (1260 217)  routing T_24_13.sp4_h_l_36 <X> T_24_13.sp4_v_b_7
 (9 9)  (1261 217)  (1261 217)  routing T_24_13.sp4_h_l_36 <X> T_24_13.sp4_v_b_7
 (10 9)  (1262 217)  (1262 217)  routing T_24_13.sp4_h_l_36 <X> T_24_13.sp4_v_b_7
 (5 11)  (1257 219)  (1257 219)  routing T_24_13.sp4_h_l_43 <X> T_24_13.sp4_v_t_43


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_5 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (5 2)  (1311 210)  (1311 210)  routing T_25_13.sp4_v_t_37 <X> T_25_13.sp4_h_l_37
 (0 3)  (1306 211)  (1306 211)  routing T_25_13.glb_netwk_5 <X> T_25_13.wire_bram/ram/RCLK
 (6 3)  (1312 211)  (1312 211)  routing T_25_13.sp4_v_t_37 <X> T_25_13.sp4_h_l_37
 (12 6)  (1318 214)  (1318 214)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_40
 (11 7)  (1317 215)  (1317 215)  routing T_25_13.sp4_v_t_40 <X> T_25_13.sp4_h_l_40
 (27 8)  (1333 216)  (1333 216)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (9 9)  (1315 217)  (1315 217)  routing T_25_13.sp4_v_t_42 <X> T_25_13.sp4_v_b_7
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g3_2 <X> T_25_13.wire_bram/ram/WDATA_11
 (38 9)  (1344 217)  (1344 217)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (2 12)  (1308 220)  (1308 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (22 13)  (1328 221)  (1328 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 221)  (1329 221)  routing T_25_13.sp4_v_t_31 <X> T_25_13.lc_trk_g3_2
 (24 13)  (1330 221)  (1330 221)  routing T_25_13.sp4_v_t_31 <X> T_25_13.lc_trk_g3_2
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 222)  (1321 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (16 14)  (1322 222)  (1322 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 222)  (1324 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (18 15)  (1324 223)  (1324 223)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5


LogicTile_26_13

 (8 2)  (1356 210)  (1356 210)  routing T_26_13.sp4_v_t_42 <X> T_26_13.sp4_h_l_36
 (9 2)  (1357 210)  (1357 210)  routing T_26_13.sp4_v_t_42 <X> T_26_13.sp4_h_l_36
 (10 2)  (1358 210)  (1358 210)  routing T_26_13.sp4_v_t_42 <X> T_26_13.sp4_h_l_36
 (9 5)  (1357 213)  (1357 213)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_v_b_4
 (10 5)  (1358 213)  (1358 213)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_v_b_4
 (13 8)  (1361 216)  (1361 216)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_b_8
 (12 9)  (1360 217)  (1360 217)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_b_8
 (12 10)  (1360 218)  (1360 218)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_h_l_45
 (11 11)  (1359 219)  (1359 219)  routing T_26_13.sp4_v_t_45 <X> T_26_13.sp4_h_l_45


LogicTile_4_12

 (10 5)  (190 197)  (190 197)  routing T_4_12.sp4_h_r_11 <X> T_4_12.sp4_v_b_4
 (4 14)  (184 206)  (184 206)  routing T_4_12.sp4_h_r_3 <X> T_4_12.sp4_v_t_44
 (6 14)  (186 206)  (186 206)  routing T_4_12.sp4_h_r_3 <X> T_4_12.sp4_v_t_44
 (5 15)  (185 207)  (185 207)  routing T_4_12.sp4_h_r_3 <X> T_4_12.sp4_v_t_44


LogicTile_5_12

 (17 12)  (251 204)  (251 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (32 14)  (266 206)  (266 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 206)  (267 206)  routing T_5_12.lc_trk_g3_1 <X> T_5_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 206)  (268 206)  routing T_5_12.lc_trk_g3_1 <X> T_5_12.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 206)  (274 206)  LC_7 Logic Functioning bit
 (41 14)  (275 206)  (275 206)  LC_7 Logic Functioning bit
 (42 14)  (276 206)  (276 206)  LC_7 Logic Functioning bit
 (43 14)  (277 206)  (277 206)  LC_7 Logic Functioning bit
 (48 14)  (282 206)  (282 206)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (40 15)  (274 207)  (274 207)  LC_7 Logic Functioning bit
 (41 15)  (275 207)  (275 207)  LC_7 Logic Functioning bit
 (42 15)  (276 207)  (276 207)  LC_7 Logic Functioning bit
 (43 15)  (277 207)  (277 207)  LC_7 Logic Functioning bit
 (46 15)  (280 207)  (280 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_12

 (19 4)  (307 196)  (307 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (3 13)  (291 205)  (291 205)  routing T_6_12.sp12_h_l_22 <X> T_6_12.sp12_h_r_1


RAM_Tile_8_12

 (12 14)  (408 206)  (408 206)  routing T_8_12.sp4_v_t_40 <X> T_8_12.sp4_h_l_46
 (11 15)  (407 207)  (407 207)  routing T_8_12.sp4_v_t_40 <X> T_8_12.sp4_h_l_46
 (13 15)  (409 207)  (409 207)  routing T_8_12.sp4_v_t_40 <X> T_8_12.sp4_h_l_46


LogicTile_10_12

 (14 0)  (506 192)  (506 192)  routing T_10_12.bnr_op_0 <X> T_10_12.lc_trk_g0_0
 (22 0)  (514 192)  (514 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (515 192)  (515 192)  routing T_10_12.sp12_h_l_16 <X> T_10_12.lc_trk_g0_3
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (536 192)  (536 192)  LC_0 Logic Functioning bit
 (14 1)  (506 193)  (506 193)  routing T_10_12.bnr_op_0 <X> T_10_12.lc_trk_g0_0
 (17 1)  (509 193)  (509 193)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (513 193)  (513 193)  routing T_10_12.sp12_h_l_16 <X> T_10_12.lc_trk_g0_3
 (30 1)  (522 193)  (522 193)  routing T_10_12.lc_trk_g0_3 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 193)  (524 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (14 2)  (506 194)  (506 194)  routing T_10_12.bnr_op_4 <X> T_10_12.lc_trk_g0_4
 (27 2)  (519 194)  (519 194)  routing T_10_12.lc_trk_g1_1 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (37 2)  (529 194)  (529 194)  LC_1 Logic Functioning bit
 (38 2)  (530 194)  (530 194)  LC_1 Logic Functioning bit
 (39 2)  (531 194)  (531 194)  LC_1 Logic Functioning bit
 (44 2)  (536 194)  (536 194)  LC_1 Logic Functioning bit
 (14 3)  (506 195)  (506 195)  routing T_10_12.bnr_op_4 <X> T_10_12.lc_trk_g0_4
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (40 3)  (532 195)  (532 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (42 3)  (534 195)  (534 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (53 3)  (545 195)  (545 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (509 196)  (509 196)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (510 196)  (510 196)  routing T_10_12.bnr_op_1 <X> T_10_12.lc_trk_g1_1
 (27 4)  (519 196)  (519 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 196)  (521 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 196)  (522 196)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 196)  (524 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 196)  (528 196)  LC_2 Logic Functioning bit
 (37 4)  (529 196)  (529 196)  LC_2 Logic Functioning bit
 (38 4)  (530 196)  (530 196)  LC_2 Logic Functioning bit
 (39 4)  (531 196)  (531 196)  LC_2 Logic Functioning bit
 (44 4)  (536 196)  (536 196)  LC_2 Logic Functioning bit
 (18 5)  (510 197)  (510 197)  routing T_10_12.bnr_op_1 <X> T_10_12.lc_trk_g1_1
 (30 5)  (522 197)  (522 197)  routing T_10_12.lc_trk_g1_6 <X> T_10_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 197)  (532 197)  LC_2 Logic Functioning bit
 (41 5)  (533 197)  (533 197)  LC_2 Logic Functioning bit
 (42 5)  (534 197)  (534 197)  LC_2 Logic Functioning bit
 (43 5)  (535 197)  (535 197)  LC_2 Logic Functioning bit
 (48 5)  (540 197)  (540 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (545 197)  (545 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (517 198)  (517 198)  routing T_10_12.bnr_op_6 <X> T_10_12.lc_trk_g1_6
 (28 6)  (520 198)  (520 198)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 198)  (521 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 198)  (522 198)  routing T_10_12.lc_trk_g2_4 <X> T_10_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 198)  (524 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 198)  (528 198)  LC_3 Logic Functioning bit
 (37 6)  (529 198)  (529 198)  LC_3 Logic Functioning bit
 (38 6)  (530 198)  (530 198)  LC_3 Logic Functioning bit
 (39 6)  (531 198)  (531 198)  LC_3 Logic Functioning bit
 (44 6)  (536 198)  (536 198)  LC_3 Logic Functioning bit
 (22 7)  (514 199)  (514 199)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 199)  (517 199)  routing T_10_12.bnr_op_6 <X> T_10_12.lc_trk_g1_6
 (40 7)  (532 199)  (532 199)  LC_3 Logic Functioning bit
 (41 7)  (533 199)  (533 199)  LC_3 Logic Functioning bit
 (42 7)  (534 199)  (534 199)  LC_3 Logic Functioning bit
 (43 7)  (535 199)  (535 199)  LC_3 Logic Functioning bit
 (53 7)  (545 199)  (545 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (519 200)  (519 200)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 200)  (520 200)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 200)  (521 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 200)  (524 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 200)  (528 200)  LC_4 Logic Functioning bit
 (37 8)  (529 200)  (529 200)  LC_4 Logic Functioning bit
 (38 8)  (530 200)  (530 200)  LC_4 Logic Functioning bit
 (39 8)  (531 200)  (531 200)  LC_4 Logic Functioning bit
 (44 8)  (536 200)  (536 200)  LC_4 Logic Functioning bit
 (46 8)  (538 200)  (538 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (30 9)  (522 201)  (522 201)  routing T_10_12.lc_trk_g3_2 <X> T_10_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (532 201)  (532 201)  LC_4 Logic Functioning bit
 (41 9)  (533 201)  (533 201)  LC_4 Logic Functioning bit
 (42 9)  (534 201)  (534 201)  LC_4 Logic Functioning bit
 (43 9)  (535 201)  (535 201)  LC_4 Logic Functioning bit
 (53 9)  (545 201)  (545 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (29 10)  (521 202)  (521 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 202)  (522 202)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 202)  (524 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 202)  (528 202)  LC_5 Logic Functioning bit
 (37 10)  (529 202)  (529 202)  LC_5 Logic Functioning bit
 (38 10)  (530 202)  (530 202)  LC_5 Logic Functioning bit
 (39 10)  (531 202)  (531 202)  LC_5 Logic Functioning bit
 (44 10)  (536 202)  (536 202)  LC_5 Logic Functioning bit
 (14 11)  (506 203)  (506 203)  routing T_10_12.sp4_r_v_b_36 <X> T_10_12.lc_trk_g2_4
 (17 11)  (509 203)  (509 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (514 203)  (514 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 203)  (517 203)  routing T_10_12.sp4_r_v_b_38 <X> T_10_12.lc_trk_g2_6
 (40 11)  (532 203)  (532 203)  LC_5 Logic Functioning bit
 (41 11)  (533 203)  (533 203)  LC_5 Logic Functioning bit
 (42 11)  (534 203)  (534 203)  LC_5 Logic Functioning bit
 (43 11)  (535 203)  (535 203)  LC_5 Logic Functioning bit
 (51 11)  (543 203)  (543 203)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (545 203)  (545 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (517 204)  (517 204)  routing T_10_12.sp4_h_r_42 <X> T_10_12.lc_trk_g3_2
 (27 12)  (519 204)  (519 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 204)  (520 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 204)  (521 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 204)  (522 204)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 204)  (524 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 204)  (528 204)  LC_6 Logic Functioning bit
 (37 12)  (529 204)  (529 204)  LC_6 Logic Functioning bit
 (38 12)  (530 204)  (530 204)  LC_6 Logic Functioning bit
 (39 12)  (531 204)  (531 204)  LC_6 Logic Functioning bit
 (44 12)  (536 204)  (536 204)  LC_6 Logic Functioning bit
 (22 13)  (514 205)  (514 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 205)  (515 205)  routing T_10_12.sp4_h_r_42 <X> T_10_12.lc_trk_g3_2
 (24 13)  (516 205)  (516 205)  routing T_10_12.sp4_h_r_42 <X> T_10_12.lc_trk_g3_2
 (25 13)  (517 205)  (517 205)  routing T_10_12.sp4_h_r_42 <X> T_10_12.lc_trk_g3_2
 (30 13)  (522 205)  (522 205)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 205)  (532 205)  LC_6 Logic Functioning bit
 (41 13)  (533 205)  (533 205)  LC_6 Logic Functioning bit
 (42 13)  (534 205)  (534 205)  LC_6 Logic Functioning bit
 (43 13)  (535 205)  (535 205)  LC_6 Logic Functioning bit
 (48 13)  (540 205)  (540 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (545 205)  (545 205)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (28 14)  (520 206)  (520 206)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 206)  (521 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 206)  (522 206)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 206)  (524 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 206)  (528 206)  LC_7 Logic Functioning bit
 (37 14)  (529 206)  (529 206)  LC_7 Logic Functioning bit
 (38 14)  (530 206)  (530 206)  LC_7 Logic Functioning bit
 (39 14)  (531 206)  (531 206)  LC_7 Logic Functioning bit
 (44 14)  (536 206)  (536 206)  LC_7 Logic Functioning bit
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (517 207)  (517 207)  routing T_10_12.sp4_r_v_b_46 <X> T_10_12.lc_trk_g3_6
 (30 15)  (522 207)  (522 207)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (532 207)  (532 207)  LC_7 Logic Functioning bit
 (41 15)  (533 207)  (533 207)  LC_7 Logic Functioning bit
 (42 15)  (534 207)  (534 207)  LC_7 Logic Functioning bit
 (43 15)  (535 207)  (535 207)  LC_7 Logic Functioning bit
 (52 15)  (544 207)  (544 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (545 207)  (545 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_11_12

 (6 0)  (552 192)  (552 192)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_v_b_0
 (15 0)  (561 192)  (561 192)  routing T_11_12.bot_op_1 <X> T_11_12.lc_trk_g0_1
 (17 0)  (563 192)  (563 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (28 0)  (574 192)  (574 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 192)  (576 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (590 192)  (590 192)  LC_0 Logic Functioning bit
 (5 1)  (551 193)  (551 193)  routing T_11_12.sp4_v_t_44 <X> T_11_12.sp4_v_b_0
 (15 1)  (561 193)  (561 193)  routing T_11_12.bot_op_0 <X> T_11_12.lc_trk_g0_0
 (17 1)  (563 193)  (563 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (50 1)  (596 193)  (596 193)  Carry_In_Mux bit 

 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (581 194)  (581 194)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.input_2_1
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (41 2)  (587 194)  (587 194)  LC_1 Logic Functioning bit
 (42 2)  (588 194)  (588 194)  LC_1 Logic Functioning bit
 (44 2)  (590 194)  (590 194)  LC_1 Logic Functioning bit
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.bot_op_6 <X> T_11_12.lc_trk_g0_6
 (32 3)  (578 195)  (578 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 195)  (579 195)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.input_2_1
 (34 3)  (580 195)  (580 195)  routing T_11_12.lc_trk_g3_4 <X> T_11_12.input_2_1
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (41 3)  (587 195)  (587 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (51 3)  (597 195)  (597 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (44 4)  (590 196)  (590 196)  LC_2 Logic Functioning bit
 (51 4)  (597 196)  (597 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (40 5)  (586 197)  (586 197)  LC_2 Logic Functioning bit
 (41 5)  (587 197)  (587 197)  LC_2 Logic Functioning bit
 (42 5)  (588 197)  (588 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (11 6)  (557 198)  (557 198)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (13 6)  (559 198)  (559 198)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (22 6)  (568 198)  (568 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 198)  (569 198)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g1_7
 (24 6)  (570 198)  (570 198)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g1_7
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 198)  (576 198)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (44 6)  (590 198)  (590 198)  LC_3 Logic Functioning bit
 (12 7)  (558 199)  (558 199)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (15 7)  (561 199)  (561 199)  routing T_11_12.bot_op_4 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (567 199)  (567 199)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g1_7
 (30 7)  (576 199)  (576 199)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 199)  (586 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (46 7)  (592 199)  (592 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (28 8)  (574 200)  (574 200)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (44 8)  (590 200)  (590 200)  LC_4 Logic Functioning bit
 (30 9)  (576 201)  (576 201)  routing T_11_12.lc_trk_g2_7 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (586 201)  (586 201)  LC_4 Logic Functioning bit
 (41 9)  (587 201)  (587 201)  LC_4 Logic Functioning bit
 (42 9)  (588 201)  (588 201)  LC_4 Logic Functioning bit
 (43 9)  (589 201)  (589 201)  LC_4 Logic Functioning bit
 (46 9)  (592 201)  (592 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 10)  (554 202)  (554 202)  routing T_11_12.sp4_h_r_7 <X> T_11_12.sp4_h_l_42
 (15 10)  (561 202)  (561 202)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g2_5
 (16 10)  (562 202)  (562 202)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g2_5
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g2_5
 (22 10)  (568 202)  (568 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (573 202)  (573 202)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 202)  (576 202)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (39 10)  (585 202)  (585 202)  LC_5 Logic Functioning bit
 (44 10)  (590 202)  (590 202)  LC_5 Logic Functioning bit
 (46 10)  (592 202)  (592 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (564 203)  (564 203)  routing T_11_12.sp4_h_r_45 <X> T_11_12.lc_trk_g2_5
 (21 11)  (567 203)  (567 203)  routing T_11_12.sp4_r_v_b_39 <X> T_11_12.lc_trk_g2_7
 (30 11)  (576 203)  (576 203)  routing T_11_12.lc_trk_g1_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (586 203)  (586 203)  LC_5 Logic Functioning bit
 (41 11)  (587 203)  (587 203)  LC_5 Logic Functioning bit
 (42 11)  (588 203)  (588 203)  LC_5 Logic Functioning bit
 (43 11)  (589 203)  (589 203)  LC_5 Logic Functioning bit
 (46 11)  (592 203)  (592 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 204)  (576 204)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 204)  (582 204)  LC_6 Logic Functioning bit
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (38 12)  (584 204)  (584 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (44 12)  (590 204)  (590 204)  LC_6 Logic Functioning bit
 (47 12)  (593 204)  (593 204)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (560 205)  (560 205)  routing T_11_12.sp4_r_v_b_40 <X> T_11_12.lc_trk_g3_0
 (17 13)  (563 205)  (563 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (40 13)  (586 205)  (586 205)  LC_6 Logic Functioning bit
 (41 13)  (587 205)  (587 205)  LC_6 Logic Functioning bit
 (42 13)  (588 205)  (588 205)  LC_6 Logic Functioning bit
 (43 13)  (589 205)  (589 205)  LC_6 Logic Functioning bit
 (48 13)  (594 205)  (594 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 206)  (582 206)  LC_7 Logic Functioning bit
 (39 14)  (585 206)  (585 206)  LC_7 Logic Functioning bit
 (41 14)  (587 206)  (587 206)  LC_7 Logic Functioning bit
 (42 14)  (588 206)  (588 206)  LC_7 Logic Functioning bit
 (44 14)  (590 206)  (590 206)  LC_7 Logic Functioning bit
 (14 15)  (560 207)  (560 207)  routing T_11_12.sp4_r_v_b_44 <X> T_11_12.lc_trk_g3_4
 (17 15)  (563 207)  (563 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (32 15)  (578 207)  (578 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (579 207)  (579 207)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.input_2_7
 (34 15)  (580 207)  (580 207)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.input_2_7
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit
 (38 15)  (584 207)  (584 207)  LC_7 Logic Functioning bit
 (40 15)  (586 207)  (586 207)  LC_7 Logic Functioning bit
 (43 15)  (589 207)  (589 207)  LC_7 Logic Functioning bit
 (48 15)  (594 207)  (594 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_12

 (8 0)  (608 192)  (608 192)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_h_r_1
 (9 0)  (609 192)  (609 192)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_h_r_1
 (10 0)  (610 192)  (610 192)  routing T_12_12.sp4_v_b_7 <X> T_12_12.sp4_h_r_1
 (15 0)  (615 192)  (615 192)  routing T_12_12.lft_op_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 192)  (618 192)  routing T_12_12.lft_op_1 <X> T_12_12.lc_trk_g0_1
 (21 0)  (621 192)  (621 192)  routing T_12_12.sp4_h_r_11 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 192)  (623 192)  routing T_12_12.sp4_h_r_11 <X> T_12_12.lc_trk_g0_3
 (24 0)  (624 192)  (624 192)  routing T_12_12.sp4_h_r_11 <X> T_12_12.lc_trk_g0_3
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (53 0)  (653 192)  (653 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (604 193)  (604 193)  routing T_12_12.sp4_v_t_42 <X> T_12_12.sp4_h_r_0
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 193)  (625 193)  routing T_12_12.sp4_r_v_b_33 <X> T_12_12.lc_trk_g0_2
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (640 193)  (640 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (49 1)  (649 193)  (649 193)  Carry_In_Mux bit 

 (14 2)  (614 194)  (614 194)  routing T_12_12.lft_op_4 <X> T_12_12.lc_trk_g0_4
 (26 2)  (626 194)  (626 194)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (40 2)  (640 194)  (640 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (5 3)  (605 195)  (605 195)  routing T_12_12.sp4_h_l_37 <X> T_12_12.sp4_v_t_37
 (15 3)  (615 195)  (615 195)  routing T_12_12.lft_op_4 <X> T_12_12.lc_trk_g0_4
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (627 195)  (627 195)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 195)  (629 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (637 195)  (637 195)  LC_1 Logic Functioning bit
 (39 3)  (639 195)  (639 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (48 3)  (648 195)  (648 195)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (605 196)  (605 196)  routing T_12_12.sp4_h_l_37 <X> T_12_12.sp4_h_r_3
 (21 4)  (621 196)  (621 196)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g1_3
 (25 4)  (625 196)  (625 196)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g1_2
 (4 5)  (604 197)  (604 197)  routing T_12_12.sp4_h_l_37 <X> T_12_12.sp4_h_r_3
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (624 197)  (624 197)  routing T_12_12.lft_op_2 <X> T_12_12.lc_trk_g1_2
 (13 6)  (613 198)  (613 198)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_40
 (25 6)  (625 198)  (625 198)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 198)  (631 198)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (640 198)  (640 198)  LC_3 Logic Functioning bit
 (12 7)  (612 199)  (612 199)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_40
 (14 7)  (614 199)  (614 199)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g1_4
 (15 7)  (615 199)  (615 199)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g1_4
 (16 7)  (616 199)  (616 199)  routing T_12_12.sp4_h_r_4 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 199)  (623 199)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (25 7)  (625 199)  (625 199)  routing T_12_12.sp4_h_l_11 <X> T_12_12.lc_trk_g1_6
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 199)  (627 199)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 199)  (632 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (12 10)  (612 202)  (612 202)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_h_l_45
 (14 10)  (614 202)  (614 202)  routing T_12_12.bnl_op_4 <X> T_12_12.lc_trk_g2_4
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 202)  (630 202)  routing T_12_12.lc_trk_g2_4 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 202)  (634 202)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (47 10)  (647 202)  (647 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (13 11)  (613 203)  (613 203)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_h_l_45
 (14 11)  (614 203)  (614 203)  routing T_12_12.bnl_op_4 <X> T_12_12.lc_trk_g2_4
 (17 11)  (617 203)  (617 203)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (626 203)  (626 203)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (10 13)  (610 205)  (610 205)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_b_10
 (11 14)  (611 206)  (611 206)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_46
 (13 14)  (613 206)  (613 206)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_46
 (21 14)  (621 206)  (621 206)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g3_7
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 206)  (623 206)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g3_7
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (38 14)  (638 206)  (638 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (51 14)  (651 206)  (651 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (608 207)  (608 207)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_v_t_47
 (9 15)  (609 207)  (609 207)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_v_t_47
 (10 15)  (610 207)  (610 207)  routing T_12_12.sp4_h_r_4 <X> T_12_12.sp4_v_t_47
 (12 15)  (612 207)  (612 207)  routing T_12_12.sp4_h_r_5 <X> T_12_12.sp4_v_t_46
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp4_v_t_26 <X> T_12_12.lc_trk_g3_7
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 207)  (631 207)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (38 15)  (638 207)  (638 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (40 15)  (640 207)  (640 207)  LC_7 Logic Functioning bit
 (42 15)  (642 207)  (642 207)  LC_7 Logic Functioning bit
 (47 15)  (647 207)  (647 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (51 15)  (651 207)  (651 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_12

 (15 0)  (669 192)  (669 192)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g0_1
 (16 0)  (670 192)  (670 192)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g0_1
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 192)  (672 192)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g0_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (44 0)  (698 192)  (698 192)  LC_0 Logic Functioning bit
 (18 1)  (672 193)  (672 193)  routing T_13_12.sp4_h_l_4 <X> T_13_12.lc_trk_g0_1
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (46 1)  (700 193)  (700 193)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (49 1)  (703 193)  (703 193)  Carry_In_Mux bit 

 (3 2)  (657 194)  (657 194)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_h_l_23
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (3 3)  (657 195)  (657 195)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_h_l_23
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (46 3)  (700 195)  (700 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (5 4)  (659 196)  (659 196)  routing T_13_12.sp4_v_b_3 <X> T_13_12.sp4_h_r_3
 (12 4)  (666 196)  (666 196)  routing T_13_12.sp4_v_b_11 <X> T_13_12.sp4_h_r_5
 (14 4)  (668 196)  (668 196)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g1_0
 (15 4)  (669 196)  (669 196)  routing T_13_12.bot_op_1 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.bot_op_3 <X> T_13_12.lc_trk_g1_3
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (6 5)  (660 197)  (660 197)  routing T_13_12.sp4_v_b_3 <X> T_13_12.sp4_h_r_3
 (11 5)  (665 197)  (665 197)  routing T_13_12.sp4_v_b_11 <X> T_13_12.sp4_h_r_5
 (13 5)  (667 197)  (667 197)  routing T_13_12.sp4_v_b_11 <X> T_13_12.sp4_h_r_5
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 197)  (678 197)  routing T_13_12.bot_op_2 <X> T_13_12.lc_trk_g1_2
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 197)  (684 197)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 197)  (687 197)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.input_2_2
 (34 5)  (688 197)  (688 197)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.input_2_2
 (3 6)  (657 198)  (657 198)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_v_t_23
 (3 7)  (657 199)  (657 199)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_v_t_23
 (15 7)  (669 199)  (669 199)  routing T_13_12.bot_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (8 8)  (662 200)  (662 200)  routing T_13_12.sp4_v_b_7 <X> T_13_12.sp4_h_r_7
 (9 8)  (663 200)  (663 200)  routing T_13_12.sp4_v_b_7 <X> T_13_12.sp4_h_r_7
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 200)  (672 200)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g2_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (48 8)  (702 200)  (702 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (46 9)  (700 201)  (700 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (10 11)  (664 203)  (664 203)  routing T_13_12.sp4_h_l_39 <X> T_13_12.sp4_v_t_42
 (3 12)  (657 204)  (657 204)  routing T_13_12.sp12_v_t_22 <X> T_13_12.sp12_h_r_1
 (5 12)  (659 204)  (659 204)  routing T_13_12.sp4_v_b_9 <X> T_13_12.sp4_h_r_9
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.bnl_op_1 <X> T_13_12.lc_trk_g3_1
 (25 12)  (679 204)  (679 204)  routing T_13_12.wire_logic_cluster/lc_2/out <X> T_13_12.lc_trk_g3_2
 (27 12)  (681 204)  (681 204)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (6 13)  (660 205)  (660 205)  routing T_13_12.sp4_v_b_9 <X> T_13_12.sp4_h_r_9
 (11 13)  (665 205)  (665 205)  routing T_13_12.sp4_h_l_46 <X> T_13_12.sp4_h_r_11
 (14 13)  (668 205)  (668 205)  routing T_13_12.sp4_r_v_b_40 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (672 205)  (672 205)  routing T_13_12.bnl_op_1 <X> T_13_12.lc_trk_g3_1
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 205)  (685 205)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_6/in_3


LogicTile_14_12

 (22 0)  (730 192)  (730 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (731 192)  (731 192)  routing T_14_12.sp12_h_r_11 <X> T_14_12.lc_trk_g0_3
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (53 0)  (761 192)  (761 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 193)  (731 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.sp4_v_b_18 <X> T_14_12.lc_trk_g0_2
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 193)  (741 193)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.input_2_0
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_5 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (25 2)  (733 194)  (733 194)  routing T_14_12.sp4_v_t_3 <X> T_14_12.lc_trk_g0_6
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (52 2)  (760 194)  (760 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_5 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 195)  (731 195)  routing T_14_12.sp4_v_t_3 <X> T_14_12.lc_trk_g0_6
 (25 3)  (733 195)  (733 195)  routing T_14_12.sp4_v_t_3 <X> T_14_12.lc_trk_g0_6
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 195)  (740 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (741 195)  (741 195)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.input_2_1
 (34 3)  (742 195)  (742 195)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.input_2_1
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (41 4)  (749 196)  (749 196)  LC_2 Logic Functioning bit
 (42 4)  (750 196)  (750 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (14 5)  (722 197)  (722 197)  routing T_14_12.top_op_0 <X> T_14_12.lc_trk_g1_0
 (15 5)  (723 197)  (723 197)  routing T_14_12.top_op_0 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g0_3 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 197)  (742 197)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.input_2_2
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (37 5)  (745 197)  (745 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (51 5)  (759 197)  (759 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (733 198)  (733 198)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g1_6
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g1_6
 (21 8)  (729 200)  (729 200)  routing T_14_12.sp4_h_r_43 <X> T_14_12.lc_trk_g2_3
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 200)  (731 200)  routing T_14_12.sp4_h_r_43 <X> T_14_12.lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.sp4_h_r_43 <X> T_14_12.lc_trk_g2_3
 (25 8)  (733 200)  (733 200)  routing T_14_12.bnl_op_2 <X> T_14_12.lc_trk_g2_2
 (15 9)  (723 201)  (723 201)  routing T_14_12.tnr_op_0 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (729 201)  (729 201)  routing T_14_12.sp4_h_r_43 <X> T_14_12.lc_trk_g2_3
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 201)  (733 201)  routing T_14_12.bnl_op_2 <X> T_14_12.lc_trk_g2_2
 (21 10)  (729 202)  (729 202)  routing T_14_12.bnl_op_7 <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (733 202)  (733 202)  routing T_14_12.bnl_op_6 <X> T_14_12.lc_trk_g2_6
 (21 11)  (729 203)  (729 203)  routing T_14_12.bnl_op_7 <X> T_14_12.lc_trk_g2_7
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 203)  (733 203)  routing T_14_12.bnl_op_6 <X> T_14_12.lc_trk_g2_6
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 204)  (743 204)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_6
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (15 13)  (723 205)  (723 205)  routing T_14_12.tnr_op_0 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (726 205)  (726 205)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (743 205)  (743 205)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_6
 (46 13)  (754 205)  (754 205)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (723 206)  (723 206)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5
 (18 15)  (726 207)  (726 207)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5


LogicTile_15_12

 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 193)  (785 193)  routing T_15_12.sp4_h_r_2 <X> T_15_12.lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.sp4_h_r_2 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.sp4_h_r_2 <X> T_15_12.lc_trk_g0_2
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_5 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (783 194)  (783 194)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (785 194)  (785 194)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g0_7
 (25 2)  (787 194)  (787 194)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 194)  (797 194)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.input_2_1
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_5 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (21 3)  (783 195)  (783 195)  routing T_15_12.sp4_h_l_10 <X> T_15_12.lc_trk_g0_7
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (27 3)  (789 195)  (789 195)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 195)  (794 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 195)  (797 195)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.input_2_1
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (47 3)  (809 195)  (809 195)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (0 5)  (762 197)  (762 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (14 5)  (776 197)  (776 197)  routing T_15_12.sp4_h_r_0 <X> T_15_12.lc_trk_g1_0
 (15 5)  (777 197)  (777 197)  routing T_15_12.sp4_h_r_0 <X> T_15_12.lc_trk_g1_0
 (16 5)  (778 197)  (778 197)  routing T_15_12.sp4_h_r_0 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (783 197)  (783 197)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 197)  (795 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.input_2_2
 (35 5)  (797 197)  (797 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.input_2_2
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (48 5)  (810 197)  (810 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (6 6)  (768 198)  (768 198)  routing T_15_12.sp4_h_l_47 <X> T_15_12.sp4_v_t_38
 (11 6)  (773 198)  (773 198)  routing T_15_12.sp4_h_r_11 <X> T_15_12.sp4_v_t_40
 (13 6)  (775 198)  (775 198)  routing T_15_12.sp4_h_r_11 <X> T_15_12.sp4_v_t_40
 (25 6)  (787 198)  (787 198)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g1_6
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 198)  (797 198)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (42 6)  (804 198)  (804 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (11 7)  (773 199)  (773 199)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_h_l_40
 (12 7)  (774 199)  (774 199)  routing T_15_12.sp4_h_r_11 <X> T_15_12.sp4_v_t_40
 (13 7)  (775 199)  (775 199)  routing T_15_12.sp4_h_r_9 <X> T_15_12.sp4_h_l_40
 (14 7)  (776 199)  (776 199)  routing T_15_12.sp4_h_r_4 <X> T_15_12.lc_trk_g1_4
 (15 7)  (777 199)  (777 199)  routing T_15_12.sp4_h_r_4 <X> T_15_12.lc_trk_g1_4
 (16 7)  (778 199)  (778 199)  routing T_15_12.sp4_h_r_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 199)  (785 199)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g1_6
 (27 7)  (789 199)  (789 199)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 199)  (796 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (35 7)  (797 199)  (797 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (51 7)  (813 199)  (813 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (787 200)  (787 200)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_v_t_29 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (25 9)  (787 201)  (787 201)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g2_2
 (9 10)  (771 202)  (771 202)  routing T_15_12.sp4_v_b_7 <X> T_15_12.sp4_h_l_42
 (14 10)  (776 202)  (776 202)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (15 10)  (777 202)  (777 202)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (16 10)  (778 202)  (778 202)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (51 10)  (813 202)  (813 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (770 203)  (770 203)  routing T_15_12.sp4_h_r_7 <X> T_15_12.sp4_v_t_42
 (9 11)  (771 203)  (771 203)  routing T_15_12.sp4_h_r_7 <X> T_15_12.sp4_v_t_42
 (15 11)  (777 203)  (777 203)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (16 11)  (778 203)  (778 203)  routing T_15_12.sp4_h_r_36 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (780 203)  (780 203)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g2_5
 (27 11)  (789 203)  (789 203)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 203)  (790 203)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 203)  (796 203)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.input_2_5
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (9 12)  (771 204)  (771 204)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_h_r_10
 (10 12)  (772 204)  (772 204)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_h_r_10
 (14 12)  (776 204)  (776 204)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g3_0
 (15 12)  (777 204)  (777 204)  routing T_15_12.sp4_h_r_33 <X> T_15_12.lc_trk_g3_1
 (16 12)  (778 204)  (778 204)  routing T_15_12.sp4_h_r_33 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.sp4_h_r_33 <X> T_15_12.lc_trk_g3_1
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 204)  (790 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 204)  (793 204)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (42 12)  (804 204)  (804 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (51 12)  (813 204)  (813 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (777 205)  (777 205)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g3_0
 (16 13)  (778 205)  (778 205)  routing T_15_12.sp4_h_l_21 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.input_2_6
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit
 (12 14)  (774 206)  (774 206)  routing T_15_12.sp4_v_b_11 <X> T_15_12.sp4_h_l_46
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 206)  (785 206)  routing T_15_12.sp4_h_r_31 <X> T_15_12.lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.sp4_h_r_31 <X> T_15_12.lc_trk_g3_7
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 206)  (797 206)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.input_2_7
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (42 14)  (804 206)  (804 206)  LC_7 Logic Functioning bit
 (43 14)  (805 206)  (805 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (51 14)  (813 206)  (813 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (10 15)  (772 207)  (772 207)  routing T_15_12.sp4_h_l_40 <X> T_15_12.sp4_v_t_47
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (783 207)  (783 207)  routing T_15_12.sp4_h_r_31 <X> T_15_12.lc_trk_g3_7
 (27 15)  (789 207)  (789 207)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 207)  (794 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 207)  (796 207)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.input_2_7
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (43 15)  (805 207)  (805 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (8 0)  (824 192)  (824 192)  routing T_16_12.sp4_v_b_7 <X> T_16_12.sp4_h_r_1
 (9 0)  (825 192)  (825 192)  routing T_16_12.sp4_v_b_7 <X> T_16_12.sp4_h_r_1
 (10 0)  (826 192)  (826 192)  routing T_16_12.sp4_v_b_7 <X> T_16_12.sp4_h_r_1
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 192)  (851 192)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (37 0)  (853 192)  (853 192)  LC_0 Logic Functioning bit
 (39 0)  (855 192)  (855 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (53 0)  (869 192)  (869 192)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 193)  (840 193)  routing T_16_12.top_op_2 <X> T_16_12.lc_trk_g0_2
 (25 1)  (841 193)  (841 193)  routing T_16_12.top_op_2 <X> T_16_12.lc_trk_g0_2
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.input_2_0
 (36 1)  (852 193)  (852 193)  LC_0 Logic Functioning bit
 (38 1)  (854 193)  (854 193)  LC_0 Logic Functioning bit
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_5 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (830 194)  (830 194)  routing T_16_12.sp4_h_l_1 <X> T_16_12.lc_trk_g0_4
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (839 194)  (839 194)  routing T_16_12.sp12_h_r_23 <X> T_16_12.lc_trk_g0_7
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (46 2)  (862 194)  (862 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_5 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (5 3)  (821 195)  (821 195)  routing T_16_12.sp4_h_l_37 <X> T_16_12.sp4_v_t_37
 (8 3)  (824 195)  (824 195)  routing T_16_12.sp4_h_l_36 <X> T_16_12.sp4_v_t_36
 (15 3)  (831 195)  (831 195)  routing T_16_12.sp4_h_l_1 <X> T_16_12.lc_trk_g0_4
 (16 3)  (832 195)  (832 195)  routing T_16_12.sp4_h_l_1 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (837 195)  (837 195)  routing T_16_12.sp12_h_r_23 <X> T_16_12.lc_trk_g0_7
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (849 195)  (849 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (34 3)  (850 195)  (850 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.input_2_1
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (820 196)  (820 196)  routing T_16_12.sp4_h_l_38 <X> T_16_12.sp4_v_b_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 196)  (839 196)  routing T_16_12.sp4_h_r_3 <X> T_16_12.lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.sp4_h_r_3 <X> T_16_12.lc_trk_g1_3
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 196)  (846 196)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (46 4)  (862 196)  (862 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (5 5)  (821 197)  (821 197)  routing T_16_12.sp4_h_l_38 <X> T_16_12.sp4_v_b_3
 (21 5)  (837 197)  (837 197)  routing T_16_12.sp4_h_r_3 <X> T_16_12.lc_trk_g1_3
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (839 197)  (839 197)  routing T_16_12.sp12_h_r_10 <X> T_16_12.lc_trk_g1_2
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 197)  (848 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 197)  (850 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.input_2_2
 (35 5)  (851 197)  (851 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.input_2_2
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (9 6)  (825 198)  (825 198)  routing T_16_12.sp4_h_r_1 <X> T_16_12.sp4_h_l_41
 (10 6)  (826 198)  (826 198)  routing T_16_12.sp4_h_r_1 <X> T_16_12.sp4_h_l_41
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 198)  (851 198)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (46 6)  (862 198)  (862 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (827 199)  (827 199)  routing T_16_12.sp4_h_r_5 <X> T_16_12.sp4_h_l_40
 (18 7)  (834 199)  (834 199)  routing T_16_12.sp4_r_v_b_29 <X> T_16_12.lc_trk_g1_5
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (851 199)  (851 199)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (14 8)  (830 200)  (830 200)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g2_0
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (841 200)  (841 200)  routing T_16_12.sp4_v_t_23 <X> T_16_12.lc_trk_g2_2
 (26 8)  (842 200)  (842 200)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (42 8)  (858 200)  (858 200)  LC_4 Logic Functioning bit
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (51 8)  (867 200)  (867 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (831 201)  (831 201)  routing T_16_12.rgt_op_0 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (834 201)  (834 201)  routing T_16_12.sp4_r_v_b_33 <X> T_16_12.lc_trk_g2_1
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 201)  (839 201)  routing T_16_12.sp4_v_t_23 <X> T_16_12.lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.sp4_v_t_23 <X> T_16_12.lc_trk_g2_2
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g2_6 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 201)  (848 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (849 201)  (849 201)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.input_2_4
 (34 9)  (850 201)  (850 201)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.input_2_4
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (8 10)  (824 202)  (824 202)  routing T_16_12.sp4_h_r_7 <X> T_16_12.sp4_h_l_42
 (14 10)  (830 202)  (830 202)  routing T_16_12.bnl_op_4 <X> T_16_12.lc_trk_g2_4
 (15 10)  (831 202)  (831 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (16 10)  (832 202)  (832 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (834 202)  (834 202)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g2_5
 (25 10)  (841 202)  (841 202)  routing T_16_12.sp4_h_r_38 <X> T_16_12.lc_trk_g2_6
 (28 10)  (844 202)  (844 202)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 202)  (849 202)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 202)  (853 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (14 11)  (830 203)  (830 203)  routing T_16_12.bnl_op_4 <X> T_16_12.lc_trk_g2_4
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (838 203)  (838 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 203)  (839 203)  routing T_16_12.sp4_h_r_38 <X> T_16_12.lc_trk_g2_6
 (24 11)  (840 203)  (840 203)  routing T_16_12.sp4_h_r_38 <X> T_16_12.lc_trk_g2_6
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (46 11)  (862 203)  (862 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (831 204)  (831 204)  routing T_16_12.tnr_op_1 <X> T_16_12.lc_trk_g3_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp4_v_t_30 <X> T_16_12.lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.sp4_v_t_30 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (840 205)  (840 205)  routing T_16_12.tnr_op_2 <X> T_16_12.lc_trk_g3_2
 (12 14)  (828 206)  (828 206)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_h_l_46
 (14 14)  (830 206)  (830 206)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (15 14)  (831 206)  (831 206)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g3_5
 (16 14)  (832 206)  (832 206)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 206)  (834 206)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g3_5
 (21 14)  (837 206)  (837 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp4_h_r_39 <X> T_16_12.lc_trk_g3_7
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 206)  (847 206)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (40 14)  (856 206)  (856 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (11 15)  (827 207)  (827 207)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_h_l_46
 (13 15)  (829 207)  (829 207)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_h_l_46
 (15 15)  (831 207)  (831 207)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (16 15)  (832 207)  (832 207)  routing T_16_12.sp4_h_r_36 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 207)  (843 207)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 207)  (849 207)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.input_2_7
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (12 0)  (886 192)  (886 192)  routing T_17_12.sp4_h_l_46 <X> T_17_12.sp4_h_r_2
 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (38 0)  (912 192)  (912 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (40 0)  (914 192)  (914 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (42 0)  (916 192)  (916 192)  LC_0 Logic Functioning bit
 (43 0)  (917 192)  (917 192)  LC_0 Logic Functioning bit
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (46 0)  (920 192)  (920 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (921 192)  (921 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (13 1)  (887 193)  (887 193)  routing T_17_12.sp4_h_l_46 <X> T_17_12.sp4_h_r_2
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (25 1)  (899 193)  (899 193)  routing T_17_12.sp4_h_r_2 <X> T_17_12.lc_trk_g0_2
 (28 1)  (902 193)  (902 193)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 193)  (911 193)  LC_0 Logic Functioning bit
 (39 1)  (913 193)  (913 193)  LC_0 Logic Functioning bit
 (40 1)  (914 193)  (914 193)  LC_0 Logic Functioning bit
 (42 1)  (916 193)  (916 193)  LC_0 Logic Functioning bit
 (45 1)  (919 193)  (919 193)  LC_0 Logic Functioning bit
 (48 1)  (922 193)  (922 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (50 1)  (924 193)  (924 193)  Carry_In_Mux bit 

 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_5 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 194)  (904 194)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (46 2)  (920 194)  (920 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_5 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (37 3)  (911 195)  (911 195)  LC_1 Logic Functioning bit
 (38 3)  (912 195)  (912 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (909 196)  (909 196)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_2
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (41 4)  (915 196)  (915 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (32 5)  (906 197)  (906 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (907 197)  (907 197)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_2
 (35 5)  (909 197)  (909 197)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_2
 (37 5)  (911 197)  (911 197)  LC_2 Logic Functioning bit
 (38 5)  (912 197)  (912 197)  LC_2 Logic Functioning bit
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (52 5)  (926 197)  (926 197)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (47 7)  (921 199)  (921 199)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (888 200)  (888 200)  routing T_17_12.bnl_op_0 <X> T_17_12.lc_trk_g2_0
 (25 8)  (899 200)  (899 200)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (909 200)  (909 200)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_4
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (46 8)  (920 200)  (920 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (878 201)  (878 201)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_6
 (6 9)  (880 201)  (880 201)  routing T_17_12.sp4_h_l_47 <X> T_17_12.sp4_h_r_6
 (14 9)  (888 201)  (888 201)  routing T_17_12.bnl_op_0 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 201)  (897 201)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.sp4_h_r_34 <X> T_17_12.lc_trk_g2_2
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (907 201)  (907 201)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_4
 (34 9)  (908 201)  (908 201)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_4
 (35 9)  (909 201)  (909 201)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.input_2_4
 (37 9)  (911 201)  (911 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (40 9)  (914 201)  (914 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (4 10)  (878 202)  (878 202)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_v_t_43
 (16 10)  (890 202)  (890 202)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 202)  (892 202)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (902 202)  (902 202)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (909 202)  (909 202)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.input_2_5
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (41 10)  (915 202)  (915 202)  LC_5 Logic Functioning bit
 (42 10)  (916 202)  (916 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (46 10)  (920 202)  (920 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (879 203)  (879 203)  routing T_17_12.sp4_h_r_6 <X> T_17_12.sp4_v_t_43
 (18 11)  (892 203)  (892 203)  routing T_17_12.sp4_v_b_37 <X> T_17_12.lc_trk_g2_5
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 203)  (899 203)  routing T_17_12.sp4_r_v_b_38 <X> T_17_12.lc_trk_g2_6
 (30 11)  (904 203)  (904 203)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (907 203)  (907 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.input_2_5
 (35 11)  (909 203)  (909 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.input_2_5
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (41 11)  (915 203)  (915 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (14 12)  (888 204)  (888 204)  routing T_17_12.wire_logic_cluster/lc_0/out <X> T_17_12.lc_trk_g3_0
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (46 12)  (920 204)  (920 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp4_r_v_b_43 <X> T_17_12.lc_trk_g3_3
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (899 206)  (899 206)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 206)  (902 206)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (909 206)  (909 206)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.input_2_7
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (41 14)  (915 206)  (915 206)  LC_7 Logic Functioning bit
 (42 14)  (916 206)  (916 206)  LC_7 Logic Functioning bit
 (44 14)  (918 206)  (918 206)  LC_7 Logic Functioning bit
 (0 15)  (874 207)  (874 207)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 207)  (892 207)  routing T_17_12.sp4_r_v_b_45 <X> T_17_12.lc_trk_g3_5
 (21 15)  (895 207)  (895 207)  routing T_17_12.sp4_r_v_b_47 <X> T_17_12.lc_trk_g3_7
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 207)  (897 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (25 15)  (899 207)  (899 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (32 15)  (906 207)  (906 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (907 207)  (907 207)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.input_2_7
 (36 15)  (910 207)  (910 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit
 (46 15)  (920 207)  (920 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_12

 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g3_0 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 197)  (960 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (961 197)  (961 197)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.input_2_2
 (34 5)  (962 197)  (962 197)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.input_2_2
 (40 5)  (968 197)  (968 197)  LC_2 Logic Functioning bit
 (47 5)  (975 197)  (975 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (976 197)  (976 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 8)  (953 200)  (953 200)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_h_r_34 <X> T_18_12.lc_trk_g2_2
 (15 12)  (943 204)  (943 204)  routing T_18_12.sp4_h_r_25 <X> T_18_12.lc_trk_g3_1
 (16 12)  (944 204)  (944 204)  routing T_18_12.sp4_h_r_25 <X> T_18_12.lc_trk_g3_1
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (15 13)  (943 205)  (943 205)  routing T_18_12.sp4_v_t_29 <X> T_18_12.lc_trk_g3_0
 (16 13)  (944 205)  (944 205)  routing T_18_12.sp4_v_t_29 <X> T_18_12.lc_trk_g3_0
 (17 13)  (945 205)  (945 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (946 205)  (946 205)  routing T_18_12.sp4_h_r_25 <X> T_18_12.lc_trk_g3_1
 (10 14)  (938 206)  (938 206)  routing T_18_12.sp4_v_b_5 <X> T_18_12.sp4_h_l_47
 (25 14)  (953 206)  (953 206)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6
 (3 15)  (931 207)  (931 207)  routing T_18_12.sp12_h_l_22 <X> T_18_12.sp12_v_t_22
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 207)  (951 207)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6
 (25 15)  (953 207)  (953 207)  routing T_18_12.sp4_v_b_38 <X> T_18_12.lc_trk_g3_6


LogicTile_19_12

 (1 2)  (983 194)  (983 194)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_5 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (1 4)  (983 196)  (983 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 196)  (1003 196)  routing T_19_12.sp4_v_b_11 <X> T_19_12.lc_trk_g1_3
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1005 196)  (1005 196)  routing T_19_12.sp4_v_b_11 <X> T_19_12.lc_trk_g1_3
 (0 5)  (982 197)  (982 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (1 5)  (983 197)  (983 197)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 197)  (1003 197)  routing T_19_12.sp4_v_b_11 <X> T_19_12.lc_trk_g1_3
 (3 6)  (985 198)  (985 198)  routing T_19_12.sp12_h_r_0 <X> T_19_12.sp12_v_t_23
 (28 6)  (1010 198)  (1010 198)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 198)  (1012 198)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 198)  (1015 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 198)  (1016 198)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 198)  (1019 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (46 6)  (1028 198)  (1028 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (985 199)  (985 199)  routing T_19_12.sp12_h_r_0 <X> T_19_12.sp12_v_t_23
 (31 7)  (1013 199)  (1013 199)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (45 7)  (1027 199)  (1027 199)  LC_3 Logic Functioning bit
 (51 7)  (1033 199)  (1033 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (997 200)  (997 200)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g2_1
 (16 8)  (998 200)  (998 200)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g2_1
 (17 8)  (999 200)  (999 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 200)  (1015 200)  routing T_19_12.lc_trk_g2_1 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (46 8)  (1028 200)  (1028 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (1033 200)  (1033 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (1000 201)  (1000 201)  routing T_19_12.sp4_h_r_25 <X> T_19_12.lc_trk_g2_1
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (45 9)  (1027 201)  (1027 201)  LC_4 Logic Functioning bit
 (46 9)  (1028 201)  (1028 201)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (996 202)  (996 202)  routing T_19_12.sp4_v_b_36 <X> T_19_12.lc_trk_g2_4
 (14 11)  (996 203)  (996 203)  routing T_19_12.sp4_v_b_36 <X> T_19_12.lc_trk_g2_4
 (16 11)  (998 203)  (998 203)  routing T_19_12.sp4_v_b_36 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (11 12)  (993 204)  (993 204)  routing T_19_12.sp4_h_r_6 <X> T_19_12.sp4_v_b_11
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 204)  (1005 204)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (24 12)  (1006 204)  (1006 204)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (21 13)  (1003 205)  (1003 205)  routing T_19_12.sp4_h_r_27 <X> T_19_12.lc_trk_g3_3
 (0 14)  (982 206)  (982 206)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 206)  (983 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 207)  (982 207)  routing T_19_12.glb_netwk_6 <X> T_19_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (990 207)  (990 207)  routing T_19_12.sp4_h_l_47 <X> T_19_12.sp4_v_t_47


LogicTile_20_12

 (9 0)  (1045 192)  (1045 192)  routing T_20_12.sp4_v_t_36 <X> T_20_12.sp4_h_r_1
 (14 0)  (1050 192)  (1050 192)  routing T_20_12.wire_logic_cluster/lc_0/out <X> T_20_12.lc_trk_g0_0
 (22 0)  (1058 192)  (1058 192)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1060 192)  (1060 192)  routing T_20_12.bot_op_3 <X> T_20_12.lc_trk_g0_3
 (25 0)  (1061 192)  (1061 192)  routing T_20_12.wire_logic_cluster/lc_2/out <X> T_20_12.lc_trk_g0_2
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 192)  (1066 192)  routing T_20_12.lc_trk_g1_4 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (40 0)  (1076 192)  (1076 192)  LC_0 Logic Functioning bit
 (41 0)  (1077 192)  (1077 192)  LC_0 Logic Functioning bit
 (42 0)  (1078 192)  (1078 192)  LC_0 Logic Functioning bit
 (43 0)  (1079 192)  (1079 192)  LC_0 Logic Functioning bit
 (44 0)  (1080 192)  (1080 192)  LC_0 Logic Functioning bit
 (17 1)  (1053 193)  (1053 193)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (1058 193)  (1058 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (32 1)  (1068 193)  (1068 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (40 1)  (1076 193)  (1076 193)  LC_0 Logic Functioning bit
 (41 1)  (1077 193)  (1077 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (43 1)  (1079 193)  (1079 193)  LC_0 Logic Functioning bit
 (15 2)  (1051 194)  (1051 194)  routing T_20_12.bot_op_5 <X> T_20_12.lc_trk_g0_5
 (17 2)  (1053 194)  (1053 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (1058 194)  (1058 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 194)  (1060 194)  routing T_20_12.bot_op_7 <X> T_20_12.lc_trk_g0_7
 (25 2)  (1061 194)  (1061 194)  routing T_20_12.wire_logic_cluster/lc_6/out <X> T_20_12.lc_trk_g0_6
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 194)  (1066 194)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 194)  (1070 194)  routing T_20_12.lc_trk_g1_1 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (1076 194)  (1076 194)  LC_1 Logic Functioning bit
 (41 2)  (1077 194)  (1077 194)  LC_1 Logic Functioning bit
 (42 2)  (1078 194)  (1078 194)  LC_1 Logic Functioning bit
 (43 2)  (1079 194)  (1079 194)  LC_1 Logic Functioning bit
 (44 2)  (1080 194)  (1080 194)  LC_1 Logic Functioning bit
 (15 3)  (1051 195)  (1051 195)  routing T_20_12.bot_op_4 <X> T_20_12.lc_trk_g0_4
 (17 3)  (1053 195)  (1053 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1058 195)  (1058 195)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (1066 195)  (1066 195)  routing T_20_12.lc_trk_g3_7 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 195)  (1068 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1069 195)  (1069 195)  routing T_20_12.lc_trk_g2_1 <X> T_20_12.input_2_1
 (40 3)  (1076 195)  (1076 195)  LC_1 Logic Functioning bit
 (41 3)  (1077 195)  (1077 195)  LC_1 Logic Functioning bit
 (42 3)  (1078 195)  (1078 195)  LC_1 Logic Functioning bit
 (43 3)  (1079 195)  (1079 195)  LC_1 Logic Functioning bit
 (12 4)  (1048 196)  (1048 196)  routing T_20_12.sp4_v_t_40 <X> T_20_12.sp4_h_r_5
 (15 4)  (1051 196)  (1051 196)  routing T_20_12.bot_op_1 <X> T_20_12.lc_trk_g1_1
 (17 4)  (1053 196)  (1053 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (1063 196)  (1063 196)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 196)  (1065 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 196)  (1066 196)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 196)  (1068 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 196)  (1076 196)  LC_2 Logic Functioning bit
 (41 4)  (1077 196)  (1077 196)  LC_2 Logic Functioning bit
 (42 4)  (1078 196)  (1078 196)  LC_2 Logic Functioning bit
 (43 4)  (1079 196)  (1079 196)  LC_2 Logic Functioning bit
 (44 4)  (1080 196)  (1080 196)  LC_2 Logic Functioning bit
 (15 5)  (1051 197)  (1051 197)  routing T_20_12.bot_op_0 <X> T_20_12.lc_trk_g1_0
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1058 197)  (1058 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1059 197)  (1059 197)  routing T_20_12.sp4_h_r_2 <X> T_20_12.lc_trk_g1_2
 (24 5)  (1060 197)  (1060 197)  routing T_20_12.sp4_h_r_2 <X> T_20_12.lc_trk_g1_2
 (25 5)  (1061 197)  (1061 197)  routing T_20_12.sp4_h_r_2 <X> T_20_12.lc_trk_g1_2
 (30 5)  (1066 197)  (1066 197)  routing T_20_12.lc_trk_g1_6 <X> T_20_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 197)  (1067 197)  routing T_20_12.lc_trk_g0_3 <X> T_20_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 197)  (1068 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1071 197)  (1071 197)  routing T_20_12.lc_trk_g0_2 <X> T_20_12.input_2_2
 (40 5)  (1076 197)  (1076 197)  LC_2 Logic Functioning bit
 (41 5)  (1077 197)  (1077 197)  LC_2 Logic Functioning bit
 (42 5)  (1078 197)  (1078 197)  LC_2 Logic Functioning bit
 (43 5)  (1079 197)  (1079 197)  LC_2 Logic Functioning bit
 (2 6)  (1038 198)  (1038 198)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 6)  (1050 198)  (1050 198)  routing T_20_12.sp4_v_t_1 <X> T_20_12.lc_trk_g1_4
 (25 6)  (1061 198)  (1061 198)  routing T_20_12.sp4_h_r_14 <X> T_20_12.lc_trk_g1_6
 (27 6)  (1063 198)  (1063 198)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 198)  (1064 198)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 198)  (1065 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 198)  (1067 198)  routing T_20_12.lc_trk_g0_4 <X> T_20_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 198)  (1068 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (1076 198)  (1076 198)  LC_3 Logic Functioning bit
 (41 6)  (1077 198)  (1077 198)  LC_3 Logic Functioning bit
 (42 6)  (1078 198)  (1078 198)  LC_3 Logic Functioning bit
 (43 6)  (1079 198)  (1079 198)  LC_3 Logic Functioning bit
 (44 6)  (1080 198)  (1080 198)  LC_3 Logic Functioning bit
 (14 7)  (1050 199)  (1050 199)  routing T_20_12.sp4_v_t_1 <X> T_20_12.lc_trk_g1_4
 (16 7)  (1052 199)  (1052 199)  routing T_20_12.sp4_v_t_1 <X> T_20_12.lc_trk_g1_4
 (17 7)  (1053 199)  (1053 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (1058 199)  (1058 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1059 199)  (1059 199)  routing T_20_12.sp4_h_r_14 <X> T_20_12.lc_trk_g1_6
 (24 7)  (1060 199)  (1060 199)  routing T_20_12.sp4_h_r_14 <X> T_20_12.lc_trk_g1_6
 (32 7)  (1068 199)  (1068 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1069 199)  (1069 199)  routing T_20_12.lc_trk_g2_3 <X> T_20_12.input_2_3
 (35 7)  (1071 199)  (1071 199)  routing T_20_12.lc_trk_g2_3 <X> T_20_12.input_2_3
 (40 7)  (1076 199)  (1076 199)  LC_3 Logic Functioning bit
 (41 7)  (1077 199)  (1077 199)  LC_3 Logic Functioning bit
 (42 7)  (1078 199)  (1078 199)  LC_3 Logic Functioning bit
 (43 7)  (1079 199)  (1079 199)  LC_3 Logic Functioning bit
 (10 8)  (1046 200)  (1046 200)  routing T_20_12.sp4_v_t_39 <X> T_20_12.sp4_h_r_7
 (17 8)  (1053 200)  (1053 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 200)  (1054 200)  routing T_20_12.wire_logic_cluster/lc_1/out <X> T_20_12.lc_trk_g2_1
 (21 8)  (1057 200)  (1057 200)  routing T_20_12.wire_logic_cluster/lc_3/out <X> T_20_12.lc_trk_g2_3
 (22 8)  (1058 200)  (1058 200)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (1061 200)  (1061 200)  routing T_20_12.sp4_v_b_26 <X> T_20_12.lc_trk_g2_2
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 200)  (1067 200)  routing T_20_12.lc_trk_g0_5 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 200)  (1071 200)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.input_2_4
 (40 8)  (1076 200)  (1076 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (42 8)  (1078 200)  (1078 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (44 8)  (1080 200)  (1080 200)  LC_4 Logic Functioning bit
 (15 9)  (1051 201)  (1051 201)  routing T_20_12.sp4_v_t_29 <X> T_20_12.lc_trk_g2_0
 (16 9)  (1052 201)  (1052 201)  routing T_20_12.sp4_v_t_29 <X> T_20_12.lc_trk_g2_0
 (17 9)  (1053 201)  (1053 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1058 201)  (1058 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 201)  (1059 201)  routing T_20_12.sp4_v_b_26 <X> T_20_12.lc_trk_g2_2
 (30 9)  (1066 201)  (1066 201)  routing T_20_12.lc_trk_g1_2 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 201)  (1068 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 201)  (1069 201)  routing T_20_12.lc_trk_g2_4 <X> T_20_12.input_2_4
 (40 9)  (1076 201)  (1076 201)  LC_4 Logic Functioning bit
 (41 9)  (1077 201)  (1077 201)  LC_4 Logic Functioning bit
 (42 9)  (1078 201)  (1078 201)  LC_4 Logic Functioning bit
 (43 9)  (1079 201)  (1079 201)  LC_4 Logic Functioning bit
 (14 10)  (1050 202)  (1050 202)  routing T_20_12.wire_logic_cluster/lc_4/out <X> T_20_12.lc_trk_g2_4
 (17 10)  (1053 202)  (1053 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 202)  (1054 202)  routing T_20_12.wire_logic_cluster/lc_5/out <X> T_20_12.lc_trk_g2_5
 (21 10)  (1057 202)  (1057 202)  routing T_20_12.wire_logic_cluster/lc_7/out <X> T_20_12.lc_trk_g2_7
 (22 10)  (1058 202)  (1058 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (1063 202)  (1063 202)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 202)  (1064 202)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 202)  (1065 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 202)  (1067 202)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 202)  (1068 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 202)  (1069 202)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 202)  (1071 202)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.input_2_5
 (40 10)  (1076 202)  (1076 202)  LC_5 Logic Functioning bit
 (41 10)  (1077 202)  (1077 202)  LC_5 Logic Functioning bit
 (42 10)  (1078 202)  (1078 202)  LC_5 Logic Functioning bit
 (43 10)  (1079 202)  (1079 202)  LC_5 Logic Functioning bit
 (44 10)  (1080 202)  (1080 202)  LC_5 Logic Functioning bit
 (17 11)  (1053 203)  (1053 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1058 203)  (1058 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1059 203)  (1059 203)  routing T_20_12.sp4_v_b_46 <X> T_20_12.lc_trk_g2_6
 (24 11)  (1060 203)  (1060 203)  routing T_20_12.sp4_v_b_46 <X> T_20_12.lc_trk_g2_6
 (30 11)  (1066 203)  (1066 203)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1067 203)  (1067 203)  routing T_20_12.lc_trk_g2_6 <X> T_20_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 203)  (1068 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1069 203)  (1069 203)  routing T_20_12.lc_trk_g2_5 <X> T_20_12.input_2_5
 (40 11)  (1076 203)  (1076 203)  LC_5 Logic Functioning bit
 (41 11)  (1077 203)  (1077 203)  LC_5 Logic Functioning bit
 (42 11)  (1078 203)  (1078 203)  LC_5 Logic Functioning bit
 (43 11)  (1079 203)  (1079 203)  LC_5 Logic Functioning bit
 (15 12)  (1051 204)  (1051 204)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g3_1
 (16 12)  (1052 204)  (1052 204)  routing T_20_12.sp4_v_t_28 <X> T_20_12.lc_trk_g3_1
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1057 204)  (1057 204)  routing T_20_12.bnl_op_3 <X> T_20_12.lc_trk_g3_3
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (1063 204)  (1063 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 204)  (1064 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 204)  (1065 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 204)  (1066 204)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 204)  (1067 204)  routing T_20_12.lc_trk_g0_7 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 204)  (1068 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 204)  (1071 204)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.input_2_6
 (40 12)  (1076 204)  (1076 204)  LC_6 Logic Functioning bit
 (41 12)  (1077 204)  (1077 204)  LC_6 Logic Functioning bit
 (42 12)  (1078 204)  (1078 204)  LC_6 Logic Functioning bit
 (43 12)  (1079 204)  (1079 204)  LC_6 Logic Functioning bit
 (44 12)  (1080 204)  (1080 204)  LC_6 Logic Functioning bit
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.bnl_op_3 <X> T_20_12.lc_trk_g3_3
 (30 13)  (1066 205)  (1066 205)  routing T_20_12.lc_trk_g3_6 <X> T_20_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 205)  (1067 205)  routing T_20_12.lc_trk_g0_7 <X> T_20_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 205)  (1068 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1071 205)  (1071 205)  routing T_20_12.lc_trk_g0_6 <X> T_20_12.input_2_6
 (40 13)  (1076 205)  (1076 205)  LC_6 Logic Functioning bit
 (41 13)  (1077 205)  (1077 205)  LC_6 Logic Functioning bit
 (42 13)  (1078 205)  (1078 205)  LC_6 Logic Functioning bit
 (43 13)  (1079 205)  (1079 205)  LC_6 Logic Functioning bit
 (22 14)  (1058 206)  (1058 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (28 14)  (1064 206)  (1064 206)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 206)  (1065 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 206)  (1068 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 206)  (1069 206)  routing T_20_12.lc_trk_g2_0 <X> T_20_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 206)  (1071 206)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.input_2_7
 (40 14)  (1076 206)  (1076 206)  LC_7 Logic Functioning bit
 (41 14)  (1077 206)  (1077 206)  LC_7 Logic Functioning bit
 (42 14)  (1078 206)  (1078 206)  LC_7 Logic Functioning bit
 (43 14)  (1079 206)  (1079 206)  LC_7 Logic Functioning bit
 (44 14)  (1080 206)  (1080 206)  LC_7 Logic Functioning bit
 (10 15)  (1046 207)  (1046 207)  routing T_20_12.sp4_h_l_40 <X> T_20_12.sp4_v_t_47
 (21 15)  (1057 207)  (1057 207)  routing T_20_12.sp4_r_v_b_47 <X> T_20_12.lc_trk_g3_7
 (22 15)  (1058 207)  (1058 207)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (1060 207)  (1060 207)  routing T_20_12.tnl_op_6 <X> T_20_12.lc_trk_g3_6
 (25 15)  (1061 207)  (1061 207)  routing T_20_12.tnl_op_6 <X> T_20_12.lc_trk_g3_6
 (30 15)  (1066 207)  (1066 207)  routing T_20_12.lc_trk_g2_2 <X> T_20_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (1068 207)  (1068 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 207)  (1069 207)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.input_2_7
 (35 15)  (1071 207)  (1071 207)  routing T_20_12.lc_trk_g2_7 <X> T_20_12.input_2_7
 (40 15)  (1076 207)  (1076 207)  LC_7 Logic Functioning bit
 (41 15)  (1077 207)  (1077 207)  LC_7 Logic Functioning bit
 (42 15)  (1078 207)  (1078 207)  LC_7 Logic Functioning bit
 (43 15)  (1079 207)  (1079 207)  LC_7 Logic Functioning bit


LogicTile_21_12

 (25 0)  (1115 192)  (1115 192)  routing T_21_12.sp4_h_l_7 <X> T_21_12.lc_trk_g0_2
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 192)  (1120 192)  routing T_21_12.lc_trk_g2_5 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 192)  (1134 192)  LC_0 Logic Functioning bit
 (14 1)  (1104 193)  (1104 193)  routing T_21_12.sp4_r_v_b_35 <X> T_21_12.lc_trk_g0_0
 (17 1)  (1107 193)  (1107 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1112 193)  (1112 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 193)  (1113 193)  routing T_21_12.sp4_h_l_7 <X> T_21_12.lc_trk_g0_2
 (24 1)  (1114 193)  (1114 193)  routing T_21_12.sp4_h_l_7 <X> T_21_12.lc_trk_g0_2
 (25 1)  (1115 193)  (1115 193)  routing T_21_12.sp4_h_l_7 <X> T_21_12.lc_trk_g0_2
 (32 1)  (1122 193)  (1122 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 193)  (1125 193)  routing T_21_12.lc_trk_g0_2 <X> T_21_12.input_2_0
 (49 1)  (1139 193)  (1139 193)  Carry_In_Mux bit 

 (9 2)  (1099 194)  (1099 194)  routing T_21_12.sp4_h_r_10 <X> T_21_12.sp4_h_l_36
 (10 2)  (1100 194)  (1100 194)  routing T_21_12.sp4_h_r_10 <X> T_21_12.sp4_h_l_36
 (11 2)  (1101 194)  (1101 194)  routing T_21_12.sp4_h_r_8 <X> T_21_12.sp4_v_t_39
 (13 2)  (1103 194)  (1103 194)  routing T_21_12.sp4_h_r_8 <X> T_21_12.sp4_v_t_39
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 194)  (1120 194)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (35 2)  (1125 194)  (1125 194)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.input_2_1
 (44 2)  (1134 194)  (1134 194)  LC_1 Logic Functioning bit
 (12 3)  (1102 195)  (1102 195)  routing T_21_12.sp4_h_r_8 <X> T_21_12.sp4_v_t_39
 (32 3)  (1122 195)  (1122 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1123 195)  (1123 195)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.input_2_1
 (35 3)  (1125 195)  (1125 195)  routing T_21_12.lc_trk_g2_7 <X> T_21_12.input_2_1
 (27 4)  (1117 196)  (1117 196)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 196)  (1118 196)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 196)  (1119 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 196)  (1120 196)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (44 4)  (1134 196)  (1134 196)  LC_2 Logic Functioning bit
 (22 5)  (1112 197)  (1112 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 197)  (1113 197)  routing T_21_12.sp4_v_b_18 <X> T_21_12.lc_trk_g1_2
 (24 5)  (1114 197)  (1114 197)  routing T_21_12.sp4_v_b_18 <X> T_21_12.lc_trk_g1_2
 (30 5)  (1120 197)  (1120 197)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 197)  (1122 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1123 197)  (1123 197)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.input_2_2
 (34 5)  (1124 197)  (1124 197)  routing T_21_12.lc_trk_g3_1 <X> T_21_12.input_2_2
 (11 6)  (1101 198)  (1101 198)  routing T_21_12.sp4_h_l_37 <X> T_21_12.sp4_v_t_40
 (29 6)  (1119 198)  (1119 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (38 6)  (1128 198)  (1128 198)  LC_3 Logic Functioning bit
 (39 6)  (1129 198)  (1129 198)  LC_3 Logic Functioning bit
 (40 6)  (1130 198)  (1130 198)  LC_3 Logic Functioning bit
 (41 6)  (1131 198)  (1131 198)  LC_3 Logic Functioning bit
 (42 6)  (1132 198)  (1132 198)  LC_3 Logic Functioning bit
 (52 6)  (1142 198)  (1142 198)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (6 7)  (1096 199)  (1096 199)  routing T_21_12.sp4_h_r_3 <X> T_21_12.sp4_h_l_38
 (26 7)  (1116 199)  (1116 199)  routing T_21_12.lc_trk_g2_3 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 199)  (1118 199)  routing T_21_12.lc_trk_g2_3 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 199)  (1119 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 199)  (1122 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1124 199)  (1124 199)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.input_2_3
 (35 7)  (1125 199)  (1125 199)  routing T_21_12.lc_trk_g1_2 <X> T_21_12.input_2_3
 (39 7)  (1129 199)  (1129 199)  LC_3 Logic Functioning bit
 (40 7)  (1130 199)  (1130 199)  LC_3 Logic Functioning bit
 (43 7)  (1133 199)  (1133 199)  LC_3 Logic Functioning bit
 (22 8)  (1112 200)  (1112 200)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1114 200)  (1114 200)  routing T_21_12.tnr_op_3 <X> T_21_12.lc_trk_g2_3
 (17 10)  (1107 202)  (1107 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1112 202)  (1112 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (14 11)  (1104 203)  (1104 203)  routing T_21_12.tnl_op_4 <X> T_21_12.lc_trk_g2_4
 (15 11)  (1105 203)  (1105 203)  routing T_21_12.tnl_op_4 <X> T_21_12.lc_trk_g2_4
 (17 11)  (1107 203)  (1107 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (1108 203)  (1108 203)  routing T_21_12.sp4_r_v_b_37 <X> T_21_12.lc_trk_g2_5
 (21 11)  (1111 203)  (1111 203)  routing T_21_12.sp4_r_v_b_39 <X> T_21_12.lc_trk_g2_7
 (17 12)  (1107 204)  (1107 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1108 205)  (1108 205)  routing T_21_12.sp4_r_v_b_41 <X> T_21_12.lc_trk_g3_1
 (22 15)  (1112 207)  (1112 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_22_12

 (21 0)  (1165 192)  (1165 192)  routing T_22_12.sp4_h_r_11 <X> T_22_12.lc_trk_g0_3
 (22 0)  (1166 192)  (1166 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1167 192)  (1167 192)  routing T_22_12.sp4_h_r_11 <X> T_22_12.lc_trk_g0_3
 (24 0)  (1168 192)  (1168 192)  routing T_22_12.sp4_h_r_11 <X> T_22_12.lc_trk_g0_3
 (28 0)  (1172 192)  (1172 192)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 192)  (1174 192)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (1188 192)  (1188 192)  LC_0 Logic Functioning bit
 (15 1)  (1159 193)  (1159 193)  routing T_22_12.bot_op_0 <X> T_22_12.lc_trk_g0_0
 (17 1)  (1161 193)  (1161 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (32 1)  (1176 193)  (1176 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1178 193)  (1178 193)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.input_2_0
 (22 2)  (1166 194)  (1166 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (1171 194)  (1171 194)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 194)  (1172 194)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 194)  (1173 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 194)  (1174 194)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_1/in_1
 (44 2)  (1188 194)  (1188 194)  LC_1 Logic Functioning bit
 (21 3)  (1165 195)  (1165 195)  routing T_22_12.sp4_r_v_b_31 <X> T_22_12.lc_trk_g0_7
 (30 3)  (1174 195)  (1174 195)  routing T_22_12.lc_trk_g3_7 <X> T_22_12.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 195)  (1176 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1178 195)  (1178 195)  routing T_22_12.lc_trk_g1_2 <X> T_22_12.input_2_1
 (35 3)  (1179 195)  (1179 195)  routing T_22_12.lc_trk_g1_2 <X> T_22_12.input_2_1
 (17 4)  (1161 196)  (1161 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (1169 196)  (1169 196)  routing T_22_12.sp4_h_r_10 <X> T_22_12.lc_trk_g1_2
 (29 4)  (1173 196)  (1173 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (35 4)  (1179 196)  (1179 196)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.input_2_2
 (44 4)  (1188 196)  (1188 196)  LC_2 Logic Functioning bit
 (18 5)  (1162 197)  (1162 197)  routing T_22_12.sp4_r_v_b_25 <X> T_22_12.lc_trk_g1_1
 (22 5)  (1166 197)  (1166 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1167 197)  (1167 197)  routing T_22_12.sp4_h_r_10 <X> T_22_12.lc_trk_g1_2
 (24 5)  (1168 197)  (1168 197)  routing T_22_12.sp4_h_r_10 <X> T_22_12.lc_trk_g1_2
 (30 5)  (1174 197)  (1174 197)  routing T_22_12.lc_trk_g0_3 <X> T_22_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 197)  (1176 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1178 197)  (1178 197)  routing T_22_12.lc_trk_g1_5 <X> T_22_12.input_2_2
 (4 6)  (1148 198)  (1148 198)  routing T_22_12.sp4_h_r_3 <X> T_22_12.sp4_v_t_38
 (17 6)  (1161 198)  (1161 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1171 198)  (1171 198)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 198)  (1172 198)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 198)  (1173 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 198)  (1174 198)  routing T_22_12.lc_trk_g3_5 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (35 6)  (1179 198)  (1179 198)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.input_2_3
 (44 6)  (1188 198)  (1188 198)  LC_3 Logic Functioning bit
 (5 7)  (1149 199)  (1149 199)  routing T_22_12.sp4_h_r_3 <X> T_22_12.sp4_v_t_38
 (18 7)  (1162 199)  (1162 199)  routing T_22_12.sp4_r_v_b_29 <X> T_22_12.lc_trk_g1_5
 (32 7)  (1176 199)  (1176 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1179 199)  (1179 199)  routing T_22_12.lc_trk_g0_7 <X> T_22_12.input_2_3
 (14 8)  (1158 200)  (1158 200)  routing T_22_12.sp4_v_t_21 <X> T_22_12.lc_trk_g2_0
 (22 8)  (1166 200)  (1166 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1171 200)  (1171 200)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 200)  (1172 200)  routing T_22_12.lc_trk_g3_0 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 200)  (1173 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (44 8)  (1188 200)  (1188 200)  LC_4 Logic Functioning bit
 (14 9)  (1158 201)  (1158 201)  routing T_22_12.sp4_v_t_21 <X> T_22_12.lc_trk_g2_0
 (16 9)  (1160 201)  (1160 201)  routing T_22_12.sp4_v_t_21 <X> T_22_12.lc_trk_g2_0
 (17 9)  (1161 201)  (1161 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (1165 201)  (1165 201)  routing T_22_12.sp4_r_v_b_35 <X> T_22_12.lc_trk_g2_3
 (32 9)  (1176 201)  (1176 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1177 201)  (1177 201)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.input_2_4
 (14 10)  (1158 202)  (1158 202)  routing T_22_12.sp4_v_b_36 <X> T_22_12.lc_trk_g2_4
 (15 10)  (1159 202)  (1159 202)  routing T_22_12.sp4_h_l_16 <X> T_22_12.lc_trk_g2_5
 (16 10)  (1160 202)  (1160 202)  routing T_22_12.sp4_h_l_16 <X> T_22_12.lc_trk_g2_5
 (17 10)  (1161 202)  (1161 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (1165 202)  (1165 202)  routing T_22_12.rgt_op_7 <X> T_22_12.lc_trk_g2_7
 (22 10)  (1166 202)  (1166 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1168 202)  (1168 202)  routing T_22_12.rgt_op_7 <X> T_22_12.lc_trk_g2_7
 (29 10)  (1173 202)  (1173 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (44 10)  (1188 202)  (1188 202)  LC_5 Logic Functioning bit
 (14 11)  (1158 203)  (1158 203)  routing T_22_12.sp4_v_b_36 <X> T_22_12.lc_trk_g2_4
 (16 11)  (1160 203)  (1160 203)  routing T_22_12.sp4_v_b_36 <X> T_22_12.lc_trk_g2_4
 (17 11)  (1161 203)  (1161 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1162 203)  (1162 203)  routing T_22_12.sp4_h_l_16 <X> T_22_12.lc_trk_g2_5
 (32 11)  (1176 203)  (1176 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1177 203)  (1177 203)  routing T_22_12.lc_trk_g2_3 <X> T_22_12.input_2_5
 (35 11)  (1179 203)  (1179 203)  routing T_22_12.lc_trk_g2_3 <X> T_22_12.input_2_5
 (9 12)  (1153 204)  (1153 204)  routing T_22_12.sp4_v_t_47 <X> T_22_12.sp4_h_r_10
 (14 12)  (1158 204)  (1158 204)  routing T_22_12.rgt_op_0 <X> T_22_12.lc_trk_g3_0
 (15 12)  (1159 204)  (1159 204)  routing T_22_12.sp4_h_r_25 <X> T_22_12.lc_trk_g3_1
 (16 12)  (1160 204)  (1160 204)  routing T_22_12.sp4_h_r_25 <X> T_22_12.lc_trk_g3_1
 (17 12)  (1161 204)  (1161 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (1172 204)  (1172 204)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 204)  (1173 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 204)  (1174 204)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (35 12)  (1179 204)  (1179 204)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.input_2_6
 (44 12)  (1188 204)  (1188 204)  LC_6 Logic Functioning bit
 (11 13)  (1155 205)  (1155 205)  routing T_22_12.sp4_h_l_46 <X> T_22_12.sp4_h_r_11
 (15 13)  (1159 205)  (1159 205)  routing T_22_12.rgt_op_0 <X> T_22_12.lc_trk_g3_0
 (17 13)  (1161 205)  (1161 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1162 205)  (1162 205)  routing T_22_12.sp4_h_r_25 <X> T_22_12.lc_trk_g3_1
 (30 13)  (1174 205)  (1174 205)  routing T_22_12.lc_trk_g2_7 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (1176 205)  (1176 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1177 205)  (1177 205)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.input_2_6
 (15 14)  (1159 206)  (1159 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (16 14)  (1160 206)  (1160 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (17 14)  (1161 206)  (1161 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1162 206)  (1162 206)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (22 14)  (1166 206)  (1166 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1167 206)  (1167 206)  routing T_22_12.sp4_v_b_47 <X> T_22_12.lc_trk_g3_7
 (24 14)  (1168 206)  (1168 206)  routing T_22_12.sp4_v_b_47 <X> T_22_12.lc_trk_g3_7
 (25 14)  (1169 206)  (1169 206)  routing T_22_12.sp4_v_b_38 <X> T_22_12.lc_trk_g3_6
 (27 14)  (1171 206)  (1171 206)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 206)  (1172 206)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 206)  (1173 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (35 14)  (1179 206)  (1179 206)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.input_2_7
 (44 14)  (1188 206)  (1188 206)  LC_7 Logic Functioning bit
 (12 15)  (1156 207)  (1156 207)  routing T_22_12.sp4_h_l_46 <X> T_22_12.sp4_v_t_46
 (18 15)  (1162 207)  (1162 207)  routing T_22_12.sp4_h_r_45 <X> T_22_12.lc_trk_g3_5
 (22 15)  (1166 207)  (1166 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1167 207)  (1167 207)  routing T_22_12.sp4_v_b_38 <X> T_22_12.lc_trk_g3_6
 (25 15)  (1169 207)  (1169 207)  routing T_22_12.sp4_v_b_38 <X> T_22_12.lc_trk_g3_6
 (32 15)  (1176 207)  (1176 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1177 207)  (1177 207)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.input_2_7
 (34 15)  (1178 207)  (1178 207)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.input_2_7
 (35 15)  (1179 207)  (1179 207)  routing T_22_12.lc_trk_g3_6 <X> T_22_12.input_2_7


LogicTile_23_12

 (5 0)  (1203 192)  (1203 192)  routing T_23_12.sp4_v_t_37 <X> T_23_12.sp4_h_r_0
 (25 0)  (1223 192)  (1223 192)  routing T_23_12.sp4_h_r_10 <X> T_23_12.lc_trk_g0_2
 (27 0)  (1225 192)  (1225 192)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 192)  (1227 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 192)  (1228 192)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 192)  (1230 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 192)  (1232 192)  routing T_23_12.lc_trk_g1_0 <X> T_23_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 192)  (1235 192)  LC_0 Logic Functioning bit
 (39 0)  (1237 192)  (1237 192)  LC_0 Logic Functioning bit
 (45 0)  (1243 192)  (1243 192)  LC_0 Logic Functioning bit
 (47 0)  (1245 192)  (1245 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (1220 193)  (1220 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1221 193)  (1221 193)  routing T_23_12.sp4_h_r_10 <X> T_23_12.lc_trk_g0_2
 (24 1)  (1222 193)  (1222 193)  routing T_23_12.sp4_h_r_10 <X> T_23_12.lc_trk_g0_2
 (37 1)  (1235 193)  (1235 193)  LC_0 Logic Functioning bit
 (39 1)  (1237 193)  (1237 193)  LC_0 Logic Functioning bit
 (45 1)  (1243 193)  (1243 193)  LC_0 Logic Functioning bit
 (47 1)  (1245 193)  (1245 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (1 2)  (1199 194)  (1199 194)  routing T_23_12.glb_netwk_5 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (1198 195)  (1198 195)  routing T_23_12.glb_netwk_5 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (1 4)  (1199 196)  (1199 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1212 196)  (1212 196)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (1 5)  (1199 197)  (1199 197)  routing T_23_12.lc_trk_g0_2 <X> T_23_12.wire_logic_cluster/lc_7/cen
 (14 5)  (1212 197)  (1212 197)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (15 5)  (1213 197)  (1213 197)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (16 5)  (1214 197)  (1214 197)  routing T_23_12.sp4_h_l_5 <X> T_23_12.lc_trk_g1_0
 (17 5)  (1215 197)  (1215 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (5 6)  (1203 198)  (1203 198)  routing T_23_12.sp4_v_t_44 <X> T_23_12.sp4_h_l_38
 (4 7)  (1202 199)  (1202 199)  routing T_23_12.sp4_v_t_44 <X> T_23_12.sp4_h_l_38
 (6 7)  (1204 199)  (1204 199)  routing T_23_12.sp4_v_t_44 <X> T_23_12.sp4_h_l_38
 (8 7)  (1206 199)  (1206 199)  routing T_23_12.sp4_h_r_10 <X> T_23_12.sp4_v_t_41
 (9 7)  (1207 199)  (1207 199)  routing T_23_12.sp4_h_r_10 <X> T_23_12.sp4_v_t_41
 (10 7)  (1208 199)  (1208 199)  routing T_23_12.sp4_h_r_10 <X> T_23_12.sp4_v_t_41
 (15 7)  (1213 199)  (1213 199)  routing T_23_12.sp4_v_t_9 <X> T_23_12.lc_trk_g1_4
 (16 7)  (1214 199)  (1214 199)  routing T_23_12.sp4_v_t_9 <X> T_23_12.lc_trk_g1_4
 (17 7)  (1215 199)  (1215 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 11)  (1220 203)  (1220 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1221 203)  (1221 203)  routing T_23_12.sp4_h_r_30 <X> T_23_12.lc_trk_g2_6
 (24 11)  (1222 203)  (1222 203)  routing T_23_12.sp4_h_r_30 <X> T_23_12.lc_trk_g2_6
 (25 11)  (1223 203)  (1223 203)  routing T_23_12.sp4_h_r_30 <X> T_23_12.lc_trk_g2_6
 (12 12)  (1210 204)  (1210 204)  routing T_23_12.sp4_h_l_45 <X> T_23_12.sp4_h_r_11
 (13 13)  (1211 205)  (1211 205)  routing T_23_12.sp4_h_l_45 <X> T_23_12.sp4_h_r_11
 (0 14)  (1198 206)  (1198 206)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 206)  (1199 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (13 14)  (1211 206)  (1211 206)  routing T_23_12.sp4_h_r_11 <X> T_23_12.sp4_v_t_46
 (26 14)  (1224 206)  (1224 206)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (31 14)  (1229 206)  (1229 206)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 206)  (1230 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 206)  (1231 206)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 206)  (1235 206)  LC_7 Logic Functioning bit
 (39 14)  (1237 206)  (1237 206)  LC_7 Logic Functioning bit
 (45 14)  (1243 206)  (1243 206)  LC_7 Logic Functioning bit
 (51 14)  (1249 206)  (1249 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1198 207)  (1198 207)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (1210 207)  (1210 207)  routing T_23_12.sp4_h_r_11 <X> T_23_12.sp4_v_t_46
 (27 15)  (1225 207)  (1225 207)  routing T_23_12.lc_trk_g1_4 <X> T_23_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 207)  (1227 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 207)  (1229 207)  routing T_23_12.lc_trk_g2_6 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 207)  (1234 207)  LC_7 Logic Functioning bit
 (38 15)  (1236 207)  (1236 207)  LC_7 Logic Functioning bit
 (45 15)  (1243 207)  (1243 207)  LC_7 Logic Functioning bit
 (46 15)  (1244 207)  (1244 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_24_12

 (12 2)  (1264 194)  (1264 194)  routing T_24_12.sp4_v_t_45 <X> T_24_12.sp4_h_l_39
 (25 2)  (1277 194)  (1277 194)  routing T_24_12.sp4_v_t_3 <X> T_24_12.lc_trk_g0_6
 (11 3)  (1263 195)  (1263 195)  routing T_24_12.sp4_v_t_45 <X> T_24_12.sp4_h_l_39
 (13 3)  (1265 195)  (1265 195)  routing T_24_12.sp4_v_t_45 <X> T_24_12.sp4_h_l_39
 (22 3)  (1274 195)  (1274 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1275 195)  (1275 195)  routing T_24_12.sp4_v_t_3 <X> T_24_12.lc_trk_g0_6
 (25 3)  (1277 195)  (1277 195)  routing T_24_12.sp4_v_t_3 <X> T_24_12.lc_trk_g0_6
 (28 6)  (1280 198)  (1280 198)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 198)  (1281 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 198)  (1282 198)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 198)  (1283 198)  routing T_24_12.lc_trk_g0_6 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (41 6)  (1293 198)  (1293 198)  LC_3 Logic Functioning bit
 (43 6)  (1295 198)  (1295 198)  LC_3 Logic Functioning bit
 (53 6)  (1305 198)  (1305 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (1279 199)  (1279 199)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 199)  (1280 199)  routing T_24_12.lc_trk_g3_0 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 199)  (1281 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 199)  (1283 199)  routing T_24_12.lc_trk_g0_6 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 199)  (1289 199)  LC_3 Logic Functioning bit
 (39 7)  (1291 199)  (1291 199)  LC_3 Logic Functioning bit
 (40 7)  (1292 199)  (1292 199)  LC_3 Logic Functioning bit
 (42 7)  (1294 199)  (1294 199)  LC_3 Logic Functioning bit
 (14 10)  (1266 202)  (1266 202)  routing T_24_12.sp4_v_t_17 <X> T_24_12.lc_trk_g2_4
 (16 11)  (1268 203)  (1268 203)  routing T_24_12.sp4_v_t_17 <X> T_24_12.lc_trk_g2_4
 (17 11)  (1269 203)  (1269 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (16 13)  (1268 205)  (1268 205)  routing T_24_12.sp12_v_b_8 <X> T_24_12.lc_trk_g3_0
 (17 13)  (1269 205)  (1269 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (2 14)  (1254 206)  (1254 206)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 193)  (1328 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 193)  (1329 193)  routing T_25_12.sp4_v_t_7 <X> T_25_12.lc_trk_g0_2
 (24 1)  (1330 193)  (1330 193)  routing T_25_12.sp4_v_t_7 <X> T_25_12.lc_trk_g0_2
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_5 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 195)  (1306 195)  routing T_25_12.glb_netwk_5 <X> T_25_12.wire_bram/ram/WCLK
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 195)  (1315 195)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_v_t_36
 (10 3)  (1316 195)  (1316 195)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_v_t_36
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g0_2 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (5 6)  (1311 198)  (1311 198)  routing T_25_12.sp4_v_t_38 <X> T_25_12.sp4_h_l_38
 (6 6)  (1312 198)  (1312 198)  routing T_25_12.sp4_v_b_0 <X> T_25_12.sp4_v_t_38
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (5 7)  (1311 199)  (1311 199)  routing T_25_12.sp4_v_b_0 <X> T_25_12.sp4_v_t_38
 (6 7)  (1312 199)  (1312 199)  routing T_25_12.sp4_v_t_38 <X> T_25_12.sp4_h_l_38
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (27 8)  (1333 200)  (1333 200)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.wire_bram/ram/WDATA_3
 (28 8)  (1334 200)  (1334 200)  routing T_25_12.lc_trk_g3_0 <X> T_25_12.wire_bram/ram/WDATA_3
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_3
 (36 8)  (1342 200)  (1342 200)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_3 sp4_h_l_29
 (38 8)  (1344 200)  (1344 200)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (39 8)  (1345 200)  (1345 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (5 10)  (1311 202)  (1311 202)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_h_l_43
 (4 11)  (1310 203)  (1310 203)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_h_l_43
 (6 11)  (1312 203)  (1312 203)  routing T_25_12.sp4_v_t_37 <X> T_25_12.sp4_h_l_43
 (14 13)  (1320 205)  (1320 205)  routing T_25_12.sp4_h_l_13 <X> T_25_12.lc_trk_g3_0
 (15 13)  (1321 205)  (1321 205)  routing T_25_12.sp4_h_l_13 <X> T_25_12.lc_trk_g3_0
 (16 13)  (1322 205)  (1322 205)  routing T_25_12.sp4_h_l_13 <X> T_25_12.lc_trk_g3_0
 (17 13)  (1323 205)  (1323 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_13 lc_trk_g3_0
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (10 14)  (1316 206)  (1316 206)  routing T_25_12.sp4_v_b_5 <X> T_25_12.sp4_h_l_47
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (6 1)  (11 177)  (11 177)  routing T_0_11.span12_horz_8 <X> T_0_11.lc_trk_g0_0
 (7 1)  (10 177)  (10 177)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (16 4)  (1 180)  (1 180)  IOB_0 IO Functioning bit
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_11

 (3 2)  (399 178)  (399 178)  routing T_8_11.sp12_v_t_23 <X> T_8_11.sp12_h_l_23


LogicTile_9_11

 (8 3)  (446 179)  (446 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (9 3)  (447 179)  (447 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36
 (10 3)  (448 179)  (448 179)  routing T_9_11.sp4_h_r_7 <X> T_9_11.sp4_v_t_36


LogicTile_10_11

 (21 0)  (513 176)  (513 176)  routing T_10_11.sp4_h_r_19 <X> T_10_11.lc_trk_g0_3
 (22 0)  (514 176)  (514 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 176)  (515 176)  routing T_10_11.sp4_h_r_19 <X> T_10_11.lc_trk_g0_3
 (24 0)  (516 176)  (516 176)  routing T_10_11.sp4_h_r_19 <X> T_10_11.lc_trk_g0_3
 (25 0)  (517 176)  (517 176)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g0_2
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (536 176)  (536 176)  LC_0 Logic Functioning bit
 (21 1)  (513 177)  (513 177)  routing T_10_11.sp4_h_r_19 <X> T_10_11.lc_trk_g0_3
 (22 1)  (514 177)  (514 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (515 177)  (515 177)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g0_2
 (24 1)  (516 177)  (516 177)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g0_2
 (25 1)  (517 177)  (517 177)  routing T_10_11.sp4_h_l_7 <X> T_10_11.lc_trk_g0_2
 (30 1)  (522 177)  (522 177)  routing T_10_11.lc_trk_g0_3 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (50 1)  (542 177)  (542 177)  Carry_In_Mux bit 

 (15 2)  (507 178)  (507 178)  routing T_10_11.sp12_h_r_5 <X> T_10_11.lc_trk_g0_5
 (17 2)  (509 178)  (509 178)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 178)  (510 178)  routing T_10_11.sp12_h_r_5 <X> T_10_11.lc_trk_g0_5
 (21 2)  (513 178)  (513 178)  routing T_10_11.sp12_h_l_4 <X> T_10_11.lc_trk_g0_7
 (22 2)  (514 178)  (514 178)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (516 178)  (516 178)  routing T_10_11.sp12_h_l_4 <X> T_10_11.lc_trk_g0_7
 (28 2)  (520 178)  (520 178)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 178)  (521 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 178)  (522 178)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 178)  (528 178)  LC_1 Logic Functioning bit
 (37 2)  (529 178)  (529 178)  LC_1 Logic Functioning bit
 (38 2)  (530 178)  (530 178)  LC_1 Logic Functioning bit
 (39 2)  (531 178)  (531 178)  LC_1 Logic Functioning bit
 (44 2)  (536 178)  (536 178)  LC_1 Logic Functioning bit
 (8 3)  (500 179)  (500 179)  routing T_10_11.sp4_h_r_1 <X> T_10_11.sp4_v_t_36
 (9 3)  (501 179)  (501 179)  routing T_10_11.sp4_h_r_1 <X> T_10_11.sp4_v_t_36
 (18 3)  (510 179)  (510 179)  routing T_10_11.sp12_h_r_5 <X> T_10_11.lc_trk_g0_5
 (21 3)  (513 179)  (513 179)  routing T_10_11.sp12_h_l_4 <X> T_10_11.lc_trk_g0_7
 (40 3)  (532 179)  (532 179)  LC_1 Logic Functioning bit
 (41 3)  (533 179)  (533 179)  LC_1 Logic Functioning bit
 (42 3)  (534 179)  (534 179)  LC_1 Logic Functioning bit
 (43 3)  (535 179)  (535 179)  LC_1 Logic Functioning bit
 (47 3)  (539 179)  (539 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (29 4)  (521 180)  (521 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 180)  (522 180)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 180)  (524 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 180)  (528 180)  LC_2 Logic Functioning bit
 (39 4)  (531 180)  (531 180)  LC_2 Logic Functioning bit
 (41 4)  (533 180)  (533 180)  LC_2 Logic Functioning bit
 (42 4)  (534 180)  (534 180)  LC_2 Logic Functioning bit
 (44 4)  (536 180)  (536 180)  LC_2 Logic Functioning bit
 (46 4)  (538 180)  (538 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (30 5)  (522 181)  (522 181)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 181)  (524 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 181)  (525 181)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.input_2_2
 (34 5)  (526 181)  (526 181)  routing T_10_11.lc_trk_g3_1 <X> T_10_11.input_2_2
 (36 5)  (528 181)  (528 181)  LC_2 Logic Functioning bit
 (39 5)  (531 181)  (531 181)  LC_2 Logic Functioning bit
 (41 5)  (533 181)  (533 181)  LC_2 Logic Functioning bit
 (42 5)  (534 181)  (534 181)  LC_2 Logic Functioning bit
 (13 6)  (505 182)  (505 182)  routing T_10_11.sp4_h_r_5 <X> T_10_11.sp4_v_t_40
 (29 6)  (521 182)  (521 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 182)  (524 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 182)  (528 182)  LC_3 Logic Functioning bit
 (37 6)  (529 182)  (529 182)  LC_3 Logic Functioning bit
 (38 6)  (530 182)  (530 182)  LC_3 Logic Functioning bit
 (39 6)  (531 182)  (531 182)  LC_3 Logic Functioning bit
 (44 6)  (536 182)  (536 182)  LC_3 Logic Functioning bit
 (46 6)  (538 182)  (538 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (504 183)  (504 183)  routing T_10_11.sp4_h_r_5 <X> T_10_11.sp4_v_t_40
 (30 7)  (522 183)  (522 183)  routing T_10_11.lc_trk_g0_2 <X> T_10_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 183)  (532 183)  LC_3 Logic Functioning bit
 (41 7)  (533 183)  (533 183)  LC_3 Logic Functioning bit
 (42 7)  (534 183)  (534 183)  LC_3 Logic Functioning bit
 (43 7)  (535 183)  (535 183)  LC_3 Logic Functioning bit
 (29 8)  (521 184)  (521 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 184)  (522 184)  routing T_10_11.lc_trk_g0_5 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (37 8)  (529 184)  (529 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (44 8)  (536 184)  (536 184)  LC_4 Logic Functioning bit
 (40 9)  (532 185)  (532 185)  LC_4 Logic Functioning bit
 (41 9)  (533 185)  (533 185)  LC_4 Logic Functioning bit
 (42 9)  (534 185)  (534 185)  LC_4 Logic Functioning bit
 (43 9)  (535 185)  (535 185)  LC_4 Logic Functioning bit
 (51 9)  (543 185)  (543 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (506 186)  (506 186)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g2_4
 (17 10)  (509 186)  (509 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (518 186)  (518 186)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 186)  (524 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 186)  (528 186)  LC_5 Logic Functioning bit
 (38 10)  (530 186)  (530 186)  LC_5 Logic Functioning bit
 (40 10)  (532 186)  (532 186)  LC_5 Logic Functioning bit
 (42 10)  (534 186)  (534 186)  LC_5 Logic Functioning bit
 (8 11)  (500 187)  (500 187)  routing T_10_11.sp4_h_r_7 <X> T_10_11.sp4_v_t_42
 (9 11)  (501 187)  (501 187)  routing T_10_11.sp4_h_r_7 <X> T_10_11.sp4_v_t_42
 (15 11)  (507 187)  (507 187)  routing T_10_11.rgt_op_4 <X> T_10_11.lc_trk_g2_4
 (17 11)  (509 187)  (509 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (28 11)  (520 187)  (520 187)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 187)  (521 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 187)  (529 187)  LC_5 Logic Functioning bit
 (39 11)  (531 187)  (531 187)  LC_5 Logic Functioning bit
 (41 11)  (533 187)  (533 187)  LC_5 Logic Functioning bit
 (43 11)  (535 187)  (535 187)  LC_5 Logic Functioning bit
 (51 11)  (543 187)  (543 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (9 12)  (501 188)  (501 188)  routing T_10_11.sp4_v_t_47 <X> T_10_11.sp4_h_r_10
 (15 12)  (507 188)  (507 188)  routing T_10_11.sp4_h_r_33 <X> T_10_11.lc_trk_g3_1
 (16 12)  (508 188)  (508 188)  routing T_10_11.sp4_h_r_33 <X> T_10_11.lc_trk_g3_1
 (17 12)  (509 188)  (509 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 188)  (510 188)  routing T_10_11.sp4_h_r_33 <X> T_10_11.lc_trk_g3_1


LogicTile_11_11

 (12 0)  (558 176)  (558 176)  routing T_11_11.sp4_v_t_39 <X> T_11_11.sp4_h_r_2
 (15 0)  (561 176)  (561 176)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g0_1
 (16 0)  (562 176)  (562 176)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g0_1
 (17 0)  (563 176)  (563 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 176)  (577 176)  routing T_11_11.lc_trk_g0_5 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (583 176)  (583 176)  LC_0 Logic Functioning bit
 (39 0)  (585 176)  (585 176)  LC_0 Logic Functioning bit
 (45 0)  (591 176)  (591 176)  LC_0 Logic Functioning bit
 (46 0)  (592 176)  (592 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (598 176)  (598 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (564 177)  (564 177)  routing T_11_11.sp4_h_r_1 <X> T_11_11.lc_trk_g0_1
 (37 1)  (583 177)  (583 177)  LC_0 Logic Functioning bit
 (39 1)  (585 177)  (585 177)  LC_0 Logic Functioning bit
 (45 1)  (591 177)  (591 177)  LC_0 Logic Functioning bit
 (53 1)  (599 177)  (599 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_5 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (561 178)  (561 178)  routing T_11_11.sp4_h_r_5 <X> T_11_11.lc_trk_g0_5
 (16 2)  (562 178)  (562 178)  routing T_11_11.sp4_h_r_5 <X> T_11_11.lc_trk_g0_5
 (17 2)  (563 178)  (563 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 178)  (579 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 178)  (580 178)  routing T_11_11.lc_trk_g3_1 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 178)  (583 178)  LC_1 Logic Functioning bit
 (39 2)  (585 178)  (585 178)  LC_1 Logic Functioning bit
 (45 2)  (591 178)  (591 178)  LC_1 Logic Functioning bit
 (46 2)  (592 178)  (592 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (593 178)  (593 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (546 179)  (546 179)  routing T_11_11.glb_netwk_5 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (8 3)  (554 179)  (554 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (9 3)  (555 179)  (555 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (10 3)  (556 179)  (556 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (18 3)  (564 179)  (564 179)  routing T_11_11.sp4_h_r_5 <X> T_11_11.lc_trk_g0_5
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 179)  (582 179)  LC_1 Logic Functioning bit
 (38 3)  (584 179)  (584 179)  LC_1 Logic Functioning bit
 (45 3)  (591 179)  (591 179)  LC_1 Logic Functioning bit
 (51 3)  (597 179)  (597 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (546 180)  (546 180)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 181)  (546 181)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (4 6)  (550 182)  (550 182)  routing T_11_11.sp4_h_r_3 <X> T_11_11.sp4_v_t_38
 (13 6)  (559 182)  (559 182)  routing T_11_11.sp4_h_r_5 <X> T_11_11.sp4_v_t_40
 (5 7)  (551 183)  (551 183)  routing T_11_11.sp4_h_r_3 <X> T_11_11.sp4_v_t_38
 (12 7)  (558 183)  (558 183)  routing T_11_11.sp4_h_r_5 <X> T_11_11.sp4_v_t_40
 (12 8)  (558 184)  (558 184)  routing T_11_11.sp4_v_t_45 <X> T_11_11.sp4_h_r_8
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 184)  (577 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 184)  (579 184)  routing T_11_11.lc_trk_g2_5 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 184)  (583 184)  LC_4 Logic Functioning bit
 (39 8)  (585 184)  (585 184)  LC_4 Logic Functioning bit
 (45 8)  (591 184)  (591 184)  LC_4 Logic Functioning bit
 (46 8)  (592 184)  (592 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (593 184)  (593 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (594 184)  (594 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (37 9)  (583 185)  (583 185)  LC_4 Logic Functioning bit
 (39 9)  (585 185)  (585 185)  LC_4 Logic Functioning bit
 (45 9)  (591 185)  (591 185)  LC_4 Logic Functioning bit
 (15 10)  (561 186)  (561 186)  routing T_11_11.tnl_op_5 <X> T_11_11.lc_trk_g2_5
 (17 10)  (563 186)  (563 186)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (564 187)  (564 187)  routing T_11_11.tnl_op_5 <X> T_11_11.lc_trk_g2_5
 (9 12)  (555 188)  (555 188)  routing T_11_11.sp4_v_t_47 <X> T_11_11.sp4_h_r_10
 (15 12)  (561 188)  (561 188)  routing T_11_11.tnl_op_1 <X> T_11_11.lc_trk_g3_1
 (17 12)  (563 188)  (563 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 188)  (579 188)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 188)  (580 188)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 188)  (583 188)  LC_6 Logic Functioning bit
 (39 12)  (585 188)  (585 188)  LC_6 Logic Functioning bit
 (45 12)  (591 188)  (591 188)  LC_6 Logic Functioning bit
 (48 12)  (594 188)  (594 188)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (18 13)  (564 189)  (564 189)  routing T_11_11.tnl_op_1 <X> T_11_11.lc_trk_g3_1
 (21 13)  (567 189)  (567 189)  routing T_11_11.sp4_r_v_b_43 <X> T_11_11.lc_trk_g3_3
 (22 13)  (568 189)  (568 189)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 189)  (570 189)  routing T_11_11.tnl_op_2 <X> T_11_11.lc_trk_g3_2
 (25 13)  (571 189)  (571 189)  routing T_11_11.tnl_op_2 <X> T_11_11.lc_trk_g3_2
 (31 13)  (577 189)  (577 189)  routing T_11_11.lc_trk_g3_2 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 189)  (583 189)  LC_6 Logic Functioning bit
 (39 13)  (585 189)  (585 189)  LC_6 Logic Functioning bit
 (45 13)  (591 189)  (591 189)  LC_6 Logic Functioning bit
 (46 13)  (592 189)  (592 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (597 189)  (597 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (546 190)  (546 190)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 190)  (549 190)  routing T_11_11.sp12_h_r_1 <X> T_11_11.sp12_v_t_22
 (13 14)  (559 190)  (559 190)  routing T_11_11.sp4_h_r_11 <X> T_11_11.sp4_v_t_46
 (0 15)  (546 191)  (546 191)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 191)  (549 191)  routing T_11_11.sp12_h_r_1 <X> T_11_11.sp12_v_t_22
 (12 15)  (558 191)  (558 191)  routing T_11_11.sp4_h_r_11 <X> T_11_11.sp4_v_t_46


LogicTile_12_11

 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 176)  (631 176)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 176)  (632 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 176)  (636 176)  LC_0 Logic Functioning bit
 (39 0)  (639 176)  (639 176)  LC_0 Logic Functioning bit
 (41 0)  (641 176)  (641 176)  LC_0 Logic Functioning bit
 (42 0)  (642 176)  (642 176)  LC_0 Logic Functioning bit
 (44 0)  (644 176)  (644 176)  LC_0 Logic Functioning bit
 (46 0)  (646 176)  (646 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (652 176)  (652 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 177)  (623 177)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g0_2
 (24 1)  (624 177)  (624 177)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g0_2
 (25 1)  (625 177)  (625 177)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g0_2
 (31 1)  (631 177)  (631 177)  routing T_12_11.lc_trk_g0_7 <X> T_12_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 177)  (636 177)  LC_0 Logic Functioning bit
 (39 1)  (639 177)  (639 177)  LC_0 Logic Functioning bit
 (41 1)  (641 177)  (641 177)  LC_0 Logic Functioning bit
 (42 1)  (642 177)  (642 177)  LC_0 Logic Functioning bit
 (50 1)  (650 177)  (650 177)  Carry_In_Mux bit 

 (4 2)  (604 178)  (604 178)  routing T_12_11.sp4_h_r_6 <X> T_12_11.sp4_v_t_37
 (6 2)  (606 178)  (606 178)  routing T_12_11.sp4_h_r_6 <X> T_12_11.sp4_v_t_37
 (13 2)  (613 178)  (613 178)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_39
 (14 2)  (614 178)  (614 178)  routing T_12_11.lft_op_4 <X> T_12_11.lc_trk_g0_4
 (15 2)  (615 178)  (615 178)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g0_5
 (16 2)  (616 178)  (616 178)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g0_5
 (17 2)  (617 178)  (617 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (622 178)  (622 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 178)  (623 178)  routing T_12_11.sp4_v_b_23 <X> T_12_11.lc_trk_g0_7
 (24 2)  (624 178)  (624 178)  routing T_12_11.sp4_v_b_23 <X> T_12_11.lc_trk_g0_7
 (25 2)  (625 178)  (625 178)  routing T_12_11.sp4_h_r_14 <X> T_12_11.lc_trk_g0_6
 (27 2)  (627 178)  (627 178)  routing T_12_11.lc_trk_g1_1 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (44 2)  (644 178)  (644 178)  LC_1 Logic Functioning bit
 (5 3)  (605 179)  (605 179)  routing T_12_11.sp4_h_r_6 <X> T_12_11.sp4_v_t_37
 (12 3)  (612 179)  (612 179)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_39
 (15 3)  (615 179)  (615 179)  routing T_12_11.lft_op_4 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (618 179)  (618 179)  routing T_12_11.sp4_h_r_5 <X> T_12_11.lc_trk_g0_5
 (22 3)  (622 179)  (622 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 179)  (623 179)  routing T_12_11.sp4_h_r_14 <X> T_12_11.lc_trk_g0_6
 (24 3)  (624 179)  (624 179)  routing T_12_11.sp4_h_r_14 <X> T_12_11.lc_trk_g0_6
 (27 3)  (627 179)  (627 179)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (640 179)  (640 179)  LC_1 Logic Functioning bit
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (48 3)  (648 179)  (648 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (614 180)  (614 180)  routing T_12_11.lft_op_0 <X> T_12_11.lc_trk_g1_0
 (15 4)  (615 180)  (615 180)  routing T_12_11.lft_op_1 <X> T_12_11.lc_trk_g1_1
 (17 4)  (617 180)  (617 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (618 180)  (618 180)  routing T_12_11.lft_op_1 <X> T_12_11.lc_trk_g1_1
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (44 4)  (644 180)  (644 180)  LC_2 Logic Functioning bit
 (15 5)  (615 181)  (615 181)  routing T_12_11.lft_op_0 <X> T_12_11.lc_trk_g1_0
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_t_40
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (44 6)  (644 182)  (644 182)  LC_3 Logic Functioning bit
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_v_t_40
 (30 7)  (630 183)  (630 183)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (8 8)  (608 184)  (608 184)  routing T_12_11.sp4_h_l_46 <X> T_12_11.sp4_h_r_7
 (10 8)  (610 184)  (610 184)  routing T_12_11.sp4_h_l_46 <X> T_12_11.sp4_h_r_7
 (15 8)  (615 184)  (615 184)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g2_1
 (16 8)  (616 184)  (616 184)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (621 184)  (621 184)  routing T_12_11.sp4_h_r_43 <X> T_12_11.lc_trk_g2_3
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp4_h_r_43 <X> T_12_11.lc_trk_g2_3
 (24 8)  (624 184)  (624 184)  routing T_12_11.sp4_h_r_43 <X> T_12_11.lc_trk_g2_3
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (635 184)  (635 184)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_4
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (41 8)  (641 184)  (641 184)  LC_4 Logic Functioning bit
 (42 8)  (642 184)  (642 184)  LC_4 Logic Functioning bit
 (44 8)  (644 184)  (644 184)  LC_4 Logic Functioning bit
 (53 8)  (653 184)  (653 184)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (4 9)  (604 185)  (604 185)  routing T_12_11.sp4_h_l_47 <X> T_12_11.sp4_h_r_6
 (6 9)  (606 185)  (606 185)  routing T_12_11.sp4_h_l_47 <X> T_12_11.sp4_h_r_6
 (18 9)  (618 185)  (618 185)  routing T_12_11.sp4_h_r_25 <X> T_12_11.lc_trk_g2_1
 (21 9)  (621 185)  (621 185)  routing T_12_11.sp4_h_r_43 <X> T_12_11.lc_trk_g2_3
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 185)  (632 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (633 185)  (633 185)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_4
 (35 9)  (635 185)  (635 185)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_4
 (36 9)  (636 185)  (636 185)  LC_4 Logic Functioning bit
 (39 9)  (639 185)  (639 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (25 10)  (625 186)  (625 186)  routing T_12_11.sp12_v_b_6 <X> T_12_11.lc_trk_g2_6
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 186)  (630 186)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (37 10)  (637 186)  (637 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (39 10)  (639 186)  (639 186)  LC_5 Logic Functioning bit
 (44 10)  (644 186)  (644 186)  LC_5 Logic Functioning bit
 (48 10)  (648 186)  (648 186)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (622 187)  (622 187)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (624 187)  (624 187)  routing T_12_11.sp12_v_b_6 <X> T_12_11.lc_trk_g2_6
 (25 11)  (625 187)  (625 187)  routing T_12_11.sp12_v_b_6 <X> T_12_11.lc_trk_g2_6
 (40 11)  (640 187)  (640 187)  LC_5 Logic Functioning bit
 (41 11)  (641 187)  (641 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (9 12)  (609 188)  (609 188)  routing T_12_11.sp4_v_t_47 <X> T_12_11.sp4_h_r_10
 (12 12)  (612 188)  (612 188)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_r_11
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g0_5 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (635 188)  (635 188)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (39 12)  (639 188)  (639 188)  LC_6 Logic Functioning bit
 (41 12)  (641 188)  (641 188)  LC_6 Logic Functioning bit
 (42 12)  (642 188)  (642 188)  LC_6 Logic Functioning bit
 (44 12)  (644 188)  (644 188)  LC_6 Logic Functioning bit
 (53 12)  (653 188)  (653 188)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (19 13)  (619 189)  (619 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (32 13)  (632 189)  (632 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 189)  (633 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (35 13)  (635 189)  (635 189)  routing T_12_11.lc_trk_g2_6 <X> T_12_11.input_2_6
 (36 13)  (636 189)  (636 189)  LC_6 Logic Functioning bit
 (39 13)  (639 189)  (639 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (5 14)  (605 190)  (605 190)  routing T_12_11.sp4_v_t_44 <X> T_12_11.sp4_h_l_44
 (12 14)  (612 190)  (612 190)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_l_46
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (44 14)  (644 190)  (644 190)  LC_7 Logic Functioning bit
 (6 15)  (606 191)  (606 191)  routing T_12_11.sp4_v_t_44 <X> T_12_11.sp4_h_l_44
 (11 15)  (611 191)  (611 191)  routing T_12_11.sp4_v_t_46 <X> T_12_11.sp4_h_l_46
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g0_6 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 191)  (640 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (42 15)  (642 191)  (642 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit
 (51 15)  (651 191)  (651 191)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_11

 (14 0)  (668 176)  (668 176)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g0_0
 (21 0)  (675 176)  (675 176)  routing T_13_11.sp4_h_r_11 <X> T_13_11.lc_trk_g0_3
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 176)  (677 176)  routing T_13_11.sp4_h_r_11 <X> T_13_11.lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.sp4_h_r_11 <X> T_13_11.lc_trk_g0_3
 (25 0)  (679 176)  (679 176)  routing T_13_11.sp4_h_r_10 <X> T_13_11.lc_trk_g0_2
 (27 0)  (681 176)  (681 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (698 176)  (698 176)  LC_0 Logic Functioning bit
 (14 1)  (668 177)  (668 177)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g0_0
 (15 1)  (669 177)  (669 177)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g0_0
 (16 1)  (670 177)  (670 177)  routing T_13_11.sp4_h_l_5 <X> T_13_11.lc_trk_g0_0
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 177)  (677 177)  routing T_13_11.sp4_h_r_10 <X> T_13_11.lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.sp4_h_r_10 <X> T_13_11.lc_trk_g0_2
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_0
 (11 2)  (665 178)  (665 178)  routing T_13_11.sp4_h_l_44 <X> T_13_11.sp4_v_t_39
 (25 2)  (679 178)  (679 178)  routing T_13_11.sp4_h_r_14 <X> T_13_11.lc_trk_g0_6
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 178)  (684 178)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (38 2)  (692 178)  (692 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (44 2)  (698 178)  (698 178)  LC_1 Logic Functioning bit
 (5 3)  (659 179)  (659 179)  routing T_13_11.sp4_h_l_37 <X> T_13_11.sp4_v_t_37
 (22 3)  (676 179)  (676 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 179)  (677 179)  routing T_13_11.sp4_h_r_14 <X> T_13_11.lc_trk_g0_6
 (24 3)  (678 179)  (678 179)  routing T_13_11.sp4_h_r_14 <X> T_13_11.lc_trk_g0_6
 (40 3)  (694 179)  (694 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (48 3)  (702 179)  (702 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (659 180)  (659 180)  routing T_13_11.sp4_h_l_37 <X> T_13_11.sp4_h_r_3
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 180)  (684 180)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (44 4)  (698 180)  (698 180)  LC_2 Logic Functioning bit
 (3 5)  (657 181)  (657 181)  routing T_13_11.sp12_h_l_23 <X> T_13_11.sp12_h_r_0
 (4 5)  (658 181)  (658 181)  routing T_13_11.sp4_h_l_37 <X> T_13_11.sp4_h_r_3
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (48 5)  (702 181)  (702 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (37 6)  (691 182)  (691 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (44 6)  (698 182)  (698 182)  LC_3 Logic Functioning bit
 (8 7)  (662 183)  (662 183)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_41
 (9 7)  (663 183)  (663 183)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_41
 (10 7)  (664 183)  (664 183)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_v_t_41
 (14 7)  (668 183)  (668 183)  routing T_13_11.sp12_h_r_20 <X> T_13_11.lc_trk_g1_4
 (16 7)  (670 183)  (670 183)  routing T_13_11.sp12_h_r_20 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 183)  (694 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (48 7)  (702 183)  (702 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (679 184)  (679 184)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (37 8)  (691 184)  (691 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (44 8)  (698 184)  (698 184)  LC_4 Logic Functioning bit
 (46 8)  (700 184)  (700 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 185)  (677 185)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (25 9)  (679 185)  (679 185)  routing T_13_11.sp4_h_r_42 <X> T_13_11.lc_trk_g2_2
 (40 9)  (694 185)  (694 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (8 10)  (662 186)  (662 186)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_h_l_42
 (10 10)  (664 186)  (664 186)  routing T_13_11.sp4_h_r_11 <X> T_13_11.sp4_h_l_42
 (14 10)  (668 186)  (668 186)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (15 10)  (669 186)  (669 186)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 186)  (672 186)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g2_5
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (44 10)  (698 186)  (698 186)  LC_5 Logic Functioning bit
 (51 10)  (705 186)  (705 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (707 186)  (707 186)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (4 11)  (658 187)  (658 187)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_h_l_43
 (6 11)  (660 187)  (660 187)  routing T_13_11.sp4_h_r_10 <X> T_13_11.sp4_h_l_43
 (15 11)  (669 187)  (669 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (16 11)  (670 187)  (670 187)  routing T_13_11.sp4_h_r_36 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (14 12)  (668 188)  (668 188)  routing T_13_11.sp4_h_r_40 <X> T_13_11.lc_trk_g3_0
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (44 12)  (698 188)  (698 188)  LC_6 Logic Functioning bit
 (14 13)  (668 189)  (668 189)  routing T_13_11.sp4_h_r_40 <X> T_13_11.lc_trk_g3_0
 (15 13)  (669 189)  (669 189)  routing T_13_11.sp4_h_r_40 <X> T_13_11.lc_trk_g3_0
 (16 13)  (670 189)  (670 189)  routing T_13_11.sp4_h_r_40 <X> T_13_11.lc_trk_g3_0
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 189)  (694 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (42 13)  (696 189)  (696 189)  LC_6 Logic Functioning bit
 (43 13)  (697 189)  (697 189)  LC_6 Logic Functioning bit
 (46 13)  (700 189)  (700 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (44 14)  (698 190)  (698 190)  LC_7 Logic Functioning bit
 (12 15)  (666 191)  (666 191)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_46
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 191)  (694 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit
 (48 15)  (702 191)  (702 191)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_11

 (8 0)  (716 176)  (716 176)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_h_r_1
 (1 2)  (709 178)  (709 178)  routing T_14_11.glb_netwk_5 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (722 178)  (722 178)  routing T_14_11.sp12_h_l_3 <X> T_14_11.lc_trk_g0_4
 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_5 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (14 3)  (722 179)  (722 179)  routing T_14_11.sp12_h_l_3 <X> T_14_11.lc_trk_g0_4
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp12_h_l_3 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (0 4)  (708 180)  (708 180)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 4)  (709 180)  (709 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 181)  (708 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (1 5)  (709 181)  (709 181)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_7/cen
 (4 5)  (712 181)  (712 181)  routing T_14_11.sp4_h_l_42 <X> T_14_11.sp4_h_r_3
 (6 5)  (714 181)  (714 181)  routing T_14_11.sp4_h_l_42 <X> T_14_11.sp4_h_r_3
 (11 5)  (719 181)  (719 181)  routing T_14_11.sp4_h_l_40 <X> T_14_11.sp4_h_r_5
 (12 7)  (720 183)  (720 183)  routing T_14_11.sp4_h_l_40 <X> T_14_11.sp4_v_t_40
 (12 8)  (720 184)  (720 184)  routing T_14_11.sp4_h_l_40 <X> T_14_11.sp4_h_r_8
 (4 9)  (712 185)  (712 185)  routing T_14_11.sp4_h_l_47 <X> T_14_11.sp4_h_r_6
 (6 9)  (714 185)  (714 185)  routing T_14_11.sp4_h_l_47 <X> T_14_11.sp4_h_r_6
 (13 9)  (721 185)  (721 185)  routing T_14_11.sp4_h_l_40 <X> T_14_11.sp4_h_r_8
 (11 10)  (719 186)  (719 186)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_v_t_45
 (13 10)  (721 186)  (721 186)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_v_t_45
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 186)  (738 186)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 186)  (739 186)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 186)  (741 186)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 186)  (742 186)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (46 10)  (754 186)  (754 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (755 186)  (755 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (12 11)  (720 187)  (720 187)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_v_t_45
 (31 11)  (739 187)  (739 187)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (45 11)  (753 187)  (753 187)  LC_5 Logic Functioning bit
 (46 11)  (754 187)  (754 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (755 187)  (755 187)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (53 11)  (761 187)  (761 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (729 188)  (729 188)  routing T_14_11.sp4_h_r_35 <X> T_14_11.lc_trk_g3_3
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 188)  (731 188)  routing T_14_11.sp4_h_r_35 <X> T_14_11.lc_trk_g3_3
 (24 12)  (732 188)  (732 188)  routing T_14_11.sp4_h_r_35 <X> T_14_11.lc_trk_g3_3
 (0 14)  (708 190)  (708 190)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 190)  (709 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (729 190)  (729 190)  routing T_14_11.sp4_h_r_39 <X> T_14_11.lc_trk_g3_7
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 190)  (731 190)  routing T_14_11.sp4_h_r_39 <X> T_14_11.lc_trk_g3_7
 (24 14)  (732 190)  (732 190)  routing T_14_11.sp4_h_r_39 <X> T_14_11.lc_trk_g3_7
 (0 15)  (708 191)  (708 191)  routing T_14_11.glb_netwk_6 <X> T_14_11.wire_logic_cluster/lc_7/s_r


LogicTile_15_11

 (21 0)  (783 176)  (783 176)  routing T_15_11.sp4_h_r_11 <X> T_15_11.lc_trk_g0_3
 (22 0)  (784 176)  (784 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 176)  (785 176)  routing T_15_11.sp4_h_r_11 <X> T_15_11.lc_trk_g0_3
 (24 0)  (786 176)  (786 176)  routing T_15_11.sp4_h_r_11 <X> T_15_11.lc_trk_g0_3
 (19 1)  (781 177)  (781 177)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_5 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 178)  (793 178)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (46 2)  (808 178)  (808 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (814 178)  (814 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_5 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (31 3)  (793 179)  (793 179)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 179)  (799 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (45 3)  (807 179)  (807 179)  LC_1 Logic Functioning bit
 (47 3)  (809 179)  (809 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (810 179)  (810 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (815 179)  (815 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (762 180)  (762 180)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (11 6)  (773 182)  (773 182)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_v_t_40
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 182)  (803 182)  LC_3 Logic Functioning bit
 (43 6)  (805 182)  (805 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (46 6)  (808 182)  (808 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (809 182)  (809 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (814 182)  (814 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (765 183)  (765 183)  routing T_15_11.sp12_h_l_23 <X> T_15_11.sp12_v_t_23
 (6 7)  (768 183)  (768 183)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_h_l_38
 (18 7)  (780 183)  (780 183)  routing T_15_11.sp4_r_v_b_29 <X> T_15_11.lc_trk_g1_5
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (45 7)  (807 183)  (807 183)  LC_3 Logic Functioning bit
 (47 7)  (809 183)  (809 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (810 183)  (810 183)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (815 183)  (815 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (776 184)  (776 184)  routing T_15_11.rgt_op_0 <X> T_15_11.lc_trk_g2_0
 (25 8)  (787 184)  (787 184)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (46 8)  (808 184)  (808 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (810 184)  (810 184)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (52 8)  (814 184)  (814 184)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (765 185)  (765 185)  routing T_15_11.sp12_h_l_22 <X> T_15_11.sp12_v_b_1
 (15 9)  (777 185)  (777 185)  routing T_15_11.rgt_op_0 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 185)  (785 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.sp4_h_r_42 <X> T_15_11.lc_trk_g2_2
 (28 9)  (790 185)  (790 185)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 185)  (793 185)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (45 9)  (807 185)  (807 185)  LC_4 Logic Functioning bit
 (46 9)  (808 185)  (808 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (809 185)  (809 185)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (8 12)  (770 188)  (770 188)  routing T_15_11.sp4_h_l_47 <X> T_15_11.sp4_h_r_10
 (12 12)  (774 188)  (774 188)  routing T_15_11.sp4_h_l_45 <X> T_15_11.sp4_h_r_11
 (13 13)  (775 189)  (775 189)  routing T_15_11.sp4_h_l_45 <X> T_15_11.sp4_h_r_11
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (12 14)  (774 190)  (774 190)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_h_l_46
 (0 15)  (762 191)  (762 191)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (13 15)  (775 191)  (775 191)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_h_l_46


LogicTile_16_11

 (9 0)  (825 176)  (825 176)  routing T_16_11.sp4_h_l_47 <X> T_16_11.sp4_h_r_1
 (10 0)  (826 176)  (826 176)  routing T_16_11.sp4_h_l_47 <X> T_16_11.sp4_h_r_1
 (27 0)  (843 176)  (843 176)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 176)  (844 176)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 176)  (846 176)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 176)  (847 176)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 176)  (851 176)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.input_2_0
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (47 0)  (863 176)  (863 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (843 177)  (843 177)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 177)  (844 177)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 177)  (846 177)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 177)  (847 177)  routing T_16_11.lc_trk_g0_7 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 177)  (848 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (849 177)  (849 177)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.input_2_0
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (39 1)  (855 177)  (855 177)  LC_0 Logic Functioning bit
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_5 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (838 178)  (838 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 178)  (840 178)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g0_7
 (31 2)  (847 178)  (847 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (39 2)  (855 178)  (855 178)  LC_1 Logic Functioning bit
 (45 2)  (861 178)  (861 178)  LC_1 Logic Functioning bit
 (47 2)  (863 178)  (863 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (866 178)  (866 178)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (868 178)  (868 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (816 179)  (816 179)  routing T_16_11.glb_netwk_5 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (21 3)  (837 179)  (837 179)  routing T_16_11.top_op_7 <X> T_16_11.lc_trk_g0_7
 (31 3)  (847 179)  (847 179)  routing T_16_11.lc_trk_g2_6 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (38 3)  (854 179)  (854 179)  LC_1 Logic Functioning bit
 (39 3)  (855 179)  (855 179)  LC_1 Logic Functioning bit
 (45 3)  (861 179)  (861 179)  LC_1 Logic Functioning bit
 (48 3)  (864 179)  (864 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (869 179)  (869 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 180)  (837 180)  routing T_16_11.sp4_h_r_11 <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (839 180)  (839 180)  routing T_16_11.sp4_h_r_11 <X> T_16_11.lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.sp4_h_r_11 <X> T_16_11.lc_trk_g1_3
 (0 5)  (816 181)  (816 181)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (21 6)  (837 182)  (837 182)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 182)  (839 182)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (21 7)  (837 183)  (837 183)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (14 8)  (830 184)  (830 184)  routing T_16_11.wire_logic_cluster/lc_0/out <X> T_16_11.lc_trk_g2_0
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (6 10)  (822 186)  (822 186)  routing T_16_11.sp4_h_l_36 <X> T_16_11.sp4_v_t_43
 (10 11)  (826 187)  (826 187)  routing T_16_11.sp4_h_l_39 <X> T_16_11.sp4_v_t_42
 (16 11)  (832 187)  (832 187)  routing T_16_11.sp12_v_b_12 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (838 187)  (838 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 187)  (839 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (24 11)  (840 187)  (840 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (25 11)  (841 187)  (841 187)  routing T_16_11.sp4_h_r_30 <X> T_16_11.lc_trk_g2_6
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (11 13)  (827 189)  (827 189)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_h_r_11
 (18 13)  (834 189)  (834 189)  routing T_16_11.sp4_r_v_b_41 <X> T_16_11.lc_trk_g3_1
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 190)  (846 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 190)  (849 190)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (51 14)  (867 190)  (867 190)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (816 191)  (816 191)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 191)  (838 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 191)  (841 191)  routing T_16_11.sp4_r_v_b_46 <X> T_16_11.lc_trk_g3_6
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (41 15)  (857 191)  (857 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit
 (45 15)  (861 191)  (861 191)  LC_7 Logic Functioning bit
 (46 15)  (862 191)  (862 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (863 191)  (863 191)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (869 191)  (869 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_17_11

 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_5 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (895 178)  (895 178)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 178)  (898 178)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g0_7
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_5 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (5 3)  (879 179)  (879 179)  routing T_17_11.sp4_h_l_37 <X> T_17_11.sp4_v_t_37
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp12_h_r_12 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (0 4)  (874 180)  (874 180)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 181)  (874 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g3_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (14 6)  (888 182)  (888 182)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g1_4
 (26 6)  (900 182)  (900 182)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 182)  (907 182)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 182)  (914 182)  LC_3 Logic Functioning bit
 (42 6)  (916 182)  (916 182)  LC_3 Logic Functioning bit
 (52 6)  (926 182)  (926 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (879 183)  (879 183)  routing T_17_11.sp4_h_l_38 <X> T_17_11.sp4_v_t_38
 (15 7)  (889 183)  (889 183)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g1_4
 (16 7)  (890 183)  (890 183)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g1_4
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (14 8)  (888 184)  (888 184)  routing T_17_11.sp4_v_t_21 <X> T_17_11.lc_trk_g2_0
 (25 8)  (899 184)  (899 184)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (27 8)  (901 184)  (901 184)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 184)  (904 184)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 184)  (907 184)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 184)  (908 184)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (41 8)  (915 184)  (915 184)  LC_4 Logic Functioning bit
 (43 8)  (917 184)  (917 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (50 8)  (924 184)  (924 184)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (878 185)  (878 185)  routing T_17_11.sp4_v_t_36 <X> T_17_11.sp4_h_r_6
 (14 9)  (888 185)  (888 185)  routing T_17_11.sp4_v_t_21 <X> T_17_11.lc_trk_g2_0
 (16 9)  (890 185)  (890 185)  routing T_17_11.sp4_v_t_21 <X> T_17_11.lc_trk_g2_0
 (17 9)  (891 185)  (891 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (28 9)  (902 185)  (902 185)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (37 9)  (911 185)  (911 185)  LC_4 Logic Functioning bit
 (38 9)  (912 185)  (912 185)  LC_4 Logic Functioning bit
 (41 9)  (915 185)  (915 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (45 9)  (919 185)  (919 185)  LC_4 Logic Functioning bit
 (46 9)  (920 185)  (920 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (13 10)  (887 186)  (887 186)  routing T_17_11.sp4_h_r_8 <X> T_17_11.sp4_v_t_45
 (12 11)  (886 187)  (886 187)  routing T_17_11.sp4_h_r_8 <X> T_17_11.sp4_v_t_45
 (22 12)  (896 188)  (896 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 188)  (897 188)  routing T_17_11.sp4_v_t_30 <X> T_17_11.lc_trk_g3_3
 (24 12)  (898 188)  (898 188)  routing T_17_11.sp4_v_t_30 <X> T_17_11.lc_trk_g3_3
 (22 13)  (896 189)  (896 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 189)  (898 189)  routing T_17_11.tnr_op_2 <X> T_17_11.lc_trk_g3_2
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 191)  (874 191)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/s_r


LogicTile_18_11

 (12 2)  (940 178)  (940 178)  routing T_18_11.sp4_h_r_11 <X> T_18_11.sp4_h_l_39
 (13 3)  (941 179)  (941 179)  routing T_18_11.sp4_h_r_11 <X> T_18_11.sp4_h_l_39
 (5 7)  (933 183)  (933 183)  routing T_18_11.sp4_h_l_38 <X> T_18_11.sp4_v_t_38
 (10 7)  (938 183)  (938 183)  routing T_18_11.sp4_h_l_46 <X> T_18_11.sp4_v_t_41
 (12 7)  (940 183)  (940 183)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_v_t_40
 (6 10)  (934 186)  (934 186)  routing T_18_11.sp4_h_l_36 <X> T_18_11.sp4_v_t_43
 (12 11)  (940 187)  (940 187)  routing T_18_11.sp4_h_l_45 <X> T_18_11.sp4_v_t_45
 (3 15)  (931 191)  (931 191)  routing T_18_11.sp12_h_l_22 <X> T_18_11.sp12_v_t_22
 (8 15)  (936 191)  (936 191)  routing T_18_11.sp4_h_l_47 <X> T_18_11.sp4_v_t_47


LogicTile_19_11

 (22 1)  (1004 177)  (1004 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_5 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (996 178)  (996 178)  routing T_19_11.sp12_h_l_3 <X> T_19_11.lc_trk_g0_4
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_5 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (14 3)  (996 179)  (996 179)  routing T_19_11.sp12_h_l_3 <X> T_19_11.lc_trk_g0_4
 (15 3)  (997 179)  (997 179)  routing T_19_11.sp12_h_l_3 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 181)  (983 181)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (31 6)  (1013 182)  (1013 182)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 182)  (1018 182)  LC_3 Logic Functioning bit
 (37 6)  (1019 182)  (1019 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (39 6)  (1021 182)  (1021 182)  LC_3 Logic Functioning bit
 (45 6)  (1027 182)  (1027 182)  LC_3 Logic Functioning bit
 (46 6)  (1028 182)  (1028 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (985 183)  (985 183)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_v_t_23
 (36 7)  (1018 183)  (1018 183)  LC_3 Logic Functioning bit
 (37 7)  (1019 183)  (1019 183)  LC_3 Logic Functioning bit
 (38 7)  (1020 183)  (1020 183)  LC_3 Logic Functioning bit
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (45 7)  (1027 183)  (1027 183)  LC_3 Logic Functioning bit
 (51 7)  (1033 183)  (1033 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (13 13)  (995 189)  (995 189)  routing T_19_11.sp4_v_t_43 <X> T_19_11.sp4_h_r_11
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (982 191)  (982 191)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/s_r


LogicTile_20_11

 (28 0)  (1064 176)  (1064 176)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 176)  (1066 176)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 176)  (1067 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 176)  (1069 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g3_4 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 176)  (1073 176)  LC_0 Logic Functioning bit
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (45 0)  (1081 176)  (1081 176)  LC_0 Logic Functioning bit
 (46 0)  (1082 176)  (1082 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (1088 176)  (1088 176)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (1066 177)  (1066 177)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (45 1)  (1081 177)  (1081 177)  LC_0 Logic Functioning bit
 (53 1)  (1089 177)  (1089 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (1 2)  (1037 178)  (1037 178)  routing T_20_11.glb_netwk_5 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 178)  (1038 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 178)  (1062 178)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 178)  (1068 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 178)  (1070 178)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 178)  (1073 178)  LC_1 Logic Functioning bit
 (39 2)  (1075 178)  (1075 178)  LC_1 Logic Functioning bit
 (45 2)  (1081 178)  (1081 178)  LC_1 Logic Functioning bit
 (52 2)  (1088 178)  (1088 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1036 179)  (1036 179)  routing T_20_11.glb_netwk_5 <X> T_20_11.wire_logic_cluster/lc_7/clk
 (26 3)  (1062 179)  (1062 179)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 179)  (1064 179)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 179)  (1065 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 179)  (1067 179)  routing T_20_11.lc_trk_g1_3 <X> T_20_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 179)  (1072 179)  LC_1 Logic Functioning bit
 (38 3)  (1074 179)  (1074 179)  LC_1 Logic Functioning bit
 (45 3)  (1081 179)  (1081 179)  LC_1 Logic Functioning bit
 (47 3)  (1083 179)  (1083 179)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (1036 180)  (1036 180)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 180)  (1037 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 180)  (1057 180)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g1_3
 (22 4)  (1058 180)  (1058 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1059 180)  (1059 180)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g1_3
 (24 4)  (1060 180)  (1060 180)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g1_3
 (28 4)  (1064 180)  (1064 180)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 180)  (1065 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 180)  (1066 180)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 180)  (1068 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 180)  (1069 180)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 180)  (1070 180)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 180)  (1073 180)  LC_2 Logic Functioning bit
 (39 4)  (1075 180)  (1075 180)  LC_2 Logic Functioning bit
 (45 4)  (1081 180)  (1081 180)  LC_2 Logic Functioning bit
 (46 4)  (1082 180)  (1082 180)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (1036 181)  (1036 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 181)  (1037 181)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_7/cen
 (21 5)  (1057 181)  (1057 181)  routing T_20_11.sp4_h_r_19 <X> T_20_11.lc_trk_g1_3
 (30 5)  (1066 181)  (1066 181)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 181)  (1067 181)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 181)  (1073 181)  LC_2 Logic Functioning bit
 (39 5)  (1075 181)  (1075 181)  LC_2 Logic Functioning bit
 (45 5)  (1081 181)  (1081 181)  LC_2 Logic Functioning bit
 (51 5)  (1087 181)  (1087 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1089 181)  (1089 181)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (1053 182)  (1053 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1062 182)  (1062 182)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (31 6)  (1067 182)  (1067 182)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 182)  (1068 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 182)  (1069 182)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 182)  (1070 182)  routing T_20_11.lc_trk_g3_5 <X> T_20_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 182)  (1073 182)  LC_3 Logic Functioning bit
 (39 6)  (1075 182)  (1075 182)  LC_3 Logic Functioning bit
 (45 6)  (1081 182)  (1081 182)  LC_3 Logic Functioning bit
 (52 6)  (1088 182)  (1088 182)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (1054 183)  (1054 183)  routing T_20_11.sp4_r_v_b_29 <X> T_20_11.lc_trk_g1_5
 (26 7)  (1062 183)  (1062 183)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 183)  (1064 183)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 183)  (1065 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (1072 183)  (1072 183)  LC_3 Logic Functioning bit
 (38 7)  (1074 183)  (1074 183)  LC_3 Logic Functioning bit
 (45 7)  (1081 183)  (1081 183)  LC_3 Logic Functioning bit
 (51 7)  (1087 183)  (1087 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (1089 183)  (1089 183)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (28 8)  (1064 184)  (1064 184)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 184)  (1065 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 184)  (1066 184)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 184)  (1067 184)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 184)  (1068 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 184)  (1069 184)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 184)  (1070 184)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (1073 184)  (1073 184)  LC_4 Logic Functioning bit
 (39 8)  (1075 184)  (1075 184)  LC_4 Logic Functioning bit
 (45 8)  (1081 184)  (1081 184)  LC_4 Logic Functioning bit
 (51 8)  (1087 184)  (1087 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (30 9)  (1066 185)  (1066 185)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 185)  (1067 185)  routing T_20_11.lc_trk_g3_6 <X> T_20_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 185)  (1073 185)  LC_4 Logic Functioning bit
 (39 9)  (1075 185)  (1075 185)  LC_4 Logic Functioning bit
 (45 9)  (1081 185)  (1081 185)  LC_4 Logic Functioning bit
 (53 9)  (1089 185)  (1089 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (1058 186)  (1058 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1062 186)  (1062 186)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (31 10)  (1067 186)  (1067 186)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 186)  (1069 186)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 186)  (1070 186)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 186)  (1073 186)  LC_5 Logic Functioning bit
 (39 10)  (1075 186)  (1075 186)  LC_5 Logic Functioning bit
 (45 10)  (1081 186)  (1081 186)  LC_5 Logic Functioning bit
 (46 10)  (1082 186)  (1082 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (1087 186)  (1087 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (1062 187)  (1062 187)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 187)  (1064 187)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 187)  (1065 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 187)  (1067 187)  routing T_20_11.lc_trk_g3_7 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 187)  (1072 187)  LC_5 Logic Functioning bit
 (38 11)  (1074 187)  (1074 187)  LC_5 Logic Functioning bit
 (45 11)  (1081 187)  (1081 187)  LC_5 Logic Functioning bit
 (53 11)  (1089 187)  (1089 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (1057 188)  (1057 188)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g3_3
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 188)  (1059 188)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g3_3
 (24 12)  (1060 188)  (1060 188)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g3_3
 (4 13)  (1040 189)  (1040 189)  routing T_20_11.sp4_v_t_41 <X> T_20_11.sp4_h_r_9
 (21 13)  (1057 189)  (1057 189)  routing T_20_11.sp4_h_r_43 <X> T_20_11.lc_trk_g3_3
 (22 13)  (1058 189)  (1058 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1061 189)  (1061 189)  routing T_20_11.sp4_r_v_b_42 <X> T_20_11.lc_trk_g3_2
 (0 14)  (1036 190)  (1036 190)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 190)  (1037 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 190)  (1050 190)  routing T_20_11.sp4_h_r_36 <X> T_20_11.lc_trk_g3_4
 (17 14)  (1053 190)  (1053 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (1057 190)  (1057 190)  routing T_20_11.sp4_h_r_39 <X> T_20_11.lc_trk_g3_7
 (22 14)  (1058 190)  (1058 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 190)  (1059 190)  routing T_20_11.sp4_h_r_39 <X> T_20_11.lc_trk_g3_7
 (24 14)  (1060 190)  (1060 190)  routing T_20_11.sp4_h_r_39 <X> T_20_11.lc_trk_g3_7
 (25 14)  (1061 190)  (1061 190)  routing T_20_11.sp4_h_r_38 <X> T_20_11.lc_trk_g3_6
 (26 14)  (1062 190)  (1062 190)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (31 14)  (1067 190)  (1067 190)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 190)  (1068 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 190)  (1070 190)  routing T_20_11.lc_trk_g1_5 <X> T_20_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 190)  (1073 190)  LC_7 Logic Functioning bit
 (39 14)  (1075 190)  (1075 190)  LC_7 Logic Functioning bit
 (45 14)  (1081 190)  (1081 190)  LC_7 Logic Functioning bit
 (52 14)  (1088 190)  (1088 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1036 191)  (1036 191)  routing T_20_11.glb_netwk_6 <X> T_20_11.wire_logic_cluster/lc_7/s_r
 (15 15)  (1051 191)  (1051 191)  routing T_20_11.sp4_h_r_36 <X> T_20_11.lc_trk_g3_4
 (16 15)  (1052 191)  (1052 191)  routing T_20_11.sp4_h_r_36 <X> T_20_11.lc_trk_g3_4
 (17 15)  (1053 191)  (1053 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (1054 191)  (1054 191)  routing T_20_11.sp4_r_v_b_45 <X> T_20_11.lc_trk_g3_5
 (22 15)  (1058 191)  (1058 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1059 191)  (1059 191)  routing T_20_11.sp4_h_r_38 <X> T_20_11.lc_trk_g3_6
 (24 15)  (1060 191)  (1060 191)  routing T_20_11.sp4_h_r_38 <X> T_20_11.lc_trk_g3_6
 (26 15)  (1062 191)  (1062 191)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 191)  (1064 191)  routing T_20_11.lc_trk_g2_7 <X> T_20_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 191)  (1065 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 191)  (1072 191)  LC_7 Logic Functioning bit
 (38 15)  (1074 191)  (1074 191)  LC_7 Logic Functioning bit
 (45 15)  (1081 191)  (1081 191)  LC_7 Logic Functioning bit
 (53 15)  (1089 191)  (1089 191)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_11

 (28 0)  (1118 176)  (1118 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 176)  (1120 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (44 0)  (1134 176)  (1134 176)  LC_0 Logic Functioning bit
 (32 1)  (1122 177)  (1122 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1123 177)  (1123 177)  routing T_21_11.lc_trk_g2_2 <X> T_21_11.input_2_0
 (35 1)  (1125 177)  (1125 177)  routing T_21_11.lc_trk_g2_2 <X> T_21_11.input_2_0
 (9 2)  (1099 178)  (1099 178)  routing T_21_11.sp4_h_r_10 <X> T_21_11.sp4_h_l_36
 (10 2)  (1100 178)  (1100 178)  routing T_21_11.sp4_h_r_10 <X> T_21_11.sp4_h_l_36
 (12 2)  (1102 178)  (1102 178)  routing T_21_11.sp4_h_r_11 <X> T_21_11.sp4_h_l_39
 (25 2)  (1115 178)  (1115 178)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (29 2)  (1119 178)  (1119 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 178)  (1120 178)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (35 2)  (1125 178)  (1125 178)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.input_2_1
 (44 2)  (1134 178)  (1134 178)  LC_1 Logic Functioning bit
 (8 3)  (1098 179)  (1098 179)  routing T_21_11.sp4_h_l_36 <X> T_21_11.sp4_v_t_36
 (13 3)  (1103 179)  (1103 179)  routing T_21_11.sp4_h_r_11 <X> T_21_11.sp4_h_l_39
 (22 3)  (1112 179)  (1112 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1113 179)  (1113 179)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (24 3)  (1114 179)  (1114 179)  routing T_21_11.sp4_h_r_14 <X> T_21_11.lc_trk_g0_6
 (30 3)  (1120 179)  (1120 179)  routing T_21_11.lc_trk_g0_6 <X> T_21_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 179)  (1122 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1123 179)  (1123 179)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.input_2_1
 (35 3)  (1125 179)  (1125 179)  routing T_21_11.lc_trk_g2_7 <X> T_21_11.input_2_1
 (6 4)  (1096 180)  (1096 180)  routing T_21_11.sp4_h_r_10 <X> T_21_11.sp4_v_b_3
 (14 4)  (1104 180)  (1104 180)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (27 4)  (1117 180)  (1117 180)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 180)  (1118 180)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 180)  (1119 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 180)  (1120 180)  routing T_21_11.lc_trk_g3_4 <X> T_21_11.wire_logic_cluster/lc_2/in_1
 (44 4)  (1134 180)  (1134 180)  LC_2 Logic Functioning bit
 (14 5)  (1104 181)  (1104 181)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (15 5)  (1105 181)  (1105 181)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (16 5)  (1106 181)  (1106 181)  routing T_21_11.sp4_h_l_5 <X> T_21_11.lc_trk_g1_0
 (17 5)  (1107 181)  (1107 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (32 5)  (1122 181)  (1122 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1123 181)  (1123 181)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.input_2_2
 (34 5)  (1124 181)  (1124 181)  routing T_21_11.lc_trk_g3_1 <X> T_21_11.input_2_2
 (5 6)  (1095 182)  (1095 182)  routing T_21_11.sp4_h_r_0 <X> T_21_11.sp4_h_l_38
 (13 6)  (1103 182)  (1103 182)  routing T_21_11.sp4_h_r_5 <X> T_21_11.sp4_v_t_40
 (14 6)  (1104 182)  (1104 182)  routing T_21_11.sp4_h_l_9 <X> T_21_11.lc_trk_g1_4
 (22 6)  (1112 182)  (1112 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (27 6)  (1117 182)  (1117 182)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 182)  (1118 182)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 182)  (1119 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (35 6)  (1125 182)  (1125 182)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.input_2_3
 (44 6)  (1134 182)  (1134 182)  LC_3 Logic Functioning bit
 (4 7)  (1094 183)  (1094 183)  routing T_21_11.sp4_h_r_0 <X> T_21_11.sp4_h_l_38
 (12 7)  (1102 183)  (1102 183)  routing T_21_11.sp4_h_r_5 <X> T_21_11.sp4_v_t_40
 (14 7)  (1104 183)  (1104 183)  routing T_21_11.sp4_h_l_9 <X> T_21_11.lc_trk_g1_4
 (15 7)  (1105 183)  (1105 183)  routing T_21_11.sp4_h_l_9 <X> T_21_11.lc_trk_g1_4
 (16 7)  (1106 183)  (1106 183)  routing T_21_11.sp4_h_l_9 <X> T_21_11.lc_trk_g1_4
 (17 7)  (1107 183)  (1107 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (1111 183)  (1111 183)  routing T_21_11.sp4_r_v_b_31 <X> T_21_11.lc_trk_g1_7
 (30 7)  (1120 183)  (1120 183)  routing T_21_11.lc_trk_g3_3 <X> T_21_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 183)  (1122 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1124 183)  (1124 183)  routing T_21_11.lc_trk_g1_4 <X> T_21_11.input_2_3
 (9 8)  (1099 184)  (1099 184)  routing T_21_11.sp4_v_t_42 <X> T_21_11.sp4_h_r_7
 (21 8)  (1111 184)  (1111 184)  routing T_21_11.sp4_h_r_35 <X> T_21_11.lc_trk_g2_3
 (22 8)  (1112 184)  (1112 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1113 184)  (1113 184)  routing T_21_11.sp4_h_r_35 <X> T_21_11.lc_trk_g2_3
 (24 8)  (1114 184)  (1114 184)  routing T_21_11.sp4_h_r_35 <X> T_21_11.lc_trk_g2_3
 (25 8)  (1115 184)  (1115 184)  routing T_21_11.bnl_op_2 <X> T_21_11.lc_trk_g2_2
 (27 8)  (1117 184)  (1117 184)  routing T_21_11.lc_trk_g1_0 <X> T_21_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 184)  (1119 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (35 8)  (1125 184)  (1125 184)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.input_2_4
 (44 8)  (1134 184)  (1134 184)  LC_4 Logic Functioning bit
 (22 9)  (1112 185)  (1112 185)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1115 185)  (1115 185)  routing T_21_11.bnl_op_2 <X> T_21_11.lc_trk_g2_2
 (32 9)  (1122 185)  (1122 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1123 185)  (1123 185)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.input_2_4
 (34 9)  (1124 185)  (1124 185)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.input_2_4
 (14 10)  (1104 186)  (1104 186)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (17 10)  (1107 186)  (1107 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1112 186)  (1112 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (1117 186)  (1117 186)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 186)  (1118 186)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 186)  (1119 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 186)  (1120 186)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (35 10)  (1125 186)  (1125 186)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_5
 (44 10)  (1134 186)  (1134 186)  LC_5 Logic Functioning bit
 (14 11)  (1104 187)  (1104 187)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (15 11)  (1105 187)  (1105 187)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (16 11)  (1106 187)  (1106 187)  routing T_21_11.sp4_h_r_44 <X> T_21_11.lc_trk_g2_4
 (17 11)  (1107 187)  (1107 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (1108 187)  (1108 187)  routing T_21_11.sp4_r_v_b_37 <X> T_21_11.lc_trk_g2_5
 (21 11)  (1111 187)  (1111 187)  routing T_21_11.sp4_r_v_b_39 <X> T_21_11.lc_trk_g2_7
 (30 11)  (1120 187)  (1120 187)  routing T_21_11.lc_trk_g3_7 <X> T_21_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 187)  (1122 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1123 187)  (1123 187)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_5
 (34 11)  (1124 187)  (1124 187)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_5
 (35 11)  (1125 187)  (1125 187)  routing T_21_11.lc_trk_g3_6 <X> T_21_11.input_2_5
 (2 12)  (1092 188)  (1092 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (1107 188)  (1107 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1112 188)  (1112 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1115 188)  (1115 188)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (27 12)  (1117 188)  (1117 188)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 188)  (1118 188)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 188)  (1119 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (35 12)  (1125 188)  (1125 188)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.input_2_6
 (44 12)  (1134 188)  (1134 188)  LC_6 Logic Functioning bit
 (18 13)  (1108 189)  (1108 189)  routing T_21_11.sp4_r_v_b_41 <X> T_21_11.lc_trk_g3_1
 (21 13)  (1111 189)  (1111 189)  routing T_21_11.sp4_r_v_b_43 <X> T_21_11.lc_trk_g3_3
 (22 13)  (1112 189)  (1112 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 189)  (1113 189)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (24 13)  (1114 189)  (1114 189)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (25 13)  (1115 189)  (1115 189)  routing T_21_11.sp4_h_r_42 <X> T_21_11.lc_trk_g3_2
 (30 13)  (1120 189)  (1120 189)  routing T_21_11.lc_trk_g3_2 <X> T_21_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 189)  (1122 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1124 189)  (1124 189)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.input_2_6
 (35 13)  (1125 189)  (1125 189)  routing T_21_11.lc_trk_g1_7 <X> T_21_11.input_2_6
 (17 14)  (1107 190)  (1107 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1112 190)  (1112 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (1115 190)  (1115 190)  routing T_21_11.sp4_h_r_46 <X> T_21_11.lc_trk_g3_6
 (28 14)  (1118 190)  (1118 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 190)  (1119 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 190)  (1120 190)  routing T_21_11.lc_trk_g2_4 <X> T_21_11.wire_logic_cluster/lc_7/in_1
 (44 14)  (1134 190)  (1134 190)  LC_7 Logic Functioning bit
 (14 15)  (1104 191)  (1104 191)  routing T_21_11.sp4_h_l_17 <X> T_21_11.lc_trk_g3_4
 (15 15)  (1105 191)  (1105 191)  routing T_21_11.sp4_h_l_17 <X> T_21_11.lc_trk_g3_4
 (16 15)  (1106 191)  (1106 191)  routing T_21_11.sp4_h_l_17 <X> T_21_11.lc_trk_g3_4
 (17 15)  (1107 191)  (1107 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1108 191)  (1108 191)  routing T_21_11.sp4_r_v_b_45 <X> T_21_11.lc_trk_g3_5
 (21 15)  (1111 191)  (1111 191)  routing T_21_11.sp4_r_v_b_47 <X> T_21_11.lc_trk_g3_7
 (22 15)  (1112 191)  (1112 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 191)  (1113 191)  routing T_21_11.sp4_h_r_46 <X> T_21_11.lc_trk_g3_6
 (24 15)  (1114 191)  (1114 191)  routing T_21_11.sp4_h_r_46 <X> T_21_11.lc_trk_g3_6
 (25 15)  (1115 191)  (1115 191)  routing T_21_11.sp4_h_r_46 <X> T_21_11.lc_trk_g3_6
 (32 15)  (1122 191)  (1122 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 191)  (1123 191)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.input_2_7
 (35 15)  (1125 191)  (1125 191)  routing T_21_11.lc_trk_g2_3 <X> T_21_11.input_2_7


LogicTile_22_11

 (25 0)  (1169 176)  (1169 176)  routing T_22_11.sp4_h_l_7 <X> T_22_11.lc_trk_g0_2
 (28 0)  (1172 176)  (1172 176)  routing T_22_11.lc_trk_g2_1 <X> T_22_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 176)  (1173 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 176)  (1175 176)  routing T_22_11.lc_trk_g0_5 <X> T_22_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 176)  (1176 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 176)  (1181 176)  LC_0 Logic Functioning bit
 (39 0)  (1183 176)  (1183 176)  LC_0 Logic Functioning bit
 (45 0)  (1189 176)  (1189 176)  LC_0 Logic Functioning bit
 (46 0)  (1190 176)  (1190 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (1166 177)  (1166 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 177)  (1167 177)  routing T_22_11.sp4_h_l_7 <X> T_22_11.lc_trk_g0_2
 (24 1)  (1168 177)  (1168 177)  routing T_22_11.sp4_h_l_7 <X> T_22_11.lc_trk_g0_2
 (25 1)  (1169 177)  (1169 177)  routing T_22_11.sp4_h_l_7 <X> T_22_11.lc_trk_g0_2
 (37 1)  (1181 177)  (1181 177)  LC_0 Logic Functioning bit
 (39 1)  (1183 177)  (1183 177)  LC_0 Logic Functioning bit
 (45 1)  (1189 177)  (1189 177)  LC_0 Logic Functioning bit
 (51 1)  (1195 177)  (1195 177)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (1145 178)  (1145 178)  routing T_22_11.glb_netwk_5 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 178)  (1146 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (1159 178)  (1159 178)  routing T_22_11.sp4_h_r_5 <X> T_22_11.lc_trk_g0_5
 (16 2)  (1160 178)  (1160 178)  routing T_22_11.sp4_h_r_5 <X> T_22_11.lc_trk_g0_5
 (17 2)  (1161 178)  (1161 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (0 3)  (1144 179)  (1144 179)  routing T_22_11.glb_netwk_5 <X> T_22_11.wire_logic_cluster/lc_7/clk
 (18 3)  (1162 179)  (1162 179)  routing T_22_11.sp4_h_r_5 <X> T_22_11.lc_trk_g0_5
 (1 4)  (1145 180)  (1145 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 181)  (1145 181)  routing T_22_11.lc_trk_g0_2 <X> T_22_11.wire_logic_cluster/lc_7/cen
 (17 8)  (1161 184)  (1161 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (4 9)  (1148 185)  (1148 185)  routing T_22_11.sp4_h_l_47 <X> T_22_11.sp4_h_r_6
 (6 9)  (1150 185)  (1150 185)  routing T_22_11.sp4_h_l_47 <X> T_22_11.sp4_h_r_6
 (18 9)  (1162 185)  (1162 185)  routing T_22_11.sp4_r_v_b_33 <X> T_22_11.lc_trk_g2_1
 (4 10)  (1148 186)  (1148 186)  routing T_22_11.sp4_h_r_6 <X> T_22_11.sp4_v_t_43
 (8 10)  (1152 186)  (1152 186)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_h_l_42
 (9 10)  (1153 186)  (1153 186)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_h_l_42
 (10 10)  (1154 186)  (1154 186)  routing T_22_11.sp4_v_t_36 <X> T_22_11.sp4_h_l_42
 (5 11)  (1149 187)  (1149 187)  routing T_22_11.sp4_h_r_6 <X> T_22_11.sp4_v_t_43
 (10 11)  (1154 187)  (1154 187)  routing T_22_11.sp4_h_l_39 <X> T_22_11.sp4_v_t_42
 (0 14)  (1144 190)  (1144 190)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 190)  (1145 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 190)  (1149 190)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (0 15)  (1144 191)  (1144 191)  routing T_22_11.glb_netwk_6 <X> T_22_11.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 191)  (1148 191)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44
 (6 15)  (1150 191)  (1150 191)  routing T_22_11.sp4_v_t_38 <X> T_22_11.sp4_h_l_44


LogicTile_23_11

 (11 2)  (1209 178)  (1209 178)  routing T_23_11.sp4_h_l_44 <X> T_23_11.sp4_v_t_39
 (8 6)  (1206 182)  (1206 182)  routing T_23_11.sp4_v_t_41 <X> T_23_11.sp4_h_l_41
 (9 6)  (1207 182)  (1207 182)  routing T_23_11.sp4_v_t_41 <X> T_23_11.sp4_h_l_41
 (3 7)  (1201 183)  (1201 183)  routing T_23_11.sp12_h_l_23 <X> T_23_11.sp12_v_t_23
 (12 7)  (1210 183)  (1210 183)  routing T_23_11.sp4_h_l_40 <X> T_23_11.sp4_v_t_40
 (4 10)  (1202 186)  (1202 186)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_43
 (5 10)  (1203 186)  (1203 186)  routing T_23_11.sp4_v_b_6 <X> T_23_11.sp4_h_l_43
 (6 10)  (1204 186)  (1204 186)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_43
 (5 11)  (1203 187)  (1203 187)  routing T_23_11.sp4_h_r_0 <X> T_23_11.sp4_v_t_43
 (6 14)  (1204 190)  (1204 190)  routing T_23_11.sp4_v_b_6 <X> T_23_11.sp4_v_t_44
 (5 15)  (1203 191)  (1203 191)  routing T_23_11.sp4_v_b_6 <X> T_23_11.sp4_v_t_44


LogicTile_24_11

 (5 6)  (1257 182)  (1257 182)  routing T_24_11.sp4_v_t_38 <X> T_24_11.sp4_h_l_38
 (12 6)  (1264 182)  (1264 182)  routing T_24_11.sp4_v_t_40 <X> T_24_11.sp4_h_l_40
 (6 7)  (1258 183)  (1258 183)  routing T_24_11.sp4_v_t_38 <X> T_24_11.sp4_h_l_38
 (10 7)  (1262 183)  (1262 183)  routing T_24_11.sp4_h_l_46 <X> T_24_11.sp4_v_t_41
 (11 7)  (1263 183)  (1263 183)  routing T_24_11.sp4_v_t_40 <X> T_24_11.sp4_h_l_40


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_5 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (5 2)  (1311 178)  (1311 178)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_h_l_37
 (0 3)  (1306 179)  (1306 179)  routing T_25_11.glb_netwk_5 <X> T_25_11.wire_bram/ram/RCLK
 (14 3)  (1320 179)  (1320 179)  routing T_25_11.sp4_r_v_b_28 <X> T_25_11.lc_trk_g0_4
 (17 3)  (1323 179)  (1323 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 7)  (1309 183)  (1309 183)  routing T_25_11.sp12_h_l_23 <X> T_25_11.sp12_v_t_23
 (22 8)  (1328 184)  (1328 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 184)  (1329 184)  routing T_25_11.sp4_v_b_43 <X> T_25_11.lc_trk_g2_3
 (24 8)  (1330 184)  (1330 184)  routing T_25_11.sp4_v_b_43 <X> T_25_11.lc_trk_g2_3
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (36 8)  (1342 184)  (1342 184)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_3 <X> T_25_11.wire_bram/ram/WDATA_11
 (37 9)  (1343 185)  (1343 185)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (38 9)  (1344 185)  (1344 185)  Enable bit of Mux _out_links/OutMux5_4 => wire_bram/ram/RDATA_11 sp12_h_l_15
 (11 10)  (1317 186)  (1317 186)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_v_t_45
 (13 10)  (1319 186)  (1319 186)  routing T_25_11.sp4_v_b_0 <X> T_25_11.sp4_v_t_45
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (10 14)  (1316 190)  (1316 190)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_h_l_47
 (12 14)  (1318 190)  (1318 190)  routing T_25_11.sp4_v_t_40 <X> T_25_11.sp4_h_l_46
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g0_4 <X> T_25_11.wire_bram/ram/RE
 (3 15)  (1309 191)  (1309 191)  routing T_25_11.sp12_h_l_22 <X> T_25_11.sp12_v_t_22
 (11 15)  (1317 191)  (1317 191)  routing T_25_11.sp4_v_t_40 <X> T_25_11.sp4_h_l_46
 (13 15)  (1319 191)  (1319 191)  routing T_25_11.sp4_v_t_40 <X> T_25_11.sp4_h_l_46


LogicTile_4_10

 (6 12)  (186 172)  (186 172)  routing T_4_10.sp4_h_r_4 <X> T_4_10.sp4_v_b_9


RAM_Tile_8_10

 (8 6)  (404 166)  (404 166)  routing T_8_10.sp4_v_t_47 <X> T_8_10.sp4_h_l_41
 (9 6)  (405 166)  (405 166)  routing T_8_10.sp4_v_t_47 <X> T_8_10.sp4_h_l_41
 (10 6)  (406 166)  (406 166)  routing T_8_10.sp4_v_t_47 <X> T_8_10.sp4_h_l_41


LogicTile_13_10

 (4 1)  (658 161)  (658 161)  routing T_13_10.sp4_v_t_42 <X> T_13_10.sp4_h_r_0


LogicTile_16_10

 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 160)  (846 160)  routing T_16_10.lc_trk_g3_4 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 160)  (847 160)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 160)  (849 160)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 160)  (850 160)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (41 0)  (857 160)  (857 160)  LC_0 Logic Functioning bit
 (43 0)  (859 160)  (859 160)  LC_0 Logic Functioning bit
 (47 0)  (863 160)  (863 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (842 161)  (842 161)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 161)  (843 161)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 161)  (844 161)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 161)  (847 161)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (40 1)  (856 161)  (856 161)  LC_0 Logic Functioning bit
 (42 1)  (858 161)  (858 161)  LC_0 Logic Functioning bit
 (21 14)  (837 174)  (837 174)  routing T_16_10.sp4_v_t_26 <X> T_16_10.lc_trk_g3_7
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 174)  (839 174)  routing T_16_10.sp4_v_t_26 <X> T_16_10.lc_trk_g3_7
 (25 14)  (841 174)  (841 174)  routing T_16_10.sp4_v_b_38 <X> T_16_10.lc_trk_g3_6
 (14 15)  (830 175)  (830 175)  routing T_16_10.sp12_v_b_20 <X> T_16_10.lc_trk_g3_4
 (16 15)  (832 175)  (832 175)  routing T_16_10.sp12_v_b_20 <X> T_16_10.lc_trk_g3_4
 (17 15)  (833 175)  (833 175)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (837 175)  (837 175)  routing T_16_10.sp4_v_t_26 <X> T_16_10.lc_trk_g3_7
 (22 15)  (838 175)  (838 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 175)  (839 175)  routing T_16_10.sp4_v_b_38 <X> T_16_10.lc_trk_g3_6
 (25 15)  (841 175)  (841 175)  routing T_16_10.sp4_v_b_38 <X> T_16_10.lc_trk_g3_6


LogicTile_17_10

 (5 3)  (879 163)  (879 163)  routing T_17_10.sp4_h_l_37 <X> T_17_10.sp4_v_t_37


LogicTile_20_10

 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_5 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 163)  (1036 163)  routing T_20_10.glb_netwk_5 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (0 4)  (1036 164)  (1036 164)  routing T_20_10.lc_trk_g3_3 <X> T_20_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 164)  (1037 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 164)  (1062 164)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (36 4)  (1072 164)  (1072 164)  LC_2 Logic Functioning bit
 (38 4)  (1074 164)  (1074 164)  LC_2 Logic Functioning bit
 (41 4)  (1077 164)  (1077 164)  LC_2 Logic Functioning bit
 (43 4)  (1079 164)  (1079 164)  LC_2 Logic Functioning bit
 (45 4)  (1081 164)  (1081 164)  LC_2 Logic Functioning bit
 (0 5)  (1036 165)  (1036 165)  routing T_20_10.lc_trk_g3_3 <X> T_20_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 165)  (1037 165)  routing T_20_10.lc_trk_g3_3 <X> T_20_10.wire_logic_cluster/lc_7/cen
 (26 5)  (1062 165)  (1062 165)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 165)  (1064 165)  routing T_20_10.lc_trk_g2_6 <X> T_20_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 165)  (1065 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 165)  (1073 165)  LC_2 Logic Functioning bit
 (39 5)  (1075 165)  (1075 165)  LC_2 Logic Functioning bit
 (40 5)  (1076 165)  (1076 165)  LC_2 Logic Functioning bit
 (42 5)  (1078 165)  (1078 165)  LC_2 Logic Functioning bit
 (45 5)  (1081 165)  (1081 165)  LC_2 Logic Functioning bit
 (47 5)  (1083 165)  (1083 165)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (1087 165)  (1087 165)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 11)  (1058 171)  (1058 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (22 12)  (1058 172)  (1058 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 172)  (1059 172)  routing T_20_10.sp4_v_t_30 <X> T_20_10.lc_trk_g3_3
 (24 12)  (1060 172)  (1060 172)  routing T_20_10.sp4_v_t_30 <X> T_20_10.lc_trk_g3_3
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (1036 175)  (1036 175)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/s_r


LogicTile_21_10

 (8 3)  (1098 163)  (1098 163)  routing T_21_10.sp4_h_l_36 <X> T_21_10.sp4_v_t_36
 (13 10)  (1103 170)  (1103 170)  routing T_21_10.sp4_h_r_8 <X> T_21_10.sp4_v_t_45
 (12 11)  (1102 171)  (1102 171)  routing T_21_10.sp4_h_r_8 <X> T_21_10.sp4_v_t_45
 (11 14)  (1101 174)  (1101 174)  routing T_21_10.sp4_h_r_5 <X> T_21_10.sp4_v_t_46
 (13 14)  (1103 174)  (1103 174)  routing T_21_10.sp4_h_r_5 <X> T_21_10.sp4_v_t_46
 (12 15)  (1102 175)  (1102 175)  routing T_21_10.sp4_h_r_5 <X> T_21_10.sp4_v_t_46


LogicTile_22_10

 (2 12)  (1146 172)  (1146 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_10

 (4 2)  (1202 162)  (1202 162)  routing T_23_10.sp4_h_r_0 <X> T_23_10.sp4_v_t_37
 (5 3)  (1203 163)  (1203 163)  routing T_23_10.sp4_h_r_0 <X> T_23_10.sp4_v_t_37


LogicTile_24_10

 (8 9)  (1260 169)  (1260 169)  routing T_24_10.sp4_v_t_41 <X> T_24_10.sp4_v_b_7
 (10 9)  (1262 169)  (1262 169)  routing T_24_10.sp4_v_t_41 <X> T_24_10.sp4_v_b_7


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_5 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 163)  (1306 163)  routing T_25_10.glb_netwk_5 <X> T_25_10.wire_bram/ram/WCLK
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_5

 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (12 6)  (1318 166)  (1318 166)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_h_l_40
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 168)  (1336 168)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (38 8)  (1344 168)  (1344 168)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (24 9)  (1330 169)  (1330 169)  routing T_25_10.sp4_v_t_31 <X> T_25_10.lc_trk_g2_2
 (30 9)  (1336 169)  (1336 169)  routing T_25_10.lc_trk_g2_7 <X> T_25_10.wire_bram/ram/WDATA_3
 (36 9)  (1342 169)  (1342 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (37 9)  (1343 169)  (1343 169)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_3 sp4_h_l_13
 (22 10)  (1328 170)  (1328 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1329 170)  (1329 170)  routing T_25_10.sp4_v_b_47 <X> T_25_10.lc_trk_g2_7
 (24 10)  (1330 170)  (1330 170)  routing T_25_10.sp4_v_b_47 <X> T_25_10.lc_trk_g2_7
 (11 11)  (1317 171)  (1317 171)  routing T_25_10.sp4_h_r_8 <X> T_25_10.sp4_h_l_45
 (13 12)  (1319 172)  (1319 172)  routing T_25_10.sp4_h_l_46 <X> T_25_10.sp4_v_b_11
 (12 13)  (1318 173)  (1318 173)  routing T_25_10.sp4_h_l_46 <X> T_25_10.sp4_v_b_11
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_r_v_b_45 <X> T_25_10.lc_trk_g3_5


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9

 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (295 156)  (295 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (295 159)  (295 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_9

 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (349 156)  (349 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_9

 (7 12)  (403 156)  (403 156)  Column buffer control bit: MEMB_colbuf_cntl_5



LogicTile_9_9

 (7 10)  (445 154)  (445 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (445 156)  (445 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (7 12)  (499 156)  (499 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (7 12)  (553 156)  (553 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 12)  (607 156)  (607 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 12)  (661 156)  (661 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 12)  (715 156)  (715 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (5 4)  (821 148)  (821 148)  routing T_16_9.sp4_v_t_38 <X> T_16_9.sp4_h_r_3
 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 12)  (881 156)  (881 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (11 2)  (939 146)  (939 146)  routing T_18_9.sp4_h_r_8 <X> T_18_9.sp4_v_t_39
 (13 2)  (941 146)  (941 146)  routing T_18_9.sp4_h_r_8 <X> T_18_9.sp4_v_t_39
 (12 3)  (940 147)  (940 147)  routing T_18_9.sp4_h_r_8 <X> T_18_9.sp4_v_t_39
 (7 12)  (935 156)  (935 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (7 12)  (989 156)  (989 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (6 5)  (1042 149)  (1042 149)  routing T_20_9.sp4_h_l_38 <X> T_20_9.sp4_h_r_3
 (7 12)  (1043 156)  (1043 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (7 12)  (1097 156)  (1097 156)  Column buffer control bit: LH_colbuf_cntl_5

 (13 13)  (1103 157)  (1103 157)  routing T_21_9.sp4_v_t_43 <X> T_21_9.sp4_h_r_11
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9

 (11 11)  (1155 155)  (1155 155)  routing T_22_9.sp4_h_r_8 <X> T_22_9.sp4_h_l_45
 (7 12)  (1151 156)  (1151 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_9

 (7 12)  (1205 156)  (1205 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (22 1)  (1274 145)  (1274 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1275 145)  (1275 145)  routing T_24_9.sp4_v_b_18 <X> T_24_9.lc_trk_g0_2
 (24 1)  (1276 145)  (1276 145)  routing T_24_9.sp4_v_b_18 <X> T_24_9.lc_trk_g0_2
 (22 3)  (1274 147)  (1274 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (1275 147)  (1275 147)  routing T_24_9.sp4_h_r_6 <X> T_24_9.lc_trk_g0_6
 (24 3)  (1276 147)  (1276 147)  routing T_24_9.sp4_h_r_6 <X> T_24_9.lc_trk_g0_6
 (25 3)  (1277 147)  (1277 147)  routing T_24_9.sp4_h_r_6 <X> T_24_9.lc_trk_g0_6
 (5 7)  (1257 151)  (1257 151)  routing T_24_9.sp4_h_l_38 <X> T_24_9.sp4_v_t_38
 (5 8)  (1257 152)  (1257 152)  routing T_24_9.sp4_h_l_38 <X> T_24_9.sp4_h_r_6
 (9 8)  (1261 152)  (1261 152)  routing T_24_9.sp4_v_t_42 <X> T_24_9.sp4_h_r_7
 (4 9)  (1256 153)  (1256 153)  routing T_24_9.sp4_h_l_38 <X> T_24_9.sp4_h_r_6
 (7 12)  (1259 156)  (1259 156)  Column buffer control bit: LH_colbuf_cntl_5

 (25 14)  (1277 158)  (1277 158)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6
 (26 14)  (1278 158)  (1278 158)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 158)  (1281 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 158)  (1283 158)  routing T_24_9.lc_trk_g0_6 <X> T_24_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 158)  (1284 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (41 14)  (1293 158)  (1293 158)  LC_7 Logic Functioning bit
 (43 14)  (1295 158)  (1295 158)  LC_7 Logic Functioning bit
 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1274 159)  (1274 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1275 159)  (1275 159)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6
 (24 15)  (1276 159)  (1276 159)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6
 (25 15)  (1277 159)  (1277 159)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g3_6
 (26 15)  (1278 159)  (1278 159)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 159)  (1279 159)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 159)  (1280 159)  routing T_24_9.lc_trk_g3_6 <X> T_24_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 159)  (1281 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 159)  (1282 159)  routing T_24_9.lc_trk_g0_2 <X> T_24_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 159)  (1283 159)  routing T_24_9.lc_trk_g0_6 <X> T_24_9.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 159)  (1289 159)  LC_7 Logic Functioning bit
 (39 15)  (1291 159)  (1291 159)  LC_7 Logic Functioning bit
 (40 15)  (1292 159)  (1292 159)  LC_7 Logic Functioning bit
 (42 15)  (1294 159)  (1294 159)  LC_7 Logic Functioning bit


RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_5 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (0 3)  (1306 147)  (1306 147)  routing T_25_9.glb_netwk_5 <X> T_25_9.wire_bram/ram/RCLK
 (25 4)  (1331 148)  (1331 148)  routing T_25_9.sp4_h_r_18 <X> T_25_9.lc_trk_g1_2
 (22 5)  (1328 149)  (1328 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_18 lc_trk_g1_2
 (23 5)  (1329 149)  (1329 149)  routing T_25_9.sp4_h_r_18 <X> T_25_9.lc_trk_g1_2
 (24 5)  (1330 149)  (1330 149)  routing T_25_9.sp4_h_r_18 <X> T_25_9.lc_trk_g1_2
 (25 5)  (1331 149)  (1331 149)  routing T_25_9.sp4_h_r_18 <X> T_25_9.lc_trk_g1_2
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (38 8)  (1344 152)  (1344 152)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (39 8)  (1345 152)  (1345 152)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (9 9)  (1315 153)  (1315 153)  routing T_25_9.sp4_v_t_42 <X> T_25_9.sp4_v_b_7
 (30 9)  (1336 153)  (1336 153)  routing T_25_9.lc_trk_g1_2 <X> T_25_9.wire_bram/ram/WDATA_11
 (7 12)  (1313 156)  (1313 156)  Column buffer control bit: MEMB_colbuf_cntl_5

 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 158)  (1321 158)  routing T_25_9.sp4_h_r_45 <X> T_25_9.lc_trk_g3_5
 (16 14)  (1322 158)  (1322 158)  routing T_25_9.sp4_h_r_45 <X> T_25_9.lc_trk_g3_5
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 158)  (1324 158)  routing T_25_9.sp4_h_r_45 <X> T_25_9.lc_trk_g3_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (18 15)  (1324 159)  (1324 159)  routing T_25_9.sp4_h_r_45 <X> T_25_9.lc_trk_g3_5


LogicTile_26_9

 (9 5)  (1357 149)  (1357 149)  routing T_26_9.sp4_v_t_41 <X> T_26_9.sp4_v_b_4
 (13 8)  (1361 152)  (1361 152)  routing T_26_9.sp4_h_l_45 <X> T_26_9.sp4_v_b_8
 (12 9)  (1360 153)  (1360 153)  routing T_26_9.sp4_h_l_45 <X> T_26_9.sp4_v_b_8
 (12 10)  (1360 154)  (1360 154)  routing T_26_9.sp4_v_t_45 <X> T_26_9.sp4_h_l_45
 (11 11)  (1359 155)  (1359 155)  routing T_26_9.sp4_v_t_45 <X> T_26_9.sp4_h_l_45


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (8 9)  (188 137)  (188 137)  routing T_4_8.sp4_v_t_41 <X> T_4_8.sp4_v_b_7
 (10 9)  (190 137)  (190 137)  routing T_4_8.sp4_v_t_41 <X> T_4_8.sp4_v_b_7


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8

 (3 4)  (495 132)  (495 132)  routing T_10_8.sp12_v_t_23 <X> T_10_8.sp12_h_r_0


LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (2 8)  (930 136)  (930 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8

 (11 2)  (1101 130)  (1101 130)  routing T_21_8.sp4_h_l_44 <X> T_21_8.sp4_v_t_39


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 129)  (1328 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 129)  (1329 129)  routing T_25_8.sp4_v_t_7 <X> T_25_8.lc_trk_g0_2
 (24 1)  (1330 129)  (1330 129)  routing T_25_8.sp4_v_t_7 <X> T_25_8.lc_trk_g0_2
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_5 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (0 3)  (1306 131)  (1306 131)  routing T_25_8.glb_netwk_5 <X> T_25_8.wire_bram/ram/WCLK
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g0_2 <X> T_25_8.wire_bram/ram/WCLKE
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_4

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (28 8)  (1334 136)  (1334 136)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g2_7 <X> T_25_8.wire_bram/ram/WDATA_3
 (22 10)  (1328 138)  (1328 138)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1330 138)  (1330 138)  routing T_25_8.tnl_op_7 <X> T_25_8.lc_trk_g2_7
 (21 11)  (1327 139)  (1327 139)  routing T_25_8.tnl_op_7 <X> T_25_8.lc_trk_g2_7
 (7 12)  (1313 140)  (1313 140)  Column buffer control bit: MEMT_colbuf_cntl_5

 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 142)  (1323 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 143)  (1306 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g3_5 <X> T_25_8.wire_bram/ram/WE


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_23_7

 (4 10)  (1202 122)  (1202 122)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_43
 (6 10)  (1204 122)  (1204 122)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_43
 (5 11)  (1203 123)  (1203 123)  routing T_23_7.sp4_h_r_0 <X> T_23_7.sp4_v_t_43


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_5 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_bram/ram/RCLK
 (0 3)  (1306 115)  (1306 115)  routing T_25_7.glb_netwk_5 <X> T_25_7.wire_bram/ram/RCLK
 (14 3)  (1320 115)  (1320 115)  routing T_25_7.sp4_r_v_b_28 <X> T_25_7.lc_trk_g0_4
 (17 3)  (1323 115)  (1323 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 8)  (1333 120)  (1333 120)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.wire_bram/ram/WDATA_11
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 120)  (1336 120)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.wire_bram/ram/WDATA_11
 (39 8)  (1345 120)  (1345 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g3_6 <X> T_25_7.wire_bram/ram/WDATA_11
 (37 9)  (1343 121)  (1343 121)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g0_4 <X> T_25_7.wire_bram/ram/RE
 (22 15)  (1328 127)  (1328 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1329 127)  (1329 127)  routing T_25_7.sp4_v_b_46 <X> T_25_7.lc_trk_g3_6
 (24 15)  (1330 127)  (1330 127)  routing T_25_7.sp4_v_b_46 <X> T_25_7.lc_trk_g3_6


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (6 10)  (11 106)  (11 106)  routing T_0_6.span4_horz_3 <X> T_0_6.lc_trk_g1_3
 (7 10)  (10 106)  (10 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
 (8 10)  (9 106)  (9 106)  routing T_0_6.span4_horz_3 <X> T_0_6.lc_trk_g1_3


LogicTile_4_6

 (5 6)  (185 102)  (185 102)  routing T_4_6.sp4_v_t_44 <X> T_4_6.sp4_h_l_38
 (4 7)  (184 103)  (184 103)  routing T_4_6.sp4_v_t_44 <X> T_4_6.sp4_h_l_38
 (6 7)  (186 103)  (186 103)  routing T_4_6.sp4_v_t_44 <X> T_4_6.sp4_h_l_38


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_6_5

 (3 7)  (291 87)  (291 87)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_v_t_23


LogicTile_10_5

 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_v_t_23


IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (12 4)  (5 68)  (5 68)  routing T_0_4.lc_trk_g1_1 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 68)  (1 68)  IOB_0 IO Functioning bit
 (13 5)  (4 69)  (4 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 72)  (11 72)  routing T_0_4.span4_horz_1 <X> T_0_4.lc_trk_g1_1
 (7 8)  (10 72)  (10 72)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 72)  (9 72)  routing T_0_4.span4_horz_1 <X> T_0_4.lc_trk_g1_1


LogicTile_4_4

 (8 2)  (188 66)  (188 66)  routing T_4_4.sp4_v_t_42 <X> T_4_4.sp4_h_l_36
 (9 2)  (189 66)  (189 66)  routing T_4_4.sp4_v_t_42 <X> T_4_4.sp4_h_l_36
 (10 2)  (190 66)  (190 66)  routing T_4_4.sp4_v_t_42 <X> T_4_4.sp4_h_l_36


GlobalNetwork_0_0

 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5

