{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522466514344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522466514345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 30 23:21:54 2018 " "Processing started: Fri Mar 30 23:21:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522466514345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466514345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466514345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522466514567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522466514567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(30) " "Verilog HDL information at modules.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522466523490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(77) " "Verilog HDL information at modules.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522466523490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 4 4 " "Found 4 design units, including 4 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523491 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523491 ""} { "Info" "ISGN_ENTITY_NAME" "3 rate_divider " "Found entity 3: rate_divider" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523491 ""} { "Info" "ISGN_ENTITY_NAME" "4 boingboing " "Found entity 4: boingboing" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523494 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(176) " "Verilog HDL Module Instantiation warning at bounce.v(176): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522466523495 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(246) " "Verilog HDL Module Instantiation warning at bounce.v(246): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 246 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522466523495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounce.v 1 1 " "Found 1 design units, including 1 entities, in source file bounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 bounce " "Found entity 1: bounce" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466523495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bounce " "Elaborating entity \"bounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522466523550 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466523552 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466523552 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466523552 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEn bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"writeEn\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466523552 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG bounce.v(26) " "Output port \"LEDG\" at bounce.v(26) has no driver" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522466523554 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEn bounce.v(100) " "Inferred latch for \"writeEn\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523554 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] bounce.v(100) " "Inferred latch for \"color\[0\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523554 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] bounce.v(100) " "Inferred latch for \"color\[1\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523554 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[2\] bounce.v(100) " "Inferred latch for \"color\[2\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523554 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] bounce.v(100) " "Inferred latch for \"y\[0\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523554 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] bounce.v(100) " "Inferred latch for \"y\[1\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523554 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] bounce.v(100) " "Inferred latch for \"y\[2\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] bounce.v(100) " "Inferred latch for \"y\[3\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] bounce.v(100) " "Inferred latch for \"y\[4\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] bounce.v(100) " "Inferred latch for \"y\[5\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] bounce.v(100) " "Inferred latch for \"y\[6\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] bounce.v(100) " "Inferred latch for \"x\[0\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] bounce.v(100) " "Inferred latch for \"x\[1\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] bounce.v(100) " "Inferred latch for \"x\[2\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] bounce.v(100) " "Inferred latch for \"x\[3\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] bounce.v(100) " "Inferred latch for \"x\[4\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] bounce.v(100) " "Inferred latch for \"x\[5\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] bounce.v(100) " "Inferred latch for \"x\[6\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523555 "|bounce"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bee0_writeEn SW\[1\] bounce.v(161) " "Net \"bee0_writeEn\" at bounce.v(161) is already driven by input port \"SW\[1\]\", and cannot be driven by another signal" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 161 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1522466523556 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "SW\[1\] bounce.v(23) " "\"SW\[1\]\" was declared at bounce.v(23)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 23 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523556 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "bee1_writeEn SW\[2\] bounce.v(231) " "Net \"bee1_writeEn\" at bounce.v(231) is already driven by input port \"SW\[2\]\", and cannot be driven by another signal" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 231 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1522466523556 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "SW\[2\] bounce.v(23) " "\"SW\[2\]\" was declared at bounce.v(23)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 23 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523556 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522466523556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mustafa/Desktop/bounce/output_files/bounce.map.smsg " "Generated suppressed messages file /home/mustafa/Desktop/bounce/output_files/bounce.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523567 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "892 " "Peak virtual memory: 892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522466523608 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 30 23:22:03 2018 " "Processing ended: Fri Mar 30 23:22:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522466523608 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522466523608 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522466523608 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523608 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466523690 ""}
