#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x144608eb0 .scope module, "tb_and_truth_table" "tb_and_truth_table" 2 3;
 .timescale -9 -12;
v0x6000034503f0_0 .var "a", 0 0;
v0x600003450480_0 .var "b", 0 0;
v0x600003450510_0 .var/i "pass_count", 31 0;
v0x6000034505a0_0 .var/i "test_count", 31 0;
v0x600003450630_0 .var "test_passed", 0 0;
v0x6000034506c0_0 .net "y", 0 0, v0x600003450360_0;  1 drivers
S_0x14460bf30 .scope task, "check_and_output" "check_and_output" 2 24, 2 24 0, S_0x144608eb0;
 .timescale -9 -12;
v0x600003450000_0 .var "expected_y", 0 0;
v0x600003450090_0 .var "test_a", 0 0;
v0x600003450120_0 .var "test_b", 0 0;
v0x6000034501b0_0 .var "test_description", 127 0;
TD_tb_and_truth_table.check_and_output ;
    %load/vec4 v0x600003450090_0;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %load/vec4 v0x600003450120_0;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %vpi_call 2 34 "$display", "Test %0d: %0s", v0x6000034505a0_0, v0x6000034501b0_0 {0 0 0};
    %vpi_call 2 35 "$display", "  Inputs: a=%b, b=%b", v0x6000034503f0_0, v0x600003450480_0 {0 0 0};
    %vpi_call 2 36 "$display", "  Expected: y=%b", v0x600003450000_0 {0 0 0};
    %vpi_call 2 37 "$display", "  Got:      y=%b", v0x6000034506c0_0 {0 0 0};
    %load/vec4 v0x6000034506c0_0;
    %load/vec4 v0x600003450000_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 40 "$display", "  PASS" {0 0 0};
    %load/vec4 v0x600003450510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 43 "$display", "  FAIL" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450630_0, 0, 1;
T_0.1 ;
    %vpi_call 2 46 "$display", "\000" {0 0 0};
    %end;
S_0x14460c2b0 .scope module, "uut" "and_truth_table" 2 17, 3 1 0, S_0x144608eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x600003450240_0 .net "a", 0 0, v0x6000034503f0_0;  1 drivers
v0x6000034502d0_0 .net "b", 0 0, v0x600003450480_0;  1 drivers
v0x600003450360_0 .var "y", 0 0;
E_0x600001356380 .event anyedge, v0x600003450240_0, v0x6000034502d0_0;
    .scope S_0x14460c2b0;
T_1 ;
    %wait E_0x600001356380;
    %load/vec4 v0x600003450240_0;
    %load/vec4 v0x6000034502d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450360_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450360_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450360_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450360_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x144608eb0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450630_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x144608eb0;
T_3 ;
    %vpi_call 2 51 "$display", "\012================== TESTBENCH START ==================" {0 0 0};
    %vpi_call 2 52 "$display", "Problem 13: Truth Table - AND gate using case statement" {0 0 0};
    %vpi_call 2 53 "$display", "Description: Implement 2-input AND using case statement" {0 0 0};
    %vpi_call 2 54 "$display", "Expected truth table:" {0 0 0};
    %vpi_call 2 55 "$display", "  a | b | y" {0 0 0};
    %vpi_call 2 56 "$display", "  --|---|---" {0 0 0};
    %vpi_call 2 57 "$display", "  0 | 0 | 0" {0 0 0};
    %vpi_call 2 58 "$display", "  0 | 1 | 0" {0 0 0};
    %vpi_call 2 59 "$display", "  1 | 0 | 0" {0 0 0};
    %vpi_call 2 60 "$display", "  1 | 1 | 1" {0 0 0};
    %vpi_call 2 61 "$display", "====================================================\012" {0 0 0};
    %vpi_call 2 64 "$display", "Testing complete truth table:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450000_0, 0, 1;
    %pushi/vec4 2160115944, 0, 34;
    %concati/vec4 2160099589, 0, 32;
    %concati/vec4 3829531394, 0, 34;
    %concati/vec4 4005936, 0, 28;
    %store/vec4 v0x6000034501b0_0, 0, 128;
    %fork TD_tb_and_truth_table.check_and_output, S_0x14460bf30;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450000_0, 0, 1;
    %pushi/vec4 2160116968, 0, 34;
    %concati/vec4 2160099589, 0, 32;
    %concati/vec4 3829531410, 0, 34;
    %concati/vec4 4005936, 0, 28;
    %store/vec4 v0x6000034501b0_0, 0, 128;
    %fork TD_tb_and_truth_table.check_and_output, S_0x14460bf30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450000_0, 0, 1;
    %pushi/vec4 2160378088, 0, 34;
    %concati/vec4 2160361733, 0, 32;
    %concati/vec4 3829531394, 0, 34;
    %concati/vec4 4005936, 0, 28;
    %store/vec4 v0x6000034501b0_0, 0, 128;
    %fork TD_tb_and_truth_table.check_and_output, S_0x14460bf30;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450000_0, 0, 1;
    %pushi/vec4 2160379112, 0, 34;
    %concati/vec4 2160361733, 0, 32;
    %concati/vec4 3829531410, 0, 34;
    %concati/vec4 4005937, 0, 28;
    %store/vec4 v0x6000034501b0_0, 0, 128;
    %fork TD_tb_and_truth_table.check_and_output, S_0x14460bf30;
    %join;
    %vpi_call 2 79 "$display", "Testing combinational behavior:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 6;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %load/vec4 v0x600003450510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %vpi_call 2 88 "$display", "Test %0d: PASS - Output is combinational (00->0)", v0x6000034505a0_0 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %vpi_call 2 91 "$display", "Test %0d: FAIL - Output not combinational", v0x6000034505a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450630_0, 0, 1;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 6;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %load/vec4 v0x600003450510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %vpi_call 2 101 "$display", "Test %0d: PASS - Output updates with input change (10->0)", v0x6000034505a0_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %vpi_call 2 104 "$display", "Test %0d: FAIL - Output doesn't update correctly", v0x6000034505a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450630_0, 0, 1;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 6;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %load/vec4 v0x600003450510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %vpi_call 2 114 "$display", "Test %0d: PASS - AND gate produces 1 when both inputs are 1", v0x6000034505a0_0 {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %vpi_call 2 117 "$display", "Test %0d: FAIL - AND gate doesn't produce 1 for 11", v0x6000034505a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450630_0, 0, 1;
T_3.5 ;
    %vpi_call 2 122 "$display", "\012Testing rapid input changes:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 5000, 0;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.6, 6;
    %load/vec4 v0x600003450510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %vpi_call 2 131 "$display", "Test %0d: PASS - Output follows rapid input changes", v0x6000034505a0_0 {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 133 "$display", "Test %0d: FAIL - Output doesn't follow rapid changes", v0x6000034505a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003450630_0, 0, 1;
T_3.7 ;
    %vpi_call 2 138 "$display", "\012Testing edge cases:" {0 0 0};
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %vpi_call 2 143 "$display", "Test %0d: Edge case - input a=x, b=1", v0x6000034505a0_0 {0 0 0};
    %vpi_call 2 144 "$display", "  Output y=%b (x is acceptable for unknown input)", v0x6000034506c0_0 {0 0 0};
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_3.10, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_3.10;
    %jmp/0xz  T_3.8, 6;
    %load/vec4 v0x600003450510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %vpi_call 2 147 "$display", "  PASS - Handles unknown input reasonably" {0 0 0};
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 6;
    %vpi_call 2 149 "$display", "  WARNING - Output is 1 with unknown input (not typical AND behavior)" {0 0 0};
T_3.11 ;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000034503f0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x600003450480_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x6000034505a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000034505a0_0, 0, 32;
    %vpi_call 2 157 "$display", "\012Test %0d: Edge case - input a=1, b=z", v0x6000034505a0_0 {0 0 0};
    %vpi_call 2 158 "$display", "  Output y=%b", v0x6000034506c0_0 {0 0 0};
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_3.15, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x6000034506c0_0;
    %cmpi/e 0, 1, 1;
    %flag_or 6, 8;
T_3.15;
    %jmp/0xz  T_3.13, 6;
    %load/vec4 v0x600003450510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003450510_0, 0, 32;
    %vpi_call 2 161 "$display", "  PASS - Handles high-impedance input" {0 0 0};
    %jmp T_3.14;
T_3.13 ;
    %vpi_call 2 163 "$display", "  INFO - Implementation specific behavior for z input" {0 0 0};
T_3.14 ;
    %delay 10000, 0;
    %vpi_call 2 168 "$display", "\012================== TEST RESULTS ====================" {0 0 0};
    %vpi_call 2 169 "$display", "Tests run: %0d", v0x6000034505a0_0 {0 0 0};
    %vpi_call 2 170 "$display", "Tests passed: %0d", v0x600003450510_0 {0 0 0};
    %load/vec4 v0x6000034505a0_0;
    %load/vec4 v0x600003450510_0;
    %sub;
    %vpi_call 2 171 "$display", "Tests failed: %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600003450630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.18, 9;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x600003450510_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %vpi_call 2 174 "$display", "\012RESULT: ALL TESTS PASSED \342\234\223" {0 0 0};
    %jmp T_3.17;
T_3.16 ;
    %vpi_call 2 176 "$display", "\012RESULT: TESTS FAILED \342\234\227" {0 0 0};
T_3.17 ;
    %vpi_call 2 178 "$display", "====================================================\012" {0 0 0};
    %vpi_call 2 180 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x144608eb0;
T_4 ;
    %delay 10000000, 0;
    %vpi_call 2 186 "$display", "\012ERROR: Timeout - Test did not complete" {0 0 0};
    %vpi_call 2 187 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "solution.v";
