Test Case: W_B0_B1_s1 - Hit

=== Cycle 248 ===
=== Latch State at End of Cycle 248 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 249 ===
[Cycle 249] LSU Received: HIT STALL
=== Latch State at End of Cycle 249 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 250 ===
[Cycle 250] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 250 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x1017C, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x1017C, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 251 ===
=== Latch State at End of Cycle 251 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 252 ===
[Cycle 252] LSU Received: HIT STALL
=== Latch State at End of Cycle 252 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 253 ===
[Cycle 253] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 253 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x11184, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x11184, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 254 ===
=== Latch State at End of Cycle 254 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 255 ===
[Cycle 255] LSU Received: HIT STALL
=== Latch State at End of Cycle 255 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 256 ===
[Cycle 256] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 256 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x12100, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x12100, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 257 ===
=== Latch State at End of Cycle 257 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 258 ===
[Cycle 258] LSU Received: HIT STALL
=== Latch State at End of Cycle 258 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 259 ===
[Cycle 259] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 259 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x13180, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x13180, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 260 ===
=== Latch State at End of Cycle 260 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 261 ===
[Cycle 261] LSU Received: HIT STALL
=== Latch State at End of Cycle 261 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 262 ===
[Cycle 262] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 262 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x14100, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x14100, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 263 ===
=== Latch State at End of Cycle 263 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 264 ===
[Cycle 264] LSU Received: HIT STALL
=== Latch State at End of Cycle 264 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 265 ===
[Cycle 265] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 265 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x15180, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x15180, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 266 ===
=== Latch State at End of Cycle 266 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 267 ===
[Cycle 267] LSU Received: HIT STALL
=== Latch State at End of Cycle 267 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 268 ===
[Cycle 268] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 268 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x16100, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x16100, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 269 ===
=== Latch State at End of Cycle 269 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 270 ===
[Cycle 270] LSU Received: HIT STALL
=== Latch State at End of Cycle 270 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 271 ===
[Cycle 271] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 271 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x17180, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x17180, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 272 ===
=== Latch State at End of Cycle 272 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 273 ===
[Cycle 273] LSU Received: HIT STALL
=== Latch State at End of Cycle 273 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 274 ===
[Cycle 274] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 274 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x18100, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x18100, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 275 ===
=== Latch State at End of Cycle 275 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 276 ===
[Cycle 276] LSU Received: HIT STALL
=== Latch State at End of Cycle 276 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 277 ===
[Cycle 277] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 277 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x19180, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x19180, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 278 ===
=== Latch State at End of Cycle 278 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 279 ===
[Cycle 279] LSU Received: HIT STALL
=== Latch State at End of Cycle 279 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 280 ===
[Cycle 280] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 280 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x1A100, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x1A100, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 281 ===
=== Latch State at End of Cycle 281 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 282 ===
[Cycle 282] LSU Received: HIT STALL
=== Latch State at End of Cycle 282 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 283 ===
[Cycle 283] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 283 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x1B180, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x1B180, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 284 ===
=== Latch State at End of Cycle 284 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 285 ===
[Cycle 285] LSU Received: HIT STALL
=== Latch State at End of Cycle 285 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 286 ===
[Cycle 286] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 286 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x1C100, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x1C100, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 287 ===
=== Latch State at End of Cycle 287 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 288 ===
[Cycle 288] LSU Received: HIT STALL
=== Latch State at End of Cycle 288 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 289 ===
[Cycle 289] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 289 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x1D180, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x1D180, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 290 ===
=== Latch State at End of Cycle 290 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 291 ===
[Cycle 291] LSU Received: HIT STALL
=== Latch State at End of Cycle 291 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 292 ===
[Cycle 292] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 292 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x1E100, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x1E100, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

=== Cycle 293 ===
=== Latch State at End of Cycle 293 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] Empty

=== Cycle 294 ===
[Cycle 294] LSU Received: HIT STALL
=== Latch State at End of Cycle 294 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_STALL', req=None, address=None, uuid=None, miss=False, hit=False, stall=True, flushed=False)

=== Cycle 295 ===
[Cycle 295] LSU Received: HIT COMPLETE (Data: 0xAAAAAAAA)
=== Latch State at End of Cycle 295 ===
  [dcache_mem] Empty
  [mem_dcache] Empty
  [LSU_dCache] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty
  [DCache_LSU_Resp] VALID: dMemResponse(type='HIT_COMPLETE', req=dCacheRequest(addr_val=0x1F180, rw_mode='write', size='word', store_value=3735928559, halt=False), address=0x1F180, uuid=None, miss=False, hit=True, stall=False, flushed=False)
=== Test ended ===

======== Bank 0 ========
  ---- Set 0 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1   Tag: 0xE    (Addr: 0x0000E000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1   Tag: 0xC    (Addr: 0x0000C000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1   Tag: 0xA    (Addr: 0x0000A000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1   Tag: 0x8    (Addr: 0x00008000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1   Tag: 0x6    (Addr: 0x00006000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1   Tag: 0x4    (Addr: 0x00004000)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1   Tag: 0x2    (Addr: 0x00002000)
        Block[00:03]: 0x00C0F844 0x0000F944 0x0040F944 0x0080F944
        Block[04:07]: 0x00C0F944 0x0000FA44 0x0040FA44 0x0080FA44
        Block[08:11]: 0x00C0FA44 0x0000FB44 0x0040FB44 0x0080FB44
        Block[12:15]: 0x00C0FB44 0x0000FC44 0x0040FC44 0x0080FC44
        Block[16:19]: 0x00C0FC44 0x0000FD44 0x0040FD44 0x0080FD44
        Block[20:23]: 0x00C0FD44 0x0000FE44 0x0040FE44 0x0080FE44
        Block[24:27]: 0x00C0FE44 0x0000FF44 0x0040FF44 0x0080FF44
        Block[28:31]: 0x00C0FF44 0x00000000 0x00000000 0x00000000
    [Way 7] V:1   Tag: 0x0    (Addr: 0x00000000)
        Block[00:03]: 0x807D01D8 0x807D2258 0x807D42D8 0xC0206182
        Block[04:07]: 0xC0286180 0x800D87D1 0x8001E220 0x800E07D1
        Block[08:11]: 0x8001E2A0 0x800E87D1 0x8001E320 0x800E87D1
        Block[12:15]: 0x800027D2 0x8001E3A0 0xC0206144 0xC0222860
        Block[16:19]: 0xFFFFFFFF 0x80100710 0x8070618D 0x4418C400
        Block[20:23]: 0x8418E480 0x44010520 0x840125A0 0x84294602
        Block[24:27]: 0xC4598680 0xC449A030 0xC0022860 0x00040000
        Block[28:31]: 0x00000040 0x00000000 0x0000803F 0x00000040
  ---- Set 1 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1 D Tag: 0x1E   (Addr: 0x0001E100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1 D Tag: 0x1C   (Addr: 0x0001C100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1 D Tag: 0x1A   (Addr: 0x0001A100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1 D Tag: 0x18   (Addr: 0x00018100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1 D Tag: 0x16   (Addr: 0x00016100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1 D Tag: 0x14   (Addr: 0x00014100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1 D Tag: 0x12   (Addr: 0x00012100)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 7] V:1 D Tag: 0x10   (Addr: 0x00010100)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0xDEADBEEF

======== Bank 1 ========
  ---- Set 0 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1   Tag: 0xF    (Addr: 0x0000F080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1   Tag: 0xD    (Addr: 0x0000D080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1   Tag: 0xB    (Addr: 0x0000B080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1   Tag: 0x9    (Addr: 0x00009080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1   Tag: 0x7    (Addr: 0x00007080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1   Tag: 0x5    (Addr: 0x00005080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1   Tag: 0x3    (Addr: 0x00003080)
        Block[00:03]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 7] V:1   Tag: 0x1    (Addr: 0x00001080)
        Block[00:03]: 0x0000C040 0x00000041 0x00002041 0x00004041
        Block[04:07]: 0x00006041 0x00008041 0x00009041 0x0000A041
        Block[08:11]: 0x0000B041 0x0000C041 0x0000D041 0x0000E041
        Block[12:15]: 0x0000F041 0x00000042 0x00000842 0x00001042
        Block[16:19]: 0x00001842 0x00002042 0x00002842 0x00003042
        Block[20:23]: 0x00003842 0x00004042 0x00004842 0x00005042
        Block[24:27]: 0x00005842 0x00006042 0x00006842 0x00007042
        Block[28:31]: 0x00007842 0x00008042 0x00008442 0x00008842
  ---- Set 1 ----
    LRU Order: [0, 1, 2, 3, 4, 5, 6, 7] (Front=MRU, Back=LRU)
    [Way 0] V:1 D Tag: 0x1F   (Addr: 0x0001F180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 1] V:1 D Tag: 0x1D   (Addr: 0x0001D180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 2] V:1 D Tag: 0x1B   (Addr: 0x0001B180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 3] V:1 D Tag: 0x19   (Addr: 0x00019180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 4] V:1 D Tag: 0x17   (Addr: 0x00017180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 5] V:1 D Tag: 0x15   (Addr: 0x00015180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 6] V:1 D Tag: 0x13   (Addr: 0x00013180)
        Block[00:03]: 0xDEADBEEF 0x00000000 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
    [Way 7] V:1 D Tag: 0x11   (Addr: 0x00011180)
        Block[00:03]: 0x00000000 0xDEADBEEF 0x00000000 0x00000000
        Block[04:07]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[08:11]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[12:15]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[16:19]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[20:23]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[24:27]: 0x00000000 0x00000000 0x00000000 0x00000000
        Block[28:31]: 0x00000000 0x00000000 0x00000000 0x00000000
