Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 27 15:57:41 2021
| Host         : HP-Omen-Guille running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/leds_controller_timing_routed.rpt
| Design       : leds_controller
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.195        0.000                      0                  191        0.170        0.000                      0                  191        3.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.195        0.000                      0                  191        0.170        0.000                      0                  191        3.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 3.559ns (74.679%)  route 1.207ns (25.321%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 9.510 - 8.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=148, unset)          1.772     1.772    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.215     3.987 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/P[18]
                         net (fo=2, routed)           1.207     5.193    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0_n_87
    SLICE_X8Y40          LUT2 (Prop_lut2_I0_O)        0.124     5.317 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1[3]_i_4/O
                         net (fo=1, routed)           0.000     5.317    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1[3]_i_4_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.850 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.850    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[3]_i_1_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.967 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.967    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[7]_i_1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.084 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.084    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[11]_i_1_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.201 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.201    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[15]_i_1_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.318 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.318    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[19]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.537 r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.537    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/tmp_product[20]
    SLICE_X8Y45          FDRE                                         r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=148, unset)          1.510     9.510    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/ap_clk
    SLICE_X8Y45          FDRE                                         r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]/C
                         clock pessimism              0.149     9.659    
                         clock uncertainty           -0.035     9.624    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109     9.733    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[20]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  3.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 tmp_1_tr_reg_201_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.702%)  route 0.211ns (56.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=148, unset)          0.566     0.566    ap_clk
    SLICE_X10Y42         FDRE                                         r  tmp_1_tr_reg_201_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  tmp_1_tr_reg_201_reg[5]/Q
                         net (fo=1, routed)           0.211     0.941    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/in0[5]
    DSP48_X0Y16          DSP48E1                                      r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=148, unset)          0.924     0.924    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/ap_clk
    DSP48_X0Y16          DSP48E1                                      r  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/CLK
                         clock pessimism             -0.234     0.690    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.082     0.772    leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y16  leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg__0/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y40  A[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X5Y46  ap_CS_fsm_reg[5]/C



