# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/new/defs_pack.vhd" \
"../../../../CPU.srcs/sources_1/new/conversion_pack.txt" \
"../../../../CPU.srcs/sources_1/new/trace_pack.vhd" \
"../../../../CPU.srcs/sources_1/new/mem_pack.vhd" \
"../../../../CPU.srcs/sources_1/new/CPU_func.vhd" \

# Do not sort compile order
nosort
