PROJECT = vga_test
VHDSOURCE = vga_test.vhd
TOPLEVEL = vga_test

ifeq ($(BOARD),papilio)
# Xilinx Spartan6 / Papilio board
TARGET_PART = xc6slx9-3tqg144
XILINX = /opt/Xilinx/14.7/ISE_DS/ISE/
VHDSOURCE += clk_wiz_v3_6.vhd
CONSTRAINTS = BPM7003-Papilio-Pro-LogicStart-MegaWing-general.ucf
XST_OPTS = -define {XILINX}
else ifeq ($(BOARD),icoboard)
# Lattice Ice40 / Icoboard board
VSOURCE += clk_ice40_pll.v
CONSTRAINTS = icoboard.ucf
else
$(error BOARD not defined)
endif
