attr __file__ str ./benchmarks/express/matmul/matmul_DFG.0_11.txt
attr __name__ str ./benchmarks/express/matmul/matmul_DFG.0_11.txt
vertex __inserted_outport_1.out0
vertex __inserted_outport_1
vertex __inserted_outport_0.in0
vertex __inserted_inport_4.out0
vertex __inserted_outport_1.in0
vertex __inserted_inport_4.in0
vertex __inserted_inport_3.out0
vertex __inserted_inport_2.out0
vertex ADD_187.in0
vertex ADD_57.in0
vertex __inserted_outport_0.out0
vertex ADD_57.out0
vertex __inserted_outport_0
vertex __inserted_inport_3
vertex ADD_187
vertex ADD_187.in1
vertex MUL_195.in0
vertex __inserted_inport_3.in0
vertex MUL_195.in1
vertex MUL_195.out0
vertex __inserted_inport_4
vertex ADD_187.out0
vertex MUL_195
vertex __inserted_inport_0
vertex MUL_186.in0
vertex ADD_57
vertex __inserted_inport_1.out0
vertex MUL_54.out0
vertex MUL_186
vertex ADD_196.out0
vertex MUL_186.out0
vertex ADD_196.in1
vertex ADD_196.in0
vertex ADD_196
vertex __inserted_inport_1.in0
vertex __inserted_inport_0.in0
vertex MUL_186.in1
vertex __inserted_inport_0.out0
vertex __inserted_inport_1
vertex MUL_54
vertex __inserted_inport_2
vertex __inserted_inport_2.in0
net __inserted_outport_1 __inserted_outport_1.out0
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_inport_4.out0 MUL_186.in0
net __inserted_outport_1.in0 __inserted_outport_1
net __inserted_inport_4.in0 __inserted_inport_4
net __inserted_inport_3.out0 MUL_186.in1
net __inserted_inport_2.out0 MUL_195.in1
net ADD_187.in0 ADD_187
net ADD_57.in0 ADD_57
net ADD_57.out0 __inserted_outport_0.in0
net __inserted_outport_0 __inserted_outport_0.out0
net __inserted_inport_3 __inserted_inport_3.out0
net ADD_187 ADD_187.out0
net ADD_187.in1 ADD_187
net MUL_195.in0 MUL_195
net __inserted_inport_3.in0 __inserted_inport_3
net MUL_195.in1 MUL_195
net MUL_195.out0 ADD_196.in1
net __inserted_inport_4 __inserted_inport_4.out0
net ADD_187.out0 ADD_196.in0
net MUL_195 MUL_195.out0
net __inserted_inport_0 __inserted_inport_0.out0
net MUL_186.in0 MUL_186
net ADD_57 ADD_57.out0
net __inserted_inport_1.out0 MUL_195.in0
net MUL_54.out0 ADD_57.in0
net MUL_186 MUL_186.out0
net ADD_196.out0 __inserted_outport_1.in0
net MUL_186.out0 ADD_187.in1
net ADD_196.in1 ADD_196
net ADD_196.in0 ADD_196
net ADD_196 ADD_196.out0
net __inserted_inport_1.in0 __inserted_inport_1
net __inserted_inport_0.in0 __inserted_inport_0
net MUL_186.in1 MUL_186
net __inserted_inport_0.out0 ADD_187.in0
net __inserted_inport_1 __inserted_inport_1.out0
net MUL_54 MUL_54.out0
net __inserted_inport_2 __inserted_inport_2.out0
net __inserted_inport_2.in0 __inserted_inport_2
