// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_loop_height_pro_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_1_data_stream_0_V_dout,
        img_1_data_stream_0_V_empty_n,
        img_1_data_stream_0_V_read,
        Background_data_stream_0_V_din,
        Background_data_stream_0_V_full_n,
        Background_data_stream_0_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state16 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] img_1_data_stream_0_V_dout;
input   img_1_data_stream_0_V_empty_n;
output   img_1_data_stream_0_V_read;
output  [15:0] Background_data_stream_0_V_din;
input   Background_data_stream_0_V_full_n;
output   Background_data_stream_0_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_1_data_stream_0_V_read;
reg Background_data_stream_0_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    img_1_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] and_ln118_reg_3865;
reg   [0:0] icmp_ln899_1_reg_3745;
reg   [0:0] icmp_ln887_reg_3736;
reg    Background_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter12;
reg   [0:0] and_ln512_reg_3941;
reg   [0:0] and_ln512_reg_3941_pp0_iter11_reg;
reg   [8:0] t_V_5_reg_634;
wire   [0:0] icmp_ln443_fu_645_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] i_V_fu_651_p2;
reg   [8:0] i_V_reg_3731;
wire   [0:0] icmp_ln887_fu_657_p2;
wire   [0:0] xor_ln457_fu_663_p2;
reg   [0:0] xor_ln457_reg_3740;
wire   [0:0] icmp_ln899_1_fu_669_p2;
wire   [0:0] icmp_ln879_2_fu_675_p2;
reg   [0:0] icmp_ln879_2_reg_3750;
wire   [0:0] icmp_ln879_4_fu_681_p2;
reg   [0:0] icmp_ln879_4_reg_3754;
wire   [0:0] icmp_ln879_6_fu_687_p2;
reg   [0:0] icmp_ln879_6_reg_3758;
wire   [0:0] icmp_ln879_7_fu_693_p2;
reg   [0:0] icmp_ln879_7_reg_3762;
wire   [0:0] icmp_ln879_fu_699_p2;
reg   [0:0] icmp_ln879_reg_3766;
wire   [0:0] icmp_ln899_fu_705_p2;
reg   [0:0] icmp_ln899_reg_3770;
wire   [3:0] select_ln493_fu_733_p3;
reg   [3:0] select_ln493_reg_3782;
wire   [3:0] select_ln493_1_fu_759_p3;
reg   [3:0] select_ln493_1_reg_3787;
wire   [3:0] select_ln493_2_fu_785_p3;
reg   [3:0] select_ln493_2_reg_3792;
wire   [0:0] and_ln507_fu_823_p2;
reg   [0:0] and_ln507_reg_3797;
wire   [0:0] and_ln507_1_fu_835_p2;
reg   [0:0] and_ln507_1_reg_3802;
wire   [0:0] and_ln507_2_fu_847_p2;
reg   [0:0] and_ln507_2_reg_3811;
wire   [0:0] and_ln507_3_fu_859_p2;
reg   [0:0] and_ln507_3_reg_3816;
wire   [0:0] and_ln507_4_fu_871_p2;
reg   [0:0] and_ln507_4_reg_3821;
wire   [0:0] and_ln507_5_fu_883_p2;
reg   [0:0] and_ln507_5_reg_3826;
wire   [0:0] and_ln507_6_fu_895_p2;
reg   [0:0] and_ln507_6_reg_3831;
wire   [0:0] and_ln507_7_fu_907_p2;
reg   [0:0] and_ln507_7_reg_3836;
wire   [0:0] and_ln507_8_fu_919_p2;
reg   [0:0] and_ln507_8_reg_3841;
wire   [0:0] and_ln507_9_fu_931_p2;
reg   [0:0] and_ln507_9_reg_3846;
wire   [0:0] and_ln507_10_fu_943_p2;
reg   [0:0] and_ln507_10_reg_3851;
wire   [0:0] icmp_ln444_fu_953_p2;
reg   [0:0] icmp_ln444_reg_3856;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op250_read_state4;
reg    ap_predicate_op273_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
wire    ap_block_state12_pp0_stage0_iter9;
wire    ap_block_state13_pp0_stage0_iter10;
wire    ap_block_state14_pp0_stage0_iter11;
reg    ap_block_state15_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter1_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter2_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter3_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter4_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter5_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter6_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter7_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter8_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter9_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter10_reg;
reg   [0:0] icmp_ln444_reg_3856_pp0_iter11_reg;
wire   [8:0] j_V_fu_959_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln118_fu_1013_p2;
reg   [0:0] and_ln118_reg_3865_pp0_iter1_reg;
wire   [3:0] trunc_ln458_fu_1056_p1;
reg   [3:0] trunc_ln458_reg_3869;
wire   [0:0] or_ln457_fu_1060_p2;
reg   [0:0] or_ln457_reg_3874;
reg   [0:0] or_ln457_reg_3874_pp0_iter1_reg;
reg   [8:0] k_buf_0_val_9_addr_reg_3887;
reg   [8:0] k_buf_0_val_10_add_reg_3893;
reg   [8:0] k_buf_0_val_11_add_reg_3899;
reg   [8:0] k_buf_0_val_12_add_reg_3905;
reg   [8:0] k_buf_0_val_13_add_reg_3911;
reg   [8:0] k_buf_0_val_14_add_reg_3917;
reg   [8:0] k_buf_0_val_15_add_reg_3923;
reg   [8:0] k_buf_0_val_16_add_reg_3929;
reg   [8:0] k_buf_0_val_17_add_reg_3935;
wire   [0:0] and_ln512_fu_1065_p2;
reg   [0:0] and_ln512_reg_3941_pp0_iter1_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter2_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter3_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter4_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter5_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter6_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter7_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter8_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter9_reg;
reg   [0:0] and_ln512_reg_3941_pp0_iter10_reg;
wire   [15:0] select_ln188_4_fu_1150_p3;
reg   [15:0] select_ln188_4_reg_3945;
wire   [15:0] k_buf_0_val_9_q0;
reg   [15:0] k_buf_0_val_9_load_reg_3951;
wire   [3:0] xor_ln493_1_fu_1173_p2;
reg   [3:0] xor_ln493_1_reg_3956;
wire   [15:0] k_buf_0_val_10_q0;
reg   [15:0] k_buf_0_val_10_loa_reg_3964;
wire   [15:0] k_buf_0_val_11_q0;
reg   [15:0] k_buf_0_val_11_loa_reg_3969;
wire   [15:0] col_buf_0_val_3_0_fu_1202_p3;
reg   [15:0] col_buf_0_val_3_0_reg_3974;
wire   [15:0] col_buf_0_val_4_0_fu_1233_p3;
reg   [15:0] col_buf_0_val_4_0_reg_3985;
wire   [15:0] col_buf_0_val_5_0_fu_1264_p3;
reg   [15:0] col_buf_0_val_5_0_reg_3996;
wire   [15:0] col_buf_0_val_6_0_fu_1295_p3;
reg   [15:0] col_buf_0_val_6_0_reg_4006;
wire   [15:0] col_buf_0_val_7_0_fu_1326_p3;
reg   [15:0] col_buf_0_val_7_0_reg_4015;
reg   [15:0] src_kernel_win_0_va_184_reg_4023;
wire   [15:0] select_ln188_9_fu_1464_p3;
reg   [15:0] select_ln188_9_reg_4028;
wire   [0:0] icmp_ln188_10_fu_1472_p2;
reg   [0:0] icmp_ln188_10_reg_4033;
wire   [15:0] src_kernel_win_0_va_131_fu_1606_p3;
reg   [15:0] src_kernel_win_0_va_131_reg_4038;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter10_reg;
reg   [15:0] src_kernel_win_0_va_131_reg_4038_pp0_iter11_reg;
wire   [15:0] src_kernel_win_0_va_123_fu_1738_p3;
reg   [15:0] src_kernel_win_0_va_123_reg_4043;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter9_reg;
reg   [15:0] src_kernel_win_0_va_123_reg_4043_pp0_iter10_reg;
wire   [15:0] src_kernel_win_0_va_124_fu_1763_p3;
reg   [15:0] src_kernel_win_0_va_124_reg_4048;
reg   [15:0] src_kernel_win_0_va_124_reg_4048_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_4048_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_4048_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_4048_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_4048_pp0_iter7_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_4048_pp0_iter8_reg;
reg   [15:0] src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg;
wire   [15:0] src_kernel_win_0_va_125_fu_1788_p3;
reg   [15:0] src_kernel_win_0_va_125_reg_4055;
reg   [15:0] src_kernel_win_0_va_125_reg_4055_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_4055_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_4055_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_4055_pp0_iter6_reg;
reg   [15:0] src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg;
wire   [15:0] src_kernel_win_0_va_126_fu_1813_p3;
reg   [15:0] src_kernel_win_0_va_126_reg_4062;
reg   [15:0] src_kernel_win_0_va_126_reg_4062_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_4062_pp0_iter4_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg;
reg   [15:0] src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg;
wire   [15:0] src_kernel_win_0_va_127_fu_1838_p3;
reg   [15:0] src_kernel_win_0_va_127_reg_4069;
reg   [15:0] src_kernel_win_0_va_127_reg_4069_pp0_iter3_reg;
reg   [15:0] src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg;
wire   [15:0] src_kernel_win_0_va_128_fu_1862_p3;
reg   [15:0] src_kernel_win_0_va_128_reg_4076;
wire   [15:0] select_ln188_15_fu_1975_p3;
reg   [15:0] select_ln188_15_reg_4083;
wire   [15:0] select_ln188_20_fu_2058_p3;
reg   [15:0] select_ln188_20_reg_4089;
reg   [15:0] src_kernel_win_0_va_169_reg_4095;
wire   [15:0] select_ln188_25_fu_2204_p3;
reg   [15:0] select_ln188_25_reg_4100;
wire   [0:0] icmp_ln188_26_fu_2212_p2;
reg   [0:0] icmp_ln188_26_reg_4105;
wire   [15:0] select_ln188_31_fu_2303_p3;
reg   [15:0] select_ln188_31_reg_4110;
wire   [15:0] select_ln188_36_fu_2438_p3;
reg   [15:0] select_ln188_36_reg_4116;
wire   [0:0] icmp_ln188_37_fu_2446_p2;
reg   [0:0] icmp_ln188_37_reg_4121;
wire   [15:0] select_ln188_42_fu_2557_p3;
reg   [15:0] select_ln188_42_reg_4126;
wire   [15:0] select_ln188_47_fu_2671_p3;
reg   [15:0] select_ln188_47_reg_4132;
wire   [15:0] select_ln188_52_fu_2814_p3;
reg   [15:0] select_ln188_52_reg_4138;
wire   [15:0] select_ln188_57_fu_2900_p3;
reg   [15:0] select_ln188_57_reg_4144;
reg   [15:0] src_kernel_win_0_va_136_reg_4150;
wire   [15:0] select_ln188_62_fu_3038_p3;
reg   [15:0] select_ln188_62_reg_4155;
wire   [0:0] icmp_ln188_63_fu_3046_p2;
reg   [0:0] icmp_ln188_63_reg_4160;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
wire   [8:0] k_buf_0_val_16_address0;
reg    k_buf_0_val_16_ce0;
wire   [15:0] k_buf_0_val_16_q0;
wire   [8:0] k_buf_0_val_16_address1;
reg    k_buf_0_val_16_ce1;
reg    k_buf_0_val_16_we1;
reg   [15:0] k_buf_0_val_16_d1;
wire   [8:0] k_buf_0_val_15_address0;
reg    k_buf_0_val_15_ce0;
wire   [15:0] k_buf_0_val_15_q0;
wire   [8:0] k_buf_0_val_15_address1;
reg    k_buf_0_val_15_ce1;
reg    k_buf_0_val_15_we1;
reg   [15:0] k_buf_0_val_15_d1;
wire   [8:0] k_buf_0_val_14_address0;
reg    k_buf_0_val_14_ce0;
wire   [15:0] k_buf_0_val_14_q0;
wire   [8:0] k_buf_0_val_14_address1;
reg    k_buf_0_val_14_ce1;
reg    k_buf_0_val_14_we1;
reg   [15:0] k_buf_0_val_14_d1;
wire   [8:0] k_buf_0_val_13_address0;
reg    k_buf_0_val_13_ce0;
wire   [15:0] k_buf_0_val_13_q0;
wire   [8:0] k_buf_0_val_13_address1;
reg    k_buf_0_val_13_ce1;
reg    k_buf_0_val_13_we1;
reg   [15:0] k_buf_0_val_13_d1;
wire   [8:0] k_buf_0_val_12_address0;
reg    k_buf_0_val_12_ce0;
wire   [15:0] k_buf_0_val_12_q0;
wire   [8:0] k_buf_0_val_12_address1;
reg    k_buf_0_val_12_ce1;
reg    k_buf_0_val_12_we1;
reg   [15:0] k_buf_0_val_12_d1;
wire   [8:0] k_buf_0_val_11_address0;
reg    k_buf_0_val_11_ce0;
wire   [8:0] k_buf_0_val_11_address1;
reg    k_buf_0_val_11_ce1;
reg    k_buf_0_val_11_we1;
reg   [15:0] k_buf_0_val_11_d1;
wire   [8:0] k_buf_0_val_10_address0;
reg    k_buf_0_val_10_ce0;
wire   [8:0] k_buf_0_val_10_address1;
reg    k_buf_0_val_10_ce1;
reg    k_buf_0_val_10_we1;
reg   [15:0] k_buf_0_val_10_d1;
wire   [8:0] k_buf_0_val_9_address0;
reg    k_buf_0_val_9_ce0;
wire   [8:0] k_buf_0_val_9_address1;
reg    k_buf_0_val_9_ce1;
reg    k_buf_0_val_9_we1;
wire   [8:0] k_buf_0_val_17_address0;
reg    k_buf_0_val_17_ce0;
reg    k_buf_0_val_17_we0;
wire   [15:0] k_buf_0_val_17_q0;
wire   [8:0] k_buf_0_val_17_address1;
reg    k_buf_0_val_17_ce1;
reg    k_buf_0_val_17_we1;
reg   [8:0] t_V_3_reg_623;
reg    ap_block_state1;
wire    ap_CS_fsm_state16;
wire   [63:0] empty_370_fu_1043_p1;
reg   [15:0] src_kernel_win_0_va_fu_114;
reg   [15:0] src_kernel_win_0_va_1_fu_118;
reg   [15:0] src_kernel_win_0_va_2_fu_122;
reg   [15:0] src_kernel_win_0_va_3_fu_126;
reg   [15:0] src_kernel_win_0_va_4_fu_130;
reg   [15:0] src_kernel_win_0_va_5_fu_134;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_136;
reg   [15:0] src_kernel_win_0_va_6_fu_138;
reg   [15:0] src_kernel_win_0_va_7_fu_142;
reg   [15:0] src_kernel_win_0_va_8_fu_146;
reg   [15:0] src_kernel_win_0_va_9_fu_150;
reg   [15:0] src_kernel_win_0_va_10_fu_154;
reg   [15:0] src_kernel_win_0_va_11_fu_158;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_142;
reg   [15:0] src_kernel_win_0_va_12_fu_162;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_143;
reg   [15:0] src_kernel_win_0_va_13_fu_166;
reg   [15:0] src_kernel_win_0_va_14_fu_170;
reg   [15:0] src_kernel_win_0_va_15_fu_174;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_146;
reg   [15:0] src_kernel_win_0_va_16_fu_178;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_147;
reg   [15:0] src_kernel_win_0_va_17_fu_182;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_148;
reg   [15:0] src_kernel_win_0_va_18_fu_186;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_149;
reg   [15:0] src_kernel_win_0_va_19_fu_190;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_150;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_83;
reg   [15:0] src_kernel_win_0_va_20_fu_194;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_151;
reg   [15:0] src_kernel_win_0_va_21_fu_198;
reg   [15:0] src_kernel_win_0_va_22_fu_202;
reg   [15:0] src_kernel_win_0_va_23_fu_206;
reg   [15:0] src_kernel_win_0_va_24_fu_210;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_155;
reg   [15:0] src_kernel_win_0_va_25_fu_214;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_156;
reg   [15:0] src_kernel_win_0_va_26_fu_218;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_157;
reg   [15:0] src_kernel_win_0_va_27_fu_222;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_158;
reg   [15:0] src_kernel_win_0_va_28_fu_226;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_159;
reg   [15:0] src_kernel_win_0_va_29_fu_230;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_160;
reg   [15:0] src_kernel_win_0_va_30_fu_234;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_161;
reg   [15:0] src_kernel_win_0_va_31_fu_238;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_162;
reg   [15:0] src_kernel_win_0_va_32_fu_242;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_163;
reg   [15:0] src_kernel_win_0_va_33_fu_246;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_164;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_95;
reg   [15:0] src_kernel_win_0_va_34_fu_250;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_165;
reg   [15:0] src_kernel_win_0_va_35_fu_254;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_166;
reg   [15:0] src_kernel_win_0_va_36_fu_258;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_167;
reg   [15:0] src_kernel_win_0_va_37_fu_262;
reg   [15:0] src_kernel_win_0_va_38_fu_266;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_169;
reg   [15:0] src_kernel_win_0_va_39_fu_270;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_170;
reg   [15:0] src_kernel_win_0_va_40_fu_274;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_171;
reg   [15:0] src_kernel_win_0_va_41_fu_278;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_172;
reg   [15:0] src_kernel_win_0_va_42_fu_282;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_173;
reg   [15:0] src_kernel_win_0_va_43_fu_286;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_174;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_104;
reg   [15:0] src_kernel_win_0_va_44_fu_290;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_175;
reg   [15:0] src_kernel_win_0_va_45_fu_294;
reg   [15:0] src_kernel_win_0_va_46_fu_298;
reg   [15:0] src_kernel_win_0_va_47_fu_302;
reg   [15:0] src_kernel_win_0_va_48_fu_306;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_179;
reg   [15:0] src_kernel_win_0_va_49_fu_310;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_180;
reg   [15:0] src_kernel_win_0_va_50_fu_314;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_181;
reg   [15:0] src_kernel_win_0_va_51_fu_318;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_182;
reg   [15:0] src_kernel_win_0_va_52_fu_322;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_183;
reg   [15:0] src_kernel_win_0_va_53_fu_326;
wire   [15:0] src_kernel_win_0_va_129_fu_1379_p3;
reg   [15:0] src_kernel_win_0_va_54_fu_330;
reg   [15:0] src_kernel_win_0_va_55_fu_334;
reg   [15:0] src_kernel_win_0_va_56_fu_338;
reg   [15:0] src_kernel_win_0_va_57_fu_342;
reg   [15:0] src_kernel_win_0_va_58_fu_346;
reg   [15:0] src_kernel_win_0_va_59_fu_350;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_190;
reg   [15:0] src_kernel_win_0_va_60_fu_354;
wire   [15:0] src_kernel_win_0_va_130_fu_1887_p3;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_118;
reg   [15:0] src_kernel_win_0_va_61_fu_358;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_191;
reg   [15:0] src_kernel_win_0_va_62_fu_362;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_192;
reg   [15:0] src_kernel_win_0_va_63_fu_366;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_193;
reg   [15:0] src_kernel_win_0_va_64_fu_370;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_194;
reg   [15:0] src_kernel_win_0_va_65_fu_374;
reg   [15:0] ap_sig_allocacmp_src_kernel_win_0_va_195;
reg   [15:0] right_border_buf_0_s_fu_378;
wire   [15:0] col_buf_0_val_8_0_fu_1693_p3;
reg   [15:0] right_border_buf_0_1_fu_382;
reg   [15:0] right_border_buf_0_2_fu_386;
reg   [15:0] right_border_buf_0_3_fu_390;
reg   [15:0] right_border_buf_0_4_fu_394;
reg   [15:0] right_border_buf_0_5_fu_398;
reg   [15:0] right_border_buf_0_6_fu_402;
wire   [15:0] col_buf_0_val_2_0_fu_1664_p3;
reg   [15:0] right_border_buf_0_7_fu_406;
wire   [15:0] col_buf_0_val_1_0_fu_1635_p3;
reg   [15:0] right_border_buf_0_8_fu_410;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] add_ln506_1_fu_715_p2;
wire   [3:0] trunc_ln506_fu_711_p1;
wire   [0:0] icmp_ln118_fu_721_p2;
wire   [3:0] xor_ln493_fu_727_p2;
wire   [8:0] add_ln506_fu_741_p2;
wire   [0:0] icmp_ln118_1_fu_747_p2;
wire   [3:0] sub_ln493_fu_753_p2;
wire   [8:0] add_ln506_2_fu_767_p2;
wire   [0:0] icmp_ln118_2_fu_773_p2;
wire   [3:0] sub_ln493_1_fu_779_p2;
wire   [0:0] icmp_ln507_fu_817_p2;
wire   [0:0] icmp_ln507_1_fu_829_p2;
wire   [0:0] icmp_ln507_2_fu_841_p2;
wire   [3:0] sub_ln493_2_fu_793_p2;
wire   [0:0] icmp_ln507_3_fu_853_p2;
wire   [0:0] icmp_ln507_4_fu_865_p2;
wire   [3:0] sub_ln493_3_fu_799_p2;
wire   [0:0] icmp_ln507_5_fu_877_p2;
wire   [0:0] icmp_ln507_6_fu_889_p2;
wire   [3:0] sub_ln493_4_fu_805_p2;
wire   [0:0] icmp_ln507_7_fu_901_p2;
wire   [0:0] icmp_ln507_8_fu_913_p2;
wire   [3:0] sub_ln493_5_fu_811_p2;
wire   [0:0] icmp_ln507_9_fu_925_p2;
wire   [0:0] icmp_ln507_10_fu_937_p2;
wire   [5:0] tmp_fu_965_p4;
wire   [9:0] zext_ln444_fu_949_p1;
wire   [9:0] ImagLoc_x_fu_981_p2;
wire   [0:0] tmp_46_fu_993_p3;
wire   [0:0] icmp_ln118_3_fu_1007_p2;
wire   [0:0] xor_ln118_fu_1001_p2;
wire   [0:0] tmp_47_fu_1019_p3;
wire   [8:0] add_ln451_1_fu_987_p2;
wire   [8:0] select_ln121_fu_1027_p3;
wire   [8:0] x_fu_1035_p3;
wire   [0:0] icmp_ln891_fu_975_p2;
wire   [0:0] icmp_ln188_fu_1088_p2;
wire   [15:0] select_ln188_fu_1094_p3;
wire   [0:0] icmp_ln188_1_fu_1102_p2;
wire   [15:0] select_ln188_1_fu_1108_p3;
wire   [0:0] icmp_ln188_2_fu_1116_p2;
wire   [15:0] select_ln188_2_fu_1122_p3;
wire   [0:0] icmp_ln188_3_fu_1130_p2;
wire   [15:0] select_ln188_3_fu_1136_p3;
wire   [0:0] icmp_ln188_4_fu_1144_p2;
wire   [15:0] tmp_7_fu_1178_p11;
wire   [15:0] tmp_8_fu_1209_p11;
wire   [15:0] tmp_9_fu_1240_p11;
wire   [15:0] tmp_1_fu_1271_p11;
wire   [15:0] tmp_2_fu_1302_p11;
wire   [15:0] select_ln507_9_fu_1358_p3;
wire   [15:0] select_ln507_10_fu_1365_p3;
wire   [15:0] select_ln899_6_fu_1372_p3;
wire   [0:0] icmp_ln188_5_fu_1404_p2;
wire   [15:0] select_ln188_5_fu_1409_p3;
wire   [0:0] icmp_ln188_6_fu_1416_p2;
wire   [15:0] select_ln188_6_fu_1422_p3;
wire   [0:0] icmp_ln188_7_fu_1430_p2;
wire   [15:0] select_ln188_7_fu_1436_p3;
wire   [0:0] icmp_ln188_8_fu_1444_p2;
wire   [15:0] select_ln188_8_fu_1450_p3;
wire   [0:0] icmp_ln188_9_fu_1458_p2;
wire   [15:0] tmp_3_fu_1583_p11;
wire   [15:0] tmp_4_fu_1612_p11;
wire   [15:0] tmp_6_fu_1641_p11;
wire   [15:0] tmp_10_fu_1670_p11;
wire   [15:0] tmp_11_fu_1720_p11;
wire   [15:0] tmp_12_fu_1745_p11;
wire   [15:0] tmp_13_fu_1770_p11;
wire   [15:0] select_ln507_fu_1794_p3;
wire   [15:0] select_ln507_1_fu_1800_p3;
wire   [15:0] select_ln899_fu_1807_p3;
wire   [15:0] select_ln507_3_fu_1820_p3;
wire   [15:0] select_ln507_4_fu_1826_p3;
wire   [15:0] select_ln899_4_fu_1832_p3;
wire   [15:0] select_ln507_6_fu_1845_p3;
wire   [15:0] select_ln507_7_fu_1850_p3;
wire   [15:0] select_ln899_5_fu_1856_p3;
wire   [15:0] select_ln507_12_fu_1869_p3;
wire   [15:0] select_ln507_13_fu_1874_p3;
wire   [15:0] select_ln899_7_fu_1880_p3;
wire   [15:0] select_ln188_10_fu_1908_p3;
wire   [0:0] icmp_ln188_11_fu_1913_p2;
wire   [15:0] select_ln188_11_fu_1919_p3;
wire   [0:0] icmp_ln188_12_fu_1927_p2;
wire   [15:0] select_ln188_12_fu_1933_p3;
wire   [0:0] icmp_ln188_13_fu_1941_p2;
wire   [15:0] select_ln188_13_fu_1947_p3;
wire   [0:0] icmp_ln188_14_fu_1955_p2;
wire   [15:0] select_ln188_14_fu_1961_p3;
wire   [0:0] icmp_ln188_15_fu_1969_p2;
wire   [0:0] icmp_ln188_16_fu_2000_p2;
wire   [15:0] select_ln188_16_fu_2005_p3;
wire   [0:0] icmp_ln188_17_fu_2012_p2;
wire   [15:0] select_ln188_17_fu_2018_p3;
wire   [0:0] icmp_ln188_18_fu_2026_p2;
wire   [15:0] select_ln188_18_fu_2032_p3;
wire   [0:0] icmp_ln188_19_fu_2040_p2;
wire   [15:0] select_ln188_19_fu_2045_p3;
wire   [0:0] icmp_ln188_20_fu_2052_p2;
wire   [0:0] icmp_ln188_21_fu_2144_p2;
wire   [15:0] select_ln188_21_fu_2149_p3;
wire   [0:0] icmp_ln188_22_fu_2156_p2;
wire   [15:0] select_ln188_22_fu_2162_p3;
wire   [0:0] icmp_ln188_23_fu_2170_p2;
wire   [15:0] select_ln188_23_fu_2176_p3;
wire   [0:0] icmp_ln188_24_fu_2184_p2;
wire   [15:0] select_ln188_24_fu_2190_p3;
wire   [0:0] icmp_ln188_25_fu_2198_p2;
wire   [15:0] select_ln188_26_fu_2238_p3;
wire   [0:0] icmp_ln188_27_fu_2243_p2;
wire   [15:0] select_ln188_27_fu_2249_p3;
wire   [0:0] icmp_ln188_28_fu_2257_p2;
wire   [15:0] select_ln188_28_fu_2262_p3;
wire   [0:0] icmp_ln188_29_fu_2269_p2;
wire   [15:0] select_ln188_29_fu_2275_p3;
wire   [0:0] icmp_ln188_30_fu_2283_p2;
wire   [15:0] select_ln188_30_fu_2289_p3;
wire   [0:0] icmp_ln188_31_fu_2297_p2;
wire   [0:0] icmp_ln188_32_fu_2378_p2;
wire   [15:0] select_ln188_32_fu_2383_p3;
wire   [0:0] icmp_ln188_33_fu_2390_p2;
wire   [15:0] select_ln188_33_fu_2396_p3;
wire   [0:0] icmp_ln188_34_fu_2404_p2;
wire   [15:0] select_ln188_34_fu_2410_p3;
wire   [0:0] icmp_ln188_35_fu_2418_p2;
wire   [15:0] select_ln188_35_fu_2424_p3;
wire   [0:0] icmp_ln188_36_fu_2432_p2;
wire   [15:0] select_ln188_37_fu_2490_p3;
wire   [0:0] icmp_ln188_38_fu_2495_p2;
wire   [15:0] select_ln188_38_fu_2501_p3;
wire   [0:0] icmp_ln188_39_fu_2509_p2;
wire   [15:0] select_ln188_39_fu_2515_p3;
wire   [0:0] icmp_ln188_40_fu_2523_p2;
wire   [15:0] select_ln188_40_fu_2529_p3;
wire   [0:0] icmp_ln188_41_fu_2537_p2;
wire   [15:0] select_ln188_41_fu_2543_p3;
wire   [0:0] icmp_ln188_42_fu_2551_p2;
wire   [0:0] icmp_ln188_43_fu_2613_p2;
wire   [15:0] select_ln188_43_fu_2618_p3;
wire   [0:0] icmp_ln188_44_fu_2625_p2;
wire   [15:0] select_ln188_44_fu_2631_p3;
wire   [0:0] icmp_ln188_45_fu_2639_p2;
wire   [15:0] select_ln188_45_fu_2645_p3;
wire   [0:0] icmp_ln188_46_fu_2653_p2;
wire   [15:0] select_ln188_46_fu_2658_p3;
wire   [0:0] icmp_ln188_47_fu_2665_p2;
wire   [0:0] icmp_ln188_48_fu_2754_p2;
wire   [15:0] select_ln188_48_fu_2759_p3;
wire   [0:0] icmp_ln188_49_fu_2766_p2;
wire   [15:0] select_ln188_49_fu_2772_p3;
wire   [0:0] icmp_ln188_50_fu_2780_p2;
wire   [15:0] select_ln188_50_fu_2786_p3;
wire   [0:0] icmp_ln188_51_fu_2794_p2;
wire   [15:0] select_ln188_51_fu_2800_p3;
wire   [0:0] icmp_ln188_52_fu_2808_p2;
wire   [0:0] icmp_ln188_53_fu_2842_p2;
wire   [15:0] select_ln188_53_fu_2847_p3;
wire   [0:0] icmp_ln188_54_fu_2854_p2;
wire   [15:0] select_ln188_54_fu_2860_p3;
wire   [0:0] icmp_ln188_55_fu_2868_p2;
wire   [15:0] select_ln188_55_fu_2873_p3;
wire   [0:0] icmp_ln188_56_fu_2880_p2;
wire   [15:0] select_ln188_56_fu_2886_p3;
wire   [0:0] icmp_ln188_57_fu_2894_p2;
wire   [0:0] icmp_ln188_58_fu_2978_p2;
wire   [15:0] select_ln188_58_fu_2983_p3;
wire   [0:0] icmp_ln188_59_fu_2990_p2;
wire   [15:0] select_ln188_59_fu_2996_p3;
wire   [0:0] icmp_ln188_60_fu_3004_p2;
wire   [15:0] select_ln188_60_fu_3010_p3;
wire   [0:0] icmp_ln188_61_fu_3018_p2;
wire   [15:0] select_ln188_61_fu_3024_p3;
wire   [0:0] icmp_ln188_62_fu_3032_p2;
wire   [15:0] select_ln188_63_fu_3116_p3;
wire   [0:0] icmp_ln188_64_fu_3121_p2;
wire   [15:0] select_ln188_64_fu_3127_p3;
wire   [0:0] icmp_ln188_65_fu_3135_p2;
wire   [15:0] select_ln188_65_fu_3141_p3;
wire   [0:0] icmp_ln188_66_fu_3149_p2;
wire   [15:0] select_ln188_66_fu_3155_p3;
wire   [0:0] icmp_ln188_67_fu_3163_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_182;
reg    ap_enable_state3_pp0_iter0_stage0;
wire    ap_enable_operation_230;
reg    ap_enable_state4_pp0_iter1_stage0;
reg    ap_predicate_op263_store_state4;
reg    ap_enable_operation_263;
reg    ap_predicate_op274_store_state4;
reg    ap_enable_operation_274;
reg    ap_enable_operation_184;
wire    ap_enable_operation_232;
reg    ap_predicate_op261_store_state4;
reg    ap_enable_operation_261;
reg    ap_predicate_op272_store_state4;
reg    ap_enable_operation_272;
reg    ap_enable_operation_186;
wire    ap_enable_operation_233;
reg    ap_predicate_op259_store_state4;
reg    ap_enable_operation_259;
reg    ap_predicate_op271_store_state4;
reg    ap_enable_operation_271;
reg    ap_enable_operation_188;
wire    ap_enable_operation_234;
reg    ap_predicate_op257_store_state4;
reg    ap_enable_operation_257;
reg    ap_predicate_op270_store_state4;
reg    ap_enable_operation_270;
reg    ap_enable_operation_190;
wire    ap_enable_operation_237;
reg    ap_predicate_op255_store_state4;
reg    ap_enable_operation_255;
reg    ap_predicate_op269_store_state4;
reg    ap_enable_operation_269;
reg    ap_enable_operation_192;
wire    ap_enable_operation_240;
reg    ap_predicate_op254_store_state4;
reg    ap_enable_operation_254;
reg    ap_predicate_op268_store_state4;
reg    ap_enable_operation_268;
reg    ap_enable_operation_194;
wire    ap_enable_operation_243;
reg    ap_predicate_op253_store_state4;
reg    ap_enable_operation_253;
reg    ap_predicate_op267_store_state4;
reg    ap_enable_operation_267;
reg    ap_enable_operation_196;
wire    ap_enable_operation_246;
reg    ap_predicate_op252_store_state4;
reg    ap_enable_operation_252;
reg    ap_predicate_op266_store_state4;
reg    ap_enable_operation_266;
reg    ap_predicate_op251_store_state4;
reg    ap_enable_operation_251;
reg    ap_enable_operation_249;
reg    ap_enable_operation_338;
reg    ap_enable_state5_pp0_iter2_stage0;
reg    ap_predicate_op265_store_state4;
reg    ap_enable_operation_265;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_2346;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_16_address0),
    .ce0(k_buf_0_val_16_ce0),
    .q0(k_buf_0_val_16_q0),
    .address1(k_buf_0_val_16_address1),
    .ce1(k_buf_0_val_16_ce1),
    .we1(k_buf_0_val_16_we1),
    .d1(k_buf_0_val_16_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_15_address0),
    .ce0(k_buf_0_val_15_ce0),
    .q0(k_buf_0_val_15_q0),
    .address1(k_buf_0_val_15_address1),
    .ce1(k_buf_0_val_15_ce1),
    .we1(k_buf_0_val_15_we1),
    .d1(k_buf_0_val_15_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_14_address0),
    .ce0(k_buf_0_val_14_ce0),
    .q0(k_buf_0_val_14_q0),
    .address1(k_buf_0_val_14_address1),
    .ce1(k_buf_0_val_14_ce1),
    .we1(k_buf_0_val_14_we1),
    .d1(k_buf_0_val_14_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_13_address0),
    .ce0(k_buf_0_val_13_ce0),
    .q0(k_buf_0_val_13_q0),
    .address1(k_buf_0_val_13_address1),
    .ce1(k_buf_0_val_13_ce1),
    .we1(k_buf_0_val_13_we1),
    .d1(k_buf_0_val_13_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_12_address0),
    .ce0(k_buf_0_val_12_ce0),
    .q0(k_buf_0_val_12_q0),
    .address1(k_buf_0_val_12_address1),
    .ce1(k_buf_0_val_12_ce1),
    .we1(k_buf_0_val_12_we1),
    .d1(k_buf_0_val_12_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_11_address0),
    .ce0(k_buf_0_val_11_ce0),
    .q0(k_buf_0_val_11_q0),
    .address1(k_buf_0_val_11_address1),
    .ce1(k_buf_0_val_11_ce1),
    .we1(k_buf_0_val_11_we1),
    .d1(k_buf_0_val_11_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_10_address0),
    .ce0(k_buf_0_val_10_ce0),
    .q0(k_buf_0_val_10_q0),
    .address1(k_buf_0_val_10_address1),
    .ce1(k_buf_0_val_10_ce1),
    .we1(k_buf_0_val_10_we1),
    .d1(k_buf_0_val_10_d1)
);

Loop_loop_height_cYC #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_9_address0),
    .ce0(k_buf_0_val_9_ce0),
    .q0(k_buf_0_val_9_q0),
    .address1(k_buf_0_val_9_address1),
    .ce1(k_buf_0_val_9_ce1),
    .we1(k_buf_0_val_9_we1),
    .d1(img_1_data_stream_0_V_dout)
);

Loop_loop_height_c6D #(
    .DataWidth( 16 ),
    .AddressRange( 480 ),
    .AddressWidth( 9 ))
k_buf_0_val_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_17_address0),
    .ce0(k_buf_0_val_17_ce0),
    .we0(k_buf_0_val_17_we0),
    .d0(img_1_data_stream_0_V_dout),
    .q0(k_buf_0_val_17_q0),
    .address1(k_buf_0_val_17_address1),
    .ce1(k_buf_0_val_17_ce1),
    .we1(k_buf_0_val_17_we1),
    .d1(k_buf_0_val_16_q0)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U115(
    .din0(right_border_buf_0_5_fu_398),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1173_p2),
    .dout(tmp_7_fu_1178_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U116(
    .din0(right_border_buf_0_4_fu_394),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1173_p2),
    .dout(tmp_8_fu_1209_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U117(
    .din0(right_border_buf_0_3_fu_390),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1173_p2),
    .dout(tmp_9_fu_1240_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U118(
    .din0(right_border_buf_0_2_fu_386),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1173_p2),
    .dout(tmp_1_fu_1271_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U119(
    .din0(right_border_buf_0_1_fu_382),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_fu_1173_p2),
    .dout(tmp_2_fu_1302_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U120(
    .din0(right_border_buf_0_8_fu_410),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3956),
    .dout(tmp_3_fu_1583_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U121(
    .din0(right_border_buf_0_7_fu_406),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3956),
    .dout(tmp_4_fu_1612_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U122(
    .din0(right_border_buf_0_6_fu_402),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3956),
    .dout(tmp_6_fu_1641_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U123(
    .din0(right_border_buf_0_s_fu_378),
    .din1(16'd0),
    .din2(16'd0),
    .din3(16'd0),
    .din4(16'd0),
    .din5(16'd0),
    .din6(16'd0),
    .din7(16'd0),
    .din8(16'd0),
    .din9(xor_ln493_1_reg_3956),
    .dout(tmp_10_fu_1670_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U124(
    .din0(src_kernel_win_0_va_131_fu_1606_p3),
    .din1(col_buf_0_val_1_0_fu_1635_p3),
    .din2(col_buf_0_val_2_0_fu_1664_p3),
    .din3(col_buf_0_val_3_0_reg_3974),
    .din4(col_buf_0_val_4_0_reg_3985),
    .din5(col_buf_0_val_5_0_reg_3996),
    .din6(col_buf_0_val_6_0_reg_4006),
    .din7(col_buf_0_val_7_0_reg_4015),
    .din8(col_buf_0_val_8_0_fu_1693_p3),
    .din9(select_ln493_reg_3782),
    .dout(tmp_11_fu_1720_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U125(
    .din0(src_kernel_win_0_va_131_fu_1606_p3),
    .din1(col_buf_0_val_1_0_fu_1635_p3),
    .din2(col_buf_0_val_2_0_fu_1664_p3),
    .din3(col_buf_0_val_3_0_reg_3974),
    .din4(col_buf_0_val_4_0_reg_3985),
    .din5(col_buf_0_val_5_0_reg_3996),
    .din6(col_buf_0_val_6_0_reg_4006),
    .din7(col_buf_0_val_7_0_reg_4015),
    .din8(col_buf_0_val_8_0_fu_1693_p3),
    .din9(select_ln493_1_reg_3787),
    .dout(tmp_12_fu_1745_p11)
);

net_holes_detectic7D #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
net_holes_detectic7D_U126(
    .din0(src_kernel_win_0_va_131_fu_1606_p3),
    .din1(col_buf_0_val_1_0_fu_1635_p3),
    .din2(col_buf_0_val_2_0_fu_1664_p3),
    .din3(col_buf_0_val_3_0_reg_3974),
    .din4(col_buf_0_val_4_0_reg_3985),
    .din5(col_buf_0_val_5_0_reg_3996),
    .din6(col_buf_0_val_6_0_reg_4006),
    .din7(col_buf_0_val_7_0_reg_4015),
    .din8(col_buf_0_val_8_0_fu_1693_p3),
    .din9(select_ln493_2_reg_3792),
    .dout(tmp_13_fu_1770_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end else if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        t_V_3_reg_623 <= i_V_reg_3731;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_3_reg_623 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_953_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_5_reg_634 <= j_V_fu_959_p2;
    end else if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_5_reg_634 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_953_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_3865 <= and_ln118_fu_1013_p2;
        and_ln512_reg_3941 <= and_ln512_fu_1065_p2;
        k_buf_0_val_10_add_reg_3893 <= empty_370_fu_1043_p1;
        k_buf_0_val_11_add_reg_3899 <= empty_370_fu_1043_p1;
        k_buf_0_val_12_add_reg_3905 <= empty_370_fu_1043_p1;
        k_buf_0_val_13_add_reg_3911 <= empty_370_fu_1043_p1;
        k_buf_0_val_14_add_reg_3917 <= empty_370_fu_1043_p1;
        k_buf_0_val_15_add_reg_3923 <= empty_370_fu_1043_p1;
        k_buf_0_val_16_add_reg_3929 <= empty_370_fu_1043_p1;
        k_buf_0_val_17_add_reg_3935 <= empty_370_fu_1043_p1;
        k_buf_0_val_9_addr_reg_3887 <= empty_370_fu_1043_p1;
        or_ln457_reg_3874 <= or_ln457_fu_1060_p2;
        trunc_ln458_reg_3869 <= trunc_ln458_fu_1056_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln118_reg_3865_pp0_iter1_reg <= and_ln118_reg_3865;
        and_ln512_reg_3941_pp0_iter1_reg <= and_ln512_reg_3941;
        col_buf_0_val_3_0_reg_3974 <= col_buf_0_val_3_0_fu_1202_p3;
        col_buf_0_val_4_0_reg_3985 <= col_buf_0_val_4_0_fu_1233_p3;
        col_buf_0_val_5_0_reg_3996 <= col_buf_0_val_5_0_fu_1264_p3;
        col_buf_0_val_6_0_reg_4006 <= col_buf_0_val_6_0_fu_1295_p3;
        col_buf_0_val_7_0_reg_4015 <= col_buf_0_val_7_0_fu_1326_p3;
        icmp_ln444_reg_3856 <= icmp_ln444_fu_953_p2;
        icmp_ln444_reg_3856_pp0_iter1_reg <= icmp_ln444_reg_3856;
        or_ln457_reg_3874_pp0_iter1_reg <= or_ln457_reg_3874;
        xor_ln493_1_reg_3956 <= xor_ln493_1_fu_1173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln443_fu_645_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln507_10_reg_3851 <= and_ln507_10_fu_943_p2;
        and_ln507_1_reg_3802 <= and_ln507_1_fu_835_p2;
        and_ln507_2_reg_3811 <= and_ln507_2_fu_847_p2;
        and_ln507_3_reg_3816 <= and_ln507_3_fu_859_p2;
        and_ln507_4_reg_3821 <= and_ln507_4_fu_871_p2;
        and_ln507_5_reg_3826 <= and_ln507_5_fu_883_p2;
        and_ln507_6_reg_3831 <= and_ln507_6_fu_895_p2;
        and_ln507_7_reg_3836 <= and_ln507_7_fu_907_p2;
        and_ln507_8_reg_3841 <= and_ln507_8_fu_919_p2;
        and_ln507_9_reg_3846 <= and_ln507_9_fu_931_p2;
        and_ln507_reg_3797 <= and_ln507_fu_823_p2;
        icmp_ln879_2_reg_3750 <= icmp_ln879_2_fu_675_p2;
        icmp_ln879_4_reg_3754 <= icmp_ln879_4_fu_681_p2;
        icmp_ln879_6_reg_3758 <= icmp_ln879_6_fu_687_p2;
        icmp_ln879_7_reg_3762 <= icmp_ln879_7_fu_693_p2;
        icmp_ln879_reg_3766 <= icmp_ln879_fu_699_p2;
        icmp_ln887_reg_3736 <= icmp_ln887_fu_657_p2;
        icmp_ln899_1_reg_3745 <= icmp_ln899_1_fu_669_p2;
        icmp_ln899_reg_3770 <= icmp_ln899_fu_705_p2;
        select_ln493_1_reg_3787 <= select_ln493_1_fu_759_p3;
        select_ln493_2_reg_3792 <= select_ln493_2_fu_785_p3;
        select_ln493_reg_3782 <= select_ln493_fu_733_p3;
        xor_ln457_reg_3740 <= xor_ln457_fu_663_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln512_reg_3941_pp0_iter10_reg <= and_ln512_reg_3941_pp0_iter9_reg;
        and_ln512_reg_3941_pp0_iter11_reg <= and_ln512_reg_3941_pp0_iter10_reg;
        and_ln512_reg_3941_pp0_iter2_reg <= and_ln512_reg_3941_pp0_iter1_reg;
        and_ln512_reg_3941_pp0_iter3_reg <= and_ln512_reg_3941_pp0_iter2_reg;
        and_ln512_reg_3941_pp0_iter4_reg <= and_ln512_reg_3941_pp0_iter3_reg;
        and_ln512_reg_3941_pp0_iter5_reg <= and_ln512_reg_3941_pp0_iter4_reg;
        and_ln512_reg_3941_pp0_iter6_reg <= and_ln512_reg_3941_pp0_iter5_reg;
        and_ln512_reg_3941_pp0_iter7_reg <= and_ln512_reg_3941_pp0_iter6_reg;
        and_ln512_reg_3941_pp0_iter8_reg <= and_ln512_reg_3941_pp0_iter7_reg;
        and_ln512_reg_3941_pp0_iter9_reg <= and_ln512_reg_3941_pp0_iter8_reg;
        icmp_ln444_reg_3856_pp0_iter10_reg <= icmp_ln444_reg_3856_pp0_iter9_reg;
        icmp_ln444_reg_3856_pp0_iter11_reg <= icmp_ln444_reg_3856_pp0_iter10_reg;
        icmp_ln444_reg_3856_pp0_iter2_reg <= icmp_ln444_reg_3856_pp0_iter1_reg;
        icmp_ln444_reg_3856_pp0_iter3_reg <= icmp_ln444_reg_3856_pp0_iter2_reg;
        icmp_ln444_reg_3856_pp0_iter4_reg <= icmp_ln444_reg_3856_pp0_iter3_reg;
        icmp_ln444_reg_3856_pp0_iter5_reg <= icmp_ln444_reg_3856_pp0_iter4_reg;
        icmp_ln444_reg_3856_pp0_iter6_reg <= icmp_ln444_reg_3856_pp0_iter5_reg;
        icmp_ln444_reg_3856_pp0_iter7_reg <= icmp_ln444_reg_3856_pp0_iter6_reg;
        icmp_ln444_reg_3856_pp0_iter8_reg <= icmp_ln444_reg_3856_pp0_iter7_reg;
        icmp_ln444_reg_3856_pp0_iter9_reg <= icmp_ln444_reg_3856_pp0_iter8_reg;
        src_kernel_win_0_va_123_reg_4043 <= src_kernel_win_0_va_123_fu_1738_p3;
        src_kernel_win_0_va_123_reg_4043_pp0_iter10_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter9_reg;
        src_kernel_win_0_va_123_reg_4043_pp0_iter3_reg <= src_kernel_win_0_va_123_reg_4043;
        src_kernel_win_0_va_123_reg_4043_pp0_iter4_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter3_reg;
        src_kernel_win_0_va_123_reg_4043_pp0_iter5_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter4_reg;
        src_kernel_win_0_va_123_reg_4043_pp0_iter6_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter5_reg;
        src_kernel_win_0_va_123_reg_4043_pp0_iter7_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter6_reg;
        src_kernel_win_0_va_123_reg_4043_pp0_iter8_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter7_reg;
        src_kernel_win_0_va_123_reg_4043_pp0_iter9_reg <= src_kernel_win_0_va_123_reg_4043_pp0_iter8_reg;
        src_kernel_win_0_va_124_reg_4048 <= src_kernel_win_0_va_124_fu_1763_p3;
        src_kernel_win_0_va_124_reg_4048_pp0_iter3_reg <= src_kernel_win_0_va_124_reg_4048;
        src_kernel_win_0_va_124_reg_4048_pp0_iter4_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter3_reg;
        src_kernel_win_0_va_124_reg_4048_pp0_iter5_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter4_reg;
        src_kernel_win_0_va_124_reg_4048_pp0_iter6_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter5_reg;
        src_kernel_win_0_va_124_reg_4048_pp0_iter7_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter6_reg;
        src_kernel_win_0_va_124_reg_4048_pp0_iter8_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter7_reg;
        src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg <= src_kernel_win_0_va_124_reg_4048_pp0_iter8_reg;
        src_kernel_win_0_va_125_reg_4055 <= src_kernel_win_0_va_125_fu_1788_p3;
        src_kernel_win_0_va_125_reg_4055_pp0_iter3_reg <= src_kernel_win_0_va_125_reg_4055;
        src_kernel_win_0_va_125_reg_4055_pp0_iter4_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter3_reg;
        src_kernel_win_0_va_125_reg_4055_pp0_iter5_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter4_reg;
        src_kernel_win_0_va_125_reg_4055_pp0_iter6_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter5_reg;
        src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg <= src_kernel_win_0_va_125_reg_4055_pp0_iter6_reg;
        src_kernel_win_0_va_126_reg_4062 <= src_kernel_win_0_va_126_fu_1813_p3;
        src_kernel_win_0_va_126_reg_4062_pp0_iter3_reg <= src_kernel_win_0_va_126_reg_4062;
        src_kernel_win_0_va_126_reg_4062_pp0_iter4_reg <= src_kernel_win_0_va_126_reg_4062_pp0_iter3_reg;
        src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg <= src_kernel_win_0_va_126_reg_4062_pp0_iter4_reg;
        src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg <= src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg;
        src_kernel_win_0_va_127_reg_4069 <= src_kernel_win_0_va_127_fu_1838_p3;
        src_kernel_win_0_va_127_reg_4069_pp0_iter3_reg <= src_kernel_win_0_va_127_reg_4069;
        src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg <= src_kernel_win_0_va_127_reg_4069_pp0_iter3_reg;
        src_kernel_win_0_va_128_reg_4076 <= src_kernel_win_0_va_128_fu_1862_p3;
        src_kernel_win_0_va_131_reg_4038 <= src_kernel_win_0_va_131_fu_1606_p3;
        src_kernel_win_0_va_131_reg_4038_pp0_iter10_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter9_reg;
        src_kernel_win_0_va_131_reg_4038_pp0_iter11_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter10_reg;
        src_kernel_win_0_va_131_reg_4038_pp0_iter3_reg <= src_kernel_win_0_va_131_reg_4038;
        src_kernel_win_0_va_131_reg_4038_pp0_iter4_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter3_reg;
        src_kernel_win_0_va_131_reg_4038_pp0_iter5_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter4_reg;
        src_kernel_win_0_va_131_reg_4038_pp0_iter6_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter5_reg;
        src_kernel_win_0_va_131_reg_4038_pp0_iter7_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter6_reg;
        src_kernel_win_0_va_131_reg_4038_pp0_iter8_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter7_reg;
        src_kernel_win_0_va_131_reg_4038_pp0_iter9_reg <= src_kernel_win_0_va_131_reg_4038_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_3731 <= i_V_fu_651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_10_reg_4033 <= icmp_ln188_10_fu_1472_p2;
        select_ln188_9_reg_4028 <= select_ln188_9_fu_1464_p3;
        src_kernel_win_0_va_184_reg_4023 <= src_kernel_win_0_va_53_fu_326;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter3_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_26_reg_4105 <= icmp_ln188_26_fu_2212_p2;
        select_ln188_25_reg_4100 <= select_ln188_25_fu_2204_p3;
        src_kernel_win_0_va_169_reg_4095 <= ap_sig_allocacmp_src_kernel_win_0_va_169;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_37_reg_4121 <= icmp_ln188_37_fu_2446_p2;
        select_ln188_36_reg_4116 <= select_ln188_36_fu_2438_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter10_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_63_reg_4160 <= icmp_ln188_63_fu_3046_p2;
        select_ln188_62_reg_4155 <= select_ln188_62_fu_3038_p3;
        src_kernel_win_0_va_136_reg_4150 <= ap_sig_allocacmp_src_kernel_win_0_va_136;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_10_loa_reg_3964 <= k_buf_0_val_10_q0;
        k_buf_0_val_11_loa_reg_3969 <= k_buf_0_val_11_q0;
        k_buf_0_val_9_load_reg_3951 <= k_buf_0_val_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_1_fu_382 <= col_buf_0_val_7_0_fu_1326_p3;
        right_border_buf_0_2_fu_386 <= col_buf_0_val_6_0_fu_1295_p3;
        right_border_buf_0_3_fu_390 <= col_buf_0_val_5_0_fu_1264_p3;
        right_border_buf_0_4_fu_394 <= col_buf_0_val_4_0_fu_1233_p3;
        right_border_buf_0_5_fu_398 <= col_buf_0_val_3_0_fu_1202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_6_fu_402 <= col_buf_0_val_2_0_fu_1664_p3;
        right_border_buf_0_7_fu_406 <= col_buf_0_val_1_0_fu_1635_p3;
        right_border_buf_0_8_fu_410 <= src_kernel_win_0_va_131_fu_1606_p3;
        right_border_buf_0_s_fu_378 <= col_buf_0_val_8_0_fu_1693_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_15_reg_4083 <= select_ln188_15_fu_1975_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_20_reg_4089 <= select_ln188_20_fu_2058_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter4_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_31_reg_4110 <= select_ln188_31_fu_2303_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_42_reg_4126 <= select_ln188_42_fu_2557_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_47_reg_4132 <= select_ln188_47_fu_2671_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_fu_953_p2 == 1'd0) & (1'd1 == and_ln512_fu_1065_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_4_reg_3945 <= select_ln188_4_fu_1150_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter8_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_52_reg_4138 <= select_ln188_52_fu_2814_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter9_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln188_57_reg_4144 <= select_ln188_57_fu_2900_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_10_fu_154 <= src_kernel_win_0_va_9_fu_150;
        src_kernel_win_0_va_11_fu_158 <= src_kernel_win_0_va_10_fu_154;
        src_kernel_win_0_va_12_fu_162 <= src_kernel_win_0_va_11_fu_158;
        src_kernel_win_0_va_6_fu_138 <= src_kernel_win_0_va_123_reg_4043_pp0_iter10_reg;
        src_kernel_win_0_va_7_fu_142 <= src_kernel_win_0_va_6_fu_138;
        src_kernel_win_0_va_8_fu_146 <= src_kernel_win_0_va_7_fu_142;
        src_kernel_win_0_va_9_fu_150 <= src_kernel_win_0_va_8_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_13_fu_166 <= src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg;
        src_kernel_win_0_va_14_fu_170 <= src_kernel_win_0_va_13_fu_166;
        src_kernel_win_0_va_15_fu_174 <= src_kernel_win_0_va_14_fu_170;
        src_kernel_win_0_va_16_fu_178 <= src_kernel_win_0_va_15_fu_174;
        src_kernel_win_0_va_17_fu_182 <= src_kernel_win_0_va_16_fu_178;
        src_kernel_win_0_va_18_fu_186 <= src_kernel_win_0_va_17_fu_182;
        src_kernel_win_0_va_19_fu_190 <= src_kernel_win_0_va_18_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_118 <= src_kernel_win_0_va_fu_114;
        src_kernel_win_0_va_2_fu_122 <= src_kernel_win_0_va_1_fu_118;
        src_kernel_win_0_va_3_fu_126 <= src_kernel_win_0_va_2_fu_122;
        src_kernel_win_0_va_4_fu_130 <= src_kernel_win_0_va_3_fu_126;
        src_kernel_win_0_va_5_fu_134 <= src_kernel_win_0_va_4_fu_130;
        src_kernel_win_0_va_fu_114 <= src_kernel_win_0_va_131_reg_4038_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_20_fu_194 <= ap_sig_allocacmp_src_kernel_win_0_va_83;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_21_fu_198 <= src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg;
        src_kernel_win_0_va_22_fu_202 <= src_kernel_win_0_va_21_fu_198;
        src_kernel_win_0_va_23_fu_206 <= src_kernel_win_0_va_22_fu_202;
        src_kernel_win_0_va_24_fu_210 <= src_kernel_win_0_va_23_fu_206;
        src_kernel_win_0_va_25_fu_214 <= src_kernel_win_0_va_24_fu_210;
        src_kernel_win_0_va_26_fu_218 <= src_kernel_win_0_va_25_fu_214;
        src_kernel_win_0_va_27_fu_222 <= src_kernel_win_0_va_26_fu_218;
        src_kernel_win_0_va_28_fu_226 <= src_kernel_win_0_va_27_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_29_fu_230 <= src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg;
        src_kernel_win_0_va_30_fu_234 <= src_kernel_win_0_va_29_fu_230;
        src_kernel_win_0_va_31_fu_238 <= src_kernel_win_0_va_30_fu_234;
        src_kernel_win_0_va_32_fu_242 <= src_kernel_win_0_va_31_fu_238;
        src_kernel_win_0_va_33_fu_246 <= src_kernel_win_0_va_32_fu_242;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_34_fu_250 <= ap_sig_allocacmp_src_kernel_win_0_va_95;
        src_kernel_win_0_va_35_fu_254 <= src_kernel_win_0_va_34_fu_250;
        src_kernel_win_0_va_36_fu_258 <= src_kernel_win_0_va_35_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_37_fu_262 <= src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg;
        src_kernel_win_0_va_38_fu_266 <= src_kernel_win_0_va_37_fu_262;
        src_kernel_win_0_va_39_fu_270 <= src_kernel_win_0_va_38_fu_266;
        src_kernel_win_0_va_40_fu_274 <= src_kernel_win_0_va_39_fu_270;
        src_kernel_win_0_va_41_fu_278 <= src_kernel_win_0_va_40_fu_274;
        src_kernel_win_0_va_42_fu_282 <= src_kernel_win_0_va_41_fu_278;
        src_kernel_win_0_va_43_fu_286 <= src_kernel_win_0_va_42_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_44_fu_290 <= ap_sig_allocacmp_src_kernel_win_0_va_104;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_45_fu_294 <= src_kernel_win_0_va_128_reg_4076;
        src_kernel_win_0_va_46_fu_298 <= src_kernel_win_0_va_45_fu_294;
        src_kernel_win_0_va_47_fu_302 <= src_kernel_win_0_va_46_fu_298;
        src_kernel_win_0_va_48_fu_306 <= src_kernel_win_0_va_47_fu_302;
        src_kernel_win_0_va_49_fu_310 <= src_kernel_win_0_va_48_fu_306;
        src_kernel_win_0_va_50_fu_314 <= src_kernel_win_0_va_49_fu_310;
        src_kernel_win_0_va_51_fu_318 <= src_kernel_win_0_va_50_fu_314;
        src_kernel_win_0_va_52_fu_322 <= src_kernel_win_0_va_51_fu_318;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_53_fu_326 <= src_kernel_win_0_va_129_fu_1379_p3;
        src_kernel_win_0_va_54_fu_330 <= src_kernel_win_0_va_53_fu_326;
        src_kernel_win_0_va_55_fu_334 <= src_kernel_win_0_va_54_fu_330;
        src_kernel_win_0_va_56_fu_338 <= src_kernel_win_0_va_55_fu_334;
        src_kernel_win_0_va_57_fu_342 <= src_kernel_win_0_va_56_fu_338;
        src_kernel_win_0_va_58_fu_346 <= src_kernel_win_0_va_57_fu_342;
        src_kernel_win_0_va_59_fu_350 <= src_kernel_win_0_va_58_fu_346;
        src_kernel_win_0_va_61_fu_358 <= ap_sig_allocacmp_src_kernel_win_0_va_118;
        src_kernel_win_0_va_62_fu_362 <= src_kernel_win_0_va_61_fu_358;
        src_kernel_win_0_va_63_fu_366 <= src_kernel_win_0_va_62_fu_362;
        src_kernel_win_0_va_64_fu_370 <= src_kernel_win_0_va_63_fu_366;
        src_kernel_win_0_va_65_fu_374 <= src_kernel_win_0_va_64_fu_370;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln444_reg_3856_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_60_fu_354 <= src_kernel_win_0_va_130_fu_1887_p3;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter11_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        Background_data_stream_0_V_blk_n = Background_data_stream_0_V_full_n;
    end else begin
        Background_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln512_reg_3941_pp0_iter11_reg) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Background_data_stream_0_V_write = 1'b1;
    end else begin
        Background_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln444_fu_953_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_104 = src_kernel_win_0_va_42_fu_282;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_104 = src_kernel_win_0_va_43_fu_286;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_118 = src_kernel_win_0_va_130_fu_1887_p3;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_118 = src_kernel_win_0_va_60_fu_354;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_136 = src_kernel_win_0_va_4_fu_130;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_136 = src_kernel_win_0_va_5_fu_134;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_142 = src_kernel_win_0_va_10_fu_154;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_142 = src_kernel_win_0_va_11_fu_158;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_143 = src_kernel_win_0_va_11_fu_158;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_143 = src_kernel_win_0_va_12_fu_162;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_146 = src_kernel_win_0_va_14_fu_170;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_146 = src_kernel_win_0_va_15_fu_174;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_147 = src_kernel_win_0_va_15_fu_174;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_147 = src_kernel_win_0_va_16_fu_178;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_148 = src_kernel_win_0_va_16_fu_178;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_148 = src_kernel_win_0_va_17_fu_182;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_149 = src_kernel_win_0_va_17_fu_182;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_149 = src_kernel_win_0_va_18_fu_186;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_150 = src_kernel_win_0_va_18_fu_186;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_150 = src_kernel_win_0_va_19_fu_190;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_151 = ap_sig_allocacmp_src_kernel_win_0_va_83;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_151 = src_kernel_win_0_va_20_fu_194;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_155 = src_kernel_win_0_va_23_fu_206;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_155 = src_kernel_win_0_va_24_fu_210;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_156 = src_kernel_win_0_va_24_fu_210;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_156 = src_kernel_win_0_va_25_fu_214;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_157 = src_kernel_win_0_va_25_fu_214;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_157 = src_kernel_win_0_va_26_fu_218;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_158 = src_kernel_win_0_va_26_fu_218;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_158 = src_kernel_win_0_va_27_fu_222;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_159 = src_kernel_win_0_va_27_fu_222;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_159 = src_kernel_win_0_va_28_fu_226;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_160 = src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_160 = src_kernel_win_0_va_29_fu_230;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_161 = src_kernel_win_0_va_29_fu_230;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_161 = src_kernel_win_0_va_30_fu_234;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_162 = src_kernel_win_0_va_30_fu_234;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_162 = src_kernel_win_0_va_31_fu_238;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_163 = src_kernel_win_0_va_31_fu_238;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_163 = src_kernel_win_0_va_32_fu_242;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_164 = src_kernel_win_0_va_32_fu_242;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_164 = src_kernel_win_0_va_33_fu_246;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_165 = ap_sig_allocacmp_src_kernel_win_0_va_95;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_165 = src_kernel_win_0_va_34_fu_250;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_166 = src_kernel_win_0_va_34_fu_250;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_166 = src_kernel_win_0_va_35_fu_254;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_167 = src_kernel_win_0_va_35_fu_254;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_167 = src_kernel_win_0_va_36_fu_258;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_169 = src_kernel_win_0_va_37_fu_262;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_169 = src_kernel_win_0_va_38_fu_266;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_170 = src_kernel_win_0_va_38_fu_266;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_170 = src_kernel_win_0_va_39_fu_270;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_171 = src_kernel_win_0_va_39_fu_270;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_171 = src_kernel_win_0_va_40_fu_274;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_172 = src_kernel_win_0_va_40_fu_274;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_172 = src_kernel_win_0_va_41_fu_278;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_173 = src_kernel_win_0_va_41_fu_278;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_173 = src_kernel_win_0_va_42_fu_282;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_174 = src_kernel_win_0_va_42_fu_282;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_174 = src_kernel_win_0_va_43_fu_286;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_175 = ap_sig_allocacmp_src_kernel_win_0_va_104;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_175 = src_kernel_win_0_va_44_fu_290;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_179 = src_kernel_win_0_va_47_fu_302;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_179 = src_kernel_win_0_va_48_fu_306;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_180 = src_kernel_win_0_va_48_fu_306;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_180 = src_kernel_win_0_va_49_fu_310;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_181 = src_kernel_win_0_va_49_fu_310;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_181 = src_kernel_win_0_va_50_fu_314;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_182 = src_kernel_win_0_va_50_fu_314;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_182 = src_kernel_win_0_va_51_fu_318;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_183 = src_kernel_win_0_va_51_fu_318;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_183 = src_kernel_win_0_va_52_fu_322;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_190 = src_kernel_win_0_va_58_fu_346;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_190 = src_kernel_win_0_va_59_fu_350;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_191 = ap_sig_allocacmp_src_kernel_win_0_va_118;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_191 = src_kernel_win_0_va_61_fu_358;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_192 = src_kernel_win_0_va_61_fu_358;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_192 = src_kernel_win_0_va_62_fu_362;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_193 = src_kernel_win_0_va_62_fu_362;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_193 = src_kernel_win_0_va_63_fu_366;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_194 = src_kernel_win_0_va_63_fu_366;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_194 = src_kernel_win_0_va_64_fu_370;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_195 = src_kernel_win_0_va_64_fu_370;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_195 = src_kernel_win_0_va_65_fu_374;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_83 = src_kernel_win_0_va_18_fu_186;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_83 = src_kernel_win_0_va_19_fu_190;
    end
end

always @ (*) begin
    if (((icmp_ln444_reg_3856_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_sig_allocacmp_src_kernel_win_0_va_95 = src_kernel_win_0_va_32_fu_242;
    end else begin
        ap_sig_allocacmp_src_kernel_win_0_va_95 = src_kernel_win_0_va_33_fu_246;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (1'd1 == and_ln118_reg_3865) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        img_1_data_stream_0_V_blk_n = img_1_data_stream_0_V_empty_n;
    end else begin
        img_1_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op273_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op250_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        img_1_data_stream_0_V_read = 1'b1;
    end else begin
        img_1_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_10_ce0 = 1'b1;
    end else begin
        k_buf_0_val_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_7_reg_3762 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_ce1 = 1'b1;
    end else begin
        k_buf_0_val_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2346)) begin
        if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1))) begin
            k_buf_0_val_10_d1 = k_buf_0_val_9_q0;
        end else if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_7_reg_3762 == 1'd1))) begin
            k_buf_0_val_10_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_10_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_7_reg_3762 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_10_we1 = 1'b1;
    end else begin
        k_buf_0_val_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_11_ce0 = 1'b1;
    end else begin
        k_buf_0_val_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_6_reg_3758 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_ce1 = 1'b1;
    end else begin
        k_buf_0_val_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2346)) begin
        if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1))) begin
            k_buf_0_val_11_d1 = k_buf_0_val_10_q0;
        end else if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_6_reg_3758 == 1'd1))) begin
            k_buf_0_val_11_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_11_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_6_reg_3758 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_11_we1 = 1'b1;
    end else begin
        k_buf_0_val_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_12_ce0 = 1'b1;
    end else begin
        k_buf_0_val_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_4_reg_3754 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_ce1 = 1'b1;
    end else begin
        k_buf_0_val_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2346)) begin
        if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1))) begin
            k_buf_0_val_12_d1 = k_buf_0_val_11_q0;
        end else if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_4_reg_3754 == 1'd1))) begin
            k_buf_0_val_12_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_12_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_4_reg_3754 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_12_we1 = 1'b1;
    end else begin
        k_buf_0_val_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_13_ce0 = 1'b1;
    end else begin
        k_buf_0_val_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_ce1 = 1'b1;
    end else begin
        k_buf_0_val_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2346)) begin
        if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1))) begin
            k_buf_0_val_13_d1 = k_buf_0_val_12_q0;
        end else if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1))) begin
            k_buf_0_val_13_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_13_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_13_we1 = 1'b1;
    end else begin
        k_buf_0_val_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_14_ce0 = 1'b1;
    end else begin
        k_buf_0_val_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_ce1 = 1'b1;
    end else begin
        k_buf_0_val_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2346)) begin
        if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1))) begin
            k_buf_0_val_14_d1 = k_buf_0_val_13_q0;
        end else if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1))) begin
            k_buf_0_val_14_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_14_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_14_we1 = 1'b1;
    end else begin
        k_buf_0_val_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_15_ce0 = 1'b1;
    end else begin
        k_buf_0_val_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_ce1 = 1'b1;
    end else begin
        k_buf_0_val_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2346)) begin
        if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1))) begin
            k_buf_0_val_15_d1 = k_buf_0_val_14_q0;
        end else if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1))) begin
            k_buf_0_val_15_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_15_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_15_we1 = 1'b1;
    end else begin
        k_buf_0_val_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_16_ce0 = 1'b1;
    end else begin
        k_buf_0_val_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_ce1 = 1'b1;
    end else begin
        k_buf_0_val_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2346)) begin
        if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1))) begin
            k_buf_0_val_16_d1 = k_buf_0_val_15_q0;
        end else if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1))) begin
            k_buf_0_val_16_d1 = img_1_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_16_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_16_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_16_we1 = 1'b1;
    end else begin
        k_buf_0_val_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_ln457_reg_3874 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_17_ce0 = 1'b1;
    end else begin
        k_buf_0_val_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_ce1 = 1'b1;
    end else begin
        k_buf_0_val_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_we0 = 1'b1;
    end else begin
        k_buf_0_val_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_17_we1 = 1'b1;
    end else begin
        k_buf_0_val_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_9_ce0 = 1'b1;
    end else begin
        k_buf_0_val_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_reg_3766 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_ce1 = 1'b1;
    end else begin
        k_buf_0_val_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_reg_3766 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_9_we1 = 1'b1;
    end else begin
        k_buf_0_val_9_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln443_fu_645_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln444_fu_953_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter11 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((icmp_ln444_fu_953_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Background_data_stream_0_V_din = ((icmp_ln188_67_fu_3163_p2[0:0] === 1'b1) ? src_kernel_win_0_va_1_fu_118 : select_ln188_66_fu_3155_p3);

assign ImagLoc_x_fu_981_p2 = ($signed(10'd1020) + $signed(zext_ln444_fu_949_p1));

assign add_ln451_1_fu_987_p2 = ($signed(9'd508) + $signed(t_V_5_reg_634));

assign add_ln506_1_fu_715_p2 = ($signed(9'd510) + $signed(t_V_3_reg_623));

assign add_ln506_2_fu_767_p2 = ($signed(9'd508) + $signed(t_V_3_reg_623));

assign add_ln506_fu_741_p2 = ($signed(9'd509) + $signed(t_V_3_reg_623));

assign and_ln118_fu_1013_p2 = (xor_ln118_fu_1001_p2 & icmp_ln118_3_fu_1007_p2);

assign and_ln507_10_fu_943_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_10_fu_937_p2);

assign and_ln507_1_fu_835_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_1_fu_829_p2);

assign and_ln507_2_fu_847_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_2_fu_841_p2);

assign and_ln507_3_fu_859_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_3_fu_853_p2);

assign and_ln507_4_fu_871_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_4_fu_865_p2);

assign and_ln507_5_fu_883_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_5_fu_877_p2);

assign and_ln507_6_fu_895_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_6_fu_889_p2);

assign and_ln507_7_fu_907_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_7_fu_901_p2);

assign and_ln507_8_fu_919_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_8_fu_913_p2);

assign and_ln507_9_fu_931_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_9_fu_925_p2);

assign and_ln507_fu_823_p2 = (icmp_ln899_fu_705_p2 & icmp_ln507_fu_817_p2);

assign and_ln512_fu_1065_p2 = (icmp_ln899_1_reg_3745 & icmp_ln891_fu_975_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'd1 == and_ln512_reg_3941_pp0_iter11_reg) & (1'b0 == Background_data_stream_0_V_full_n) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op273_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op250_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'd1 == and_ln512_reg_3941_pp0_iter11_reg) & (1'b0 == Background_data_stream_0_V_full_n) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op273_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op250_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'd1 == and_ln512_reg_3941_pp0_iter11_reg) & (1'b0 == Background_data_stream_0_V_full_n) & (ap_enable_reg_pp0_iter12 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op273_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op250_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp0_stage0_iter12 = ((1'd1 == and_ln512_reg_3941_pp0_iter11_reg) & (1'b0 == Background_data_stream_0_V_full_n));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op273_read_state4 == 1'b1)) | ((img_1_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op250_read_state4 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2346 = ((1'd1 == and_ln118_reg_3865) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_182 = (icmp_ln444_fu_953_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_184 = (icmp_ln444_fu_953_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_186 = (icmp_ln444_fu_953_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_188 = (icmp_ln444_fu_953_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_190 = (icmp_ln444_fu_953_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_192 = (icmp_ln444_fu_953_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_194 = (icmp_ln444_fu_953_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_196 = (icmp_ln444_fu_953_p2 == 1'd0);
end

assign ap_enable_operation_230 = (1'b1 == 1'b1);

assign ap_enable_operation_232 = (1'b1 == 1'b1);

assign ap_enable_operation_233 = (1'b1 == 1'b1);

assign ap_enable_operation_234 = (1'b1 == 1'b1);

assign ap_enable_operation_237 = (1'b1 == 1'b1);

assign ap_enable_operation_240 = (1'b1 == 1'b1);

assign ap_enable_operation_243 = (1'b1 == 1'b1);

assign ap_enable_operation_246 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_249 = (or_ln457_reg_3874 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_251 = (ap_predicate_op251_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_252 = (ap_predicate_op252_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_253 = (ap_predicate_op253_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_254 = (ap_predicate_op254_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_255 = (ap_predicate_op255_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_257 = (ap_predicate_op257_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_259 = (ap_predicate_op259_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_261 = (ap_predicate_op261_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_263 = (ap_predicate_op263_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_265 = (ap_predicate_op265_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_266 = (ap_predicate_op266_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_267 = (ap_predicate_op267_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_268 = (ap_predicate_op268_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_269 = (ap_predicate_op269_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_270 = (ap_predicate_op270_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_271 = (ap_predicate_op271_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_272 = (ap_predicate_op272_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_274 = (ap_predicate_op274_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_338 = (or_ln457_reg_3874_pp0_iter1_reg == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state3_pp0_iter0_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_predicate_op250_read_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op251_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op252_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op253_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op254_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op255_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_2_reg_3750 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op257_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_4_reg_3754 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op259_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_6_reg_3758 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op261_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_7_reg_3762 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op263_store_state4 = ((icmp_ln899_1_reg_3745 == 1'd0) & (icmp_ln879_reg_3766 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op265_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op266_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op267_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op268_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op269_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op270_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op271_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op272_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op273_read_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

always @ (*) begin
    ap_predicate_op274_store_state4 = ((icmp_ln887_reg_3736 == 1'd1) & (icmp_ln899_1_reg_3745 == 1'd1) & (1'd1 == and_ln118_reg_3865));
end

assign col_buf_0_val_1_0_fu_1635_p3 = ((or_ln457_reg_3874_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_10_loa_reg_3964 : tmp_4_fu_1612_p11);

assign col_buf_0_val_2_0_fu_1664_p3 = ((or_ln457_reg_3874_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_11_loa_reg_3969 : tmp_6_fu_1641_p11);

assign col_buf_0_val_3_0_fu_1202_p3 = ((or_ln457_reg_3874[0:0] === 1'b1) ? k_buf_0_val_12_q0 : tmp_7_fu_1178_p11);

assign col_buf_0_val_4_0_fu_1233_p3 = ((or_ln457_reg_3874[0:0] === 1'b1) ? k_buf_0_val_13_q0 : tmp_8_fu_1209_p11);

assign col_buf_0_val_5_0_fu_1264_p3 = ((or_ln457_reg_3874[0:0] === 1'b1) ? k_buf_0_val_14_q0 : tmp_9_fu_1240_p11);

assign col_buf_0_val_6_0_fu_1295_p3 = ((or_ln457_reg_3874[0:0] === 1'b1) ? k_buf_0_val_15_q0 : tmp_1_fu_1271_p11);

assign col_buf_0_val_7_0_fu_1326_p3 = ((or_ln457_reg_3874[0:0] === 1'b1) ? k_buf_0_val_16_q0 : tmp_2_fu_1302_p11);

assign col_buf_0_val_8_0_fu_1693_p3 = ((or_ln457_reg_3874_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_17_q0 : tmp_10_fu_1670_p11);

assign empty_370_fu_1043_p1 = x_fu_1035_p3;

assign i_V_fu_651_p2 = (t_V_3_reg_623 + 9'd1);

assign icmp_ln118_1_fu_747_p2 = ((add_ln506_fu_741_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_2_fu_773_p2 = ((add_ln506_2_fu_767_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln118_3_fu_1007_p2 = (($signed(ImagLoc_x_fu_981_p2) < $signed(10'd480)) ? 1'b1 : 1'b0);

assign icmp_ln118_fu_721_p2 = ((add_ln506_1_fu_715_p2 > 9'd269) ? 1'b1 : 1'b0);

assign icmp_ln188_10_fu_1472_p2 = ((src_kernel_win_0_va_53_fu_326 > select_ln188_9_fu_1464_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_11_fu_1913_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_183 > select_ln188_10_fu_1908_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_12_fu_1927_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_182 > select_ln188_11_fu_1919_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_13_fu_1941_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_181 > select_ln188_12_fu_1933_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_14_fu_1955_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_180 > select_ln188_13_fu_1947_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_15_fu_1969_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_179 > select_ln188_14_fu_1961_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_16_fu_2000_p2 = ((src_kernel_win_0_va_47_fu_302 > select_ln188_15_reg_4083) ? 1'b1 : 1'b0);

assign icmp_ln188_17_fu_2012_p2 = ((src_kernel_win_0_va_46_fu_298 > select_ln188_16_fu_2005_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_18_fu_2026_p2 = ((src_kernel_win_0_va_45_fu_294 > select_ln188_17_fu_2018_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_19_fu_2040_p2 = ((src_kernel_win_0_va_128_reg_4076 > select_ln188_18_fu_2032_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_1_fu_1102_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_193 > select_ln188_fu_1094_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_20_fu_2052_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_175 > select_ln188_19_fu_2045_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_21_fu_2144_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_174 > select_ln188_20_reg_4089) ? 1'b1 : 1'b0);

assign icmp_ln188_22_fu_2156_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_173 > select_ln188_21_fu_2149_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_23_fu_2170_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_172 > select_ln188_22_fu_2162_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_24_fu_2184_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_171 > select_ln188_23_fu_2176_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_25_fu_2198_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_170 > select_ln188_24_fu_2190_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_26_fu_2212_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_169 > select_ln188_25_fu_2204_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_27_fu_2243_p2 = ((src_kernel_win_0_va_37_fu_262 > select_ln188_26_fu_2238_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_28_fu_2257_p2 = ((src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg > select_ln188_27_fu_2249_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_29_fu_2269_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_167 > select_ln188_28_fu_2262_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_2_fu_1116_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_192 > select_ln188_1_fu_1108_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_30_fu_2283_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_166 > select_ln188_29_fu_2275_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_31_fu_2297_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_165 > select_ln188_30_fu_2289_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_32_fu_2378_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_164 > select_ln188_31_reg_4110) ? 1'b1 : 1'b0);

assign icmp_ln188_33_fu_2390_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_163 > select_ln188_32_fu_2383_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_34_fu_2404_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_162 > select_ln188_33_fu_2396_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_35_fu_2418_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_161 > select_ln188_34_fu_2410_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_36_fu_2432_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_160 > select_ln188_35_fu_2424_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_37_fu_2446_p2 = ((src_kernel_win_0_va_126_reg_4062_pp0_iter5_reg > select_ln188_36_fu_2438_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_38_fu_2495_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_159 > select_ln188_37_fu_2490_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_39_fu_2509_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_158 > select_ln188_38_fu_2501_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_3_fu_1130_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_191 > select_ln188_2_fu_1122_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_40_fu_2523_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_157 > select_ln188_39_fu_2515_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_41_fu_2537_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_156 > select_ln188_40_fu_2529_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_42_fu_2551_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_155 > select_ln188_41_fu_2543_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_43_fu_2613_p2 = ((src_kernel_win_0_va_23_fu_206 > select_ln188_42_reg_4126) ? 1'b1 : 1'b0);

assign icmp_ln188_44_fu_2625_p2 = ((src_kernel_win_0_va_22_fu_202 > select_ln188_43_fu_2618_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_45_fu_2639_p2 = ((src_kernel_win_0_va_21_fu_198 > select_ln188_44_fu_2631_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_46_fu_2653_p2 = ((src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg > select_ln188_45_fu_2645_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_47_fu_2665_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_151 > select_ln188_46_fu_2658_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_48_fu_2754_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_150 > select_ln188_47_reg_4132) ? 1'b1 : 1'b0);

assign icmp_ln188_49_fu_2766_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_149 > select_ln188_48_fu_2759_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_4_fu_1144_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_190 > select_ln188_3_fu_1136_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_50_fu_2780_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_148 > select_ln188_49_fu_2772_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_51_fu_2794_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_147 > select_ln188_50_fu_2786_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_52_fu_2808_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_146 > select_ln188_51_fu_2800_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_53_fu_2842_p2 = ((src_kernel_win_0_va_14_fu_170 > select_ln188_52_reg_4138) ? 1'b1 : 1'b0);

assign icmp_ln188_54_fu_2854_p2 = ((src_kernel_win_0_va_13_fu_166 > select_ln188_53_fu_2847_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_55_fu_2868_p2 = ((src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg > select_ln188_54_fu_2860_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_56_fu_2880_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_143 > select_ln188_55_fu_2873_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_57_fu_2894_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_142 > select_ln188_56_fu_2886_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_58_fu_2978_p2 = ((src_kernel_win_0_va_10_fu_154 > select_ln188_57_reg_4144) ? 1'b1 : 1'b0);

assign icmp_ln188_59_fu_2990_p2 = ((src_kernel_win_0_va_9_fu_150 > select_ln188_58_fu_2983_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_5_fu_1404_p2 = ((src_kernel_win_0_va_58_fu_346 > select_ln188_4_reg_3945) ? 1'b1 : 1'b0);

assign icmp_ln188_60_fu_3004_p2 = ((src_kernel_win_0_va_8_fu_146 > select_ln188_59_fu_2996_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_61_fu_3018_p2 = ((src_kernel_win_0_va_7_fu_142 > select_ln188_60_fu_3010_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_62_fu_3032_p2 = ((src_kernel_win_0_va_6_fu_138 > select_ln188_61_fu_3024_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_63_fu_3046_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_136 > select_ln188_62_fu_3038_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_64_fu_3121_p2 = ((src_kernel_win_0_va_4_fu_130 > select_ln188_63_fu_3116_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_65_fu_3135_p2 = ((src_kernel_win_0_va_3_fu_126 > select_ln188_64_fu_3127_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_66_fu_3149_p2 = ((src_kernel_win_0_va_2_fu_122 > select_ln188_65_fu_3141_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_67_fu_3163_p2 = ((src_kernel_win_0_va_1_fu_118 > select_ln188_66_fu_3155_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_6_fu_1416_p2 = ((src_kernel_win_0_va_57_fu_342 > select_ln188_5_fu_1409_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_7_fu_1430_p2 = ((src_kernel_win_0_va_56_fu_338 > select_ln188_6_fu_1422_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_8_fu_1444_p2 = ((src_kernel_win_0_va_55_fu_334 > select_ln188_7_fu_1436_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_9_fu_1458_p2 = ((src_kernel_win_0_va_54_fu_330 > select_ln188_8_fu_1450_p3) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_1088_p2 = ((ap_sig_allocacmp_src_kernel_win_0_va_194 > ap_sig_allocacmp_src_kernel_win_0_va_195) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_645_p2 = ((t_V_3_reg_623 == 9'd275) ? 1'b1 : 1'b0);

assign icmp_ln444_fu_953_p2 = ((t_V_5_reg_634 == 9'd488) ? 1'b1 : 1'b0);

assign icmp_ln507_10_fu_937_p2 = ((sub_ln493_5_fu_811_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_1_fu_829_p2 = ((trunc_ln506_fu_711_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln507_2_fu_841_p2 = ((trunc_ln506_fu_711_p1 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_3_fu_853_p2 = ((sub_ln493_2_fu_793_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_4_fu_865_p2 = ((sub_ln493_2_fu_793_p2 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln507_5_fu_877_p2 = ((sub_ln493_3_fu_799_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_6_fu_889_p2 = ((sub_ln493_3_fu_799_p2 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln507_7_fu_901_p2 = ((sub_ln493_4_fu_805_p2 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln507_8_fu_913_p2 = ((sub_ln493_4_fu_805_p2 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln507_9_fu_925_p2 = ((sub_ln493_5_fu_811_p2 == 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln507_fu_817_p2 = ((trunc_ln506_fu_711_p1 == 4'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_675_p2 = ((t_V_3_reg_623 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_681_p2 = ((t_V_3_reg_623 == 9'd1) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_687_p2 = ((t_V_3_reg_623 == 9'd2) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_693_p2 = ((t_V_3_reg_623 == 9'd3) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_699_p2 = ((t_V_3_reg_623 == 9'd4) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_657_p2 = ((t_V_3_reg_623 < 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_975_p2 = ((tmp_fu_965_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_669_p2 = ((t_V_3_reg_623 > 9'd4) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_705_p2 = ((t_V_3_reg_623 > 9'd270) ? 1'b1 : 1'b0);

assign j_V_fu_959_p2 = (t_V_5_reg_634 + 9'd1);

assign k_buf_0_val_10_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_10_address1 = k_buf_0_val_10_add_reg_3893;

assign k_buf_0_val_11_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_11_address1 = k_buf_0_val_11_add_reg_3899;

assign k_buf_0_val_12_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_12_address1 = k_buf_0_val_12_add_reg_3905;

assign k_buf_0_val_13_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_13_address1 = k_buf_0_val_13_add_reg_3911;

assign k_buf_0_val_14_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_14_address1 = k_buf_0_val_14_add_reg_3917;

assign k_buf_0_val_15_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_15_address1 = k_buf_0_val_15_add_reg_3923;

assign k_buf_0_val_16_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_16_address1 = k_buf_0_val_16_add_reg_3929;

assign k_buf_0_val_17_address0 = k_buf_0_val_17_add_reg_3935;

assign k_buf_0_val_17_address1 = k_buf_0_val_17_add_reg_3935;

assign k_buf_0_val_9_address0 = empty_370_fu_1043_p1;

assign k_buf_0_val_9_address1 = k_buf_0_val_9_addr_reg_3887;

assign or_ln457_fu_1060_p2 = (xor_ln457_reg_3740 | icmp_ln118_3_fu_1007_p2);

assign select_ln121_fu_1027_p3 = ((tmp_47_fu_1019_p3[0:0] === 1'b1) ? 9'd0 : 9'd479);

assign select_ln188_10_fu_1908_p3 = ((icmp_ln188_10_reg_4033[0:0] === 1'b1) ? src_kernel_win_0_va_184_reg_4023 : select_ln188_9_reg_4028);

assign select_ln188_11_fu_1919_p3 = ((icmp_ln188_11_fu_1913_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_183 : select_ln188_10_fu_1908_p3);

assign select_ln188_12_fu_1933_p3 = ((icmp_ln188_12_fu_1927_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_182 : select_ln188_11_fu_1919_p3);

assign select_ln188_13_fu_1947_p3 = ((icmp_ln188_13_fu_1941_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_181 : select_ln188_12_fu_1933_p3);

assign select_ln188_14_fu_1961_p3 = ((icmp_ln188_14_fu_1955_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_180 : select_ln188_13_fu_1947_p3);

assign select_ln188_15_fu_1975_p3 = ((icmp_ln188_15_fu_1969_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_179 : select_ln188_14_fu_1961_p3);

assign select_ln188_16_fu_2005_p3 = ((icmp_ln188_16_fu_2000_p2[0:0] === 1'b1) ? src_kernel_win_0_va_47_fu_302 : select_ln188_15_reg_4083);

assign select_ln188_17_fu_2018_p3 = ((icmp_ln188_17_fu_2012_p2[0:0] === 1'b1) ? src_kernel_win_0_va_46_fu_298 : select_ln188_16_fu_2005_p3);

assign select_ln188_18_fu_2032_p3 = ((icmp_ln188_18_fu_2026_p2[0:0] === 1'b1) ? src_kernel_win_0_va_45_fu_294 : select_ln188_17_fu_2018_p3);

assign select_ln188_19_fu_2045_p3 = ((icmp_ln188_19_fu_2040_p2[0:0] === 1'b1) ? src_kernel_win_0_va_128_reg_4076 : select_ln188_18_fu_2032_p3);

assign select_ln188_1_fu_1108_p3 = ((icmp_ln188_1_fu_1102_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_193 : select_ln188_fu_1094_p3);

assign select_ln188_20_fu_2058_p3 = ((icmp_ln188_20_fu_2052_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_175 : select_ln188_19_fu_2045_p3);

assign select_ln188_21_fu_2149_p3 = ((icmp_ln188_21_fu_2144_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_174 : select_ln188_20_reg_4089);

assign select_ln188_22_fu_2162_p3 = ((icmp_ln188_22_fu_2156_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_173 : select_ln188_21_fu_2149_p3);

assign select_ln188_23_fu_2176_p3 = ((icmp_ln188_23_fu_2170_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_172 : select_ln188_22_fu_2162_p3);

assign select_ln188_24_fu_2190_p3 = ((icmp_ln188_24_fu_2184_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_171 : select_ln188_23_fu_2176_p3);

assign select_ln188_25_fu_2204_p3 = ((icmp_ln188_25_fu_2198_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_170 : select_ln188_24_fu_2190_p3);

assign select_ln188_26_fu_2238_p3 = ((icmp_ln188_26_reg_4105[0:0] === 1'b1) ? src_kernel_win_0_va_169_reg_4095 : select_ln188_25_reg_4100);

assign select_ln188_27_fu_2249_p3 = ((icmp_ln188_27_fu_2243_p2[0:0] === 1'b1) ? src_kernel_win_0_va_37_fu_262 : select_ln188_26_fu_2238_p3);

assign select_ln188_28_fu_2262_p3 = ((icmp_ln188_28_fu_2257_p2[0:0] === 1'b1) ? src_kernel_win_0_va_127_reg_4069_pp0_iter4_reg : select_ln188_27_fu_2249_p3);

assign select_ln188_29_fu_2275_p3 = ((icmp_ln188_29_fu_2269_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_167 : select_ln188_28_fu_2262_p3);

assign select_ln188_2_fu_1122_p3 = ((icmp_ln188_2_fu_1116_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_192 : select_ln188_1_fu_1108_p3);

assign select_ln188_30_fu_2289_p3 = ((icmp_ln188_30_fu_2283_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_166 : select_ln188_29_fu_2275_p3);

assign select_ln188_31_fu_2303_p3 = ((icmp_ln188_31_fu_2297_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_165 : select_ln188_30_fu_2289_p3);

assign select_ln188_32_fu_2383_p3 = ((icmp_ln188_32_fu_2378_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_164 : select_ln188_31_reg_4110);

assign select_ln188_33_fu_2396_p3 = ((icmp_ln188_33_fu_2390_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_163 : select_ln188_32_fu_2383_p3);

assign select_ln188_34_fu_2410_p3 = ((icmp_ln188_34_fu_2404_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_162 : select_ln188_33_fu_2396_p3);

assign select_ln188_35_fu_2424_p3 = ((icmp_ln188_35_fu_2418_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_161 : select_ln188_34_fu_2410_p3);

assign select_ln188_36_fu_2438_p3 = ((icmp_ln188_36_fu_2432_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_160 : select_ln188_35_fu_2424_p3);

assign select_ln188_37_fu_2490_p3 = ((icmp_ln188_37_reg_4121[0:0] === 1'b1) ? src_kernel_win_0_va_126_reg_4062_pp0_iter6_reg : select_ln188_36_reg_4116);

assign select_ln188_38_fu_2501_p3 = ((icmp_ln188_38_fu_2495_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_159 : select_ln188_37_fu_2490_p3);

assign select_ln188_39_fu_2515_p3 = ((icmp_ln188_39_fu_2509_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_158 : select_ln188_38_fu_2501_p3);

assign select_ln188_3_fu_1136_p3 = ((icmp_ln188_3_fu_1130_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_191 : select_ln188_2_fu_1122_p3);

assign select_ln188_40_fu_2529_p3 = ((icmp_ln188_40_fu_2523_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_157 : select_ln188_39_fu_2515_p3);

assign select_ln188_41_fu_2543_p3 = ((icmp_ln188_41_fu_2537_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_156 : select_ln188_40_fu_2529_p3);

assign select_ln188_42_fu_2557_p3 = ((icmp_ln188_42_fu_2551_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_155 : select_ln188_41_fu_2543_p3);

assign select_ln188_43_fu_2618_p3 = ((icmp_ln188_43_fu_2613_p2[0:0] === 1'b1) ? src_kernel_win_0_va_23_fu_206 : select_ln188_42_reg_4126);

assign select_ln188_44_fu_2631_p3 = ((icmp_ln188_44_fu_2625_p2[0:0] === 1'b1) ? src_kernel_win_0_va_22_fu_202 : select_ln188_43_fu_2618_p3);

assign select_ln188_45_fu_2645_p3 = ((icmp_ln188_45_fu_2639_p2[0:0] === 1'b1) ? src_kernel_win_0_va_21_fu_198 : select_ln188_44_fu_2631_p3);

assign select_ln188_46_fu_2658_p3 = ((icmp_ln188_46_fu_2653_p2[0:0] === 1'b1) ? src_kernel_win_0_va_125_reg_4055_pp0_iter7_reg : select_ln188_45_fu_2645_p3);

assign select_ln188_47_fu_2671_p3 = ((icmp_ln188_47_fu_2665_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_151 : select_ln188_46_fu_2658_p3);

assign select_ln188_48_fu_2759_p3 = ((icmp_ln188_48_fu_2754_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_150 : select_ln188_47_reg_4132);

assign select_ln188_49_fu_2772_p3 = ((icmp_ln188_49_fu_2766_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_149 : select_ln188_48_fu_2759_p3);

assign select_ln188_4_fu_1150_p3 = ((icmp_ln188_4_fu_1144_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_190 : select_ln188_3_fu_1136_p3);

assign select_ln188_50_fu_2786_p3 = ((icmp_ln188_50_fu_2780_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_148 : select_ln188_49_fu_2772_p3);

assign select_ln188_51_fu_2800_p3 = ((icmp_ln188_51_fu_2794_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_147 : select_ln188_50_fu_2786_p3);

assign select_ln188_52_fu_2814_p3 = ((icmp_ln188_52_fu_2808_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_146 : select_ln188_51_fu_2800_p3);

assign select_ln188_53_fu_2847_p3 = ((icmp_ln188_53_fu_2842_p2[0:0] === 1'b1) ? src_kernel_win_0_va_14_fu_170 : select_ln188_52_reg_4138);

assign select_ln188_54_fu_2860_p3 = ((icmp_ln188_54_fu_2854_p2[0:0] === 1'b1) ? src_kernel_win_0_va_13_fu_166 : select_ln188_53_fu_2847_p3);

assign select_ln188_55_fu_2873_p3 = ((icmp_ln188_55_fu_2868_p2[0:0] === 1'b1) ? src_kernel_win_0_va_124_reg_4048_pp0_iter9_reg : select_ln188_54_fu_2860_p3);

assign select_ln188_56_fu_2886_p3 = ((icmp_ln188_56_fu_2880_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_143 : select_ln188_55_fu_2873_p3);

assign select_ln188_57_fu_2900_p3 = ((icmp_ln188_57_fu_2894_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_142 : select_ln188_56_fu_2886_p3);

assign select_ln188_58_fu_2983_p3 = ((icmp_ln188_58_fu_2978_p2[0:0] === 1'b1) ? src_kernel_win_0_va_10_fu_154 : select_ln188_57_reg_4144);

assign select_ln188_59_fu_2996_p3 = ((icmp_ln188_59_fu_2990_p2[0:0] === 1'b1) ? src_kernel_win_0_va_9_fu_150 : select_ln188_58_fu_2983_p3);

assign select_ln188_5_fu_1409_p3 = ((icmp_ln188_5_fu_1404_p2[0:0] === 1'b1) ? src_kernel_win_0_va_58_fu_346 : select_ln188_4_reg_3945);

assign select_ln188_60_fu_3010_p3 = ((icmp_ln188_60_fu_3004_p2[0:0] === 1'b1) ? src_kernel_win_0_va_8_fu_146 : select_ln188_59_fu_2996_p3);

assign select_ln188_61_fu_3024_p3 = ((icmp_ln188_61_fu_3018_p2[0:0] === 1'b1) ? src_kernel_win_0_va_7_fu_142 : select_ln188_60_fu_3010_p3);

assign select_ln188_62_fu_3038_p3 = ((icmp_ln188_62_fu_3032_p2[0:0] === 1'b1) ? src_kernel_win_0_va_6_fu_138 : select_ln188_61_fu_3024_p3);

assign select_ln188_63_fu_3116_p3 = ((icmp_ln188_63_reg_4160[0:0] === 1'b1) ? src_kernel_win_0_va_136_reg_4150 : select_ln188_62_reg_4155);

assign select_ln188_64_fu_3127_p3 = ((icmp_ln188_64_fu_3121_p2[0:0] === 1'b1) ? src_kernel_win_0_va_4_fu_130 : select_ln188_63_fu_3116_p3);

assign select_ln188_65_fu_3141_p3 = ((icmp_ln188_65_fu_3135_p2[0:0] === 1'b1) ? src_kernel_win_0_va_3_fu_126 : select_ln188_64_fu_3127_p3);

assign select_ln188_66_fu_3155_p3 = ((icmp_ln188_66_fu_3149_p2[0:0] === 1'b1) ? src_kernel_win_0_va_2_fu_122 : select_ln188_65_fu_3141_p3);

assign select_ln188_6_fu_1422_p3 = ((icmp_ln188_6_fu_1416_p2[0:0] === 1'b1) ? src_kernel_win_0_va_57_fu_342 : select_ln188_5_fu_1409_p3);

assign select_ln188_7_fu_1436_p3 = ((icmp_ln188_7_fu_1430_p2[0:0] === 1'b1) ? src_kernel_win_0_va_56_fu_338 : select_ln188_6_fu_1422_p3);

assign select_ln188_8_fu_1450_p3 = ((icmp_ln188_8_fu_1444_p2[0:0] === 1'b1) ? src_kernel_win_0_va_55_fu_334 : select_ln188_7_fu_1436_p3);

assign select_ln188_9_fu_1464_p3 = ((icmp_ln188_9_fu_1458_p2[0:0] === 1'b1) ? src_kernel_win_0_va_54_fu_330 : select_ln188_8_fu_1450_p3);

assign select_ln188_fu_1094_p3 = ((icmp_ln188_fu_1088_p2[0:0] === 1'b1) ? ap_sig_allocacmp_src_kernel_win_0_va_194 : ap_sig_allocacmp_src_kernel_win_0_va_195);

assign select_ln493_1_fu_759_p3 = ((icmp_ln118_1_fu_747_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_fu_753_p2);

assign select_ln493_2_fu_785_p3 = ((icmp_ln118_2_fu_773_p2[0:0] === 1'b1) ? 4'd0 : sub_ln493_1_fu_779_p2);

assign select_ln493_fu_733_p3 = ((icmp_ln118_fu_721_p2[0:0] === 1'b1) ? 4'd0 : xor_ln493_fu_727_p2);

assign select_ln507_10_fu_1365_p3 = ((and_ln507_1_reg_3802[0:0] === 1'b1) ? col_buf_0_val_5_0_fu_1264_p3 : select_ln507_9_fu_1358_p3);

assign select_ln507_12_fu_1869_p3 = ((and_ln507_9_reg_3846[0:0] === 1'b1) ? col_buf_0_val_5_0_reg_3996 : col_buf_0_val_7_0_reg_4015);

assign select_ln507_13_fu_1874_p3 = ((and_ln507_1_reg_3802[0:0] === 1'b1) ? col_buf_0_val_6_0_reg_4006 : select_ln507_12_fu_1869_p3);

assign select_ln507_1_fu_1800_p3 = ((and_ln507_1_reg_3802[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1664_p3 : select_ln507_fu_1794_p3);

assign select_ln507_3_fu_1820_p3 = ((and_ln507_3_reg_3816[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1664_p3 : col_buf_0_val_4_0_reg_3985);

assign select_ln507_4_fu_1826_p3 = ((and_ln507_1_reg_3802[0:0] === 1'b1) ? col_buf_0_val_3_0_reg_3974 : select_ln507_3_fu_1820_p3);

assign select_ln507_6_fu_1845_p3 = ((and_ln507_5_reg_3826[0:0] === 1'b1) ? col_buf_0_val_3_0_reg_3974 : col_buf_0_val_5_0_reg_3996);

assign select_ln507_7_fu_1850_p3 = ((and_ln507_1_reg_3802[0:0] === 1'b1) ? col_buf_0_val_4_0_reg_3985 : select_ln507_6_fu_1845_p3);

assign select_ln507_9_fu_1358_p3 = ((and_ln507_7_reg_3836[0:0] === 1'b1) ? col_buf_0_val_4_0_fu_1233_p3 : col_buf_0_val_6_0_fu_1295_p3);

assign select_ln507_fu_1794_p3 = ((and_ln507_reg_3797[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1635_p3 : col_buf_0_val_3_0_reg_3974);

assign select_ln899_4_fu_1832_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? select_ln507_4_fu_1826_p3 : col_buf_0_val_5_0_reg_3996);

assign select_ln899_5_fu_1856_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? select_ln507_7_fu_1850_p3 : col_buf_0_val_6_0_reg_4006);

assign select_ln899_6_fu_1372_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? select_ln507_10_fu_1365_p3 : col_buf_0_val_7_0_fu_1326_p3);

assign select_ln899_7_fu_1880_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? select_ln507_13_fu_1874_p3 : col_buf_0_val_8_0_fu_1693_p3);

assign select_ln899_fu_1807_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? select_ln507_1_fu_1800_p3 : col_buf_0_val_4_0_reg_3985);

assign src_kernel_win_0_va_123_fu_1738_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? tmp_11_fu_1720_p11 : col_buf_0_val_1_0_fu_1635_p3);

assign src_kernel_win_0_va_124_fu_1763_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? tmp_12_fu_1745_p11 : col_buf_0_val_2_0_fu_1664_p3);

assign src_kernel_win_0_va_125_fu_1788_p3 = ((icmp_ln899_reg_3770[0:0] === 1'b1) ? tmp_13_fu_1770_p11 : col_buf_0_val_3_0_reg_3974);

assign src_kernel_win_0_va_126_fu_1813_p3 = ((and_ln507_2_reg_3811[0:0] === 1'b1) ? src_kernel_win_0_va_131_fu_1606_p3 : select_ln899_fu_1807_p3);

assign src_kernel_win_0_va_127_fu_1838_p3 = ((and_ln507_4_reg_3821[0:0] === 1'b1) ? col_buf_0_val_1_0_fu_1635_p3 : select_ln899_4_fu_1832_p3);

assign src_kernel_win_0_va_128_fu_1862_p3 = ((and_ln507_6_reg_3831[0:0] === 1'b1) ? col_buf_0_val_2_0_fu_1664_p3 : select_ln899_5_fu_1856_p3);

assign src_kernel_win_0_va_129_fu_1379_p3 = ((and_ln507_8_reg_3841[0:0] === 1'b1) ? col_buf_0_val_3_0_fu_1202_p3 : select_ln899_6_fu_1372_p3);

assign src_kernel_win_0_va_130_fu_1887_p3 = ((and_ln507_10_reg_3851[0:0] === 1'b1) ? col_buf_0_val_4_0_reg_3985 : select_ln899_7_fu_1880_p3);

assign src_kernel_win_0_va_131_fu_1606_p3 = ((or_ln457_reg_3874_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_9_load_reg_3951 : tmp_3_fu_1583_p11);

assign sub_ln493_1_fu_779_p2 = (4'd1 - trunc_ln506_fu_711_p1);

assign sub_ln493_2_fu_793_p2 = (4'd3 - trunc_ln506_fu_711_p1);

assign sub_ln493_3_fu_799_p2 = (4'd4 - trunc_ln506_fu_711_p1);

assign sub_ln493_4_fu_805_p2 = (4'd5 - trunc_ln506_fu_711_p1);

assign sub_ln493_5_fu_811_p2 = (4'd6 - trunc_ln506_fu_711_p1);

assign sub_ln493_fu_753_p2 = (4'd0 - trunc_ln506_fu_711_p1);

assign tmp_46_fu_993_p3 = ImagLoc_x_fu_981_p2[32'd9];

assign tmp_47_fu_1019_p3 = ImagLoc_x_fu_981_p2[32'd9];

assign tmp_fu_965_p4 = {{t_V_5_reg_634[8:3]}};

assign trunc_ln458_fu_1056_p1 = x_fu_1035_p3[3:0];

assign trunc_ln506_fu_711_p1 = t_V_3_reg_623[3:0];

assign x_fu_1035_p3 = ((and_ln118_fu_1013_p2[0:0] === 1'b1) ? add_ln451_1_fu_987_p2 : select_ln121_fu_1027_p3);

assign xor_ln118_fu_1001_p2 = (tmp_46_fu_993_p3 ^ 1'd1);

assign xor_ln457_fu_663_p2 = (icmp_ln887_fu_657_p2 ^ 1'd1);

assign xor_ln493_1_fu_1173_p2 = (trunc_ln458_reg_3869 ^ 4'd15);

assign xor_ln493_fu_727_p2 = (trunc_ln506_fu_711_p1 ^ 4'd15);

assign zext_ln444_fu_949_p1 = t_V_5_reg_634;

endmodule //Loop_loop_height_pro_1
