 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : system_top_dft
Version: K-2015.06
Date   : Sun Sep 28 04:44:30 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: scan_clk (clock source 'scan_clk')
  Endpoint: int_clk_div_rx/div_clk_reg_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  scan_clk (in)                                           0.00       0.00 r
  mux_uartclk/IN_1 (mux2X1_6)                             0.00       0.00 r
  mux_uartclk/U1/Y (AO2B2X4M)                             1.56       1.56 r
  mux_uartclk/OUT (mux2X1_6)                              0.00       1.56 r
  int_clk_div_rx/i_ref_clk (int_clk_div_test_0)           0.00       1.56 r
  int_clk_div_rx/U21/Y (OAI2BB2XLM)                       0.43       2.00 r
  int_clk_div_rx/U70/Y (NOR2BX2M)                         0.65       2.65 r
  int_clk_div_rx/U48/Y (OAI2B2X1M)                        0.37       3.02 f
  int_clk_div_rx/div_clk_reg_reg/D (SDFFRX1M)             0.00       3.02 f
  data arrival time                                                  3.02

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_rx/div_clk_reg_reg/CK (SDFFRX1M)            0.00       0.10 r
  library hold time                                      -0.27      -0.17
  data required time                                                -0.17
  --------------------------------------------------------------------------
  data required time                                                -0.17
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        3.19


  Startpoint: UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: SO[0] (output port clocked by scan_clk)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg/CK (SDFFRQX4M)
                                                          0.00       0.00 r
  UART_TOP_inst/UART_TX_inst/U0_mux/OUT_reg/Q (SDFFRQX4M)
                                                          0.71       0.71 f
  UART_TOP_inst/UART_TX_inst/U0_mux/OUT (mux_test_1)      0.00       0.71 f
  UART_TOP_inst/UART_TX_inst/TX_OUT (UART_TX_DATA_WIDTH8_test_1)
                                                          0.00       0.71 f
  UART_TOP_inst/TX_OUT (UART_TOP_DATA_WIDTH8_test_1)      0.00       0.71 f
  SO[0] (out)                                             0.00       0.71 f
  data arrival time                                                  0.71

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -20.00     -19.90
  data required time                                               -19.90
  --------------------------------------------------------------------------
  data required time                                               -19.90
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                       20.61


  Startpoint: int_clk_div_tx/div_clk_reg_reg
              (rising edge-triggered flip-flop clocked by scan_clk)
  Endpoint: int_clk_div_tx/flag_reg
            (rising edge-triggered flip-flop clocked by scan_clk)
  Path Group: scan_clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  system_top_dft     tsmc13_wl20           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  int_clk_div_tx/div_clk_reg_reg/CK (SDFFRX1M)            0.00       0.00 r
  int_clk_div_tx/div_clk_reg_reg/Q (SDFFRX1M)             0.56       0.56 r
  int_clk_div_tx/flag_reg/SI (SDFFRQX2M)                  0.00       0.56 r
  data arrival time                                                  0.56

  clock scan_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  int_clk_div_tx/flag_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


1
