0.7
2020.2
Oct 14 2022
05:20:55
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/dual_edge_detector_test.v,1670908820,verilog,,,,dual_edge_detector_test,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/dual_edge_detector_mealy.v,1670908742,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/dual_edge_detector_test.v,,dual_edge_detector_mealy,,,,,,,,
C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/dual_edge_detector_moore.v,1670907015,verilog,,C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/dual_edge_detector_test.v,,dual_edge_detector_moore,,,,,,,,
