Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Resolving generics for 'half_frame_buffer_block_ram'...
Applying external generics to 'half_frame_buffer_block_ram'...
Delivering associated files for 'half_frame_buffer_block_ram'...
Delivering EJava files for 'half_frame_buffer_block_ram'...
Generating implementation netlist for 'half_frame_buffer_block_ram'...
INFO:sim - Pre-processing HDL files for 'half_frame_buffer_block_ram'...
Running synthesis for 'half_frame_buffer_block_ram'
Running ngcbuild...
Writing VHO instantiation template for 'half_frame_buffer_block_ram'...
Writing VHDL behavioral simulation model for 'half_frame_buffer_block_ram'...
WARNING:sim - Overwriting existing file
   /home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_bl
   ock_ram/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_block
_ram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'half_frame_buffer_block_ram'...
Generating ISE project...
XCO file found: half_frame_buffer_block_ram.xco
XMDF file found: half_frame_buffer_block_ram_xmdf.tcl
Adding
/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_block
_ram.asy -view all -origin_type imported
Adding
/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_block
_ram.ngc -view all -origin_type created
Checking file
"/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_bloc
k_ram.ngc" for project device match ...
File
"/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_bloc
k_ram.ngc" device information matches project device.
Adding
/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_block
_ram.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_b
   lock_ram.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/bioboost/mojo/rgb_led_panel_vhdl/ise_files/tmp/_cg/half_frame_buffer_block
_ram.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/half_frame_buffer_block_ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
Closed project file.
