$date
	Sat Oct 22 21:44:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#269852
b110 !
1"
#269854
b110 &
b110 %
1$
#269855
0"
#269858
b11 &
b11 %
#269862
b1010 &
b1010 %
#269866
b101 &
b101 %
#269870
b10000 &
b10000 %
#269874
b1000 &
b1000 %
#269878
b100 &
b100 %
#269882
b10 &
b10 %
#269886
b1 &
1#
b1 %
#269890
b0 &
b0 %
0#
0$
#1279863
b1001 !
1"
#1279866
b1001 &
b1001 %
1$
#1279867
0"
#1279870
b11100 &
b11100 %
#1279874
b1110 &
b1110 %
#1279878
b111 &
b111 %
#1279882
b10110 &
b10110 %
#1279886
b1011 &
b1011 %
#1279890
b100010 &
b100010 %
#1279894
b10001 &
b10001 %
#1279898
b110100 &
b110100 %
#1279902
b11010 &
b11010 %
#1279906
b1101 &
b1101 %
#1279910
b101000 &
b101000 %
#1279914
b10100 &
b10100 %
#1279918
b1010 &
b1010 %
#1279922
b101 &
b101 %
#1279926
b10000 &
b10000 %
#1279930
b1000 &
b1000 %
#1279934
b100 &
b100 %
#1279938
b10 &
b10 %
#1279942
b1 &
1#
b1 %
#1279946
b0 &
b0 %
0#
0$
#2204640
b1 !
1"
#2204642
b1 &
b1 %
1$
#2204643
0"
#2204646
1#
#2204650
b0 &
b0 %
0#
0$
#4500012
