Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit nand_01 is verilog ...
INFO:EDK:948 - Create temparary xst project file:
   C:\timSSD\nand14\pcores/nand_01.prj
WARNING:EDK - Use of the repository located at
   C:\Xilinx\11.1\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
Compiling verilog file "C:/Xilinx/11.1/ISE/verilog/src/iSE/unisim_comp.v"
Compiling verilog file "C:\timSSD\nand14\pcores\nand_01.prj"
Compiling verilog include file
"C:\timSSD\nand14\pcores\nand_01_v1_00_a\hdl\verilog\buffer.v"
Compiling verilog include file
"C:\timSSD\nand14\pcores\nand_01_v1_00_a\hdl\verilog\counter.v"
Module <buffer> compiled
Compiling verilog include file
"C:\timSSD\nand14\pcores\nand_01_v1_00_a\hdl\verilog\nand_controller_top2.v"
Module <counter> compiled
Compiling verilog include file
"C:\timSSD\nand14\pcores\nand_01_v1_00_a\hdl\verilog/controller_parameters.v"
Compiling verilog include file
"C:\timSSD\nand14\pcores\nand_01_v1_00_a\hdl\verilog\register.v"
Module <nand_controller_top> compiled
Compiling verilog include file
"C:\timSSD\nand14\pcores\nand_01_v1_00_a\hdl\verilog\nand_01.v"
Compiling verilog include file
"C:\timSSD\nand14\pcores\nand_01_v1_00_a\hdl\verilog/controller_parameters.v"
Module <register> compiled
Module <nand_01> compiled


Analyzing Verilog code ...
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
PARAMETER Invalid has localparam
PARAMETER Reset has localparam
PARAMETER In_Control has localparam
PARAMETER Out_Control has localparam
PARAMETER Program_Page has localparam
PARAMETER Read_Data has localparam
PARAMETER Block_Erase has localparam
PARAMETER Reset_INIT has localparam
PARAMETER Reset_INIT_WAIT has localparam
PARAMETER Reset_D0_LD_CMD0 has localparam
PARAMETER Reset_D0_LD_CMD1 has localparam
PARAMETER Reset_D0_LD_CMD2 has localparam
PARAMETER Reset_D0_LD_CMD_WAIT has localparam
PARAMETER Reset_D1_LD_CMD0 has localparam
PARAMETER Reset_D1_LD_CMD1 has localparam
PARAMETER Reset_D1_LD_CMD2 has localparam
PARAMETER Reset_D1_LD_CMD_WAIT has localparam
PARAMETER Reset_GET_STATUS_LD_CMD0 has localparam
PARAMETER Reset_GET_STATUS_LD_CMD1 has localparam
PARAMETER Reset_END_WAIT has localparam
PARAMETER Program_Page_LD_CMDADDR0 has localparam
PARAMETER Program_Page_LD_CMDADDR1 has localparam
PARAMETER Program_Page_LD_DATA0 has localparam
PARAMETER Program_Page_LD_DATA1 has localparam
PARAMETER Program_Page_LD_DATA_WAIT has localparam
PARAMETER Program_Page_END_WAIT has localparam
PARAMETER Read_Page_LD_CMDADDR0 has localparam
PARAMETER Read_Page_LD_CMDADDR1 has localparam
PARAMETER Read_Page_GET_DATA has localparam
PARAMETER Read_Page_END_WAIT has localparam
PARAMETER Read_Page_END_OUTDATA has localparam
PARAMETER Block_Erase_LD_CMDADDR0 has localparam
PARAMETER Block_Erase_LD_CMDADDR1 has localparam
PARAMETER Block_Erase_END_WAIT has localparam
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_Clk
INFO:EDK:1953 - No SIGIS=RST specified for probable Reset signal FSL_Rst
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_S_Clk
INFO:EDK:1951 - No SIGIS=CLK specified for probable Clock signal FSL_M_Clk
WARNING:EDK:2065 - PARAMETER:_AWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - SLAVE FSL parameter is not defined in the
   HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - SLAVE FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - SLAVE FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_AWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_DWIDTH - MASTER FSL parameter is not defined in
   the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_SLAVES - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_NUM_MASTERS - MASTER FSL parameter is not defined
   in the HDL source
WARNING:EDK:2065 - PARAMETER:_MID_WIDTH - MASTER FSL parameter is not defined in
   the HDL source
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface MFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface MFSL ...
INFO:EDK:1470 - Get attribute value SFSL from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value MFSL from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
ERROR:EDK:1987 - No port was associated to bus connector FSL_Rst!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Data!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Control!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Write!
ERROR:EDK:1987 - No port was associated to bus connector FSL_M_Full!
INFO:EDK:1470 - Get attribute value SFSL from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value MFSL from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_Clk!
INFO:EDK:1631 - Infer bus clock [FSL_Clk] for bus interface SFSL ...
INFO:EDK:1632 - Infer bus reset [FSL_Rst] for bus interface SFSL ...
INFO:EDK:1470 - Get attribute value SFSL from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
ERROR:EDK:1987 - No port was associated to bus connector FSL_Rst!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Clk!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Read!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Data!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Control!
ERROR:EDK:1987 - No port was associated to bus connector FSL_S_Exists!
INFO:EDK:1470 - Get attribute value SFSL from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
INFO:EDK:1470 - Get attribute value Clk from previous MPD file.
Copying file buffer.v to C:\timSSD\nand14\pcores/nand_01_v1_00_a/hdl/verilog/
...
Copying file counter.v to C:\timSSD\nand14\pcores/nand_01_v1_00_a/hdl/verilog/
...
Copying file nand_controller_top2.v to
C:\timSSD\nand14\pcores/nand_01_v1_00_a/hdl/verilog/ ...
Copying file register.v to C:\timSSD\nand14\pcores/nand_01_v1_00_a/hdl/verilog/
...
Copying file nand_01.v to C:\timSSD\nand14\pcores/nand_01_v1_00_a/hdl/verilog/
...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under C:\timSSD\nand14\pcores\nand_01_v1_00_a.

Summary:

  Logical library     : nand_01_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : SFSL MFSL 

The following sub-directories will be created:

  - nand_01_v1_00_a\data
  - nand_01_v1_00_a\hdl
  - nand_01_v1_00_a\hdl\verilog

The following HDL source files will be copied into the
nand_01_v1_00_a\hdl\verilog directory:

  - buffer.v
  - counter.v
  - nand_controller_top2.v
  - register.v
  - nand_01.v


The following files will be created under the nand_01_v1_00_a\data directory:

  - nand_01_v2_1_0.mpd
  - nand_01_v2_1_0.pao


