Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 17 13:06:52 2021
| Host         : aidin-HP-Laptop-15-bs1xx running 64-bit Ubuntu 21.10
| Command      : report_methodology -file cmb_clk_methodology_drc_routed.rpt -pb cmb_clk_methodology_drc_routed.pb -rpx cmb_clk_methodology_drc_routed.rpx
| Design       : cmb_clk
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell | 1          |
| TIMING-20 | Warning  | Non-clocked latch           | 1          |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin ff_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ltch_out_reg cannot be properly analyzed as its control pin ltch_out_reg/G is not reached by a timing clock
Related violations: <none>


