From c93d3373477bf9f20468d497111e0ef295a8492e Mon Sep 17 00:00:00 2001
From: Sergey Suloev <ssuloev@orpaltech.com>
Date: Wed, 12 Feb 2020 19:28:52 +0300
Subject: [PATCH] sun6i-a31s: Device tree updates for A31 SoC boards

---
 arch/arm/boot/dts/sun6i-a31.dtsi              | 108 +++++++++++++-----
 .../boot/dts/sun6i-a31s-sinovoip-bpi-m2.dts   |  43 ++++++-
 2 files changed, 122 insertions(+), 29 deletions(-)

diff --git a/arch/arm/boot/dts/sun6i-a31.dtsi b/arch/arm/boot/dts/sun6i-a31.dtsi
index 7762fbd..0fb9233 100644
--- a/arch/arm/boot/dts/sun6i-a31.dtsi
+++ b/arch/arm/boot/dts/sun6i-a31.dtsi
@@ -105,13 +105,7 @@
 			reg = <0>;
 			clocks = <&ccu CLK_CPU>;
 			clock-latency = <244144>; /* 8 32k periods */
-			operating-points = <
-				/* kHz	  uV */
-				1008000	1200000
-				864000	1200000
-				720000	1100000
-				480000	1000000
-				>;
+			operating-points-v2 = <&cpu0_opp_table>;
 			#cooling-cells = <2>;
 		};
 
@@ -121,13 +115,7 @@
 			reg = <1>;
 			clocks = <&ccu CLK_CPU>;
 			clock-latency = <244144>; /* 8 32k periods */
-			operating-points = <
-				/* kHz	  uV */
-				1008000	1200000
-				864000	1200000
-				720000	1100000
-				480000	1000000
-				>;
+			operating-points-v2 = <&cpu0_opp_table>;
 			#cooling-cells = <2>;
 		};
 
@@ -137,13 +125,7 @@
 			reg = <2>;
 			clocks = <&ccu CLK_CPU>;
 			clock-latency = <244144>; /* 8 32k periods */
-			operating-points = <
-				/* kHz	  uV */
-				1008000	1200000
-				864000	1200000
-				720000	1100000
-				480000	1000000
-				>;
+			operating-points-v2 = <&cpu0_opp_table>;
 			#cooling-cells = <2>;
 		};
 
@@ -153,17 +135,40 @@
 			reg = <3>;
 			clocks = <&ccu CLK_CPU>;
 			clock-latency = <244144>; /* 8 32k periods */
-			operating-points = <
-				/* kHz	  uV */
-				1008000	1200000
-				864000	1200000
-				720000	1100000
-				480000	1000000
-				>;
+			operating-points-v2 = <&cpu0_opp_table>;
 			#cooling-cells = <2>;
 		};
 	};
 
+	cpu0_opp_table: opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp-1008000000 {
+			opp-hz = /bits/ 64 <1008000000>;
+			opp-microvolt = <1260000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-864000000 {
+			opp-hz = /bits/ 64 <864000000>;
+			opp-microvolt = <1200000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-720000000 {
+			opp-hz = /bits/ 64 <720000000>;
+			opp-microvolt = <1100000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+
+		opp-480000000 {
+			opp-hz = /bits/ 64 <480000000>;
+			opp-microvolt = <1000000>;
+			clock-latency-ns = <244144>; /* 8 32k periods */
+		};
+	};
+
 	thermal-zones {
 		cpu_thermal {
 			/* milliseconds */
@@ -189,6 +194,13 @@
 					type = "passive";
 				};
 
+				cpu_hot: cpu_hot {
+					/* milliCelsius */
+					temperature = <85000>;
+					hysteresis = <2000>;
+					type = "hot";
+				};
+
 				cpu_crit: cpu_crit {
 					/* milliCelsius */
 					temperature = <100000>;
@@ -675,6 +687,27 @@
 				function = "i2c2";
 			};
 
+			i2s0_pins_mclk: i2s0-pins-mclk {
+				pins = "PB0";
+				function = "i2s0";
+			};
+			i2s0_pins_bclk: i2s0-pins-bclk {
+				pins = "PB1";
+				function = "i2s0";
+			};
+			i2s0_pins_lrck: i2s0-pins-lrck {
+				pins = "PB2";
+				function = "i2s0";
+			};
+			i2s0_pins_do0: i2s0-pins-do0 {
+				pins = "PB3";
+				function = "i2s0";
+			};
+			i2s0_pins_di: i2s0-pins-di {
+				pins = "PB7";
+				function = "i2s0";
+			};
+
 			lcd0_rgb888_pins: lcd0-rgb888-pins {
 				pins = "PD0", "PD1", "PD2", "PD3",
 						 "PD4", "PD5", "PD6", "PD7",
@@ -730,6 +763,25 @@
 				bias-pull-up;
 			};
 
+			spi0_pins: spi0-pins {
+				pins = "PC0", "PC1", "PC2", "PC27";
+				function = "spi0";
+			};
+
+			spi1_pins: spi1-pins {
+				pins = "PG15", "PG16", "PG14", "PG13";
+				function = "spi1";
+			};
+			spi1_pins_cs1: spi1-pins-cs1 {
+				pins = "PG12";
+				function = "spi1";
+			};
+
+			spi2_pins: spi2-pins {
+				pins = "PH11", "PH12", "PH10", "PH9";
+				function = "spi2";
+			};
+
 			spdif_tx_pin: spdif-tx-pin {
 				pins = "PH28";
 				function = "spdif";
diff --git a/arch/arm/boot/dts/sun6i-a31s-sinovoip-bpi-m2.dts b/arch/arm/boot/dts/sun6i-a31s-sinovoip-bpi-m2.dts
index 708caee..fd419a9 100644
--- a/arch/arm/boot/dts/sun6i-a31s-sinovoip-bpi-m2.dts
+++ b/arch/arm/boot/dts/sun6i-a31s-sinovoip-bpi-m2.dts
@@ -56,12 +56,24 @@
 		stdout-path = "serial0:115200n8";
 	};
 
+	hdmi_connector {
+		compatible = "hdmi-connector";
+		type = "a";
+
+		port {
+			hdmi_con_in: endpoint {
+				remote-endpoint = <&hdmi_out_con>;
+			};
+		};
+	};
+
 	leds {
 		compatible = "gpio-leds";
 
 		blue {
 			label = "bpi-m2:blue:usr";
 			gpios = <&pio 6 11 GPIO_ACTIVE_HIGH>; /* PG11 */
+			linux,default-trigger = "heartbeat";
 		};
 
 		green {
@@ -72,6 +84,7 @@
 		red {
 			label = "bpi-m2:red:usr";
 			gpios = <&pio 6 5 GPIO_ACTIVE_HIGH>; /* PG5 */
+			default-state = "on";
 		};
 	};
 
@@ -85,6 +98,10 @@
 	cpu-supply = <&reg_dcdc3>;
 };
 
+&de {
+	status = "okay";
+};
+
 &ehci0 {
 	status = "okay";
 };
@@ -98,10 +115,19 @@
 	status = "okay";
 };
 
+&hdmi {
+	status = "okay";
+};
+
+&hdmi_out {
+	hdmi_out_con: endpoint {
+		remote-endpoint = <&hdmi_con_in>;
+	};
+};
+
 &ir {
 	pinctrl-names = "default";
 	pinctrl-0 = <&s_ir_rx_pin>;
-	status = "okay";
 };
 
 &mdio {
@@ -252,6 +278,21 @@
 	status = "okay";
 };
 
+&spi0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi0_pins>;
+};
+
+&spi1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi1_pins>;
+};
+
+&spi2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi2_pins>;
+};
+
 &uart0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&uart0_ph_pins>;
-- 
2.17.1

