#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Feb 10 18:18:35 2022
# Process ID: 67341
# Current directory: /home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware
# Command line: vivado -mode batch -source nexys4ddr.tcl
# Log file: /home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/vivado.log
# Journal file: /home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/vivado.jou
#-----------------------------------------------------------
source nexys4ddr.tcl
# create_project -force -name nexys4ddr -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/movimiento/movimiento.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/servomotor/servomotor.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/ultrasonido.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/ultrasonido/divFreq.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v}
# read_verilog {/home/diego_sanchez/.local/lib/python3.8/site-packages/pythondata_cpu_picorv32/verilog/picorv32.v}
# read_verilog {/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/build/nexys4ddr/gateware/nexys4ddr.v}
# read_xdc nexys4ddr.xdc
# set_property PROCESSING_ORDER EARLY [get_files nexys4ddr.xdc]
# synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Command: synth_design -directive default -top nexys4ddr -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 67502 
ERROR: [Synth 8-2576] procedural assignment to a non-register oL is not permitted [/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:40]
ERROR: [Synth 8-2576] procedural assignment to a non-register oLC is not permitted [/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:41]
ERROR: [Synth 8-2576] procedural assignment to a non-register oC is not permitted [/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:42]
ERROR: [Synth 8-2576] procedural assignment to a non-register oRC is not permitted [/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:43]
ERROR: [Synth 8-2576] procedural assignment to a non-register oR is not permitted [/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:44]
INFO: [Synth 8-2350] module infrarojo ignored due to previous errors [/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v:23]
Failed to read verilog '/home/diego_sanchez/Dokumente/GitHub/wp08-2021-2-gr-01/SoC_project/module/verilog/infrarojo/infrarojo.v'
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Feb 10 18:19:03 2022...
