<html><body><samp><pre>
<!@TC:1512596960>
<a name=compilerReport30></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1512596960> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport31></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1512596960> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :orinoco
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/ed/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v" (library work)
@I::"/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module seg_test
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v:1:7:1:20:@N:CG364:@XP_MSG">decoder_7_seg.v(1)</a><!@TM:1512596960> | Synthesizing module decoder_7_seg in library work.

@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v:7:0:7:6:@N:CL189:@XP_MSG">decoder_7_seg.v(7)</a><!@TM:1512596960> | Register bit SEG[0] is always 1.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/decoder_7_seg.v:7:0:7:6:@W:CL260:@XP_MSG">decoder_7_seg.v(7)</a><!@TM:1512596960> | Pruning register bit 0 of SEG[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:1:7:1:15:@N:CG364:@XP_MSG">seg_test.v(1)</a><!@TM:1512596960> | Synthesizing module seg_test in library work.

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:11:40:11:43:@W:CS263:@XP_MSG">seg_test.v(11)</a><!@TM:1512596960> | Port-width mismatch for port SEG. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:4:16:4:20:@W:CG360:@XP_MSG">seg_test.v(4)</a><!@TM:1512596960> | Removing wire SEG1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:5:16:5:20:@W:CG360:@XP_MSG">seg_test.v(5)</a><!@TM:1512596960> | Removing wire SEG2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:11:14:11:21:@W:CL168:@XP_MSG">seg_test.v(11)</a><!@TM:1512596960> | Removing instance decoder because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:4:16:4:20:@W:CL157:@XP_MSG">seg_test.v(4)</a><!@TM:1512596960> | *Output SEG1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:5:16:5:20:@W:CL157:@XP_MSG">seg_test.v(5)</a><!@TM:1512596960> | *Output SEG2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:2:9:2:12:@N:CL159:@XP_MSG">seg_test.v(2)</a><!@TM:1512596960> | Input CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/ed/dev/prog_fpgas/mystorm/ch05_decoder_7_seg/src/seg_test.v:3:15:3:16:@N:CL159:@XP_MSG">seg_test.v(3)</a><!@TM:1512596960> | Input D is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 21:49:20 2017

###########################################################]
<a name=compilerReport32></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1512596960> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 21:49:20 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec  6 21:49:20 2017

###########################################################]

</pre></samp></body></html>
