#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov  2 14:14:36 2022
# Process ID: 17096
# Current directory: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2432 C:\Studier\IST\DDS\GIT\DDS1-Lisboa\lab_3_gr_13\L3\L3.xpr
# Log file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/vivado.log
# Journal file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3\vivado.jou
# Running On: DESKTOP-SAB7C30, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16951 MB
#-----------------------------------------------------------
start_gui
open_project C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
set_property is_enabled false [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/imports/mems_V2/mem1.vhd]
import_files -norecurse C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/Handed_out_files/mems_V2/memSimples.vhd
update_compile_order -fileset sources_1
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
set_property is_enabled false [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/imports/mems_V2/memSimples.vhd]
set_property is_enabled true [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/imports/mems_V2/mem1.vhd]
update_compile_order -fileset sources_1
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
save_wave_config {C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg}
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
open_wave_config C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/circuit_tb_behav.wcfg
source circuit_tb.tcl
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
add_files -fileset constrs_1 -norecurse C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/Handed_out_files/Basys3_Master.xdc
import_files -fileset constrs_1 C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/Handed_out_files/Basys3_Master.xdc
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fpga_basicIO [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath2.vhd]
set_property is_enabled false [get_files  C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc_pair.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_sim simulation_27
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
report_utilization -name utilization_1
launch_simulation
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sim_1/new/fpga_basicIO_tb.vhd w ]
add_files -fileset sim_1 C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sim_1/new/fpga_basicIO_tb.vhd
update_compile_order -fileset sim_1
close_sim
