

================================================================
== Vitis HLS Report for 'operator_3'
================================================================
* Date:           Tue Feb  8 15:34:50 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_1_fu_346                               |p_sum_1                               |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355   |operator_3_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365   |operator_3_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379  |operator_3_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4294|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|    1751|    1761|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     548|    -|
|Register         |        -|     -|     759|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|    2510|    6603|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U551              |fadd_32ns_32ns_32_4_full_dsp_1        |        0|   2|   227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U552                 |fcmp_32ns_32ns_1_2_no_dsp_1           |        0|   0|     0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U553                 |fcmp_32ns_32ns_1_2_no_dsp_1           |        0|   0|     0|     0|    0|
    |grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379  |operator_3_Pipeline_VITIS_LOOP_104_3  |        0|   0|   166|   162|    0|
    |grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355   |operator_3_Pipeline_VITIS_LOOP_84_1   |        0|   0|    75|   178|    0|
    |grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365   |operator_3_Pipeline_VITIS_LOOP_92_2   |        0|   0|   200|   139|    0|
    |grp_p_sum_1_fu_346                               |p_sum_1                               |        0|   0|  1083|  1068|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|   2|  1751|  1761|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln104_fu_967_p2     |         +|   0|  0|   10|           3|           1|
    |add_ln117_1_fu_654_p2   |         +|   0|  0|   39|          32|           1|
    |add_ln117_2_fu_671_p2   |         +|   0|  0|   45|          38|           6|
    |add_ln117_3_fu_681_p2   |         +|   0|  0|   45|          38|           7|
    |add_ln117_4_fu_767_p2   |         +|   0|  0|   14|           7|           6|
    |add_ln117_fu_592_p2     |         +|   0|  0|   45|          38|           6|
    |base_fu_929_p2          |         +|   0|  0|    9|           2|           1|
    |tmp_59_fu_946_p2        |         +|   0|  0|   39|          32|          32|
    |diff_p_1_fu_570_p2      |         -|   0|  0|    9|           1|           2|
    |diff_p_fu_542_p2        |         -|   0|  0|   39|          32|          32|
    |sub_ln117_1_fu_815_p2   |         -|   0|  0|  103|          96|          96|
    |sub_ln117_fu_727_p2     |         -|   0|  0|  135|         128|         128|
    |sub_ln92_fu_924_p2      |         -|   0|  0|   10|           3|           2|
    |and_ln117_1_fu_733_p2   |       and|   0|  0|  128|         128|         128|
    |and_ln117_2_fu_821_p2   |       and|   0|  0|   96|          96|          96|
    |and_ln117_fu_608_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln61_4_fu_536_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln61_fu_490_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln77_1_fu_886_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln77_fu_880_p2      |       and|   0|  0|    2|           1|           1|
    |icmp_ln104_4_fu_961_p2  |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln104_fu_951_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln117_fu_707_p2    |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln141_fu_550_p2    |      icmp|   0|  0|   20|          32|           2|
    |icmp_ln144_fu_556_p2    |      icmp|   0|  0|   20|          32|           3|
    |icmp_ln61_10_fu_478_p2  |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln61_11_fu_518_p2  |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln61_12_fu_524_p2  |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln61_8_fu_496_p2   |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln61_9_fu_472_p2   |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln61_fu_443_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln77_4_fu_862_p2   |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln77_5_fu_868_p2   |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln77_fu_576_p2     |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln92_fu_899_p2     |      icmp|   0|  0|   20|          32|           2|
    |lshr_ln117_1_fu_738_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln117_2_fu_830_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln117_fu_613_p2    |      lshr|   0|  0|  423|         128|         128|
    |or_ln61_1_fu_530_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln61_fu_484_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln77_fu_874_p2       |        or|   0|  0|    2|           1|           1|
    |select_ln104_fu_973_p3  |    select|   0|  0|    3|           1|           2|
    |select_ln117_fu_713_p3  |    select|   0|  0|  107|           1|           1|
    |shl_ln117_1_fu_691_p2   |       shl|   0|  0|  423|           1|         128|
    |shl_ln117_3_fu_721_p2   |       shl|   0|  0|  423|           1|         128|
    |shl_ln117_4_fu_795_p2   |       shl|   0|  0|  314|           1|          97|
    |shl_ln117_6_fu_805_p2   |       shl|   0|  0|  183|           1|          65|
    |shl_ln117_fu_602_p2     |       shl|   0|  0|  423|           2|         128|
    |xor_ln100_fu_936_p2     |       xor|   0|  0|    3|           2|           3|
    |xor_ln92_fu_905_p2      |       xor|   0|  0|    2|           2|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 4294|        1525|        1672|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_01_0_reg_248                        |    9|          2|   32|         64|
    |agg_result_01_4_reg_324                        |   26|          5|   32|        160|
    |agg_result_112_2_reg_215                       |    9|          2|   32|         64|
    |agg_result_112_5_reg_194                       |    9|          2|   32|         64|
    |agg_result_112_6_reg_281                       |   37|          7|   32|        224|
    |agg_result_12_2_reg_226                        |    9|          2|   32|         64|
    |agg_result_12_5_reg_303                        |   37|          7|   32|        224|
    |agg_result_1_0_reg_184                         |    9|          2|   32|         64|
    |agg_result_1_3_reg_204                         |    9|          2|   32|         64|
    |agg_result_1_6_reg_259                         |   37|          7|   32|        224|
    |ap_NS_fsm                                      |  130|         26|    1|         26|
    |ap_phi_mux_agg_result_01_4_phi_fu_327_p16      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_112_6_phi_fu_284_p16     |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_12_5_phi_fu_306_p16      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_6_phi_fu_262_p16       |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i_i1013_phi_fu_240_p4  |    9|          2|    2|          4|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |ap_return_2                                    |    9|          2|   32|         64|
    |ap_return_3                                    |    9|          2|   32|         64|
    |base_0_lcssa_i_i1013_reg_236                   |    9|          2|    2|          4|
    |grp_fu_1342_ce                                 |   14|          3|    1|          3|
    |grp_fu_1342_opcode                             |   14|          3|    5|         15|
    |grp_fu_1342_p0                                 |   14|          3|   32|         96|
    |grp_fu_1342_p1                                 |   14|          3|   32|         96|
    |grp_fu_395_ce                                  |    9|          2|    1|          2|
    |grp_fu_395_p0                                  |   26|          5|   32|        160|
    |grp_fu_395_p1                                  |   26|          5|   32|        160|
    |grp_fu_401_p0                                  |   20|          4|   32|        128|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  548|        112|  748|       2422|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_248                                       |  32|   0|   32|          0|
    |agg_result_01_4_reg_324                                       |  32|   0|   32|          0|
    |agg_result_112_2_reg_215                                      |  32|   0|   32|          0|
    |agg_result_112_5_reg_194                                      |  32|   0|   32|          0|
    |agg_result_112_6_reg_281                                      |  32|   0|   32|          0|
    |agg_result_12_2_reg_226                                       |  32|   0|   32|          0|
    |agg_result_12_5_reg_303                                       |  32|   0|   32|          0|
    |agg_result_1_0_reg_184                                        |  32|   0|   32|          0|
    |agg_result_1_3_reg_204                                        |  32|   0|   32|          0|
    |agg_result_1_6_reg_259                                        |  32|   0|   32|          0|
    |and_ln61_4_reg_1165                                           |   1|   0|    1|          0|
    |and_ln61_reg_1157                                             |   1|   0|    1|          0|
    |and_ln77_1_reg_1269                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                     |  25|   0|   25|          0|
    |ap_return_0_preg                                              |  32|   0|   32|          0|
    |ap_return_1_preg                                              |  32|   0|   32|          0|
    |ap_return_2_preg                                              |  32|   0|   32|          0|
    |ap_return_3_preg                                              |  32|   0|   32|          0|
    |base_0_lcssa_i_i1013_reg_236                                  |   2|   0|    2|          0|
    |c_p_reg_1140                                                  |  32|   0|   32|          0|
    |diff_p_1_reg_1192                                             |   2|   0|    2|          0|
    |diff_p_reg_1169                                               |  32|   0|   32|          0|
    |empty_reg_1273                                                |   2|   0|    2|          0|
    |grp_operator_3_Pipeline_VITIS_LOOP_104_3_fu_379_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_3_Pipeline_VITIS_LOOP_84_1_fu_355_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_3_Pipeline_VITIS_LOOP_92_2_fu_365_ap_start_reg   |   1|   0|    1|          0|
    |grp_p_sum_1_fu_346_ap_start_reg                               |   1|   0|    1|          0|
    |icmp_ln104_reg_1303                                           |   1|   0|    1|          0|
    |icmp_ln141_reg_1180                                           |   1|   0|    1|          0|
    |icmp_ln144_reg_1184                                           |   1|   0|    1|          0|
    |icmp_ln61_8_reg_1161                                          |   1|   0|    1|          0|
    |icmp_ln61_reg_1148                                            |   1|   0|    1|          0|
    |icmp_ln77_reg_1197                                            |   1|   0|    1|          0|
    |icmp_ln92_reg_1279                                            |   1|   0|    1|          0|
    |select_ln104_reg_1307                                         |   3|   0|    3|          0|
    |tmp_52_reg_1232                                               |   1|   0|    1|          0|
    |tmp_55_reg_1261                                               |  32|   0|   32|          0|
    |tmp_reg_1188                                                  |   1|   0|    1|          0|
    |trunc_ln117_1_reg_1236                                        |  32|   0|   32|          0|
    |trunc_ln117_4_reg_1251                                        |  32|   0|   32|          0|
    |trunc_ln117_reg_1202                                          |   1|   0|    1|          0|
    |trunc_ln129_reg_1135                                          |  96|   0|   96|          0|
    |trunc_ln138_reg_1175                                          |   2|   0|    2|          0|
    |xor_ln92_reg_1283                                             |   2|   0|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 759|   0|  759|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|p_read13     |   in|  128|     ap_none|      p_read13|        scalar|
|b_p_read     |   in|   32|     ap_none|      b_p_read|        scalar|
|p_read4      |   in|   32|     ap_none|       p_read4|        scalar|
|p_read25     |   in|   32|     ap_none|      p_read25|        scalar|
|p_read3      |   in|   32|     ap_none|       p_read3|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

