var messages = { "messageData" :[
{"recid":0,"messageId":"dfa6cd65","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module Reg_Mux, File E:/digital_design_course/DSP_Project/Spartan6-FPGA-DSP48A1/Reg_Mux.V, Line 5.","moduleName":"Reg_Mux","uniqueModuleName":"Reg_Mux_883323095","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":5}],"argList":{"1":"Reg_Mux"},"argFileList":{"2":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"3":"5"},"rtlId":""}]};
