<html><head><title>Icestorm: STLXRH measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STLXRH</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stlxrh w0, w1, [x6]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>3154</td><td>1019</td><td>1</td><td>1018</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>3047</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>51855</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stlxrh w0, w1, [x6]
  add x6, x6, 2</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0417</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20206</td><td>30675</td><td>20194</td><td>10158</td><td>0</td><td>10036</td><td>10157</td><td>0</td><td>10003</td><td>35479</td><td>339385</td><td>20106</td><td>10203</td><td>10003</td><td>10203</td><td>20006</td><td>10004</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30435</td><td>20104</td><td>10104</td><td>0</td><td>10000</td><td>10103</td><td>0</td><td>10002</td><td>35467</td><td>339130</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30420</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339130</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30421</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339339</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30433</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339069</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30414</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339040</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30425</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339037</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30421</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339108</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30423</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339209</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr><tr><td>20204</td><td>30417</td><td>20103</td><td>10103</td><td>0</td><td>10000</td><td>10102</td><td>0</td><td>10002</td><td>35467</td><td>339156</td><td>20104</td><td>10202</td><td>10002</td><td>10202</td><td>20004</td><td>10003</td><td>10000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0456</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>20026</td><td>30706</td><td>20102</td><td>10066</td><td>0</td><td>10036</td><td>10065</td><td>0</td><td>10002</td><td>35242</td><td>339907</td><td>20014</td><td>10022</td><td>10002</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30467</td><td>20011</td><td>10011</td><td>0</td><td>10000</td><td>10010</td><td>0</td><td>10000</td><td>35235</td><td>339542</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30445</td><td>20011</td><td>10011</td><td>0</td><td>10000</td><td>10010</td><td>0</td><td>10000</td><td>35235</td><td>339818</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30465</td><td>20011</td><td>10011</td><td>0</td><td>10000</td><td>10010</td><td>0</td><td>10000</td><td>35235</td><td>339416</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30448</td><td>20011</td><td>10011</td><td>0</td><td>10000</td><td>10010</td><td>0</td><td>10000</td><td>35235</td><td>339507</td><td>20010</td><td>10020</td><td>10000</td><td>10084</td><td>20128</td><td>10063</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30464</td><td>20011</td><td>10011</td><td>0</td><td>10000</td><td>10010</td><td>0</td><td>10000</td><td>35235</td><td>339941</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>37873</td><td>57723</td><td>35132</td><td>18555</td><td>71</td><td>16506</td><td>18020</td><td>73</td><td>10000</td><td>35235</td><td>339931</td><td>20010</td><td>10020</td><td>10000</td><td>10022</td><td>20004</td><td>10003</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30462</td><td>20014</td><td>10014</td><td>0</td><td>10000</td><td>10013</td><td>0</td><td>10000</td><td>35235</td><td>339766</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30466</td><td>20011</td><td>10011</td><td>0</td><td>10000</td><td>10010</td><td>0</td><td>10000</td><td>35235</td><td>340108</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr><tr><td>20024</td><td>30439</td><td>20011</td><td>10011</td><td>0</td><td>10000</td><td>10010</td><td>0</td><td>10000</td><td>35235</td><td>339715</td><td>20010</td><td>10020</td><td>10000</td><td>10020</td><td>20000</td><td>10001</td><td>10000</td><td>10010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stlxrh w0, w1, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0047</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10205</td><td>30150</td><td>10119</td><td>101</td><td>10018</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>30047</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>528855</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>0</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0047</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10025</td><td>30159</td><td>10029</td><td>11</td><td>10018</td><td>10</td><td>10000</td><td>30</td><td>528945</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30049</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30050</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528909</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30049</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528999</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30054</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30047</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30117</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>529089</td><td>10010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30053</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10036</td><td>30</td><td>530169</td><td>10046</td><td>20</td><td>10044</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>30068</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>528855</td><td>10010</td><td>20</td><td>10004</td><td>20</td><td>20000</td><td>1</td><td>10000</td><td>10</td></tr></table></div></div></div></div></body></html>