/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.13
Hash     : be9bd6d
Date     : Oct  3 2024
Type     : Engineering
Log Time   : Fri Oct  4 06:42:31 2024 GMT

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `ahb_slave_example_simulation.ys' --
Warning: Using synlig as yosys plugin is deprecated. It is recommended to build synlig as standalone binary.

1. Executing SystemVerilog frontend.
Generating RTLIL representation for module `$paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `\bscell'.
Generating RTLIL representation for module `$paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg'.
Generating RTLIL representation for module `$paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap'.
Generating RTLIL representation for module `$paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/ahb2axi4.sv:398.2-402.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011'.
Generating RTLIL representation for module `$paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg'.
Generating RTLIL representation for module `$paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top'.
Generating RTLIL representation for module `$paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper'.
Generating RTLIL representation for module `\ff_sync'.
Generating RTLIL representation for module `$paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `\ahb_slave_example_simulation'.
Generating RTLIL representation for module `$paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000001'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000100000'.
Generating RTLIL representation for module `$paramod\rvdffs\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=32'00000000000000000000000000000011'.
Generating RTLIL representation for module `\rvclkhdr'.
Generating RTLIL representation for module `\TEC_RV_ICG'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_Primitive_example_designs/ahb_slave_example_simulation/rtl/beh_lib.sv:158.3-161.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011

2.2. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011
Removed 0 unused modules.
Module ahb_slave_example_simulation directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4 directly or indirectly displays text -> setting "keep" attribute.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hrdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hwdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_htrans from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hprot from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_hburst from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.ahb_haddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_rdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_rresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_arburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_araddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_bresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_wstrb from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_wdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.ahb2axi4_inst.m_axi_awaddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_rresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_arburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_araddr from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_bid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_bresp from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_wstrb from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_wdata from 1 bits to 32 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awid from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awregion from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awqos from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awcache from 1 bits to 4 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awprot from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awsize from 1 bits to 3 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awlen from 1 bits to 8 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awburst from 1 bits to 2 bits.
Warning: Resizing cell port ahb_slave_example_simulation.jtag_to_axi_wrapper_inst.m_axi_awaddr from 1 bits to 32 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rlast.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rvalid_Qq.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rready_Q.clken from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4.rvalid_Q.clken from 32 bits to 1 bits.

3. Executing synth_rs pass: v0.4.218

3.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

3.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

3.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

3.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

3.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

3.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

3.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

3.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

3.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

3.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_03_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.17. Executing HIERARCHY pass (managing design hierarchy).

3.17.1. Analyzing design hierarchy..
Top module:  \ahb_slave_example_simulation
Used module:     $paramod$527e237ecf9a4c64ac35df9aa84fd600b8f5ebd7\ahb2axi4_wrapper
Used module:         $paramod$ef6506d2787833c288d292c56e2849df910d6fa2\ahb_to_axi4
Used module:             $paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\rvdffe
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000100000
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000001
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000100
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000100
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000100
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000010
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000010
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000010
Used module:             $paramod\rvdffsc_fpga\WIDTH=32'00000000000000000000000000000001
Used module:                 $paramod\rvdffsc\WIDTH=32'00000000000000000000000000000001
Used module:             \rvclkhdr
Used module:                 \TEC_RV_ICG
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000001
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000100000
Used module:             $paramod\rvdffs_fpga\WIDTH=32'00000000000000000000000000000011
Used module:                 $paramod\rvdffs\WIDTH=32'00000000000000000000000000000011
Used module:                     $paramod\rvdff\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000011
Used module:             $paramod\rvdff_fpga\WIDTH=32'00000000000000000000000000000010
Used module:     $paramod$41812aff5e2e7a043f8a10fff873d73f089650df\jtag_to_axi_wrapper
Used module:         $paramod$1a0a546af4e1d0cc035c8ba129f4465c5bae68d2\jtag_to_axi_top
Used module:             \ff_sync
Used module:             $paramod$83258ac42d06b8f3c4091c70fb76ca1946944029\jtagreg
Used module:                 \bscell
Used module:             $paramod$6c4d235a6f6c5166b9c4bbf4153bd0e71bdc83bf\jtagreg
Used module:             $paramod$1668e4e34f09857f8abdb899ce77dee7cee8dd2a\jtag_axi_wrap
Used module:             $paramod\tap_top\IDCODE_VALUE=32'00010000000000000000110110110011
ERROR: Module `\SOC_FPGA_INTF_AHB_S' referenced in module `\ahb_slave_example_simulation' in cell `\inst' is not part of the design.
