#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Apr 28 15:09:48 2025
# Process ID         : 14168
# Current directory  : E:/e-Cryptex/FPGA/e-Cryptex
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent5548 E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.xpr
# Log file           : E:/e-Cryptex/FPGA/e-Cryptex/vivado.log
# Journal file       : E:/e-Cryptex/FPGA/e-Cryptex\vivado.jou
# Running On         : DESKTOP-QLADQ4S
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
# CPU Frequency      : 3192 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 68608 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72903 MB
# Available Virtual  : 60096 MB
#-----------------------------------------------------------
start_gui
open_project E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at E:/xilinx/Vivado/2024.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1301.164 ; gain = 171.141
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1571.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2234.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2455.402 ; gain = 897.090
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
[Tue Apr 29 17:12:29 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr 29 17:13:58 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 29 17:15:36 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2499.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.277 ; gain = 58.188
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2554.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.FILE {E:/xilinx/Vivado/2024.2/data/xicom/cfgmem/spi_xc7a100t_pullup.bit} [get_hw_devices xc7a100t_0]
ERROR: [Labtools 27-2149] File E:/xilinx/Vivado/2024.2/data/xicom/cfgmem/spi_xc7a100t_pullup.bit not found. Check file name and file permissions.
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {175.402} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT2_JITTER {200.764} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {12.5} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {80} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_ips clk_wiz_0]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Tue Apr 29 17:27:10 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/modelsim} {questa=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/questa} {riviera=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/riviera} {activehdl=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/activehdl}] -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/sim_scripts -ip_user_files_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files -ipstatic_source_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
wait_on_run clk_wiz_0_synth_1
[Tue Apr 29 17:27:29 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Apr 29 17:27:34 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Apr 29 17:27:39 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Apr 29 17:27:44 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Apr 29 17:27:54 2025] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 29 17:27:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
Command: synth_design -top clk_wiz_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24064
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.824 ; gain = 468.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 80 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.164 ; gain = 573.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.164 ; gain = 573.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1173.164 ; gain = 573.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1173.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1174.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1175.207 ; gain = 0.387
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1175.207 ; gain = 575.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1175.207 ; gain = 575.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst. (constraint file  e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1175.207 ; gain = 575.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1175.207 ; gain = 575.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1175.449 ; gain = 575.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.652 ; gain = 742.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1343.176 ; gain = 743.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1352.867 ; gain = 753.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 1569.766 ; gain = 967.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1569.766 ; gain = 969.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c010b3a2
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1569.766 ; gain = 1175.867
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = 2ae502a91166f859
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.766 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 17:27:55 2025...
[Tue Apr 29 17:27:59 2025] clk_wiz_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 2724.535 ; gain = 0.000
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
WARNING: [Netlist 29-5] Replacement cell view : clk_wiz_0 has additional ports (clk_out2) not seen in its original version.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2724.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
launch_runs synth_1 -jobs 8
[Tue Apr 29 17:32:43 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr 29 17:33:40 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2809.574 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 29 17:35:40 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
] [get_ips clk_wiz_0]
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Tue Apr 29 17:56:10 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/modelsim} {questa=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/questa} {riviera=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/riviera} {activehdl=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/activehdl}] -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/sim_scripts -ip_user_files_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files -ipstatic_source_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
wait_on_run clk_wiz_0_synth_1
[Tue Apr 29 17:57:19 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Apr 29 17:57:24 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Apr 29 17:57:29 2025] Waiting for clk_wiz_0_synth_1 to finish...
[Tue Apr 29 17:57:34 2025] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 29 17:56:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
Command: synth_design -top clk_wiz_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.121 ; gain = 468.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 80 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [E:/xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1172.031 ; gain = 573.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1172.031 ; gain = 573.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1172.031 ; gain = 573.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1178.691 ; gain = 0.207
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.691 ; gain = 580.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.691 ; gain = 580.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst. (constraint file  e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc, line 53).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1178.691 ; gain = 580.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1178.691 ; gain = 580.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1178.691 ; gain = 580.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1349.559 ; gain = 751.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1349.953 ; gain = 751.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 1359.590 ; gain = 761.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 1576.805 ; gain = 971.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1576.805 ; gain = 978.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1576.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c010b3a2
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:01:00 . Memory (MB): peak = 1576.805 ; gain = 1183.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1576.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_wiz_0, cache-ID = b261a5ed8dee8523
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1576.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 17:57:29 2025...
[Tue Apr 29 17:57:34 2025] clk_wiz_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2988.734 ; gain = 0.000
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2988.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3004.703 ; gain = 15.969
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Tue Apr 29 17:58:45 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr 29 18:02:23 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3004.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3030.656 ; gain = 25.953
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3030.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3030.656 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3034.008 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3034.008 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3034.008 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3034.008 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3034.008 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3034.008 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 3034.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3034.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3034.008 ; gain = 3.352
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
[Wed Apr 30 14:14:33 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 30 14:16:43 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 30 14:19:22 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 30 14:41:49 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 30 14:42:43 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Wed Apr 30 14:44:49 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
[Wed Apr 30 14:50:24 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4577.875 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.875 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4577.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4577.875 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 30 15:49:07 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Wed Apr 30 15:58:47 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
[Wed Apr 30 15:59:42 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 30 16:01:14 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
launch_runs synth_1 -jobs 8
[Wed Apr 30 16:09:24 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
[Wed Apr 30 16:10:20 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 30 16:12:51 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
launch_runs synth_1 -jobs 8
[Wed Apr 30 16:20:27 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Apr 30 16:21:11 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Apr 30 16:22:06 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr 30 16:23:38 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 8
[Fri May  2 11:04:50 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
launch_runs synth_1 -jobs 8
[Fri May  2 11:07:56 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property package_pin "" [get_ports [list  adc_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_clk]]
place_ports adc_clk E7
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
launch_runs synth_1 -jobs 8
[Fri May  2 11:09:37 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  2 11:10:32 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[0]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[1]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state_debug[2]'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'negative_detect_debug'. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
[Fri May  2 11:13:11 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  2 11:14:04 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  2 11:15:32 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/top.bin} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319B9B5DEA
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {151.636} \
  CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_JITTER {200.764} \
  CONFIG.CLKOUT2_PHASE_ERROR {98.575} \
  CONFIG.CLKOUT2_REQUESTED_DUTY_CYCLE {50} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {80} \
  CONFIG.MMCM_CLKOUT1_DUTY_CYCLE {0.500} \
] [get_ips clk_wiz_0]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files  E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
export_ip_user_files -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: clk_wiz_0
[Fri May  2 12:13:12 2025] Launched clk_wiz_0_synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/clk_wiz_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/modelsim} {questa=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/questa} {riviera=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/riviera} {activehdl=E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.cache/compile_simlib/activehdl}] -of_objects [get_files E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/sim_scripts -ip_user_files_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files -ipstatic_source_dir E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Fri May  2 12:16:20 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  2 12:17:15 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [e:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_inst/inst'
Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc:2]
Finished Parsing XDC File [E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/constrs_1/new/e-Cryptex.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4577.875 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.875 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4577.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 4577.875 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.srcs/utils_1/imports/synth_1/calibration.dcp with file E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Fri May  2 12:21:35 2025] Launched synth_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\calibration.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\e-Cryptex\FPGA\e-Cryptex\e-Cryptex.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  2 12:22:33 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May  2 12:24:01 2025] Launched impl_1...
Run output will be captured here: E:/e-Cryptex/FPGA/e-Cryptex/e-Cryptex.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4577.875 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4577.875 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4577.875 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4577.875 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4577.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 4577.875 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  2 15:05:16 2025...
