
sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1c4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  0800d288  0800d288  0000e288  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7a0  0800d7a0  0000f1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800d7a0  0800d7a0  0000f1ec  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800d7a0  0800d7a0  0000f1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7a0  0800d7a0  0000e7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d7a4  0800d7a4  0000e7a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800d7a8  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001260  200001ec  0800d994  0000f1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000144c  0800d994  0000f44c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001118c  00000000  00000000  0000f214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002716  00000000  00000000  000203a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00022ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ccc  00000000  00000000  00023ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011f9b  00000000  00000000  0002478c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014539  00000000  00000000  00036727  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00068fd0  00000000  00000000  0004ac60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3c30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050a8  00000000  00000000  000b3c74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000b8d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001ec 	.word	0x200001ec
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800d26c 	.word	0x0800d26c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f0 	.word	0x200001f0
 8000104:	0800d26c 	.word	0x0800d26c

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 facf 	bl	80019f4 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 fa13 	bl	800188c <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fac1 	bl	80019f4 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fab7 	bl	80019f4 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa3d 	bl	8001914 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 fa33 	bl	8001914 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 f911 	bl	80006ec <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 f899 	bl	800060c <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 f903 	bl	80006ec <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 f8f9 	bl	80006ec <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 f8a7 	bl	800065c <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 f89d 	bl	800065c <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__aeabi_d2uiz>:
 8000530:	b570      	push	{r4, r5, r6, lr}
 8000532:	2200      	movs	r2, #0
 8000534:	4b0c      	ldr	r3, [pc, #48]	@ (8000568 <__aeabi_d2uiz+0x38>)
 8000536:	0004      	movs	r4, r0
 8000538:	000d      	movs	r5, r1
 800053a:	f7ff ffb5 	bl	80004a8 <__aeabi_dcmpge>
 800053e:	2800      	cmp	r0, #0
 8000540:	d104      	bne.n	800054c <__aeabi_d2uiz+0x1c>
 8000542:	0020      	movs	r0, r4
 8000544:	0029      	movs	r1, r5
 8000546:	f002 f9d5 	bl	80028f4 <__aeabi_d2iz>
 800054a:	bd70      	pop	{r4, r5, r6, pc}
 800054c:	4b06      	ldr	r3, [pc, #24]	@ (8000568 <__aeabi_d2uiz+0x38>)
 800054e:	2200      	movs	r2, #0
 8000550:	0020      	movs	r0, r4
 8000552:	0029      	movs	r1, r5
 8000554:	f001 fda2 	bl	800209c <__aeabi_dsub>
 8000558:	f002 f9cc 	bl	80028f4 <__aeabi_d2iz>
 800055c:	2380      	movs	r3, #128	@ 0x80
 800055e:	061b      	lsls	r3, r3, #24
 8000560:	469c      	mov	ip, r3
 8000562:	4460      	add	r0, ip
 8000564:	e7f1      	b.n	800054a <__aeabi_d2uiz+0x1a>
 8000566:	46c0      	nop			@ (mov r8, r8)
 8000568:	41e00000 	.word	0x41e00000

0800056c <__aeabi_d2lz>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	2200      	movs	r2, #0
 8000570:	2300      	movs	r3, #0
 8000572:	0004      	movs	r4, r0
 8000574:	000d      	movs	r5, r1
 8000576:	f7ff ff79 	bl	800046c <__aeabi_dcmplt>
 800057a:	2800      	cmp	r0, #0
 800057c:	d108      	bne.n	8000590 <__aeabi_d2lz+0x24>
 800057e:	0020      	movs	r0, r4
 8000580:	0029      	movs	r1, r5
 8000582:	f000 f80f 	bl	80005a4 <__aeabi_d2ulz>
 8000586:	0002      	movs	r2, r0
 8000588:	000b      	movs	r3, r1
 800058a:	0010      	movs	r0, r2
 800058c:	0019      	movs	r1, r3
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	2380      	movs	r3, #128	@ 0x80
 8000592:	061b      	lsls	r3, r3, #24
 8000594:	18e9      	adds	r1, r5, r3
 8000596:	0020      	movs	r0, r4
 8000598:	f000 f804 	bl	80005a4 <__aeabi_d2ulz>
 800059c:	2300      	movs	r3, #0
 800059e:	4242      	negs	r2, r0
 80005a0:	418b      	sbcs	r3, r1
 80005a2:	e7f2      	b.n	800058a <__aeabi_d2lz+0x1e>

080005a4 <__aeabi_d2ulz>:
 80005a4:	b570      	push	{r4, r5, r6, lr}
 80005a6:	2200      	movs	r2, #0
 80005a8:	4b0b      	ldr	r3, [pc, #44]	@ (80005d8 <__aeabi_d2ulz+0x34>)
 80005aa:	000d      	movs	r5, r1
 80005ac:	0004      	movs	r4, r0
 80005ae:	f001 fa8f 	bl	8001ad0 <__aeabi_dmul>
 80005b2:	f7ff ffbd 	bl	8000530 <__aeabi_d2uiz>
 80005b6:	0006      	movs	r6, r0
 80005b8:	f002 fa06 	bl	80029c8 <__aeabi_ui2d>
 80005bc:	2200      	movs	r2, #0
 80005be:	4b07      	ldr	r3, [pc, #28]	@ (80005dc <__aeabi_d2ulz+0x38>)
 80005c0:	f001 fa86 	bl	8001ad0 <__aeabi_dmul>
 80005c4:	0002      	movs	r2, r0
 80005c6:	000b      	movs	r3, r1
 80005c8:	0020      	movs	r0, r4
 80005ca:	0029      	movs	r1, r5
 80005cc:	f001 fd66 	bl	800209c <__aeabi_dsub>
 80005d0:	f7ff ffae 	bl	8000530 <__aeabi_d2uiz>
 80005d4:	0031      	movs	r1, r6
 80005d6:	bd70      	pop	{r4, r5, r6, pc}
 80005d8:	3df00000 	.word	0x3df00000
 80005dc:	41f00000 	.word	0x41f00000

080005e0 <__aeabi_l2d>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	0006      	movs	r6, r0
 80005e4:	0008      	movs	r0, r1
 80005e6:	f002 f9c1 	bl	800296c <__aeabi_i2d>
 80005ea:	2200      	movs	r2, #0
 80005ec:	4b06      	ldr	r3, [pc, #24]	@ (8000608 <__aeabi_l2d+0x28>)
 80005ee:	f001 fa6f 	bl	8001ad0 <__aeabi_dmul>
 80005f2:	000d      	movs	r5, r1
 80005f4:	0004      	movs	r4, r0
 80005f6:	0030      	movs	r0, r6
 80005f8:	f002 f9e6 	bl	80029c8 <__aeabi_ui2d>
 80005fc:	002b      	movs	r3, r5
 80005fe:	0022      	movs	r2, r4
 8000600:	f000 fa66 	bl	8000ad0 <__aeabi_dadd>
 8000604:	bd70      	pop	{r4, r5, r6, pc}
 8000606:	46c0      	nop			@ (mov r8, r8)
 8000608:	41f00000 	.word	0x41f00000

0800060c <__eqsf2>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0042      	lsls	r2, r0, #1
 8000610:	024e      	lsls	r6, r1, #9
 8000612:	004c      	lsls	r4, r1, #1
 8000614:	0245      	lsls	r5, r0, #9
 8000616:	0a6d      	lsrs	r5, r5, #9
 8000618:	0e12      	lsrs	r2, r2, #24
 800061a:	0fc3      	lsrs	r3, r0, #31
 800061c:	0a76      	lsrs	r6, r6, #9
 800061e:	0e24      	lsrs	r4, r4, #24
 8000620:	0fc9      	lsrs	r1, r1, #31
 8000622:	2aff      	cmp	r2, #255	@ 0xff
 8000624:	d010      	beq.n	8000648 <__eqsf2+0x3c>
 8000626:	2cff      	cmp	r4, #255	@ 0xff
 8000628:	d00c      	beq.n	8000644 <__eqsf2+0x38>
 800062a:	2001      	movs	r0, #1
 800062c:	42a2      	cmp	r2, r4
 800062e:	d10a      	bne.n	8000646 <__eqsf2+0x3a>
 8000630:	42b5      	cmp	r5, r6
 8000632:	d108      	bne.n	8000646 <__eqsf2+0x3a>
 8000634:	428b      	cmp	r3, r1
 8000636:	d00f      	beq.n	8000658 <__eqsf2+0x4c>
 8000638:	2a00      	cmp	r2, #0
 800063a:	d104      	bne.n	8000646 <__eqsf2+0x3a>
 800063c:	0028      	movs	r0, r5
 800063e:	1e43      	subs	r3, r0, #1
 8000640:	4198      	sbcs	r0, r3
 8000642:	e000      	b.n	8000646 <__eqsf2+0x3a>
 8000644:	2001      	movs	r0, #1
 8000646:	bd70      	pop	{r4, r5, r6, pc}
 8000648:	2001      	movs	r0, #1
 800064a:	2cff      	cmp	r4, #255	@ 0xff
 800064c:	d1fb      	bne.n	8000646 <__eqsf2+0x3a>
 800064e:	4335      	orrs	r5, r6
 8000650:	d1f9      	bne.n	8000646 <__eqsf2+0x3a>
 8000652:	404b      	eors	r3, r1
 8000654:	0018      	movs	r0, r3
 8000656:	e7f6      	b.n	8000646 <__eqsf2+0x3a>
 8000658:	2000      	movs	r0, #0
 800065a:	e7f4      	b.n	8000646 <__eqsf2+0x3a>

0800065c <__gesf2>:
 800065c:	b530      	push	{r4, r5, lr}
 800065e:	0042      	lsls	r2, r0, #1
 8000660:	0244      	lsls	r4, r0, #9
 8000662:	024d      	lsls	r5, r1, #9
 8000664:	0fc3      	lsrs	r3, r0, #31
 8000666:	0048      	lsls	r0, r1, #1
 8000668:	0a64      	lsrs	r4, r4, #9
 800066a:	0e12      	lsrs	r2, r2, #24
 800066c:	0a6d      	lsrs	r5, r5, #9
 800066e:	0e00      	lsrs	r0, r0, #24
 8000670:	0fc9      	lsrs	r1, r1, #31
 8000672:	2aff      	cmp	r2, #255	@ 0xff
 8000674:	d018      	beq.n	80006a8 <__gesf2+0x4c>
 8000676:	28ff      	cmp	r0, #255	@ 0xff
 8000678:	d00a      	beq.n	8000690 <__gesf2+0x34>
 800067a:	2a00      	cmp	r2, #0
 800067c:	d11e      	bne.n	80006bc <__gesf2+0x60>
 800067e:	2800      	cmp	r0, #0
 8000680:	d10a      	bne.n	8000698 <__gesf2+0x3c>
 8000682:	2d00      	cmp	r5, #0
 8000684:	d029      	beq.n	80006da <__gesf2+0x7e>
 8000686:	2c00      	cmp	r4, #0
 8000688:	d12d      	bne.n	80006e6 <__gesf2+0x8a>
 800068a:	0048      	lsls	r0, r1, #1
 800068c:	3801      	subs	r0, #1
 800068e:	bd30      	pop	{r4, r5, pc}
 8000690:	2d00      	cmp	r5, #0
 8000692:	d125      	bne.n	80006e0 <__gesf2+0x84>
 8000694:	2a00      	cmp	r2, #0
 8000696:	d101      	bne.n	800069c <__gesf2+0x40>
 8000698:	2c00      	cmp	r4, #0
 800069a:	d0f6      	beq.n	800068a <__gesf2+0x2e>
 800069c:	428b      	cmp	r3, r1
 800069e:	d019      	beq.n	80006d4 <__gesf2+0x78>
 80006a0:	2001      	movs	r0, #1
 80006a2:	425b      	negs	r3, r3
 80006a4:	4318      	orrs	r0, r3
 80006a6:	e7f2      	b.n	800068e <__gesf2+0x32>
 80006a8:	2c00      	cmp	r4, #0
 80006aa:	d119      	bne.n	80006e0 <__gesf2+0x84>
 80006ac:	28ff      	cmp	r0, #255	@ 0xff
 80006ae:	d1f7      	bne.n	80006a0 <__gesf2+0x44>
 80006b0:	2d00      	cmp	r5, #0
 80006b2:	d115      	bne.n	80006e0 <__gesf2+0x84>
 80006b4:	2000      	movs	r0, #0
 80006b6:	428b      	cmp	r3, r1
 80006b8:	d1f2      	bne.n	80006a0 <__gesf2+0x44>
 80006ba:	e7e8      	b.n	800068e <__gesf2+0x32>
 80006bc:	2800      	cmp	r0, #0
 80006be:	d0ef      	beq.n	80006a0 <__gesf2+0x44>
 80006c0:	428b      	cmp	r3, r1
 80006c2:	d1ed      	bne.n	80006a0 <__gesf2+0x44>
 80006c4:	4282      	cmp	r2, r0
 80006c6:	dceb      	bgt.n	80006a0 <__gesf2+0x44>
 80006c8:	db04      	blt.n	80006d4 <__gesf2+0x78>
 80006ca:	42ac      	cmp	r4, r5
 80006cc:	d8e8      	bhi.n	80006a0 <__gesf2+0x44>
 80006ce:	2000      	movs	r0, #0
 80006d0:	42ac      	cmp	r4, r5
 80006d2:	d2dc      	bcs.n	800068e <__gesf2+0x32>
 80006d4:	0058      	lsls	r0, r3, #1
 80006d6:	3801      	subs	r0, #1
 80006d8:	e7d9      	b.n	800068e <__gesf2+0x32>
 80006da:	2c00      	cmp	r4, #0
 80006dc:	d0d7      	beq.n	800068e <__gesf2+0x32>
 80006de:	e7df      	b.n	80006a0 <__gesf2+0x44>
 80006e0:	2002      	movs	r0, #2
 80006e2:	4240      	negs	r0, r0
 80006e4:	e7d3      	b.n	800068e <__gesf2+0x32>
 80006e6:	428b      	cmp	r3, r1
 80006e8:	d1da      	bne.n	80006a0 <__gesf2+0x44>
 80006ea:	e7ee      	b.n	80006ca <__gesf2+0x6e>

080006ec <__lesf2>:
 80006ec:	b530      	push	{r4, r5, lr}
 80006ee:	0042      	lsls	r2, r0, #1
 80006f0:	0244      	lsls	r4, r0, #9
 80006f2:	024d      	lsls	r5, r1, #9
 80006f4:	0fc3      	lsrs	r3, r0, #31
 80006f6:	0048      	lsls	r0, r1, #1
 80006f8:	0a64      	lsrs	r4, r4, #9
 80006fa:	0e12      	lsrs	r2, r2, #24
 80006fc:	0a6d      	lsrs	r5, r5, #9
 80006fe:	0e00      	lsrs	r0, r0, #24
 8000700:	0fc9      	lsrs	r1, r1, #31
 8000702:	2aff      	cmp	r2, #255	@ 0xff
 8000704:	d017      	beq.n	8000736 <__lesf2+0x4a>
 8000706:	28ff      	cmp	r0, #255	@ 0xff
 8000708:	d00a      	beq.n	8000720 <__lesf2+0x34>
 800070a:	2a00      	cmp	r2, #0
 800070c:	d11b      	bne.n	8000746 <__lesf2+0x5a>
 800070e:	2800      	cmp	r0, #0
 8000710:	d10a      	bne.n	8000728 <__lesf2+0x3c>
 8000712:	2d00      	cmp	r5, #0
 8000714:	d01d      	beq.n	8000752 <__lesf2+0x66>
 8000716:	2c00      	cmp	r4, #0
 8000718:	d12d      	bne.n	8000776 <__lesf2+0x8a>
 800071a:	0048      	lsls	r0, r1, #1
 800071c:	3801      	subs	r0, #1
 800071e:	e011      	b.n	8000744 <__lesf2+0x58>
 8000720:	2d00      	cmp	r5, #0
 8000722:	d10e      	bne.n	8000742 <__lesf2+0x56>
 8000724:	2a00      	cmp	r2, #0
 8000726:	d101      	bne.n	800072c <__lesf2+0x40>
 8000728:	2c00      	cmp	r4, #0
 800072a:	d0f6      	beq.n	800071a <__lesf2+0x2e>
 800072c:	428b      	cmp	r3, r1
 800072e:	d10c      	bne.n	800074a <__lesf2+0x5e>
 8000730:	0058      	lsls	r0, r3, #1
 8000732:	3801      	subs	r0, #1
 8000734:	e006      	b.n	8000744 <__lesf2+0x58>
 8000736:	2c00      	cmp	r4, #0
 8000738:	d103      	bne.n	8000742 <__lesf2+0x56>
 800073a:	28ff      	cmp	r0, #255	@ 0xff
 800073c:	d105      	bne.n	800074a <__lesf2+0x5e>
 800073e:	2d00      	cmp	r5, #0
 8000740:	d015      	beq.n	800076e <__lesf2+0x82>
 8000742:	2002      	movs	r0, #2
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	2800      	cmp	r0, #0
 8000748:	d106      	bne.n	8000758 <__lesf2+0x6c>
 800074a:	2001      	movs	r0, #1
 800074c:	425b      	negs	r3, r3
 800074e:	4318      	orrs	r0, r3
 8000750:	e7f8      	b.n	8000744 <__lesf2+0x58>
 8000752:	2c00      	cmp	r4, #0
 8000754:	d0f6      	beq.n	8000744 <__lesf2+0x58>
 8000756:	e7f8      	b.n	800074a <__lesf2+0x5e>
 8000758:	428b      	cmp	r3, r1
 800075a:	d1f6      	bne.n	800074a <__lesf2+0x5e>
 800075c:	4282      	cmp	r2, r0
 800075e:	dcf4      	bgt.n	800074a <__lesf2+0x5e>
 8000760:	dbe6      	blt.n	8000730 <__lesf2+0x44>
 8000762:	42ac      	cmp	r4, r5
 8000764:	d8f1      	bhi.n	800074a <__lesf2+0x5e>
 8000766:	2000      	movs	r0, #0
 8000768:	42ac      	cmp	r4, r5
 800076a:	d2eb      	bcs.n	8000744 <__lesf2+0x58>
 800076c:	e7e0      	b.n	8000730 <__lesf2+0x44>
 800076e:	2000      	movs	r0, #0
 8000770:	428b      	cmp	r3, r1
 8000772:	d1ea      	bne.n	800074a <__lesf2+0x5e>
 8000774:	e7e6      	b.n	8000744 <__lesf2+0x58>
 8000776:	428b      	cmp	r3, r1
 8000778:	d1e7      	bne.n	800074a <__lesf2+0x5e>
 800077a:	e7f2      	b.n	8000762 <__lesf2+0x76>

0800077c <__aeabi_fmul>:
 800077c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800077e:	464f      	mov	r7, r9
 8000780:	4646      	mov	r6, r8
 8000782:	46d6      	mov	lr, sl
 8000784:	0044      	lsls	r4, r0, #1
 8000786:	b5c0      	push	{r6, r7, lr}
 8000788:	0246      	lsls	r6, r0, #9
 800078a:	1c0f      	adds	r7, r1, #0
 800078c:	0a76      	lsrs	r6, r6, #9
 800078e:	0e24      	lsrs	r4, r4, #24
 8000790:	0fc5      	lsrs	r5, r0, #31
 8000792:	2c00      	cmp	r4, #0
 8000794:	d100      	bne.n	8000798 <__aeabi_fmul+0x1c>
 8000796:	e0da      	b.n	800094e <__aeabi_fmul+0x1d2>
 8000798:	2cff      	cmp	r4, #255	@ 0xff
 800079a:	d074      	beq.n	8000886 <__aeabi_fmul+0x10a>
 800079c:	2380      	movs	r3, #128	@ 0x80
 800079e:	00f6      	lsls	r6, r6, #3
 80007a0:	04db      	lsls	r3, r3, #19
 80007a2:	431e      	orrs	r6, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	4699      	mov	r9, r3
 80007a8:	469a      	mov	sl, r3
 80007aa:	3c7f      	subs	r4, #127	@ 0x7f
 80007ac:	027b      	lsls	r3, r7, #9
 80007ae:	0a5b      	lsrs	r3, r3, #9
 80007b0:	4698      	mov	r8, r3
 80007b2:	007b      	lsls	r3, r7, #1
 80007b4:	0e1b      	lsrs	r3, r3, #24
 80007b6:	0fff      	lsrs	r7, r7, #31
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d074      	beq.n	80008a6 <__aeabi_fmul+0x12a>
 80007bc:	2bff      	cmp	r3, #255	@ 0xff
 80007be:	d100      	bne.n	80007c2 <__aeabi_fmul+0x46>
 80007c0:	e08e      	b.n	80008e0 <__aeabi_fmul+0x164>
 80007c2:	4642      	mov	r2, r8
 80007c4:	2180      	movs	r1, #128	@ 0x80
 80007c6:	00d2      	lsls	r2, r2, #3
 80007c8:	04c9      	lsls	r1, r1, #19
 80007ca:	4311      	orrs	r1, r2
 80007cc:	3b7f      	subs	r3, #127	@ 0x7f
 80007ce:	002a      	movs	r2, r5
 80007d0:	18e4      	adds	r4, r4, r3
 80007d2:	464b      	mov	r3, r9
 80007d4:	407a      	eors	r2, r7
 80007d6:	4688      	mov	r8, r1
 80007d8:	b2d2      	uxtb	r2, r2
 80007da:	2b0a      	cmp	r3, #10
 80007dc:	dc75      	bgt.n	80008ca <__aeabi_fmul+0x14e>
 80007de:	464b      	mov	r3, r9
 80007e0:	2000      	movs	r0, #0
 80007e2:	2b02      	cmp	r3, #2
 80007e4:	dd0f      	ble.n	8000806 <__aeabi_fmul+0x8a>
 80007e6:	4649      	mov	r1, r9
 80007e8:	2301      	movs	r3, #1
 80007ea:	408b      	lsls	r3, r1
 80007ec:	21a6      	movs	r1, #166	@ 0xa6
 80007ee:	00c9      	lsls	r1, r1, #3
 80007f0:	420b      	tst	r3, r1
 80007f2:	d169      	bne.n	80008c8 <__aeabi_fmul+0x14c>
 80007f4:	2190      	movs	r1, #144	@ 0x90
 80007f6:	0089      	lsls	r1, r1, #2
 80007f8:	420b      	tst	r3, r1
 80007fa:	d000      	beq.n	80007fe <__aeabi_fmul+0x82>
 80007fc:	e100      	b.n	8000a00 <__aeabi_fmul+0x284>
 80007fe:	2188      	movs	r1, #136	@ 0x88
 8000800:	4219      	tst	r1, r3
 8000802:	d000      	beq.n	8000806 <__aeabi_fmul+0x8a>
 8000804:	e0f5      	b.n	80009f2 <__aeabi_fmul+0x276>
 8000806:	4641      	mov	r1, r8
 8000808:	0409      	lsls	r1, r1, #16
 800080a:	0c09      	lsrs	r1, r1, #16
 800080c:	4643      	mov	r3, r8
 800080e:	0008      	movs	r0, r1
 8000810:	0c35      	lsrs	r5, r6, #16
 8000812:	0436      	lsls	r6, r6, #16
 8000814:	0c1b      	lsrs	r3, r3, #16
 8000816:	0c36      	lsrs	r6, r6, #16
 8000818:	4370      	muls	r0, r6
 800081a:	4369      	muls	r1, r5
 800081c:	435e      	muls	r6, r3
 800081e:	435d      	muls	r5, r3
 8000820:	1876      	adds	r6, r6, r1
 8000822:	0c03      	lsrs	r3, r0, #16
 8000824:	199b      	adds	r3, r3, r6
 8000826:	4299      	cmp	r1, r3
 8000828:	d903      	bls.n	8000832 <__aeabi_fmul+0xb6>
 800082a:	2180      	movs	r1, #128	@ 0x80
 800082c:	0249      	lsls	r1, r1, #9
 800082e:	468c      	mov	ip, r1
 8000830:	4465      	add	r5, ip
 8000832:	0400      	lsls	r0, r0, #16
 8000834:	0419      	lsls	r1, r3, #16
 8000836:	0c00      	lsrs	r0, r0, #16
 8000838:	1809      	adds	r1, r1, r0
 800083a:	018e      	lsls	r6, r1, #6
 800083c:	1e70      	subs	r0, r6, #1
 800083e:	4186      	sbcs	r6, r0
 8000840:	0c1b      	lsrs	r3, r3, #16
 8000842:	0e89      	lsrs	r1, r1, #26
 8000844:	195b      	adds	r3, r3, r5
 8000846:	430e      	orrs	r6, r1
 8000848:	019b      	lsls	r3, r3, #6
 800084a:	431e      	orrs	r6, r3
 800084c:	011b      	lsls	r3, r3, #4
 800084e:	d46c      	bmi.n	800092a <__aeabi_fmul+0x1ae>
 8000850:	0023      	movs	r3, r4
 8000852:	337f      	adds	r3, #127	@ 0x7f
 8000854:	2b00      	cmp	r3, #0
 8000856:	dc00      	bgt.n	800085a <__aeabi_fmul+0xde>
 8000858:	e0b1      	b.n	80009be <__aeabi_fmul+0x242>
 800085a:	0015      	movs	r5, r2
 800085c:	0771      	lsls	r1, r6, #29
 800085e:	d00b      	beq.n	8000878 <__aeabi_fmul+0xfc>
 8000860:	200f      	movs	r0, #15
 8000862:	0021      	movs	r1, r4
 8000864:	4030      	ands	r0, r6
 8000866:	2804      	cmp	r0, #4
 8000868:	d006      	beq.n	8000878 <__aeabi_fmul+0xfc>
 800086a:	3604      	adds	r6, #4
 800086c:	0132      	lsls	r2, r6, #4
 800086e:	d503      	bpl.n	8000878 <__aeabi_fmul+0xfc>
 8000870:	4b6e      	ldr	r3, [pc, #440]	@ (8000a2c <__aeabi_fmul+0x2b0>)
 8000872:	401e      	ands	r6, r3
 8000874:	000b      	movs	r3, r1
 8000876:	3380      	adds	r3, #128	@ 0x80
 8000878:	2bfe      	cmp	r3, #254	@ 0xfe
 800087a:	dd00      	ble.n	800087e <__aeabi_fmul+0x102>
 800087c:	e0bd      	b.n	80009fa <__aeabi_fmul+0x27e>
 800087e:	01b2      	lsls	r2, r6, #6
 8000880:	0a52      	lsrs	r2, r2, #9
 8000882:	b2db      	uxtb	r3, r3
 8000884:	e048      	b.n	8000918 <__aeabi_fmul+0x19c>
 8000886:	2e00      	cmp	r6, #0
 8000888:	d000      	beq.n	800088c <__aeabi_fmul+0x110>
 800088a:	e092      	b.n	80009b2 <__aeabi_fmul+0x236>
 800088c:	2308      	movs	r3, #8
 800088e:	4699      	mov	r9, r3
 8000890:	3b06      	subs	r3, #6
 8000892:	469a      	mov	sl, r3
 8000894:	027b      	lsls	r3, r7, #9
 8000896:	0a5b      	lsrs	r3, r3, #9
 8000898:	4698      	mov	r8, r3
 800089a:	007b      	lsls	r3, r7, #1
 800089c:	24ff      	movs	r4, #255	@ 0xff
 800089e:	0e1b      	lsrs	r3, r3, #24
 80008a0:	0fff      	lsrs	r7, r7, #31
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d18a      	bne.n	80007bc <__aeabi_fmul+0x40>
 80008a6:	4642      	mov	r2, r8
 80008a8:	2a00      	cmp	r2, #0
 80008aa:	d164      	bne.n	8000976 <__aeabi_fmul+0x1fa>
 80008ac:	4649      	mov	r1, r9
 80008ae:	3201      	adds	r2, #1
 80008b0:	4311      	orrs	r1, r2
 80008b2:	4689      	mov	r9, r1
 80008b4:	290a      	cmp	r1, #10
 80008b6:	dc08      	bgt.n	80008ca <__aeabi_fmul+0x14e>
 80008b8:	407d      	eors	r5, r7
 80008ba:	2001      	movs	r0, #1
 80008bc:	b2ea      	uxtb	r2, r5
 80008be:	2902      	cmp	r1, #2
 80008c0:	dc91      	bgt.n	80007e6 <__aeabi_fmul+0x6a>
 80008c2:	0015      	movs	r5, r2
 80008c4:	2200      	movs	r2, #0
 80008c6:	e027      	b.n	8000918 <__aeabi_fmul+0x19c>
 80008c8:	0015      	movs	r5, r2
 80008ca:	4653      	mov	r3, sl
 80008cc:	2b02      	cmp	r3, #2
 80008ce:	d100      	bne.n	80008d2 <__aeabi_fmul+0x156>
 80008d0:	e093      	b.n	80009fa <__aeabi_fmul+0x27e>
 80008d2:	2b03      	cmp	r3, #3
 80008d4:	d01a      	beq.n	800090c <__aeabi_fmul+0x190>
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d12c      	bne.n	8000934 <__aeabi_fmul+0x1b8>
 80008da:	2300      	movs	r3, #0
 80008dc:	2200      	movs	r2, #0
 80008de:	e01b      	b.n	8000918 <__aeabi_fmul+0x19c>
 80008e0:	4643      	mov	r3, r8
 80008e2:	34ff      	adds	r4, #255	@ 0xff
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d055      	beq.n	8000994 <__aeabi_fmul+0x218>
 80008e8:	2103      	movs	r1, #3
 80008ea:	464b      	mov	r3, r9
 80008ec:	430b      	orrs	r3, r1
 80008ee:	0019      	movs	r1, r3
 80008f0:	2b0a      	cmp	r3, #10
 80008f2:	dc00      	bgt.n	80008f6 <__aeabi_fmul+0x17a>
 80008f4:	e092      	b.n	8000a1c <__aeabi_fmul+0x2a0>
 80008f6:	2b0f      	cmp	r3, #15
 80008f8:	d000      	beq.n	80008fc <__aeabi_fmul+0x180>
 80008fa:	e08c      	b.n	8000a16 <__aeabi_fmul+0x29a>
 80008fc:	2280      	movs	r2, #128	@ 0x80
 80008fe:	03d2      	lsls	r2, r2, #15
 8000900:	4216      	tst	r6, r2
 8000902:	d003      	beq.n	800090c <__aeabi_fmul+0x190>
 8000904:	4643      	mov	r3, r8
 8000906:	4213      	tst	r3, r2
 8000908:	d100      	bne.n	800090c <__aeabi_fmul+0x190>
 800090a:	e07d      	b.n	8000a08 <__aeabi_fmul+0x28c>
 800090c:	2280      	movs	r2, #128	@ 0x80
 800090e:	03d2      	lsls	r2, r2, #15
 8000910:	4332      	orrs	r2, r6
 8000912:	0252      	lsls	r2, r2, #9
 8000914:	0a52      	lsrs	r2, r2, #9
 8000916:	23ff      	movs	r3, #255	@ 0xff
 8000918:	05d8      	lsls	r0, r3, #23
 800091a:	07ed      	lsls	r5, r5, #31
 800091c:	4310      	orrs	r0, r2
 800091e:	4328      	orrs	r0, r5
 8000920:	bce0      	pop	{r5, r6, r7}
 8000922:	46ba      	mov	sl, r7
 8000924:	46b1      	mov	r9, r6
 8000926:	46a8      	mov	r8, r5
 8000928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800092a:	2301      	movs	r3, #1
 800092c:	0015      	movs	r5, r2
 800092e:	0871      	lsrs	r1, r6, #1
 8000930:	401e      	ands	r6, r3
 8000932:	430e      	orrs	r6, r1
 8000934:	0023      	movs	r3, r4
 8000936:	3380      	adds	r3, #128	@ 0x80
 8000938:	1c61      	adds	r1, r4, #1
 800093a:	2b00      	cmp	r3, #0
 800093c:	dd41      	ble.n	80009c2 <__aeabi_fmul+0x246>
 800093e:	0772      	lsls	r2, r6, #29
 8000940:	d094      	beq.n	800086c <__aeabi_fmul+0xf0>
 8000942:	220f      	movs	r2, #15
 8000944:	4032      	ands	r2, r6
 8000946:	2a04      	cmp	r2, #4
 8000948:	d000      	beq.n	800094c <__aeabi_fmul+0x1d0>
 800094a:	e78e      	b.n	800086a <__aeabi_fmul+0xee>
 800094c:	e78e      	b.n	800086c <__aeabi_fmul+0xf0>
 800094e:	2e00      	cmp	r6, #0
 8000950:	d105      	bne.n	800095e <__aeabi_fmul+0x1e2>
 8000952:	2304      	movs	r3, #4
 8000954:	4699      	mov	r9, r3
 8000956:	3b03      	subs	r3, #3
 8000958:	2400      	movs	r4, #0
 800095a:	469a      	mov	sl, r3
 800095c:	e726      	b.n	80007ac <__aeabi_fmul+0x30>
 800095e:	0030      	movs	r0, r6
 8000960:	f002 f920 	bl	8002ba4 <__clzsi2>
 8000964:	2476      	movs	r4, #118	@ 0x76
 8000966:	1f43      	subs	r3, r0, #5
 8000968:	409e      	lsls	r6, r3
 800096a:	2300      	movs	r3, #0
 800096c:	4264      	negs	r4, r4
 800096e:	4699      	mov	r9, r3
 8000970:	469a      	mov	sl, r3
 8000972:	1a24      	subs	r4, r4, r0
 8000974:	e71a      	b.n	80007ac <__aeabi_fmul+0x30>
 8000976:	4640      	mov	r0, r8
 8000978:	f002 f914 	bl	8002ba4 <__clzsi2>
 800097c:	464b      	mov	r3, r9
 800097e:	1a24      	subs	r4, r4, r0
 8000980:	3c76      	subs	r4, #118	@ 0x76
 8000982:	2b0a      	cmp	r3, #10
 8000984:	dca1      	bgt.n	80008ca <__aeabi_fmul+0x14e>
 8000986:	4643      	mov	r3, r8
 8000988:	3805      	subs	r0, #5
 800098a:	4083      	lsls	r3, r0
 800098c:	407d      	eors	r5, r7
 800098e:	4698      	mov	r8, r3
 8000990:	b2ea      	uxtb	r2, r5
 8000992:	e724      	b.n	80007de <__aeabi_fmul+0x62>
 8000994:	464a      	mov	r2, r9
 8000996:	3302      	adds	r3, #2
 8000998:	4313      	orrs	r3, r2
 800099a:	002a      	movs	r2, r5
 800099c:	407a      	eors	r2, r7
 800099e:	b2d2      	uxtb	r2, r2
 80009a0:	2b0a      	cmp	r3, #10
 80009a2:	dc92      	bgt.n	80008ca <__aeabi_fmul+0x14e>
 80009a4:	4649      	mov	r1, r9
 80009a6:	0015      	movs	r5, r2
 80009a8:	2900      	cmp	r1, #0
 80009aa:	d026      	beq.n	80009fa <__aeabi_fmul+0x27e>
 80009ac:	4699      	mov	r9, r3
 80009ae:	2002      	movs	r0, #2
 80009b0:	e719      	b.n	80007e6 <__aeabi_fmul+0x6a>
 80009b2:	230c      	movs	r3, #12
 80009b4:	4699      	mov	r9, r3
 80009b6:	3b09      	subs	r3, #9
 80009b8:	24ff      	movs	r4, #255	@ 0xff
 80009ba:	469a      	mov	sl, r3
 80009bc:	e6f6      	b.n	80007ac <__aeabi_fmul+0x30>
 80009be:	0015      	movs	r5, r2
 80009c0:	0021      	movs	r1, r4
 80009c2:	2201      	movs	r2, #1
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	2b1b      	cmp	r3, #27
 80009c8:	dd00      	ble.n	80009cc <__aeabi_fmul+0x250>
 80009ca:	e786      	b.n	80008da <__aeabi_fmul+0x15e>
 80009cc:	319e      	adds	r1, #158	@ 0x9e
 80009ce:	0032      	movs	r2, r6
 80009d0:	408e      	lsls	r6, r1
 80009d2:	40da      	lsrs	r2, r3
 80009d4:	1e73      	subs	r3, r6, #1
 80009d6:	419e      	sbcs	r6, r3
 80009d8:	4332      	orrs	r2, r6
 80009da:	0753      	lsls	r3, r2, #29
 80009dc:	d004      	beq.n	80009e8 <__aeabi_fmul+0x26c>
 80009de:	230f      	movs	r3, #15
 80009e0:	4013      	ands	r3, r2
 80009e2:	2b04      	cmp	r3, #4
 80009e4:	d000      	beq.n	80009e8 <__aeabi_fmul+0x26c>
 80009e6:	3204      	adds	r2, #4
 80009e8:	0153      	lsls	r3, r2, #5
 80009ea:	d510      	bpl.n	8000a0e <__aeabi_fmul+0x292>
 80009ec:	2301      	movs	r3, #1
 80009ee:	2200      	movs	r2, #0
 80009f0:	e792      	b.n	8000918 <__aeabi_fmul+0x19c>
 80009f2:	003d      	movs	r5, r7
 80009f4:	4646      	mov	r6, r8
 80009f6:	4682      	mov	sl, r0
 80009f8:	e767      	b.n	80008ca <__aeabi_fmul+0x14e>
 80009fa:	23ff      	movs	r3, #255	@ 0xff
 80009fc:	2200      	movs	r2, #0
 80009fe:	e78b      	b.n	8000918 <__aeabi_fmul+0x19c>
 8000a00:	2280      	movs	r2, #128	@ 0x80
 8000a02:	2500      	movs	r5, #0
 8000a04:	03d2      	lsls	r2, r2, #15
 8000a06:	e786      	b.n	8000916 <__aeabi_fmul+0x19a>
 8000a08:	003d      	movs	r5, r7
 8000a0a:	431a      	orrs	r2, r3
 8000a0c:	e783      	b.n	8000916 <__aeabi_fmul+0x19a>
 8000a0e:	0192      	lsls	r2, r2, #6
 8000a10:	2300      	movs	r3, #0
 8000a12:	0a52      	lsrs	r2, r2, #9
 8000a14:	e780      	b.n	8000918 <__aeabi_fmul+0x19c>
 8000a16:	003d      	movs	r5, r7
 8000a18:	4646      	mov	r6, r8
 8000a1a:	e777      	b.n	800090c <__aeabi_fmul+0x190>
 8000a1c:	002a      	movs	r2, r5
 8000a1e:	2301      	movs	r3, #1
 8000a20:	407a      	eors	r2, r7
 8000a22:	408b      	lsls	r3, r1
 8000a24:	2003      	movs	r0, #3
 8000a26:	b2d2      	uxtb	r2, r2
 8000a28:	e6e9      	b.n	80007fe <__aeabi_fmul+0x82>
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	f7ffffff 	.word	0xf7ffffff

08000a30 <__aeabi_i2f>:
 8000a30:	b570      	push	{r4, r5, r6, lr}
 8000a32:	2800      	cmp	r0, #0
 8000a34:	d012      	beq.n	8000a5c <__aeabi_i2f+0x2c>
 8000a36:	17c3      	asrs	r3, r0, #31
 8000a38:	18c5      	adds	r5, r0, r3
 8000a3a:	405d      	eors	r5, r3
 8000a3c:	0fc4      	lsrs	r4, r0, #31
 8000a3e:	0028      	movs	r0, r5
 8000a40:	f002 f8b0 	bl	8002ba4 <__clzsi2>
 8000a44:	239e      	movs	r3, #158	@ 0x9e
 8000a46:	1a1b      	subs	r3, r3, r0
 8000a48:	2b96      	cmp	r3, #150	@ 0x96
 8000a4a:	dc0f      	bgt.n	8000a6c <__aeabi_i2f+0x3c>
 8000a4c:	2808      	cmp	r0, #8
 8000a4e:	d038      	beq.n	8000ac2 <__aeabi_i2f+0x92>
 8000a50:	3808      	subs	r0, #8
 8000a52:	4085      	lsls	r5, r0
 8000a54:	026d      	lsls	r5, r5, #9
 8000a56:	0a6d      	lsrs	r5, r5, #9
 8000a58:	b2d8      	uxtb	r0, r3
 8000a5a:	e002      	b.n	8000a62 <__aeabi_i2f+0x32>
 8000a5c:	2400      	movs	r4, #0
 8000a5e:	2000      	movs	r0, #0
 8000a60:	2500      	movs	r5, #0
 8000a62:	05c0      	lsls	r0, r0, #23
 8000a64:	4328      	orrs	r0, r5
 8000a66:	07e4      	lsls	r4, r4, #31
 8000a68:	4320      	orrs	r0, r4
 8000a6a:	bd70      	pop	{r4, r5, r6, pc}
 8000a6c:	2b99      	cmp	r3, #153	@ 0x99
 8000a6e:	dc14      	bgt.n	8000a9a <__aeabi_i2f+0x6a>
 8000a70:	1f42      	subs	r2, r0, #5
 8000a72:	4095      	lsls	r5, r2
 8000a74:	002a      	movs	r2, r5
 8000a76:	4915      	ldr	r1, [pc, #84]	@ (8000acc <__aeabi_i2f+0x9c>)
 8000a78:	4011      	ands	r1, r2
 8000a7a:	0755      	lsls	r5, r2, #29
 8000a7c:	d01c      	beq.n	8000ab8 <__aeabi_i2f+0x88>
 8000a7e:	250f      	movs	r5, #15
 8000a80:	402a      	ands	r2, r5
 8000a82:	2a04      	cmp	r2, #4
 8000a84:	d018      	beq.n	8000ab8 <__aeabi_i2f+0x88>
 8000a86:	3104      	adds	r1, #4
 8000a88:	08ca      	lsrs	r2, r1, #3
 8000a8a:	0149      	lsls	r1, r1, #5
 8000a8c:	d515      	bpl.n	8000aba <__aeabi_i2f+0x8a>
 8000a8e:	239f      	movs	r3, #159	@ 0x9f
 8000a90:	0252      	lsls	r2, r2, #9
 8000a92:	1a18      	subs	r0, r3, r0
 8000a94:	0a55      	lsrs	r5, r2, #9
 8000a96:	b2c0      	uxtb	r0, r0
 8000a98:	e7e3      	b.n	8000a62 <__aeabi_i2f+0x32>
 8000a9a:	2205      	movs	r2, #5
 8000a9c:	0029      	movs	r1, r5
 8000a9e:	1a12      	subs	r2, r2, r0
 8000aa0:	40d1      	lsrs	r1, r2
 8000aa2:	0002      	movs	r2, r0
 8000aa4:	321b      	adds	r2, #27
 8000aa6:	4095      	lsls	r5, r2
 8000aa8:	002a      	movs	r2, r5
 8000aaa:	1e55      	subs	r5, r2, #1
 8000aac:	41aa      	sbcs	r2, r5
 8000aae:	430a      	orrs	r2, r1
 8000ab0:	4906      	ldr	r1, [pc, #24]	@ (8000acc <__aeabi_i2f+0x9c>)
 8000ab2:	4011      	ands	r1, r2
 8000ab4:	0755      	lsls	r5, r2, #29
 8000ab6:	d1e2      	bne.n	8000a7e <__aeabi_i2f+0x4e>
 8000ab8:	08ca      	lsrs	r2, r1, #3
 8000aba:	0252      	lsls	r2, r2, #9
 8000abc:	0a55      	lsrs	r5, r2, #9
 8000abe:	b2d8      	uxtb	r0, r3
 8000ac0:	e7cf      	b.n	8000a62 <__aeabi_i2f+0x32>
 8000ac2:	026d      	lsls	r5, r5, #9
 8000ac4:	0a6d      	lsrs	r5, r5, #9
 8000ac6:	308e      	adds	r0, #142	@ 0x8e
 8000ac8:	e7cb      	b.n	8000a62 <__aeabi_i2f+0x32>
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	fbffffff 	.word	0xfbffffff

08000ad0 <__aeabi_dadd>:
 8000ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ad2:	464f      	mov	r7, r9
 8000ad4:	4646      	mov	r6, r8
 8000ad6:	46d6      	mov	lr, sl
 8000ad8:	b5c0      	push	{r6, r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	9000      	str	r0, [sp, #0]
 8000ade:	9101      	str	r1, [sp, #4]
 8000ae0:	030e      	lsls	r6, r1, #12
 8000ae2:	004c      	lsls	r4, r1, #1
 8000ae4:	0fcd      	lsrs	r5, r1, #31
 8000ae6:	0a71      	lsrs	r1, r6, #9
 8000ae8:	9e00      	ldr	r6, [sp, #0]
 8000aea:	005f      	lsls	r7, r3, #1
 8000aec:	0f76      	lsrs	r6, r6, #29
 8000aee:	430e      	orrs	r6, r1
 8000af0:	9900      	ldr	r1, [sp, #0]
 8000af2:	9200      	str	r2, [sp, #0]
 8000af4:	9301      	str	r3, [sp, #4]
 8000af6:	00c9      	lsls	r1, r1, #3
 8000af8:	4689      	mov	r9, r1
 8000afa:	0319      	lsls	r1, r3, #12
 8000afc:	0d7b      	lsrs	r3, r7, #21
 8000afe:	4698      	mov	r8, r3
 8000b00:	9b01      	ldr	r3, [sp, #4]
 8000b02:	0a49      	lsrs	r1, r1, #9
 8000b04:	0fdb      	lsrs	r3, r3, #31
 8000b06:	469c      	mov	ip, r3
 8000b08:	9b00      	ldr	r3, [sp, #0]
 8000b0a:	9a00      	ldr	r2, [sp, #0]
 8000b0c:	0f5b      	lsrs	r3, r3, #29
 8000b0e:	430b      	orrs	r3, r1
 8000b10:	4641      	mov	r1, r8
 8000b12:	0d64      	lsrs	r4, r4, #21
 8000b14:	00d2      	lsls	r2, r2, #3
 8000b16:	1a61      	subs	r1, r4, r1
 8000b18:	4565      	cmp	r5, ip
 8000b1a:	d100      	bne.n	8000b1e <__aeabi_dadd+0x4e>
 8000b1c:	e0a6      	b.n	8000c6c <__aeabi_dadd+0x19c>
 8000b1e:	2900      	cmp	r1, #0
 8000b20:	dd72      	ble.n	8000c08 <__aeabi_dadd+0x138>
 8000b22:	4647      	mov	r7, r8
 8000b24:	2f00      	cmp	r7, #0
 8000b26:	d100      	bne.n	8000b2a <__aeabi_dadd+0x5a>
 8000b28:	e0dd      	b.n	8000ce6 <__aeabi_dadd+0x216>
 8000b2a:	4fcc      	ldr	r7, [pc, #816]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000b2c:	42bc      	cmp	r4, r7
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_dadd+0x62>
 8000b30:	e19a      	b.n	8000e68 <__aeabi_dadd+0x398>
 8000b32:	2701      	movs	r7, #1
 8000b34:	2938      	cmp	r1, #56	@ 0x38
 8000b36:	dc17      	bgt.n	8000b68 <__aeabi_dadd+0x98>
 8000b38:	2780      	movs	r7, #128	@ 0x80
 8000b3a:	043f      	lsls	r7, r7, #16
 8000b3c:	433b      	orrs	r3, r7
 8000b3e:	291f      	cmp	r1, #31
 8000b40:	dd00      	ble.n	8000b44 <__aeabi_dadd+0x74>
 8000b42:	e1dd      	b.n	8000f00 <__aeabi_dadd+0x430>
 8000b44:	2720      	movs	r7, #32
 8000b46:	1a78      	subs	r0, r7, r1
 8000b48:	001f      	movs	r7, r3
 8000b4a:	4087      	lsls	r7, r0
 8000b4c:	46ba      	mov	sl, r7
 8000b4e:	0017      	movs	r7, r2
 8000b50:	40cf      	lsrs	r7, r1
 8000b52:	4684      	mov	ip, r0
 8000b54:	0038      	movs	r0, r7
 8000b56:	4657      	mov	r7, sl
 8000b58:	4307      	orrs	r7, r0
 8000b5a:	4660      	mov	r0, ip
 8000b5c:	4082      	lsls	r2, r0
 8000b5e:	40cb      	lsrs	r3, r1
 8000b60:	1e50      	subs	r0, r2, #1
 8000b62:	4182      	sbcs	r2, r0
 8000b64:	1af6      	subs	r6, r6, r3
 8000b66:	4317      	orrs	r7, r2
 8000b68:	464b      	mov	r3, r9
 8000b6a:	1bdf      	subs	r7, r3, r7
 8000b6c:	45b9      	cmp	r9, r7
 8000b6e:	4180      	sbcs	r0, r0
 8000b70:	4240      	negs	r0, r0
 8000b72:	1a36      	subs	r6, r6, r0
 8000b74:	0233      	lsls	r3, r6, #8
 8000b76:	d400      	bmi.n	8000b7a <__aeabi_dadd+0xaa>
 8000b78:	e0ff      	b.n	8000d7a <__aeabi_dadd+0x2aa>
 8000b7a:	0276      	lsls	r6, r6, #9
 8000b7c:	0a76      	lsrs	r6, r6, #9
 8000b7e:	2e00      	cmp	r6, #0
 8000b80:	d100      	bne.n	8000b84 <__aeabi_dadd+0xb4>
 8000b82:	e13c      	b.n	8000dfe <__aeabi_dadd+0x32e>
 8000b84:	0030      	movs	r0, r6
 8000b86:	f002 f80d 	bl	8002ba4 <__clzsi2>
 8000b8a:	0003      	movs	r3, r0
 8000b8c:	3b08      	subs	r3, #8
 8000b8e:	2120      	movs	r1, #32
 8000b90:	0038      	movs	r0, r7
 8000b92:	1aca      	subs	r2, r1, r3
 8000b94:	40d0      	lsrs	r0, r2
 8000b96:	409e      	lsls	r6, r3
 8000b98:	0002      	movs	r2, r0
 8000b9a:	409f      	lsls	r7, r3
 8000b9c:	4332      	orrs	r2, r6
 8000b9e:	429c      	cmp	r4, r3
 8000ba0:	dd00      	ble.n	8000ba4 <__aeabi_dadd+0xd4>
 8000ba2:	e1a6      	b.n	8000ef2 <__aeabi_dadd+0x422>
 8000ba4:	1b18      	subs	r0, r3, r4
 8000ba6:	3001      	adds	r0, #1
 8000ba8:	1a09      	subs	r1, r1, r0
 8000baa:	003e      	movs	r6, r7
 8000bac:	408f      	lsls	r7, r1
 8000bae:	40c6      	lsrs	r6, r0
 8000bb0:	1e7b      	subs	r3, r7, #1
 8000bb2:	419f      	sbcs	r7, r3
 8000bb4:	0013      	movs	r3, r2
 8000bb6:	408b      	lsls	r3, r1
 8000bb8:	4337      	orrs	r7, r6
 8000bba:	431f      	orrs	r7, r3
 8000bbc:	40c2      	lsrs	r2, r0
 8000bbe:	003b      	movs	r3, r7
 8000bc0:	0016      	movs	r6, r2
 8000bc2:	2400      	movs	r4, #0
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	d100      	bne.n	8000bca <__aeabi_dadd+0xfa>
 8000bc8:	e1df      	b.n	8000f8a <__aeabi_dadd+0x4ba>
 8000bca:	077b      	lsls	r3, r7, #29
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x100>
 8000bce:	e332      	b.n	8001236 <__aeabi_dadd+0x766>
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	003a      	movs	r2, r7
 8000bd4:	403b      	ands	r3, r7
 8000bd6:	2b04      	cmp	r3, #4
 8000bd8:	d004      	beq.n	8000be4 <__aeabi_dadd+0x114>
 8000bda:	1d3a      	adds	r2, r7, #4
 8000bdc:	42ba      	cmp	r2, r7
 8000bde:	41bf      	sbcs	r7, r7
 8000be0:	427f      	negs	r7, r7
 8000be2:	19f6      	adds	r6, r6, r7
 8000be4:	0233      	lsls	r3, r6, #8
 8000be6:	d400      	bmi.n	8000bea <__aeabi_dadd+0x11a>
 8000be8:	e323      	b.n	8001232 <__aeabi_dadd+0x762>
 8000bea:	4b9c      	ldr	r3, [pc, #624]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000bec:	3401      	adds	r4, #1
 8000bee:	429c      	cmp	r4, r3
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_dadd+0x124>
 8000bf2:	e0b4      	b.n	8000d5e <__aeabi_dadd+0x28e>
 8000bf4:	4b9a      	ldr	r3, [pc, #616]	@ (8000e60 <__aeabi_dadd+0x390>)
 8000bf6:	0564      	lsls	r4, r4, #21
 8000bf8:	401e      	ands	r6, r3
 8000bfa:	0d64      	lsrs	r4, r4, #21
 8000bfc:	0777      	lsls	r7, r6, #29
 8000bfe:	08d2      	lsrs	r2, r2, #3
 8000c00:	0276      	lsls	r6, r6, #9
 8000c02:	4317      	orrs	r7, r2
 8000c04:	0b36      	lsrs	r6, r6, #12
 8000c06:	e0ac      	b.n	8000d62 <__aeabi_dadd+0x292>
 8000c08:	2900      	cmp	r1, #0
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dadd+0x13e>
 8000c0c:	e07e      	b.n	8000d0c <__aeabi_dadd+0x23c>
 8000c0e:	4641      	mov	r1, r8
 8000c10:	1b09      	subs	r1, r1, r4
 8000c12:	2c00      	cmp	r4, #0
 8000c14:	d000      	beq.n	8000c18 <__aeabi_dadd+0x148>
 8000c16:	e160      	b.n	8000eda <__aeabi_dadd+0x40a>
 8000c18:	0034      	movs	r4, r6
 8000c1a:	4648      	mov	r0, r9
 8000c1c:	4304      	orrs	r4, r0
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x152>
 8000c20:	e1c9      	b.n	8000fb6 <__aeabi_dadd+0x4e6>
 8000c22:	1e4c      	subs	r4, r1, #1
 8000c24:	2901      	cmp	r1, #1
 8000c26:	d100      	bne.n	8000c2a <__aeabi_dadd+0x15a>
 8000c28:	e22e      	b.n	8001088 <__aeabi_dadd+0x5b8>
 8000c2a:	4d8c      	ldr	r5, [pc, #560]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000c2c:	42a9      	cmp	r1, r5
 8000c2e:	d100      	bne.n	8000c32 <__aeabi_dadd+0x162>
 8000c30:	e224      	b.n	800107c <__aeabi_dadd+0x5ac>
 8000c32:	2701      	movs	r7, #1
 8000c34:	2c38      	cmp	r4, #56	@ 0x38
 8000c36:	dc11      	bgt.n	8000c5c <__aeabi_dadd+0x18c>
 8000c38:	0021      	movs	r1, r4
 8000c3a:	291f      	cmp	r1, #31
 8000c3c:	dd00      	ble.n	8000c40 <__aeabi_dadd+0x170>
 8000c3e:	e20b      	b.n	8001058 <__aeabi_dadd+0x588>
 8000c40:	2420      	movs	r4, #32
 8000c42:	0037      	movs	r7, r6
 8000c44:	4648      	mov	r0, r9
 8000c46:	1a64      	subs	r4, r4, r1
 8000c48:	40a7      	lsls	r7, r4
 8000c4a:	40c8      	lsrs	r0, r1
 8000c4c:	4307      	orrs	r7, r0
 8000c4e:	4648      	mov	r0, r9
 8000c50:	40a0      	lsls	r0, r4
 8000c52:	40ce      	lsrs	r6, r1
 8000c54:	1e44      	subs	r4, r0, #1
 8000c56:	41a0      	sbcs	r0, r4
 8000c58:	1b9b      	subs	r3, r3, r6
 8000c5a:	4307      	orrs	r7, r0
 8000c5c:	1bd7      	subs	r7, r2, r7
 8000c5e:	42ba      	cmp	r2, r7
 8000c60:	4192      	sbcs	r2, r2
 8000c62:	4252      	negs	r2, r2
 8000c64:	4665      	mov	r5, ip
 8000c66:	4644      	mov	r4, r8
 8000c68:	1a9e      	subs	r6, r3, r2
 8000c6a:	e783      	b.n	8000b74 <__aeabi_dadd+0xa4>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	dc00      	bgt.n	8000c72 <__aeabi_dadd+0x1a2>
 8000c70:	e09c      	b.n	8000dac <__aeabi_dadd+0x2dc>
 8000c72:	4647      	mov	r7, r8
 8000c74:	2f00      	cmp	r7, #0
 8000c76:	d167      	bne.n	8000d48 <__aeabi_dadd+0x278>
 8000c78:	001f      	movs	r7, r3
 8000c7a:	4317      	orrs	r7, r2
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_dadd+0x1b0>
 8000c7e:	e0e4      	b.n	8000e4a <__aeabi_dadd+0x37a>
 8000c80:	1e48      	subs	r0, r1, #1
 8000c82:	2901      	cmp	r1, #1
 8000c84:	d100      	bne.n	8000c88 <__aeabi_dadd+0x1b8>
 8000c86:	e19b      	b.n	8000fc0 <__aeabi_dadd+0x4f0>
 8000c88:	4f74      	ldr	r7, [pc, #464]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000c8a:	42b9      	cmp	r1, r7
 8000c8c:	d100      	bne.n	8000c90 <__aeabi_dadd+0x1c0>
 8000c8e:	e0eb      	b.n	8000e68 <__aeabi_dadd+0x398>
 8000c90:	2701      	movs	r7, #1
 8000c92:	0001      	movs	r1, r0
 8000c94:	2838      	cmp	r0, #56	@ 0x38
 8000c96:	dc11      	bgt.n	8000cbc <__aeabi_dadd+0x1ec>
 8000c98:	291f      	cmp	r1, #31
 8000c9a:	dd00      	ble.n	8000c9e <__aeabi_dadd+0x1ce>
 8000c9c:	e1c7      	b.n	800102e <__aeabi_dadd+0x55e>
 8000c9e:	2720      	movs	r7, #32
 8000ca0:	1a78      	subs	r0, r7, r1
 8000ca2:	001f      	movs	r7, r3
 8000ca4:	4684      	mov	ip, r0
 8000ca6:	4087      	lsls	r7, r0
 8000ca8:	0010      	movs	r0, r2
 8000caa:	40c8      	lsrs	r0, r1
 8000cac:	4307      	orrs	r7, r0
 8000cae:	4660      	mov	r0, ip
 8000cb0:	4082      	lsls	r2, r0
 8000cb2:	40cb      	lsrs	r3, r1
 8000cb4:	1e50      	subs	r0, r2, #1
 8000cb6:	4182      	sbcs	r2, r0
 8000cb8:	18f6      	adds	r6, r6, r3
 8000cba:	4317      	orrs	r7, r2
 8000cbc:	444f      	add	r7, r9
 8000cbe:	454f      	cmp	r7, r9
 8000cc0:	4180      	sbcs	r0, r0
 8000cc2:	4240      	negs	r0, r0
 8000cc4:	1836      	adds	r6, r6, r0
 8000cc6:	0233      	lsls	r3, r6, #8
 8000cc8:	d557      	bpl.n	8000d7a <__aeabi_dadd+0x2aa>
 8000cca:	4b64      	ldr	r3, [pc, #400]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000ccc:	3401      	adds	r4, #1
 8000cce:	429c      	cmp	r4, r3
 8000cd0:	d045      	beq.n	8000d5e <__aeabi_dadd+0x28e>
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	4b62      	ldr	r3, [pc, #392]	@ (8000e60 <__aeabi_dadd+0x390>)
 8000cd6:	087a      	lsrs	r2, r7, #1
 8000cd8:	401e      	ands	r6, r3
 8000cda:	4039      	ands	r1, r7
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	07f7      	lsls	r7, r6, #31
 8000ce0:	4317      	orrs	r7, r2
 8000ce2:	0876      	lsrs	r6, r6, #1
 8000ce4:	e771      	b.n	8000bca <__aeabi_dadd+0xfa>
 8000ce6:	001f      	movs	r7, r3
 8000ce8:	4317      	orrs	r7, r2
 8000cea:	d100      	bne.n	8000cee <__aeabi_dadd+0x21e>
 8000cec:	e0ad      	b.n	8000e4a <__aeabi_dadd+0x37a>
 8000cee:	1e4f      	subs	r7, r1, #1
 8000cf0:	46bc      	mov	ip, r7
 8000cf2:	2901      	cmp	r1, #1
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_dadd+0x228>
 8000cf6:	e182      	b.n	8000ffe <__aeabi_dadd+0x52e>
 8000cf8:	4f58      	ldr	r7, [pc, #352]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000cfa:	42b9      	cmp	r1, r7
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_dadd+0x230>
 8000cfe:	e190      	b.n	8001022 <__aeabi_dadd+0x552>
 8000d00:	4661      	mov	r1, ip
 8000d02:	2701      	movs	r7, #1
 8000d04:	2938      	cmp	r1, #56	@ 0x38
 8000d06:	dd00      	ble.n	8000d0a <__aeabi_dadd+0x23a>
 8000d08:	e72e      	b.n	8000b68 <__aeabi_dadd+0x98>
 8000d0a:	e718      	b.n	8000b3e <__aeabi_dadd+0x6e>
 8000d0c:	4f55      	ldr	r7, [pc, #340]	@ (8000e64 <__aeabi_dadd+0x394>)
 8000d0e:	1c61      	adds	r1, r4, #1
 8000d10:	4239      	tst	r1, r7
 8000d12:	d000      	beq.n	8000d16 <__aeabi_dadd+0x246>
 8000d14:	e0d0      	b.n	8000eb8 <__aeabi_dadd+0x3e8>
 8000d16:	0031      	movs	r1, r6
 8000d18:	4648      	mov	r0, r9
 8000d1a:	001f      	movs	r7, r3
 8000d1c:	4301      	orrs	r1, r0
 8000d1e:	4317      	orrs	r7, r2
 8000d20:	2c00      	cmp	r4, #0
 8000d22:	d000      	beq.n	8000d26 <__aeabi_dadd+0x256>
 8000d24:	e13d      	b.n	8000fa2 <__aeabi_dadd+0x4d2>
 8000d26:	2900      	cmp	r1, #0
 8000d28:	d100      	bne.n	8000d2c <__aeabi_dadd+0x25c>
 8000d2a:	e1bc      	b.n	80010a6 <__aeabi_dadd+0x5d6>
 8000d2c:	2f00      	cmp	r7, #0
 8000d2e:	d000      	beq.n	8000d32 <__aeabi_dadd+0x262>
 8000d30:	e1bf      	b.n	80010b2 <__aeabi_dadd+0x5e2>
 8000d32:	464b      	mov	r3, r9
 8000d34:	2100      	movs	r1, #0
 8000d36:	08d8      	lsrs	r0, r3, #3
 8000d38:	0777      	lsls	r7, r6, #29
 8000d3a:	4307      	orrs	r7, r0
 8000d3c:	08f0      	lsrs	r0, r6, #3
 8000d3e:	0306      	lsls	r6, r0, #12
 8000d40:	054c      	lsls	r4, r1, #21
 8000d42:	0b36      	lsrs	r6, r6, #12
 8000d44:	0d64      	lsrs	r4, r4, #21
 8000d46:	e00c      	b.n	8000d62 <__aeabi_dadd+0x292>
 8000d48:	4f44      	ldr	r7, [pc, #272]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000d4a:	42bc      	cmp	r4, r7
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_dadd+0x280>
 8000d4e:	e08b      	b.n	8000e68 <__aeabi_dadd+0x398>
 8000d50:	2701      	movs	r7, #1
 8000d52:	2938      	cmp	r1, #56	@ 0x38
 8000d54:	dcb2      	bgt.n	8000cbc <__aeabi_dadd+0x1ec>
 8000d56:	2780      	movs	r7, #128	@ 0x80
 8000d58:	043f      	lsls	r7, r7, #16
 8000d5a:	433b      	orrs	r3, r7
 8000d5c:	e79c      	b.n	8000c98 <__aeabi_dadd+0x1c8>
 8000d5e:	2600      	movs	r6, #0
 8000d60:	2700      	movs	r7, #0
 8000d62:	0524      	lsls	r4, r4, #20
 8000d64:	4334      	orrs	r4, r6
 8000d66:	07ed      	lsls	r5, r5, #31
 8000d68:	432c      	orrs	r4, r5
 8000d6a:	0038      	movs	r0, r7
 8000d6c:	0021      	movs	r1, r4
 8000d6e:	b002      	add	sp, #8
 8000d70:	bce0      	pop	{r5, r6, r7}
 8000d72:	46ba      	mov	sl, r7
 8000d74:	46b1      	mov	r9, r6
 8000d76:	46a8      	mov	r8, r5
 8000d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d7a:	077b      	lsls	r3, r7, #29
 8000d7c:	d004      	beq.n	8000d88 <__aeabi_dadd+0x2b8>
 8000d7e:	230f      	movs	r3, #15
 8000d80:	403b      	ands	r3, r7
 8000d82:	2b04      	cmp	r3, #4
 8000d84:	d000      	beq.n	8000d88 <__aeabi_dadd+0x2b8>
 8000d86:	e728      	b.n	8000bda <__aeabi_dadd+0x10a>
 8000d88:	08f8      	lsrs	r0, r7, #3
 8000d8a:	4b34      	ldr	r3, [pc, #208]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000d8c:	0777      	lsls	r7, r6, #29
 8000d8e:	4307      	orrs	r7, r0
 8000d90:	08f0      	lsrs	r0, r6, #3
 8000d92:	429c      	cmp	r4, r3
 8000d94:	d000      	beq.n	8000d98 <__aeabi_dadd+0x2c8>
 8000d96:	e24a      	b.n	800122e <__aeabi_dadd+0x75e>
 8000d98:	003b      	movs	r3, r7
 8000d9a:	4303      	orrs	r3, r0
 8000d9c:	d059      	beq.n	8000e52 <__aeabi_dadd+0x382>
 8000d9e:	2680      	movs	r6, #128	@ 0x80
 8000da0:	0336      	lsls	r6, r6, #12
 8000da2:	4306      	orrs	r6, r0
 8000da4:	0336      	lsls	r6, r6, #12
 8000da6:	4c2d      	ldr	r4, [pc, #180]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000da8:	0b36      	lsrs	r6, r6, #12
 8000daa:	e7da      	b.n	8000d62 <__aeabi_dadd+0x292>
 8000dac:	2900      	cmp	r1, #0
 8000dae:	d061      	beq.n	8000e74 <__aeabi_dadd+0x3a4>
 8000db0:	4641      	mov	r1, r8
 8000db2:	1b09      	subs	r1, r1, r4
 8000db4:	2c00      	cmp	r4, #0
 8000db6:	d100      	bne.n	8000dba <__aeabi_dadd+0x2ea>
 8000db8:	e0b9      	b.n	8000f2e <__aeabi_dadd+0x45e>
 8000dba:	4c28      	ldr	r4, [pc, #160]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	d100      	bne.n	8000dc2 <__aeabi_dadd+0x2f2>
 8000dc0:	e1a5      	b.n	800110e <__aeabi_dadd+0x63e>
 8000dc2:	2701      	movs	r7, #1
 8000dc4:	2938      	cmp	r1, #56	@ 0x38
 8000dc6:	dc13      	bgt.n	8000df0 <__aeabi_dadd+0x320>
 8000dc8:	2480      	movs	r4, #128	@ 0x80
 8000dca:	0424      	lsls	r4, r4, #16
 8000dcc:	4326      	orrs	r6, r4
 8000dce:	291f      	cmp	r1, #31
 8000dd0:	dd00      	ble.n	8000dd4 <__aeabi_dadd+0x304>
 8000dd2:	e1c8      	b.n	8001166 <__aeabi_dadd+0x696>
 8000dd4:	2420      	movs	r4, #32
 8000dd6:	0037      	movs	r7, r6
 8000dd8:	4648      	mov	r0, r9
 8000dda:	1a64      	subs	r4, r4, r1
 8000ddc:	40a7      	lsls	r7, r4
 8000dde:	40c8      	lsrs	r0, r1
 8000de0:	4307      	orrs	r7, r0
 8000de2:	4648      	mov	r0, r9
 8000de4:	40a0      	lsls	r0, r4
 8000de6:	40ce      	lsrs	r6, r1
 8000de8:	1e44      	subs	r4, r0, #1
 8000dea:	41a0      	sbcs	r0, r4
 8000dec:	199b      	adds	r3, r3, r6
 8000dee:	4307      	orrs	r7, r0
 8000df0:	18bf      	adds	r7, r7, r2
 8000df2:	4297      	cmp	r7, r2
 8000df4:	4192      	sbcs	r2, r2
 8000df6:	4252      	negs	r2, r2
 8000df8:	4644      	mov	r4, r8
 8000dfa:	18d6      	adds	r6, r2, r3
 8000dfc:	e763      	b.n	8000cc6 <__aeabi_dadd+0x1f6>
 8000dfe:	0038      	movs	r0, r7
 8000e00:	f001 fed0 	bl	8002ba4 <__clzsi2>
 8000e04:	0003      	movs	r3, r0
 8000e06:	3318      	adds	r3, #24
 8000e08:	2b1f      	cmp	r3, #31
 8000e0a:	dc00      	bgt.n	8000e0e <__aeabi_dadd+0x33e>
 8000e0c:	e6bf      	b.n	8000b8e <__aeabi_dadd+0xbe>
 8000e0e:	003a      	movs	r2, r7
 8000e10:	3808      	subs	r0, #8
 8000e12:	4082      	lsls	r2, r0
 8000e14:	429c      	cmp	r4, r3
 8000e16:	dd00      	ble.n	8000e1a <__aeabi_dadd+0x34a>
 8000e18:	e083      	b.n	8000f22 <__aeabi_dadd+0x452>
 8000e1a:	1b1b      	subs	r3, r3, r4
 8000e1c:	1c58      	adds	r0, r3, #1
 8000e1e:	281f      	cmp	r0, #31
 8000e20:	dc00      	bgt.n	8000e24 <__aeabi_dadd+0x354>
 8000e22:	e1b4      	b.n	800118e <__aeabi_dadd+0x6be>
 8000e24:	0017      	movs	r7, r2
 8000e26:	3b1f      	subs	r3, #31
 8000e28:	40df      	lsrs	r7, r3
 8000e2a:	2820      	cmp	r0, #32
 8000e2c:	d005      	beq.n	8000e3a <__aeabi_dadd+0x36a>
 8000e2e:	2340      	movs	r3, #64	@ 0x40
 8000e30:	1a1b      	subs	r3, r3, r0
 8000e32:	409a      	lsls	r2, r3
 8000e34:	1e53      	subs	r3, r2, #1
 8000e36:	419a      	sbcs	r2, r3
 8000e38:	4317      	orrs	r7, r2
 8000e3a:	2400      	movs	r4, #0
 8000e3c:	2f00      	cmp	r7, #0
 8000e3e:	d00a      	beq.n	8000e56 <__aeabi_dadd+0x386>
 8000e40:	077b      	lsls	r3, r7, #29
 8000e42:	d000      	beq.n	8000e46 <__aeabi_dadd+0x376>
 8000e44:	e6c4      	b.n	8000bd0 <__aeabi_dadd+0x100>
 8000e46:	0026      	movs	r6, r4
 8000e48:	e79e      	b.n	8000d88 <__aeabi_dadd+0x2b8>
 8000e4a:	464b      	mov	r3, r9
 8000e4c:	000c      	movs	r4, r1
 8000e4e:	08d8      	lsrs	r0, r3, #3
 8000e50:	e79b      	b.n	8000d8a <__aeabi_dadd+0x2ba>
 8000e52:	2700      	movs	r7, #0
 8000e54:	4c01      	ldr	r4, [pc, #4]	@ (8000e5c <__aeabi_dadd+0x38c>)
 8000e56:	2600      	movs	r6, #0
 8000e58:	e783      	b.n	8000d62 <__aeabi_dadd+0x292>
 8000e5a:	46c0      	nop			@ (mov r8, r8)
 8000e5c:	000007ff 	.word	0x000007ff
 8000e60:	ff7fffff 	.word	0xff7fffff
 8000e64:	000007fe 	.word	0x000007fe
 8000e68:	464b      	mov	r3, r9
 8000e6a:	0777      	lsls	r7, r6, #29
 8000e6c:	08d8      	lsrs	r0, r3, #3
 8000e6e:	4307      	orrs	r7, r0
 8000e70:	08f0      	lsrs	r0, r6, #3
 8000e72:	e791      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 8000e74:	4fcd      	ldr	r7, [pc, #820]	@ (80011ac <__aeabi_dadd+0x6dc>)
 8000e76:	1c61      	adds	r1, r4, #1
 8000e78:	4239      	tst	r1, r7
 8000e7a:	d16b      	bne.n	8000f54 <__aeabi_dadd+0x484>
 8000e7c:	0031      	movs	r1, r6
 8000e7e:	4648      	mov	r0, r9
 8000e80:	4301      	orrs	r1, r0
 8000e82:	2c00      	cmp	r4, #0
 8000e84:	d000      	beq.n	8000e88 <__aeabi_dadd+0x3b8>
 8000e86:	e14b      	b.n	8001120 <__aeabi_dadd+0x650>
 8000e88:	001f      	movs	r7, r3
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	2900      	cmp	r1, #0
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_dadd+0x3c2>
 8000e90:	e181      	b.n	8001196 <__aeabi_dadd+0x6c6>
 8000e92:	2f00      	cmp	r7, #0
 8000e94:	d100      	bne.n	8000e98 <__aeabi_dadd+0x3c8>
 8000e96:	e74c      	b.n	8000d32 <__aeabi_dadd+0x262>
 8000e98:	444a      	add	r2, r9
 8000e9a:	454a      	cmp	r2, r9
 8000e9c:	4180      	sbcs	r0, r0
 8000e9e:	18f6      	adds	r6, r6, r3
 8000ea0:	4240      	negs	r0, r0
 8000ea2:	1836      	adds	r6, r6, r0
 8000ea4:	0233      	lsls	r3, r6, #8
 8000ea6:	d500      	bpl.n	8000eaa <__aeabi_dadd+0x3da>
 8000ea8:	e1b0      	b.n	800120c <__aeabi_dadd+0x73c>
 8000eaa:	0017      	movs	r7, r2
 8000eac:	4691      	mov	r9, r2
 8000eae:	4337      	orrs	r7, r6
 8000eb0:	d000      	beq.n	8000eb4 <__aeabi_dadd+0x3e4>
 8000eb2:	e73e      	b.n	8000d32 <__aeabi_dadd+0x262>
 8000eb4:	2600      	movs	r6, #0
 8000eb6:	e754      	b.n	8000d62 <__aeabi_dadd+0x292>
 8000eb8:	4649      	mov	r1, r9
 8000eba:	1a89      	subs	r1, r1, r2
 8000ebc:	4688      	mov	r8, r1
 8000ebe:	45c1      	cmp	r9, r8
 8000ec0:	41bf      	sbcs	r7, r7
 8000ec2:	1af1      	subs	r1, r6, r3
 8000ec4:	427f      	negs	r7, r7
 8000ec6:	1bc9      	subs	r1, r1, r7
 8000ec8:	020f      	lsls	r7, r1, #8
 8000eca:	d461      	bmi.n	8000f90 <__aeabi_dadd+0x4c0>
 8000ecc:	4647      	mov	r7, r8
 8000ece:	430f      	orrs	r7, r1
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_dadd+0x404>
 8000ed2:	e0bd      	b.n	8001050 <__aeabi_dadd+0x580>
 8000ed4:	000e      	movs	r6, r1
 8000ed6:	4647      	mov	r7, r8
 8000ed8:	e651      	b.n	8000b7e <__aeabi_dadd+0xae>
 8000eda:	4cb5      	ldr	r4, [pc, #724]	@ (80011b0 <__aeabi_dadd+0x6e0>)
 8000edc:	45a0      	cmp	r8, r4
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_dadd+0x412>
 8000ee0:	e100      	b.n	80010e4 <__aeabi_dadd+0x614>
 8000ee2:	2701      	movs	r7, #1
 8000ee4:	2938      	cmp	r1, #56	@ 0x38
 8000ee6:	dd00      	ble.n	8000eea <__aeabi_dadd+0x41a>
 8000ee8:	e6b8      	b.n	8000c5c <__aeabi_dadd+0x18c>
 8000eea:	2480      	movs	r4, #128	@ 0x80
 8000eec:	0424      	lsls	r4, r4, #16
 8000eee:	4326      	orrs	r6, r4
 8000ef0:	e6a3      	b.n	8000c3a <__aeabi_dadd+0x16a>
 8000ef2:	4eb0      	ldr	r6, [pc, #704]	@ (80011b4 <__aeabi_dadd+0x6e4>)
 8000ef4:	1ae4      	subs	r4, r4, r3
 8000ef6:	4016      	ands	r6, r2
 8000ef8:	077b      	lsls	r3, r7, #29
 8000efa:	d000      	beq.n	8000efe <__aeabi_dadd+0x42e>
 8000efc:	e73f      	b.n	8000d7e <__aeabi_dadd+0x2ae>
 8000efe:	e743      	b.n	8000d88 <__aeabi_dadd+0x2b8>
 8000f00:	000f      	movs	r7, r1
 8000f02:	0018      	movs	r0, r3
 8000f04:	3f20      	subs	r7, #32
 8000f06:	40f8      	lsrs	r0, r7
 8000f08:	4684      	mov	ip, r0
 8000f0a:	2920      	cmp	r1, #32
 8000f0c:	d003      	beq.n	8000f16 <__aeabi_dadd+0x446>
 8000f0e:	2740      	movs	r7, #64	@ 0x40
 8000f10:	1a79      	subs	r1, r7, r1
 8000f12:	408b      	lsls	r3, r1
 8000f14:	431a      	orrs	r2, r3
 8000f16:	1e53      	subs	r3, r2, #1
 8000f18:	419a      	sbcs	r2, r3
 8000f1a:	4663      	mov	r3, ip
 8000f1c:	0017      	movs	r7, r2
 8000f1e:	431f      	orrs	r7, r3
 8000f20:	e622      	b.n	8000b68 <__aeabi_dadd+0x98>
 8000f22:	48a4      	ldr	r0, [pc, #656]	@ (80011b4 <__aeabi_dadd+0x6e4>)
 8000f24:	1ae1      	subs	r1, r4, r3
 8000f26:	4010      	ands	r0, r2
 8000f28:	0747      	lsls	r7, r0, #29
 8000f2a:	08c0      	lsrs	r0, r0, #3
 8000f2c:	e707      	b.n	8000d3e <__aeabi_dadd+0x26e>
 8000f2e:	0034      	movs	r4, r6
 8000f30:	4648      	mov	r0, r9
 8000f32:	4304      	orrs	r4, r0
 8000f34:	d100      	bne.n	8000f38 <__aeabi_dadd+0x468>
 8000f36:	e0fa      	b.n	800112e <__aeabi_dadd+0x65e>
 8000f38:	1e4c      	subs	r4, r1, #1
 8000f3a:	2901      	cmp	r1, #1
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_dadd+0x470>
 8000f3e:	e0d7      	b.n	80010f0 <__aeabi_dadd+0x620>
 8000f40:	4f9b      	ldr	r7, [pc, #620]	@ (80011b0 <__aeabi_dadd+0x6e0>)
 8000f42:	42b9      	cmp	r1, r7
 8000f44:	d100      	bne.n	8000f48 <__aeabi_dadd+0x478>
 8000f46:	e0e2      	b.n	800110e <__aeabi_dadd+0x63e>
 8000f48:	2701      	movs	r7, #1
 8000f4a:	2c38      	cmp	r4, #56	@ 0x38
 8000f4c:	dd00      	ble.n	8000f50 <__aeabi_dadd+0x480>
 8000f4e:	e74f      	b.n	8000df0 <__aeabi_dadd+0x320>
 8000f50:	0021      	movs	r1, r4
 8000f52:	e73c      	b.n	8000dce <__aeabi_dadd+0x2fe>
 8000f54:	4c96      	ldr	r4, [pc, #600]	@ (80011b0 <__aeabi_dadd+0x6e0>)
 8000f56:	42a1      	cmp	r1, r4
 8000f58:	d100      	bne.n	8000f5c <__aeabi_dadd+0x48c>
 8000f5a:	e0dd      	b.n	8001118 <__aeabi_dadd+0x648>
 8000f5c:	444a      	add	r2, r9
 8000f5e:	454a      	cmp	r2, r9
 8000f60:	4180      	sbcs	r0, r0
 8000f62:	18f3      	adds	r3, r6, r3
 8000f64:	4240      	negs	r0, r0
 8000f66:	1818      	adds	r0, r3, r0
 8000f68:	07c7      	lsls	r7, r0, #31
 8000f6a:	0852      	lsrs	r2, r2, #1
 8000f6c:	4317      	orrs	r7, r2
 8000f6e:	0846      	lsrs	r6, r0, #1
 8000f70:	0752      	lsls	r2, r2, #29
 8000f72:	d005      	beq.n	8000f80 <__aeabi_dadd+0x4b0>
 8000f74:	220f      	movs	r2, #15
 8000f76:	000c      	movs	r4, r1
 8000f78:	403a      	ands	r2, r7
 8000f7a:	2a04      	cmp	r2, #4
 8000f7c:	d000      	beq.n	8000f80 <__aeabi_dadd+0x4b0>
 8000f7e:	e62c      	b.n	8000bda <__aeabi_dadd+0x10a>
 8000f80:	0776      	lsls	r6, r6, #29
 8000f82:	08ff      	lsrs	r7, r7, #3
 8000f84:	4337      	orrs	r7, r6
 8000f86:	0900      	lsrs	r0, r0, #4
 8000f88:	e6d9      	b.n	8000d3e <__aeabi_dadd+0x26e>
 8000f8a:	2700      	movs	r7, #0
 8000f8c:	2600      	movs	r6, #0
 8000f8e:	e6e8      	b.n	8000d62 <__aeabi_dadd+0x292>
 8000f90:	4649      	mov	r1, r9
 8000f92:	1a57      	subs	r7, r2, r1
 8000f94:	42ba      	cmp	r2, r7
 8000f96:	4192      	sbcs	r2, r2
 8000f98:	1b9e      	subs	r6, r3, r6
 8000f9a:	4252      	negs	r2, r2
 8000f9c:	4665      	mov	r5, ip
 8000f9e:	1ab6      	subs	r6, r6, r2
 8000fa0:	e5ed      	b.n	8000b7e <__aeabi_dadd+0xae>
 8000fa2:	2900      	cmp	r1, #0
 8000fa4:	d000      	beq.n	8000fa8 <__aeabi_dadd+0x4d8>
 8000fa6:	e0c6      	b.n	8001136 <__aeabi_dadd+0x666>
 8000fa8:	2f00      	cmp	r7, #0
 8000faa:	d167      	bne.n	800107c <__aeabi_dadd+0x5ac>
 8000fac:	2680      	movs	r6, #128	@ 0x80
 8000fae:	2500      	movs	r5, #0
 8000fb0:	4c7f      	ldr	r4, [pc, #508]	@ (80011b0 <__aeabi_dadd+0x6e0>)
 8000fb2:	0336      	lsls	r6, r6, #12
 8000fb4:	e6d5      	b.n	8000d62 <__aeabi_dadd+0x292>
 8000fb6:	4665      	mov	r5, ip
 8000fb8:	000c      	movs	r4, r1
 8000fba:	001e      	movs	r6, r3
 8000fbc:	08d0      	lsrs	r0, r2, #3
 8000fbe:	e6e4      	b.n	8000d8a <__aeabi_dadd+0x2ba>
 8000fc0:	444a      	add	r2, r9
 8000fc2:	454a      	cmp	r2, r9
 8000fc4:	4180      	sbcs	r0, r0
 8000fc6:	18f3      	adds	r3, r6, r3
 8000fc8:	4240      	negs	r0, r0
 8000fca:	1818      	adds	r0, r3, r0
 8000fcc:	0011      	movs	r1, r2
 8000fce:	0203      	lsls	r3, r0, #8
 8000fd0:	d400      	bmi.n	8000fd4 <__aeabi_dadd+0x504>
 8000fd2:	e096      	b.n	8001102 <__aeabi_dadd+0x632>
 8000fd4:	4b77      	ldr	r3, [pc, #476]	@ (80011b4 <__aeabi_dadd+0x6e4>)
 8000fd6:	0849      	lsrs	r1, r1, #1
 8000fd8:	4018      	ands	r0, r3
 8000fda:	07c3      	lsls	r3, r0, #31
 8000fdc:	430b      	orrs	r3, r1
 8000fde:	0844      	lsrs	r4, r0, #1
 8000fe0:	0749      	lsls	r1, r1, #29
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_dadd+0x516>
 8000fe4:	e129      	b.n	800123a <__aeabi_dadd+0x76a>
 8000fe6:	220f      	movs	r2, #15
 8000fe8:	401a      	ands	r2, r3
 8000fea:	2a04      	cmp	r2, #4
 8000fec:	d100      	bne.n	8000ff0 <__aeabi_dadd+0x520>
 8000fee:	e0ea      	b.n	80011c6 <__aeabi_dadd+0x6f6>
 8000ff0:	1d1f      	adds	r7, r3, #4
 8000ff2:	429f      	cmp	r7, r3
 8000ff4:	41b6      	sbcs	r6, r6
 8000ff6:	4276      	negs	r6, r6
 8000ff8:	1936      	adds	r6, r6, r4
 8000ffa:	2402      	movs	r4, #2
 8000ffc:	e6c4      	b.n	8000d88 <__aeabi_dadd+0x2b8>
 8000ffe:	4649      	mov	r1, r9
 8001000:	1a8f      	subs	r7, r1, r2
 8001002:	45b9      	cmp	r9, r7
 8001004:	4180      	sbcs	r0, r0
 8001006:	1af6      	subs	r6, r6, r3
 8001008:	4240      	negs	r0, r0
 800100a:	1a36      	subs	r6, r6, r0
 800100c:	0233      	lsls	r3, r6, #8
 800100e:	d406      	bmi.n	800101e <__aeabi_dadd+0x54e>
 8001010:	0773      	lsls	r3, r6, #29
 8001012:	08ff      	lsrs	r7, r7, #3
 8001014:	2101      	movs	r1, #1
 8001016:	431f      	orrs	r7, r3
 8001018:	08f0      	lsrs	r0, r6, #3
 800101a:	e690      	b.n	8000d3e <__aeabi_dadd+0x26e>
 800101c:	4665      	mov	r5, ip
 800101e:	2401      	movs	r4, #1
 8001020:	e5ab      	b.n	8000b7a <__aeabi_dadd+0xaa>
 8001022:	464b      	mov	r3, r9
 8001024:	0777      	lsls	r7, r6, #29
 8001026:	08d8      	lsrs	r0, r3, #3
 8001028:	4307      	orrs	r7, r0
 800102a:	08f0      	lsrs	r0, r6, #3
 800102c:	e6b4      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 800102e:	000f      	movs	r7, r1
 8001030:	0018      	movs	r0, r3
 8001032:	3f20      	subs	r7, #32
 8001034:	40f8      	lsrs	r0, r7
 8001036:	4684      	mov	ip, r0
 8001038:	2920      	cmp	r1, #32
 800103a:	d003      	beq.n	8001044 <__aeabi_dadd+0x574>
 800103c:	2740      	movs	r7, #64	@ 0x40
 800103e:	1a79      	subs	r1, r7, r1
 8001040:	408b      	lsls	r3, r1
 8001042:	431a      	orrs	r2, r3
 8001044:	1e53      	subs	r3, r2, #1
 8001046:	419a      	sbcs	r2, r3
 8001048:	4663      	mov	r3, ip
 800104a:	0017      	movs	r7, r2
 800104c:	431f      	orrs	r7, r3
 800104e:	e635      	b.n	8000cbc <__aeabi_dadd+0x1ec>
 8001050:	2500      	movs	r5, #0
 8001052:	2400      	movs	r4, #0
 8001054:	2600      	movs	r6, #0
 8001056:	e684      	b.n	8000d62 <__aeabi_dadd+0x292>
 8001058:	000c      	movs	r4, r1
 800105a:	0035      	movs	r5, r6
 800105c:	3c20      	subs	r4, #32
 800105e:	40e5      	lsrs	r5, r4
 8001060:	2920      	cmp	r1, #32
 8001062:	d005      	beq.n	8001070 <__aeabi_dadd+0x5a0>
 8001064:	2440      	movs	r4, #64	@ 0x40
 8001066:	1a61      	subs	r1, r4, r1
 8001068:	408e      	lsls	r6, r1
 800106a:	4649      	mov	r1, r9
 800106c:	4331      	orrs	r1, r6
 800106e:	4689      	mov	r9, r1
 8001070:	4648      	mov	r0, r9
 8001072:	1e41      	subs	r1, r0, #1
 8001074:	4188      	sbcs	r0, r1
 8001076:	0007      	movs	r7, r0
 8001078:	432f      	orrs	r7, r5
 800107a:	e5ef      	b.n	8000c5c <__aeabi_dadd+0x18c>
 800107c:	08d2      	lsrs	r2, r2, #3
 800107e:	075f      	lsls	r7, r3, #29
 8001080:	4665      	mov	r5, ip
 8001082:	4317      	orrs	r7, r2
 8001084:	08d8      	lsrs	r0, r3, #3
 8001086:	e687      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 8001088:	1a17      	subs	r7, r2, r0
 800108a:	42ba      	cmp	r2, r7
 800108c:	4192      	sbcs	r2, r2
 800108e:	1b9e      	subs	r6, r3, r6
 8001090:	4252      	negs	r2, r2
 8001092:	1ab6      	subs	r6, r6, r2
 8001094:	0233      	lsls	r3, r6, #8
 8001096:	d4c1      	bmi.n	800101c <__aeabi_dadd+0x54c>
 8001098:	0773      	lsls	r3, r6, #29
 800109a:	08ff      	lsrs	r7, r7, #3
 800109c:	4665      	mov	r5, ip
 800109e:	2101      	movs	r1, #1
 80010a0:	431f      	orrs	r7, r3
 80010a2:	08f0      	lsrs	r0, r6, #3
 80010a4:	e64b      	b.n	8000d3e <__aeabi_dadd+0x26e>
 80010a6:	2f00      	cmp	r7, #0
 80010a8:	d07b      	beq.n	80011a2 <__aeabi_dadd+0x6d2>
 80010aa:	4665      	mov	r5, ip
 80010ac:	001e      	movs	r6, r3
 80010ae:	4691      	mov	r9, r2
 80010b0:	e63f      	b.n	8000d32 <__aeabi_dadd+0x262>
 80010b2:	1a81      	subs	r1, r0, r2
 80010b4:	4688      	mov	r8, r1
 80010b6:	45c1      	cmp	r9, r8
 80010b8:	41a4      	sbcs	r4, r4
 80010ba:	1af1      	subs	r1, r6, r3
 80010bc:	4264      	negs	r4, r4
 80010be:	1b09      	subs	r1, r1, r4
 80010c0:	2480      	movs	r4, #128	@ 0x80
 80010c2:	0424      	lsls	r4, r4, #16
 80010c4:	4221      	tst	r1, r4
 80010c6:	d077      	beq.n	80011b8 <__aeabi_dadd+0x6e8>
 80010c8:	1a10      	subs	r0, r2, r0
 80010ca:	4282      	cmp	r2, r0
 80010cc:	4192      	sbcs	r2, r2
 80010ce:	0007      	movs	r7, r0
 80010d0:	1b9e      	subs	r6, r3, r6
 80010d2:	4252      	negs	r2, r2
 80010d4:	1ab6      	subs	r6, r6, r2
 80010d6:	4337      	orrs	r7, r6
 80010d8:	d000      	beq.n	80010dc <__aeabi_dadd+0x60c>
 80010da:	e0a0      	b.n	800121e <__aeabi_dadd+0x74e>
 80010dc:	4665      	mov	r5, ip
 80010de:	2400      	movs	r4, #0
 80010e0:	2600      	movs	r6, #0
 80010e2:	e63e      	b.n	8000d62 <__aeabi_dadd+0x292>
 80010e4:	075f      	lsls	r7, r3, #29
 80010e6:	08d2      	lsrs	r2, r2, #3
 80010e8:	4665      	mov	r5, ip
 80010ea:	4317      	orrs	r7, r2
 80010ec:	08d8      	lsrs	r0, r3, #3
 80010ee:	e653      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 80010f0:	1881      	adds	r1, r0, r2
 80010f2:	4291      	cmp	r1, r2
 80010f4:	4192      	sbcs	r2, r2
 80010f6:	18f0      	adds	r0, r6, r3
 80010f8:	4252      	negs	r2, r2
 80010fa:	1880      	adds	r0, r0, r2
 80010fc:	0203      	lsls	r3, r0, #8
 80010fe:	d500      	bpl.n	8001102 <__aeabi_dadd+0x632>
 8001100:	e768      	b.n	8000fd4 <__aeabi_dadd+0x504>
 8001102:	0747      	lsls	r7, r0, #29
 8001104:	08c9      	lsrs	r1, r1, #3
 8001106:	430f      	orrs	r7, r1
 8001108:	08c0      	lsrs	r0, r0, #3
 800110a:	2101      	movs	r1, #1
 800110c:	e617      	b.n	8000d3e <__aeabi_dadd+0x26e>
 800110e:	08d2      	lsrs	r2, r2, #3
 8001110:	075f      	lsls	r7, r3, #29
 8001112:	4317      	orrs	r7, r2
 8001114:	08d8      	lsrs	r0, r3, #3
 8001116:	e63f      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 8001118:	000c      	movs	r4, r1
 800111a:	2600      	movs	r6, #0
 800111c:	2700      	movs	r7, #0
 800111e:	e620      	b.n	8000d62 <__aeabi_dadd+0x292>
 8001120:	2900      	cmp	r1, #0
 8001122:	d156      	bne.n	80011d2 <__aeabi_dadd+0x702>
 8001124:	075f      	lsls	r7, r3, #29
 8001126:	08d2      	lsrs	r2, r2, #3
 8001128:	4317      	orrs	r7, r2
 800112a:	08d8      	lsrs	r0, r3, #3
 800112c:	e634      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 800112e:	000c      	movs	r4, r1
 8001130:	001e      	movs	r6, r3
 8001132:	08d0      	lsrs	r0, r2, #3
 8001134:	e629      	b.n	8000d8a <__aeabi_dadd+0x2ba>
 8001136:	08c1      	lsrs	r1, r0, #3
 8001138:	0770      	lsls	r0, r6, #29
 800113a:	4301      	orrs	r1, r0
 800113c:	08f0      	lsrs	r0, r6, #3
 800113e:	2f00      	cmp	r7, #0
 8001140:	d062      	beq.n	8001208 <__aeabi_dadd+0x738>
 8001142:	2480      	movs	r4, #128	@ 0x80
 8001144:	0324      	lsls	r4, r4, #12
 8001146:	4220      	tst	r0, r4
 8001148:	d007      	beq.n	800115a <__aeabi_dadd+0x68a>
 800114a:	08de      	lsrs	r6, r3, #3
 800114c:	4226      	tst	r6, r4
 800114e:	d104      	bne.n	800115a <__aeabi_dadd+0x68a>
 8001150:	4665      	mov	r5, ip
 8001152:	0030      	movs	r0, r6
 8001154:	08d1      	lsrs	r1, r2, #3
 8001156:	075b      	lsls	r3, r3, #29
 8001158:	4319      	orrs	r1, r3
 800115a:	0f4f      	lsrs	r7, r1, #29
 800115c:	00c9      	lsls	r1, r1, #3
 800115e:	08c9      	lsrs	r1, r1, #3
 8001160:	077f      	lsls	r7, r7, #29
 8001162:	430f      	orrs	r7, r1
 8001164:	e618      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 8001166:	000c      	movs	r4, r1
 8001168:	0030      	movs	r0, r6
 800116a:	3c20      	subs	r4, #32
 800116c:	40e0      	lsrs	r0, r4
 800116e:	4684      	mov	ip, r0
 8001170:	2920      	cmp	r1, #32
 8001172:	d005      	beq.n	8001180 <__aeabi_dadd+0x6b0>
 8001174:	2440      	movs	r4, #64	@ 0x40
 8001176:	1a61      	subs	r1, r4, r1
 8001178:	408e      	lsls	r6, r1
 800117a:	4649      	mov	r1, r9
 800117c:	4331      	orrs	r1, r6
 800117e:	4689      	mov	r9, r1
 8001180:	4648      	mov	r0, r9
 8001182:	1e41      	subs	r1, r0, #1
 8001184:	4188      	sbcs	r0, r1
 8001186:	4661      	mov	r1, ip
 8001188:	0007      	movs	r7, r0
 800118a:	430f      	orrs	r7, r1
 800118c:	e630      	b.n	8000df0 <__aeabi_dadd+0x320>
 800118e:	2120      	movs	r1, #32
 8001190:	2700      	movs	r7, #0
 8001192:	1a09      	subs	r1, r1, r0
 8001194:	e50e      	b.n	8000bb4 <__aeabi_dadd+0xe4>
 8001196:	001e      	movs	r6, r3
 8001198:	2f00      	cmp	r7, #0
 800119a:	d000      	beq.n	800119e <__aeabi_dadd+0x6ce>
 800119c:	e522      	b.n	8000be4 <__aeabi_dadd+0x114>
 800119e:	2400      	movs	r4, #0
 80011a0:	e758      	b.n	8001054 <__aeabi_dadd+0x584>
 80011a2:	2500      	movs	r5, #0
 80011a4:	2400      	movs	r4, #0
 80011a6:	2600      	movs	r6, #0
 80011a8:	e5db      	b.n	8000d62 <__aeabi_dadd+0x292>
 80011aa:	46c0      	nop			@ (mov r8, r8)
 80011ac:	000007fe 	.word	0x000007fe
 80011b0:	000007ff 	.word	0x000007ff
 80011b4:	ff7fffff 	.word	0xff7fffff
 80011b8:	4647      	mov	r7, r8
 80011ba:	430f      	orrs	r7, r1
 80011bc:	d100      	bne.n	80011c0 <__aeabi_dadd+0x6f0>
 80011be:	e747      	b.n	8001050 <__aeabi_dadd+0x580>
 80011c0:	000e      	movs	r6, r1
 80011c2:	46c1      	mov	r9, r8
 80011c4:	e5b5      	b.n	8000d32 <__aeabi_dadd+0x262>
 80011c6:	08df      	lsrs	r7, r3, #3
 80011c8:	0764      	lsls	r4, r4, #29
 80011ca:	2102      	movs	r1, #2
 80011cc:	4327      	orrs	r7, r4
 80011ce:	0900      	lsrs	r0, r0, #4
 80011d0:	e5b5      	b.n	8000d3e <__aeabi_dadd+0x26e>
 80011d2:	0019      	movs	r1, r3
 80011d4:	08c0      	lsrs	r0, r0, #3
 80011d6:	0777      	lsls	r7, r6, #29
 80011d8:	4307      	orrs	r7, r0
 80011da:	4311      	orrs	r1, r2
 80011dc:	08f0      	lsrs	r0, r6, #3
 80011de:	2900      	cmp	r1, #0
 80011e0:	d100      	bne.n	80011e4 <__aeabi_dadd+0x714>
 80011e2:	e5d9      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 80011e4:	2180      	movs	r1, #128	@ 0x80
 80011e6:	0309      	lsls	r1, r1, #12
 80011e8:	4208      	tst	r0, r1
 80011ea:	d007      	beq.n	80011fc <__aeabi_dadd+0x72c>
 80011ec:	08dc      	lsrs	r4, r3, #3
 80011ee:	420c      	tst	r4, r1
 80011f0:	d104      	bne.n	80011fc <__aeabi_dadd+0x72c>
 80011f2:	08d2      	lsrs	r2, r2, #3
 80011f4:	075b      	lsls	r3, r3, #29
 80011f6:	431a      	orrs	r2, r3
 80011f8:	0017      	movs	r7, r2
 80011fa:	0020      	movs	r0, r4
 80011fc:	0f7b      	lsrs	r3, r7, #29
 80011fe:	00ff      	lsls	r7, r7, #3
 8001200:	08ff      	lsrs	r7, r7, #3
 8001202:	075b      	lsls	r3, r3, #29
 8001204:	431f      	orrs	r7, r3
 8001206:	e5c7      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 8001208:	000f      	movs	r7, r1
 800120a:	e5c5      	b.n	8000d98 <__aeabi_dadd+0x2c8>
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <__aeabi_dadd+0x788>)
 800120e:	08d2      	lsrs	r2, r2, #3
 8001210:	4033      	ands	r3, r6
 8001212:	075f      	lsls	r7, r3, #29
 8001214:	025b      	lsls	r3, r3, #9
 8001216:	2401      	movs	r4, #1
 8001218:	4317      	orrs	r7, r2
 800121a:	0b1e      	lsrs	r6, r3, #12
 800121c:	e5a1      	b.n	8000d62 <__aeabi_dadd+0x292>
 800121e:	4226      	tst	r6, r4
 8001220:	d012      	beq.n	8001248 <__aeabi_dadd+0x778>
 8001222:	4b0d      	ldr	r3, [pc, #52]	@ (8001258 <__aeabi_dadd+0x788>)
 8001224:	4665      	mov	r5, ip
 8001226:	0002      	movs	r2, r0
 8001228:	2401      	movs	r4, #1
 800122a:	401e      	ands	r6, r3
 800122c:	e4e6      	b.n	8000bfc <__aeabi_dadd+0x12c>
 800122e:	0021      	movs	r1, r4
 8001230:	e585      	b.n	8000d3e <__aeabi_dadd+0x26e>
 8001232:	0017      	movs	r7, r2
 8001234:	e5a8      	b.n	8000d88 <__aeabi_dadd+0x2b8>
 8001236:	003a      	movs	r2, r7
 8001238:	e4d4      	b.n	8000be4 <__aeabi_dadd+0x114>
 800123a:	08db      	lsrs	r3, r3, #3
 800123c:	0764      	lsls	r4, r4, #29
 800123e:	431c      	orrs	r4, r3
 8001240:	0027      	movs	r7, r4
 8001242:	2102      	movs	r1, #2
 8001244:	0900      	lsrs	r0, r0, #4
 8001246:	e57a      	b.n	8000d3e <__aeabi_dadd+0x26e>
 8001248:	08c0      	lsrs	r0, r0, #3
 800124a:	0777      	lsls	r7, r6, #29
 800124c:	4307      	orrs	r7, r0
 800124e:	4665      	mov	r5, ip
 8001250:	2100      	movs	r1, #0
 8001252:	08f0      	lsrs	r0, r6, #3
 8001254:	e573      	b.n	8000d3e <__aeabi_dadd+0x26e>
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	ff7fffff 	.word	0xff7fffff

0800125c <__aeabi_ddiv>:
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	46de      	mov	lr, fp
 8001260:	4645      	mov	r5, r8
 8001262:	4657      	mov	r7, sl
 8001264:	464e      	mov	r6, r9
 8001266:	b5e0      	push	{r5, r6, r7, lr}
 8001268:	b087      	sub	sp, #28
 800126a:	9200      	str	r2, [sp, #0]
 800126c:	9301      	str	r3, [sp, #4]
 800126e:	030b      	lsls	r3, r1, #12
 8001270:	0b1b      	lsrs	r3, r3, #12
 8001272:	469b      	mov	fp, r3
 8001274:	0fca      	lsrs	r2, r1, #31
 8001276:	004b      	lsls	r3, r1, #1
 8001278:	0004      	movs	r4, r0
 800127a:	4680      	mov	r8, r0
 800127c:	0d5b      	lsrs	r3, r3, #21
 800127e:	9202      	str	r2, [sp, #8]
 8001280:	d100      	bne.n	8001284 <__aeabi_ddiv+0x28>
 8001282:	e098      	b.n	80013b6 <__aeabi_ddiv+0x15a>
 8001284:	4a7c      	ldr	r2, [pc, #496]	@ (8001478 <__aeabi_ddiv+0x21c>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d037      	beq.n	80012fa <__aeabi_ddiv+0x9e>
 800128a:	4659      	mov	r1, fp
 800128c:	0f42      	lsrs	r2, r0, #29
 800128e:	00c9      	lsls	r1, r1, #3
 8001290:	430a      	orrs	r2, r1
 8001292:	2180      	movs	r1, #128	@ 0x80
 8001294:	0409      	lsls	r1, r1, #16
 8001296:	4311      	orrs	r1, r2
 8001298:	00c2      	lsls	r2, r0, #3
 800129a:	4690      	mov	r8, r2
 800129c:	4a77      	ldr	r2, [pc, #476]	@ (800147c <__aeabi_ddiv+0x220>)
 800129e:	4689      	mov	r9, r1
 80012a0:	4692      	mov	sl, r2
 80012a2:	449a      	add	sl, r3
 80012a4:	2300      	movs	r3, #0
 80012a6:	2400      	movs	r4, #0
 80012a8:	9303      	str	r3, [sp, #12]
 80012aa:	9e00      	ldr	r6, [sp, #0]
 80012ac:	9f01      	ldr	r7, [sp, #4]
 80012ae:	033b      	lsls	r3, r7, #12
 80012b0:	0b1b      	lsrs	r3, r3, #12
 80012b2:	469b      	mov	fp, r3
 80012b4:	007b      	lsls	r3, r7, #1
 80012b6:	0030      	movs	r0, r6
 80012b8:	0d5b      	lsrs	r3, r3, #21
 80012ba:	0ffd      	lsrs	r5, r7, #31
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d059      	beq.n	8001374 <__aeabi_ddiv+0x118>
 80012c0:	4a6d      	ldr	r2, [pc, #436]	@ (8001478 <__aeabi_ddiv+0x21c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d048      	beq.n	8001358 <__aeabi_ddiv+0xfc>
 80012c6:	4659      	mov	r1, fp
 80012c8:	0f72      	lsrs	r2, r6, #29
 80012ca:	00c9      	lsls	r1, r1, #3
 80012cc:	430a      	orrs	r2, r1
 80012ce:	2180      	movs	r1, #128	@ 0x80
 80012d0:	0409      	lsls	r1, r1, #16
 80012d2:	4311      	orrs	r1, r2
 80012d4:	468b      	mov	fp, r1
 80012d6:	4969      	ldr	r1, [pc, #420]	@ (800147c <__aeabi_ddiv+0x220>)
 80012d8:	00f2      	lsls	r2, r6, #3
 80012da:	468c      	mov	ip, r1
 80012dc:	4651      	mov	r1, sl
 80012de:	4463      	add	r3, ip
 80012e0:	1acb      	subs	r3, r1, r3
 80012e2:	469a      	mov	sl, r3
 80012e4:	2100      	movs	r1, #0
 80012e6:	9e02      	ldr	r6, [sp, #8]
 80012e8:	406e      	eors	r6, r5
 80012ea:	b2f6      	uxtb	r6, r6
 80012ec:	2c0f      	cmp	r4, #15
 80012ee:	d900      	bls.n	80012f2 <__aeabi_ddiv+0x96>
 80012f0:	e0ce      	b.n	8001490 <__aeabi_ddiv+0x234>
 80012f2:	4b63      	ldr	r3, [pc, #396]	@ (8001480 <__aeabi_ddiv+0x224>)
 80012f4:	00a4      	lsls	r4, r4, #2
 80012f6:	591b      	ldr	r3, [r3, r4]
 80012f8:	469f      	mov	pc, r3
 80012fa:	465a      	mov	r2, fp
 80012fc:	4302      	orrs	r2, r0
 80012fe:	4691      	mov	r9, r2
 8001300:	d000      	beq.n	8001304 <__aeabi_ddiv+0xa8>
 8001302:	e090      	b.n	8001426 <__aeabi_ddiv+0x1ca>
 8001304:	469a      	mov	sl, r3
 8001306:	2302      	movs	r3, #2
 8001308:	4690      	mov	r8, r2
 800130a:	2408      	movs	r4, #8
 800130c:	9303      	str	r3, [sp, #12]
 800130e:	e7cc      	b.n	80012aa <__aeabi_ddiv+0x4e>
 8001310:	46cb      	mov	fp, r9
 8001312:	4642      	mov	r2, r8
 8001314:	9d02      	ldr	r5, [sp, #8]
 8001316:	9903      	ldr	r1, [sp, #12]
 8001318:	2902      	cmp	r1, #2
 800131a:	d100      	bne.n	800131e <__aeabi_ddiv+0xc2>
 800131c:	e1de      	b.n	80016dc <__aeabi_ddiv+0x480>
 800131e:	2903      	cmp	r1, #3
 8001320:	d100      	bne.n	8001324 <__aeabi_ddiv+0xc8>
 8001322:	e08d      	b.n	8001440 <__aeabi_ddiv+0x1e4>
 8001324:	2901      	cmp	r1, #1
 8001326:	d000      	beq.n	800132a <__aeabi_ddiv+0xce>
 8001328:	e179      	b.n	800161e <__aeabi_ddiv+0x3c2>
 800132a:	002e      	movs	r6, r5
 800132c:	2200      	movs	r2, #0
 800132e:	2300      	movs	r3, #0
 8001330:	2400      	movs	r4, #0
 8001332:	4690      	mov	r8, r2
 8001334:	051b      	lsls	r3, r3, #20
 8001336:	4323      	orrs	r3, r4
 8001338:	07f6      	lsls	r6, r6, #31
 800133a:	4333      	orrs	r3, r6
 800133c:	4640      	mov	r0, r8
 800133e:	0019      	movs	r1, r3
 8001340:	b007      	add	sp, #28
 8001342:	bcf0      	pop	{r4, r5, r6, r7}
 8001344:	46bb      	mov	fp, r7
 8001346:	46b2      	mov	sl, r6
 8001348:	46a9      	mov	r9, r5
 800134a:	46a0      	mov	r8, r4
 800134c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800134e:	2200      	movs	r2, #0
 8001350:	2400      	movs	r4, #0
 8001352:	4690      	mov	r8, r2
 8001354:	4b48      	ldr	r3, [pc, #288]	@ (8001478 <__aeabi_ddiv+0x21c>)
 8001356:	e7ed      	b.n	8001334 <__aeabi_ddiv+0xd8>
 8001358:	465a      	mov	r2, fp
 800135a:	9b00      	ldr	r3, [sp, #0]
 800135c:	431a      	orrs	r2, r3
 800135e:	4b49      	ldr	r3, [pc, #292]	@ (8001484 <__aeabi_ddiv+0x228>)
 8001360:	469c      	mov	ip, r3
 8001362:	44e2      	add	sl, ip
 8001364:	2a00      	cmp	r2, #0
 8001366:	d159      	bne.n	800141c <__aeabi_ddiv+0x1c0>
 8001368:	2302      	movs	r3, #2
 800136a:	431c      	orrs	r4, r3
 800136c:	2300      	movs	r3, #0
 800136e:	2102      	movs	r1, #2
 8001370:	469b      	mov	fp, r3
 8001372:	e7b8      	b.n	80012e6 <__aeabi_ddiv+0x8a>
 8001374:	465a      	mov	r2, fp
 8001376:	9b00      	ldr	r3, [sp, #0]
 8001378:	431a      	orrs	r2, r3
 800137a:	d049      	beq.n	8001410 <__aeabi_ddiv+0x1b4>
 800137c:	465b      	mov	r3, fp
 800137e:	2b00      	cmp	r3, #0
 8001380:	d100      	bne.n	8001384 <__aeabi_ddiv+0x128>
 8001382:	e19c      	b.n	80016be <__aeabi_ddiv+0x462>
 8001384:	4658      	mov	r0, fp
 8001386:	f001 fc0d 	bl	8002ba4 <__clzsi2>
 800138a:	0002      	movs	r2, r0
 800138c:	0003      	movs	r3, r0
 800138e:	3a0b      	subs	r2, #11
 8001390:	271d      	movs	r7, #29
 8001392:	9e00      	ldr	r6, [sp, #0]
 8001394:	1aba      	subs	r2, r7, r2
 8001396:	0019      	movs	r1, r3
 8001398:	4658      	mov	r0, fp
 800139a:	40d6      	lsrs	r6, r2
 800139c:	3908      	subs	r1, #8
 800139e:	4088      	lsls	r0, r1
 80013a0:	0032      	movs	r2, r6
 80013a2:	4302      	orrs	r2, r0
 80013a4:	4693      	mov	fp, r2
 80013a6:	9a00      	ldr	r2, [sp, #0]
 80013a8:	408a      	lsls	r2, r1
 80013aa:	4937      	ldr	r1, [pc, #220]	@ (8001488 <__aeabi_ddiv+0x22c>)
 80013ac:	4453      	add	r3, sl
 80013ae:	468a      	mov	sl, r1
 80013b0:	2100      	movs	r1, #0
 80013b2:	449a      	add	sl, r3
 80013b4:	e797      	b.n	80012e6 <__aeabi_ddiv+0x8a>
 80013b6:	465b      	mov	r3, fp
 80013b8:	4303      	orrs	r3, r0
 80013ba:	4699      	mov	r9, r3
 80013bc:	d021      	beq.n	8001402 <__aeabi_ddiv+0x1a6>
 80013be:	465b      	mov	r3, fp
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d100      	bne.n	80013c6 <__aeabi_ddiv+0x16a>
 80013c4:	e169      	b.n	800169a <__aeabi_ddiv+0x43e>
 80013c6:	4658      	mov	r0, fp
 80013c8:	f001 fbec 	bl	8002ba4 <__clzsi2>
 80013cc:	230b      	movs	r3, #11
 80013ce:	425b      	negs	r3, r3
 80013d0:	469c      	mov	ip, r3
 80013d2:	0002      	movs	r2, r0
 80013d4:	4484      	add	ip, r0
 80013d6:	4666      	mov	r6, ip
 80013d8:	231d      	movs	r3, #29
 80013da:	1b9b      	subs	r3, r3, r6
 80013dc:	0026      	movs	r6, r4
 80013de:	0011      	movs	r1, r2
 80013e0:	4658      	mov	r0, fp
 80013e2:	40de      	lsrs	r6, r3
 80013e4:	3908      	subs	r1, #8
 80013e6:	4088      	lsls	r0, r1
 80013e8:	0033      	movs	r3, r6
 80013ea:	4303      	orrs	r3, r0
 80013ec:	4699      	mov	r9, r3
 80013ee:	0023      	movs	r3, r4
 80013f0:	408b      	lsls	r3, r1
 80013f2:	4698      	mov	r8, r3
 80013f4:	4b25      	ldr	r3, [pc, #148]	@ (800148c <__aeabi_ddiv+0x230>)
 80013f6:	2400      	movs	r4, #0
 80013f8:	1a9b      	subs	r3, r3, r2
 80013fa:	469a      	mov	sl, r3
 80013fc:	2300      	movs	r3, #0
 80013fe:	9303      	str	r3, [sp, #12]
 8001400:	e753      	b.n	80012aa <__aeabi_ddiv+0x4e>
 8001402:	2300      	movs	r3, #0
 8001404:	4698      	mov	r8, r3
 8001406:	469a      	mov	sl, r3
 8001408:	3301      	adds	r3, #1
 800140a:	2404      	movs	r4, #4
 800140c:	9303      	str	r3, [sp, #12]
 800140e:	e74c      	b.n	80012aa <__aeabi_ddiv+0x4e>
 8001410:	2301      	movs	r3, #1
 8001412:	431c      	orrs	r4, r3
 8001414:	2300      	movs	r3, #0
 8001416:	2101      	movs	r1, #1
 8001418:	469b      	mov	fp, r3
 800141a:	e764      	b.n	80012e6 <__aeabi_ddiv+0x8a>
 800141c:	2303      	movs	r3, #3
 800141e:	0032      	movs	r2, r6
 8001420:	2103      	movs	r1, #3
 8001422:	431c      	orrs	r4, r3
 8001424:	e75f      	b.n	80012e6 <__aeabi_ddiv+0x8a>
 8001426:	469a      	mov	sl, r3
 8001428:	2303      	movs	r3, #3
 800142a:	46d9      	mov	r9, fp
 800142c:	240c      	movs	r4, #12
 800142e:	9303      	str	r3, [sp, #12]
 8001430:	e73b      	b.n	80012aa <__aeabi_ddiv+0x4e>
 8001432:	2300      	movs	r3, #0
 8001434:	2480      	movs	r4, #128	@ 0x80
 8001436:	4698      	mov	r8, r3
 8001438:	2600      	movs	r6, #0
 800143a:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <__aeabi_ddiv+0x21c>)
 800143c:	0324      	lsls	r4, r4, #12
 800143e:	e779      	b.n	8001334 <__aeabi_ddiv+0xd8>
 8001440:	2480      	movs	r4, #128	@ 0x80
 8001442:	465b      	mov	r3, fp
 8001444:	0324      	lsls	r4, r4, #12
 8001446:	431c      	orrs	r4, r3
 8001448:	0324      	lsls	r4, r4, #12
 800144a:	002e      	movs	r6, r5
 800144c:	4690      	mov	r8, r2
 800144e:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <__aeabi_ddiv+0x21c>)
 8001450:	0b24      	lsrs	r4, r4, #12
 8001452:	e76f      	b.n	8001334 <__aeabi_ddiv+0xd8>
 8001454:	2480      	movs	r4, #128	@ 0x80
 8001456:	464b      	mov	r3, r9
 8001458:	0324      	lsls	r4, r4, #12
 800145a:	4223      	tst	r3, r4
 800145c:	d002      	beq.n	8001464 <__aeabi_ddiv+0x208>
 800145e:	465b      	mov	r3, fp
 8001460:	4223      	tst	r3, r4
 8001462:	d0f0      	beq.n	8001446 <__aeabi_ddiv+0x1ea>
 8001464:	2480      	movs	r4, #128	@ 0x80
 8001466:	464b      	mov	r3, r9
 8001468:	0324      	lsls	r4, r4, #12
 800146a:	431c      	orrs	r4, r3
 800146c:	0324      	lsls	r4, r4, #12
 800146e:	9e02      	ldr	r6, [sp, #8]
 8001470:	4b01      	ldr	r3, [pc, #4]	@ (8001478 <__aeabi_ddiv+0x21c>)
 8001472:	0b24      	lsrs	r4, r4, #12
 8001474:	e75e      	b.n	8001334 <__aeabi_ddiv+0xd8>
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	000007ff 	.word	0x000007ff
 800147c:	fffffc01 	.word	0xfffffc01
 8001480:	0800d304 	.word	0x0800d304
 8001484:	fffff801 	.word	0xfffff801
 8001488:	000003f3 	.word	0x000003f3
 800148c:	fffffc0d 	.word	0xfffffc0d
 8001490:	45cb      	cmp	fp, r9
 8001492:	d200      	bcs.n	8001496 <__aeabi_ddiv+0x23a>
 8001494:	e0f8      	b.n	8001688 <__aeabi_ddiv+0x42c>
 8001496:	d100      	bne.n	800149a <__aeabi_ddiv+0x23e>
 8001498:	e0f3      	b.n	8001682 <__aeabi_ddiv+0x426>
 800149a:	2301      	movs	r3, #1
 800149c:	425b      	negs	r3, r3
 800149e:	469c      	mov	ip, r3
 80014a0:	4644      	mov	r4, r8
 80014a2:	4648      	mov	r0, r9
 80014a4:	2500      	movs	r5, #0
 80014a6:	44e2      	add	sl, ip
 80014a8:	465b      	mov	r3, fp
 80014aa:	0e17      	lsrs	r7, r2, #24
 80014ac:	021b      	lsls	r3, r3, #8
 80014ae:	431f      	orrs	r7, r3
 80014b0:	0c19      	lsrs	r1, r3, #16
 80014b2:	043b      	lsls	r3, r7, #16
 80014b4:	0212      	lsls	r2, r2, #8
 80014b6:	9700      	str	r7, [sp, #0]
 80014b8:	0c1f      	lsrs	r7, r3, #16
 80014ba:	4691      	mov	r9, r2
 80014bc:	9102      	str	r1, [sp, #8]
 80014be:	9703      	str	r7, [sp, #12]
 80014c0:	f7fe fece 	bl	8000260 <__aeabi_uidivmod>
 80014c4:	0002      	movs	r2, r0
 80014c6:	437a      	muls	r2, r7
 80014c8:	040b      	lsls	r3, r1, #16
 80014ca:	0c21      	lsrs	r1, r4, #16
 80014cc:	4680      	mov	r8, r0
 80014ce:	4319      	orrs	r1, r3
 80014d0:	428a      	cmp	r2, r1
 80014d2:	d909      	bls.n	80014e8 <__aeabi_ddiv+0x28c>
 80014d4:	9f00      	ldr	r7, [sp, #0]
 80014d6:	2301      	movs	r3, #1
 80014d8:	46bc      	mov	ip, r7
 80014da:	425b      	negs	r3, r3
 80014dc:	4461      	add	r1, ip
 80014de:	469c      	mov	ip, r3
 80014e0:	44e0      	add	r8, ip
 80014e2:	428f      	cmp	r7, r1
 80014e4:	d800      	bhi.n	80014e8 <__aeabi_ddiv+0x28c>
 80014e6:	e15c      	b.n	80017a2 <__aeabi_ddiv+0x546>
 80014e8:	1a88      	subs	r0, r1, r2
 80014ea:	9902      	ldr	r1, [sp, #8]
 80014ec:	f7fe feb8 	bl	8000260 <__aeabi_uidivmod>
 80014f0:	9a03      	ldr	r2, [sp, #12]
 80014f2:	0424      	lsls	r4, r4, #16
 80014f4:	4342      	muls	r2, r0
 80014f6:	0409      	lsls	r1, r1, #16
 80014f8:	0c24      	lsrs	r4, r4, #16
 80014fa:	0003      	movs	r3, r0
 80014fc:	430c      	orrs	r4, r1
 80014fe:	42a2      	cmp	r2, r4
 8001500:	d906      	bls.n	8001510 <__aeabi_ddiv+0x2b4>
 8001502:	9900      	ldr	r1, [sp, #0]
 8001504:	3b01      	subs	r3, #1
 8001506:	468c      	mov	ip, r1
 8001508:	4464      	add	r4, ip
 800150a:	42a1      	cmp	r1, r4
 800150c:	d800      	bhi.n	8001510 <__aeabi_ddiv+0x2b4>
 800150e:	e142      	b.n	8001796 <__aeabi_ddiv+0x53a>
 8001510:	1aa0      	subs	r0, r4, r2
 8001512:	4642      	mov	r2, r8
 8001514:	0412      	lsls	r2, r2, #16
 8001516:	431a      	orrs	r2, r3
 8001518:	4693      	mov	fp, r2
 800151a:	464b      	mov	r3, r9
 800151c:	4659      	mov	r1, fp
 800151e:	0c1b      	lsrs	r3, r3, #16
 8001520:	001f      	movs	r7, r3
 8001522:	9304      	str	r3, [sp, #16]
 8001524:	040b      	lsls	r3, r1, #16
 8001526:	4649      	mov	r1, r9
 8001528:	0409      	lsls	r1, r1, #16
 800152a:	0c09      	lsrs	r1, r1, #16
 800152c:	000c      	movs	r4, r1
 800152e:	0c1b      	lsrs	r3, r3, #16
 8001530:	435c      	muls	r4, r3
 8001532:	0c12      	lsrs	r2, r2, #16
 8001534:	437b      	muls	r3, r7
 8001536:	4688      	mov	r8, r1
 8001538:	4351      	muls	r1, r2
 800153a:	437a      	muls	r2, r7
 800153c:	0c27      	lsrs	r7, r4, #16
 800153e:	46bc      	mov	ip, r7
 8001540:	185b      	adds	r3, r3, r1
 8001542:	4463      	add	r3, ip
 8001544:	4299      	cmp	r1, r3
 8001546:	d903      	bls.n	8001550 <__aeabi_ddiv+0x2f4>
 8001548:	2180      	movs	r1, #128	@ 0x80
 800154a:	0249      	lsls	r1, r1, #9
 800154c:	468c      	mov	ip, r1
 800154e:	4462      	add	r2, ip
 8001550:	0c19      	lsrs	r1, r3, #16
 8001552:	0424      	lsls	r4, r4, #16
 8001554:	041b      	lsls	r3, r3, #16
 8001556:	0c24      	lsrs	r4, r4, #16
 8001558:	188a      	adds	r2, r1, r2
 800155a:	191c      	adds	r4, r3, r4
 800155c:	4290      	cmp	r0, r2
 800155e:	d302      	bcc.n	8001566 <__aeabi_ddiv+0x30a>
 8001560:	d116      	bne.n	8001590 <__aeabi_ddiv+0x334>
 8001562:	42a5      	cmp	r5, r4
 8001564:	d214      	bcs.n	8001590 <__aeabi_ddiv+0x334>
 8001566:	465b      	mov	r3, fp
 8001568:	9f00      	ldr	r7, [sp, #0]
 800156a:	3b01      	subs	r3, #1
 800156c:	444d      	add	r5, r9
 800156e:	9305      	str	r3, [sp, #20]
 8001570:	454d      	cmp	r5, r9
 8001572:	419b      	sbcs	r3, r3
 8001574:	46bc      	mov	ip, r7
 8001576:	425b      	negs	r3, r3
 8001578:	4463      	add	r3, ip
 800157a:	18c0      	adds	r0, r0, r3
 800157c:	4287      	cmp	r7, r0
 800157e:	d300      	bcc.n	8001582 <__aeabi_ddiv+0x326>
 8001580:	e102      	b.n	8001788 <__aeabi_ddiv+0x52c>
 8001582:	4282      	cmp	r2, r0
 8001584:	d900      	bls.n	8001588 <__aeabi_ddiv+0x32c>
 8001586:	e129      	b.n	80017dc <__aeabi_ddiv+0x580>
 8001588:	d100      	bne.n	800158c <__aeabi_ddiv+0x330>
 800158a:	e124      	b.n	80017d6 <__aeabi_ddiv+0x57a>
 800158c:	9b05      	ldr	r3, [sp, #20]
 800158e:	469b      	mov	fp, r3
 8001590:	1b2c      	subs	r4, r5, r4
 8001592:	42a5      	cmp	r5, r4
 8001594:	41ad      	sbcs	r5, r5
 8001596:	9b00      	ldr	r3, [sp, #0]
 8001598:	1a80      	subs	r0, r0, r2
 800159a:	426d      	negs	r5, r5
 800159c:	1b40      	subs	r0, r0, r5
 800159e:	4283      	cmp	r3, r0
 80015a0:	d100      	bne.n	80015a4 <__aeabi_ddiv+0x348>
 80015a2:	e10f      	b.n	80017c4 <__aeabi_ddiv+0x568>
 80015a4:	9902      	ldr	r1, [sp, #8]
 80015a6:	f7fe fe5b 	bl	8000260 <__aeabi_uidivmod>
 80015aa:	9a03      	ldr	r2, [sp, #12]
 80015ac:	040b      	lsls	r3, r1, #16
 80015ae:	4342      	muls	r2, r0
 80015b0:	0c21      	lsrs	r1, r4, #16
 80015b2:	0005      	movs	r5, r0
 80015b4:	4319      	orrs	r1, r3
 80015b6:	428a      	cmp	r2, r1
 80015b8:	d900      	bls.n	80015bc <__aeabi_ddiv+0x360>
 80015ba:	e0cb      	b.n	8001754 <__aeabi_ddiv+0x4f8>
 80015bc:	1a88      	subs	r0, r1, r2
 80015be:	9902      	ldr	r1, [sp, #8]
 80015c0:	f7fe fe4e 	bl	8000260 <__aeabi_uidivmod>
 80015c4:	9a03      	ldr	r2, [sp, #12]
 80015c6:	0424      	lsls	r4, r4, #16
 80015c8:	4342      	muls	r2, r0
 80015ca:	0409      	lsls	r1, r1, #16
 80015cc:	0c24      	lsrs	r4, r4, #16
 80015ce:	0003      	movs	r3, r0
 80015d0:	430c      	orrs	r4, r1
 80015d2:	42a2      	cmp	r2, r4
 80015d4:	d900      	bls.n	80015d8 <__aeabi_ddiv+0x37c>
 80015d6:	e0ca      	b.n	800176e <__aeabi_ddiv+0x512>
 80015d8:	4641      	mov	r1, r8
 80015da:	1aa4      	subs	r4, r4, r2
 80015dc:	042a      	lsls	r2, r5, #16
 80015de:	431a      	orrs	r2, r3
 80015e0:	9f04      	ldr	r7, [sp, #16]
 80015e2:	0413      	lsls	r3, r2, #16
 80015e4:	0c1b      	lsrs	r3, r3, #16
 80015e6:	4359      	muls	r1, r3
 80015e8:	4640      	mov	r0, r8
 80015ea:	437b      	muls	r3, r7
 80015ec:	469c      	mov	ip, r3
 80015ee:	0c15      	lsrs	r5, r2, #16
 80015f0:	4368      	muls	r0, r5
 80015f2:	0c0b      	lsrs	r3, r1, #16
 80015f4:	4484      	add	ip, r0
 80015f6:	4463      	add	r3, ip
 80015f8:	437d      	muls	r5, r7
 80015fa:	4298      	cmp	r0, r3
 80015fc:	d903      	bls.n	8001606 <__aeabi_ddiv+0x3aa>
 80015fe:	2080      	movs	r0, #128	@ 0x80
 8001600:	0240      	lsls	r0, r0, #9
 8001602:	4684      	mov	ip, r0
 8001604:	4465      	add	r5, ip
 8001606:	0c18      	lsrs	r0, r3, #16
 8001608:	0409      	lsls	r1, r1, #16
 800160a:	041b      	lsls	r3, r3, #16
 800160c:	0c09      	lsrs	r1, r1, #16
 800160e:	1940      	adds	r0, r0, r5
 8001610:	185b      	adds	r3, r3, r1
 8001612:	4284      	cmp	r4, r0
 8001614:	d327      	bcc.n	8001666 <__aeabi_ddiv+0x40a>
 8001616:	d023      	beq.n	8001660 <__aeabi_ddiv+0x404>
 8001618:	2301      	movs	r3, #1
 800161a:	0035      	movs	r5, r6
 800161c:	431a      	orrs	r2, r3
 800161e:	4b94      	ldr	r3, [pc, #592]	@ (8001870 <__aeabi_ddiv+0x614>)
 8001620:	4453      	add	r3, sl
 8001622:	2b00      	cmp	r3, #0
 8001624:	dd60      	ble.n	80016e8 <__aeabi_ddiv+0x48c>
 8001626:	0751      	lsls	r1, r2, #29
 8001628:	d000      	beq.n	800162c <__aeabi_ddiv+0x3d0>
 800162a:	e086      	b.n	800173a <__aeabi_ddiv+0x4de>
 800162c:	002e      	movs	r6, r5
 800162e:	08d1      	lsrs	r1, r2, #3
 8001630:	465a      	mov	r2, fp
 8001632:	01d2      	lsls	r2, r2, #7
 8001634:	d506      	bpl.n	8001644 <__aeabi_ddiv+0x3e8>
 8001636:	465a      	mov	r2, fp
 8001638:	4b8e      	ldr	r3, [pc, #568]	@ (8001874 <__aeabi_ddiv+0x618>)
 800163a:	401a      	ands	r2, r3
 800163c:	2380      	movs	r3, #128	@ 0x80
 800163e:	4693      	mov	fp, r2
 8001640:	00db      	lsls	r3, r3, #3
 8001642:	4453      	add	r3, sl
 8001644:	4a8c      	ldr	r2, [pc, #560]	@ (8001878 <__aeabi_ddiv+0x61c>)
 8001646:	4293      	cmp	r3, r2
 8001648:	dd00      	ble.n	800164c <__aeabi_ddiv+0x3f0>
 800164a:	e680      	b.n	800134e <__aeabi_ddiv+0xf2>
 800164c:	465a      	mov	r2, fp
 800164e:	0752      	lsls	r2, r2, #29
 8001650:	430a      	orrs	r2, r1
 8001652:	4690      	mov	r8, r2
 8001654:	465a      	mov	r2, fp
 8001656:	055b      	lsls	r3, r3, #21
 8001658:	0254      	lsls	r4, r2, #9
 800165a:	0b24      	lsrs	r4, r4, #12
 800165c:	0d5b      	lsrs	r3, r3, #21
 800165e:	e669      	b.n	8001334 <__aeabi_ddiv+0xd8>
 8001660:	0035      	movs	r5, r6
 8001662:	2b00      	cmp	r3, #0
 8001664:	d0db      	beq.n	800161e <__aeabi_ddiv+0x3c2>
 8001666:	9d00      	ldr	r5, [sp, #0]
 8001668:	1e51      	subs	r1, r2, #1
 800166a:	46ac      	mov	ip, r5
 800166c:	4464      	add	r4, ip
 800166e:	42ac      	cmp	r4, r5
 8001670:	d200      	bcs.n	8001674 <__aeabi_ddiv+0x418>
 8001672:	e09e      	b.n	80017b2 <__aeabi_ddiv+0x556>
 8001674:	4284      	cmp	r4, r0
 8001676:	d200      	bcs.n	800167a <__aeabi_ddiv+0x41e>
 8001678:	e0e1      	b.n	800183e <__aeabi_ddiv+0x5e2>
 800167a:	d100      	bne.n	800167e <__aeabi_ddiv+0x422>
 800167c:	e0ee      	b.n	800185c <__aeabi_ddiv+0x600>
 800167e:	000a      	movs	r2, r1
 8001680:	e7ca      	b.n	8001618 <__aeabi_ddiv+0x3bc>
 8001682:	4542      	cmp	r2, r8
 8001684:	d900      	bls.n	8001688 <__aeabi_ddiv+0x42c>
 8001686:	e708      	b.n	800149a <__aeabi_ddiv+0x23e>
 8001688:	464b      	mov	r3, r9
 800168a:	07dc      	lsls	r4, r3, #31
 800168c:	0858      	lsrs	r0, r3, #1
 800168e:	4643      	mov	r3, r8
 8001690:	085b      	lsrs	r3, r3, #1
 8001692:	431c      	orrs	r4, r3
 8001694:	4643      	mov	r3, r8
 8001696:	07dd      	lsls	r5, r3, #31
 8001698:	e706      	b.n	80014a8 <__aeabi_ddiv+0x24c>
 800169a:	f001 fa83 	bl	8002ba4 <__clzsi2>
 800169e:	2315      	movs	r3, #21
 80016a0:	469c      	mov	ip, r3
 80016a2:	4484      	add	ip, r0
 80016a4:	0002      	movs	r2, r0
 80016a6:	4663      	mov	r3, ip
 80016a8:	3220      	adds	r2, #32
 80016aa:	2b1c      	cmp	r3, #28
 80016ac:	dc00      	bgt.n	80016b0 <__aeabi_ddiv+0x454>
 80016ae:	e692      	b.n	80013d6 <__aeabi_ddiv+0x17a>
 80016b0:	0023      	movs	r3, r4
 80016b2:	3808      	subs	r0, #8
 80016b4:	4083      	lsls	r3, r0
 80016b6:	4699      	mov	r9, r3
 80016b8:	2300      	movs	r3, #0
 80016ba:	4698      	mov	r8, r3
 80016bc:	e69a      	b.n	80013f4 <__aeabi_ddiv+0x198>
 80016be:	f001 fa71 	bl	8002ba4 <__clzsi2>
 80016c2:	0002      	movs	r2, r0
 80016c4:	0003      	movs	r3, r0
 80016c6:	3215      	adds	r2, #21
 80016c8:	3320      	adds	r3, #32
 80016ca:	2a1c      	cmp	r2, #28
 80016cc:	dc00      	bgt.n	80016d0 <__aeabi_ddiv+0x474>
 80016ce:	e65f      	b.n	8001390 <__aeabi_ddiv+0x134>
 80016d0:	9900      	ldr	r1, [sp, #0]
 80016d2:	3808      	subs	r0, #8
 80016d4:	4081      	lsls	r1, r0
 80016d6:	2200      	movs	r2, #0
 80016d8:	468b      	mov	fp, r1
 80016da:	e666      	b.n	80013aa <__aeabi_ddiv+0x14e>
 80016dc:	2200      	movs	r2, #0
 80016de:	002e      	movs	r6, r5
 80016e0:	2400      	movs	r4, #0
 80016e2:	4690      	mov	r8, r2
 80016e4:	4b65      	ldr	r3, [pc, #404]	@ (800187c <__aeabi_ddiv+0x620>)
 80016e6:	e625      	b.n	8001334 <__aeabi_ddiv+0xd8>
 80016e8:	002e      	movs	r6, r5
 80016ea:	2101      	movs	r1, #1
 80016ec:	1ac9      	subs	r1, r1, r3
 80016ee:	2938      	cmp	r1, #56	@ 0x38
 80016f0:	dd00      	ble.n	80016f4 <__aeabi_ddiv+0x498>
 80016f2:	e61b      	b.n	800132c <__aeabi_ddiv+0xd0>
 80016f4:	291f      	cmp	r1, #31
 80016f6:	dc7e      	bgt.n	80017f6 <__aeabi_ddiv+0x59a>
 80016f8:	4861      	ldr	r0, [pc, #388]	@ (8001880 <__aeabi_ddiv+0x624>)
 80016fa:	0014      	movs	r4, r2
 80016fc:	4450      	add	r0, sl
 80016fe:	465b      	mov	r3, fp
 8001700:	4082      	lsls	r2, r0
 8001702:	4083      	lsls	r3, r0
 8001704:	40cc      	lsrs	r4, r1
 8001706:	1e50      	subs	r0, r2, #1
 8001708:	4182      	sbcs	r2, r0
 800170a:	4323      	orrs	r3, r4
 800170c:	431a      	orrs	r2, r3
 800170e:	465b      	mov	r3, fp
 8001710:	40cb      	lsrs	r3, r1
 8001712:	0751      	lsls	r1, r2, #29
 8001714:	d009      	beq.n	800172a <__aeabi_ddiv+0x4ce>
 8001716:	210f      	movs	r1, #15
 8001718:	4011      	ands	r1, r2
 800171a:	2904      	cmp	r1, #4
 800171c:	d005      	beq.n	800172a <__aeabi_ddiv+0x4ce>
 800171e:	1d11      	adds	r1, r2, #4
 8001720:	4291      	cmp	r1, r2
 8001722:	4192      	sbcs	r2, r2
 8001724:	4252      	negs	r2, r2
 8001726:	189b      	adds	r3, r3, r2
 8001728:	000a      	movs	r2, r1
 800172a:	0219      	lsls	r1, r3, #8
 800172c:	d400      	bmi.n	8001730 <__aeabi_ddiv+0x4d4>
 800172e:	e09b      	b.n	8001868 <__aeabi_ddiv+0x60c>
 8001730:	2200      	movs	r2, #0
 8001732:	2301      	movs	r3, #1
 8001734:	2400      	movs	r4, #0
 8001736:	4690      	mov	r8, r2
 8001738:	e5fc      	b.n	8001334 <__aeabi_ddiv+0xd8>
 800173a:	210f      	movs	r1, #15
 800173c:	4011      	ands	r1, r2
 800173e:	2904      	cmp	r1, #4
 8001740:	d100      	bne.n	8001744 <__aeabi_ddiv+0x4e8>
 8001742:	e773      	b.n	800162c <__aeabi_ddiv+0x3d0>
 8001744:	1d11      	adds	r1, r2, #4
 8001746:	4291      	cmp	r1, r2
 8001748:	4192      	sbcs	r2, r2
 800174a:	4252      	negs	r2, r2
 800174c:	002e      	movs	r6, r5
 800174e:	08c9      	lsrs	r1, r1, #3
 8001750:	4493      	add	fp, r2
 8001752:	e76d      	b.n	8001630 <__aeabi_ddiv+0x3d4>
 8001754:	9b00      	ldr	r3, [sp, #0]
 8001756:	3d01      	subs	r5, #1
 8001758:	469c      	mov	ip, r3
 800175a:	4461      	add	r1, ip
 800175c:	428b      	cmp	r3, r1
 800175e:	d900      	bls.n	8001762 <__aeabi_ddiv+0x506>
 8001760:	e72c      	b.n	80015bc <__aeabi_ddiv+0x360>
 8001762:	428a      	cmp	r2, r1
 8001764:	d800      	bhi.n	8001768 <__aeabi_ddiv+0x50c>
 8001766:	e729      	b.n	80015bc <__aeabi_ddiv+0x360>
 8001768:	1e85      	subs	r5, r0, #2
 800176a:	4461      	add	r1, ip
 800176c:	e726      	b.n	80015bc <__aeabi_ddiv+0x360>
 800176e:	9900      	ldr	r1, [sp, #0]
 8001770:	3b01      	subs	r3, #1
 8001772:	468c      	mov	ip, r1
 8001774:	4464      	add	r4, ip
 8001776:	42a1      	cmp	r1, r4
 8001778:	d900      	bls.n	800177c <__aeabi_ddiv+0x520>
 800177a:	e72d      	b.n	80015d8 <__aeabi_ddiv+0x37c>
 800177c:	42a2      	cmp	r2, r4
 800177e:	d800      	bhi.n	8001782 <__aeabi_ddiv+0x526>
 8001780:	e72a      	b.n	80015d8 <__aeabi_ddiv+0x37c>
 8001782:	1e83      	subs	r3, r0, #2
 8001784:	4464      	add	r4, ip
 8001786:	e727      	b.n	80015d8 <__aeabi_ddiv+0x37c>
 8001788:	4287      	cmp	r7, r0
 800178a:	d000      	beq.n	800178e <__aeabi_ddiv+0x532>
 800178c:	e6fe      	b.n	800158c <__aeabi_ddiv+0x330>
 800178e:	45a9      	cmp	r9, r5
 8001790:	d900      	bls.n	8001794 <__aeabi_ddiv+0x538>
 8001792:	e6fb      	b.n	800158c <__aeabi_ddiv+0x330>
 8001794:	e6f5      	b.n	8001582 <__aeabi_ddiv+0x326>
 8001796:	42a2      	cmp	r2, r4
 8001798:	d800      	bhi.n	800179c <__aeabi_ddiv+0x540>
 800179a:	e6b9      	b.n	8001510 <__aeabi_ddiv+0x2b4>
 800179c:	1e83      	subs	r3, r0, #2
 800179e:	4464      	add	r4, ip
 80017a0:	e6b6      	b.n	8001510 <__aeabi_ddiv+0x2b4>
 80017a2:	428a      	cmp	r2, r1
 80017a4:	d800      	bhi.n	80017a8 <__aeabi_ddiv+0x54c>
 80017a6:	e69f      	b.n	80014e8 <__aeabi_ddiv+0x28c>
 80017a8:	46bc      	mov	ip, r7
 80017aa:	1e83      	subs	r3, r0, #2
 80017ac:	4698      	mov	r8, r3
 80017ae:	4461      	add	r1, ip
 80017b0:	e69a      	b.n	80014e8 <__aeabi_ddiv+0x28c>
 80017b2:	000a      	movs	r2, r1
 80017b4:	4284      	cmp	r4, r0
 80017b6:	d000      	beq.n	80017ba <__aeabi_ddiv+0x55e>
 80017b8:	e72e      	b.n	8001618 <__aeabi_ddiv+0x3bc>
 80017ba:	454b      	cmp	r3, r9
 80017bc:	d000      	beq.n	80017c0 <__aeabi_ddiv+0x564>
 80017be:	e72b      	b.n	8001618 <__aeabi_ddiv+0x3bc>
 80017c0:	0035      	movs	r5, r6
 80017c2:	e72c      	b.n	800161e <__aeabi_ddiv+0x3c2>
 80017c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001870 <__aeabi_ddiv+0x614>)
 80017c6:	4a2f      	ldr	r2, [pc, #188]	@ (8001884 <__aeabi_ddiv+0x628>)
 80017c8:	4453      	add	r3, sl
 80017ca:	4592      	cmp	sl, r2
 80017cc:	db43      	blt.n	8001856 <__aeabi_ddiv+0x5fa>
 80017ce:	2201      	movs	r2, #1
 80017d0:	2100      	movs	r1, #0
 80017d2:	4493      	add	fp, r2
 80017d4:	e72c      	b.n	8001630 <__aeabi_ddiv+0x3d4>
 80017d6:	42ac      	cmp	r4, r5
 80017d8:	d800      	bhi.n	80017dc <__aeabi_ddiv+0x580>
 80017da:	e6d7      	b.n	800158c <__aeabi_ddiv+0x330>
 80017dc:	2302      	movs	r3, #2
 80017de:	425b      	negs	r3, r3
 80017e0:	469c      	mov	ip, r3
 80017e2:	9900      	ldr	r1, [sp, #0]
 80017e4:	444d      	add	r5, r9
 80017e6:	454d      	cmp	r5, r9
 80017e8:	419b      	sbcs	r3, r3
 80017ea:	44e3      	add	fp, ip
 80017ec:	468c      	mov	ip, r1
 80017ee:	425b      	negs	r3, r3
 80017f0:	4463      	add	r3, ip
 80017f2:	18c0      	adds	r0, r0, r3
 80017f4:	e6cc      	b.n	8001590 <__aeabi_ddiv+0x334>
 80017f6:	201f      	movs	r0, #31
 80017f8:	4240      	negs	r0, r0
 80017fa:	1ac3      	subs	r3, r0, r3
 80017fc:	4658      	mov	r0, fp
 80017fe:	40d8      	lsrs	r0, r3
 8001800:	2920      	cmp	r1, #32
 8001802:	d004      	beq.n	800180e <__aeabi_ddiv+0x5b2>
 8001804:	4659      	mov	r1, fp
 8001806:	4b20      	ldr	r3, [pc, #128]	@ (8001888 <__aeabi_ddiv+0x62c>)
 8001808:	4453      	add	r3, sl
 800180a:	4099      	lsls	r1, r3
 800180c:	430a      	orrs	r2, r1
 800180e:	1e53      	subs	r3, r2, #1
 8001810:	419a      	sbcs	r2, r3
 8001812:	2307      	movs	r3, #7
 8001814:	0019      	movs	r1, r3
 8001816:	4302      	orrs	r2, r0
 8001818:	2400      	movs	r4, #0
 800181a:	4011      	ands	r1, r2
 800181c:	4213      	tst	r3, r2
 800181e:	d009      	beq.n	8001834 <__aeabi_ddiv+0x5d8>
 8001820:	3308      	adds	r3, #8
 8001822:	4013      	ands	r3, r2
 8001824:	2b04      	cmp	r3, #4
 8001826:	d01d      	beq.n	8001864 <__aeabi_ddiv+0x608>
 8001828:	1d13      	adds	r3, r2, #4
 800182a:	4293      	cmp	r3, r2
 800182c:	4189      	sbcs	r1, r1
 800182e:	001a      	movs	r2, r3
 8001830:	4249      	negs	r1, r1
 8001832:	0749      	lsls	r1, r1, #29
 8001834:	08d2      	lsrs	r2, r2, #3
 8001836:	430a      	orrs	r2, r1
 8001838:	4690      	mov	r8, r2
 800183a:	2300      	movs	r3, #0
 800183c:	e57a      	b.n	8001334 <__aeabi_ddiv+0xd8>
 800183e:	4649      	mov	r1, r9
 8001840:	9f00      	ldr	r7, [sp, #0]
 8001842:	004d      	lsls	r5, r1, #1
 8001844:	454d      	cmp	r5, r9
 8001846:	4189      	sbcs	r1, r1
 8001848:	46bc      	mov	ip, r7
 800184a:	4249      	negs	r1, r1
 800184c:	4461      	add	r1, ip
 800184e:	46a9      	mov	r9, r5
 8001850:	3a02      	subs	r2, #2
 8001852:	1864      	adds	r4, r4, r1
 8001854:	e7ae      	b.n	80017b4 <__aeabi_ddiv+0x558>
 8001856:	2201      	movs	r2, #1
 8001858:	4252      	negs	r2, r2
 800185a:	e746      	b.n	80016ea <__aeabi_ddiv+0x48e>
 800185c:	4599      	cmp	r9, r3
 800185e:	d3ee      	bcc.n	800183e <__aeabi_ddiv+0x5e2>
 8001860:	000a      	movs	r2, r1
 8001862:	e7aa      	b.n	80017ba <__aeabi_ddiv+0x55e>
 8001864:	2100      	movs	r1, #0
 8001866:	e7e5      	b.n	8001834 <__aeabi_ddiv+0x5d8>
 8001868:	0759      	lsls	r1, r3, #29
 800186a:	025b      	lsls	r3, r3, #9
 800186c:	0b1c      	lsrs	r4, r3, #12
 800186e:	e7e1      	b.n	8001834 <__aeabi_ddiv+0x5d8>
 8001870:	000003ff 	.word	0x000003ff
 8001874:	feffffff 	.word	0xfeffffff
 8001878:	000007fe 	.word	0x000007fe
 800187c:	000007ff 	.word	0x000007ff
 8001880:	0000041e 	.word	0x0000041e
 8001884:	fffffc02 	.word	0xfffffc02
 8001888:	0000043e 	.word	0x0000043e

0800188c <__eqdf2>:
 800188c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800188e:	4657      	mov	r7, sl
 8001890:	46de      	mov	lr, fp
 8001892:	464e      	mov	r6, r9
 8001894:	4645      	mov	r5, r8
 8001896:	b5e0      	push	{r5, r6, r7, lr}
 8001898:	000d      	movs	r5, r1
 800189a:	0004      	movs	r4, r0
 800189c:	0fe8      	lsrs	r0, r5, #31
 800189e:	4683      	mov	fp, r0
 80018a0:	0309      	lsls	r1, r1, #12
 80018a2:	0fd8      	lsrs	r0, r3, #31
 80018a4:	0b09      	lsrs	r1, r1, #12
 80018a6:	4682      	mov	sl, r0
 80018a8:	4819      	ldr	r0, [pc, #100]	@ (8001910 <__eqdf2+0x84>)
 80018aa:	468c      	mov	ip, r1
 80018ac:	031f      	lsls	r7, r3, #12
 80018ae:	0069      	lsls	r1, r5, #1
 80018b0:	005e      	lsls	r6, r3, #1
 80018b2:	0d49      	lsrs	r1, r1, #21
 80018b4:	0b3f      	lsrs	r7, r7, #12
 80018b6:	0d76      	lsrs	r6, r6, #21
 80018b8:	4281      	cmp	r1, r0
 80018ba:	d018      	beq.n	80018ee <__eqdf2+0x62>
 80018bc:	4286      	cmp	r6, r0
 80018be:	d00f      	beq.n	80018e0 <__eqdf2+0x54>
 80018c0:	2001      	movs	r0, #1
 80018c2:	42b1      	cmp	r1, r6
 80018c4:	d10d      	bne.n	80018e2 <__eqdf2+0x56>
 80018c6:	45bc      	cmp	ip, r7
 80018c8:	d10b      	bne.n	80018e2 <__eqdf2+0x56>
 80018ca:	4294      	cmp	r4, r2
 80018cc:	d109      	bne.n	80018e2 <__eqdf2+0x56>
 80018ce:	45d3      	cmp	fp, sl
 80018d0:	d01c      	beq.n	800190c <__eqdf2+0x80>
 80018d2:	2900      	cmp	r1, #0
 80018d4:	d105      	bne.n	80018e2 <__eqdf2+0x56>
 80018d6:	4660      	mov	r0, ip
 80018d8:	4320      	orrs	r0, r4
 80018da:	1e43      	subs	r3, r0, #1
 80018dc:	4198      	sbcs	r0, r3
 80018de:	e000      	b.n	80018e2 <__eqdf2+0x56>
 80018e0:	2001      	movs	r0, #1
 80018e2:	bcf0      	pop	{r4, r5, r6, r7}
 80018e4:	46bb      	mov	fp, r7
 80018e6:	46b2      	mov	sl, r6
 80018e8:	46a9      	mov	r9, r5
 80018ea:	46a0      	mov	r8, r4
 80018ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018ee:	2001      	movs	r0, #1
 80018f0:	428e      	cmp	r6, r1
 80018f2:	d1f6      	bne.n	80018e2 <__eqdf2+0x56>
 80018f4:	4661      	mov	r1, ip
 80018f6:	4339      	orrs	r1, r7
 80018f8:	000f      	movs	r7, r1
 80018fa:	4317      	orrs	r7, r2
 80018fc:	4327      	orrs	r7, r4
 80018fe:	d1f0      	bne.n	80018e2 <__eqdf2+0x56>
 8001900:	465b      	mov	r3, fp
 8001902:	4652      	mov	r2, sl
 8001904:	1a98      	subs	r0, r3, r2
 8001906:	1e43      	subs	r3, r0, #1
 8001908:	4198      	sbcs	r0, r3
 800190a:	e7ea      	b.n	80018e2 <__eqdf2+0x56>
 800190c:	2000      	movs	r0, #0
 800190e:	e7e8      	b.n	80018e2 <__eqdf2+0x56>
 8001910:	000007ff 	.word	0x000007ff

08001914 <__gedf2>:
 8001914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001916:	4657      	mov	r7, sl
 8001918:	464e      	mov	r6, r9
 800191a:	4645      	mov	r5, r8
 800191c:	46de      	mov	lr, fp
 800191e:	b5e0      	push	{r5, r6, r7, lr}
 8001920:	000d      	movs	r5, r1
 8001922:	030e      	lsls	r6, r1, #12
 8001924:	0049      	lsls	r1, r1, #1
 8001926:	0d49      	lsrs	r1, r1, #21
 8001928:	468a      	mov	sl, r1
 800192a:	0fdf      	lsrs	r7, r3, #31
 800192c:	0fe9      	lsrs	r1, r5, #31
 800192e:	46bc      	mov	ip, r7
 8001930:	b083      	sub	sp, #12
 8001932:	4f2f      	ldr	r7, [pc, #188]	@ (80019f0 <__gedf2+0xdc>)
 8001934:	0004      	movs	r4, r0
 8001936:	4680      	mov	r8, r0
 8001938:	9101      	str	r1, [sp, #4]
 800193a:	0058      	lsls	r0, r3, #1
 800193c:	0319      	lsls	r1, r3, #12
 800193e:	4691      	mov	r9, r2
 8001940:	0b36      	lsrs	r6, r6, #12
 8001942:	0b09      	lsrs	r1, r1, #12
 8001944:	0d40      	lsrs	r0, r0, #21
 8001946:	45ba      	cmp	sl, r7
 8001948:	d01d      	beq.n	8001986 <__gedf2+0x72>
 800194a:	42b8      	cmp	r0, r7
 800194c:	d00d      	beq.n	800196a <__gedf2+0x56>
 800194e:	4657      	mov	r7, sl
 8001950:	2f00      	cmp	r7, #0
 8001952:	d12a      	bne.n	80019aa <__gedf2+0x96>
 8001954:	4334      	orrs	r4, r6
 8001956:	2800      	cmp	r0, #0
 8001958:	d124      	bne.n	80019a4 <__gedf2+0x90>
 800195a:	430a      	orrs	r2, r1
 800195c:	d036      	beq.n	80019cc <__gedf2+0xb8>
 800195e:	2c00      	cmp	r4, #0
 8001960:	d141      	bne.n	80019e6 <__gedf2+0xd2>
 8001962:	4663      	mov	r3, ip
 8001964:	0058      	lsls	r0, r3, #1
 8001966:	3801      	subs	r0, #1
 8001968:	e015      	b.n	8001996 <__gedf2+0x82>
 800196a:	4311      	orrs	r1, r2
 800196c:	d138      	bne.n	80019e0 <__gedf2+0xcc>
 800196e:	4653      	mov	r3, sl
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <__gedf2+0x64>
 8001974:	4326      	orrs	r6, r4
 8001976:	d0f4      	beq.n	8001962 <__gedf2+0x4e>
 8001978:	9b01      	ldr	r3, [sp, #4]
 800197a:	4563      	cmp	r3, ip
 800197c:	d107      	bne.n	800198e <__gedf2+0x7a>
 800197e:	9b01      	ldr	r3, [sp, #4]
 8001980:	0058      	lsls	r0, r3, #1
 8001982:	3801      	subs	r0, #1
 8001984:	e007      	b.n	8001996 <__gedf2+0x82>
 8001986:	4326      	orrs	r6, r4
 8001988:	d12a      	bne.n	80019e0 <__gedf2+0xcc>
 800198a:	4550      	cmp	r0, sl
 800198c:	d021      	beq.n	80019d2 <__gedf2+0xbe>
 800198e:	2001      	movs	r0, #1
 8001990:	9b01      	ldr	r3, [sp, #4]
 8001992:	425f      	negs	r7, r3
 8001994:	4338      	orrs	r0, r7
 8001996:	b003      	add	sp, #12
 8001998:	bcf0      	pop	{r4, r5, r6, r7}
 800199a:	46bb      	mov	fp, r7
 800199c:	46b2      	mov	sl, r6
 800199e:	46a9      	mov	r9, r5
 80019a0:	46a0      	mov	r8, r4
 80019a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019a4:	2c00      	cmp	r4, #0
 80019a6:	d0dc      	beq.n	8001962 <__gedf2+0x4e>
 80019a8:	e7e6      	b.n	8001978 <__gedf2+0x64>
 80019aa:	2800      	cmp	r0, #0
 80019ac:	d0ef      	beq.n	800198e <__gedf2+0x7a>
 80019ae:	9b01      	ldr	r3, [sp, #4]
 80019b0:	4563      	cmp	r3, ip
 80019b2:	d1ec      	bne.n	800198e <__gedf2+0x7a>
 80019b4:	4582      	cmp	sl, r0
 80019b6:	dcea      	bgt.n	800198e <__gedf2+0x7a>
 80019b8:	dbe1      	blt.n	800197e <__gedf2+0x6a>
 80019ba:	428e      	cmp	r6, r1
 80019bc:	d8e7      	bhi.n	800198e <__gedf2+0x7a>
 80019be:	d1de      	bne.n	800197e <__gedf2+0x6a>
 80019c0:	45c8      	cmp	r8, r9
 80019c2:	d8e4      	bhi.n	800198e <__gedf2+0x7a>
 80019c4:	2000      	movs	r0, #0
 80019c6:	45c8      	cmp	r8, r9
 80019c8:	d2e5      	bcs.n	8001996 <__gedf2+0x82>
 80019ca:	e7d8      	b.n	800197e <__gedf2+0x6a>
 80019cc:	2c00      	cmp	r4, #0
 80019ce:	d0e2      	beq.n	8001996 <__gedf2+0x82>
 80019d0:	e7dd      	b.n	800198e <__gedf2+0x7a>
 80019d2:	4311      	orrs	r1, r2
 80019d4:	d104      	bne.n	80019e0 <__gedf2+0xcc>
 80019d6:	9b01      	ldr	r3, [sp, #4]
 80019d8:	4563      	cmp	r3, ip
 80019da:	d1d8      	bne.n	800198e <__gedf2+0x7a>
 80019dc:	2000      	movs	r0, #0
 80019de:	e7da      	b.n	8001996 <__gedf2+0x82>
 80019e0:	2002      	movs	r0, #2
 80019e2:	4240      	negs	r0, r0
 80019e4:	e7d7      	b.n	8001996 <__gedf2+0x82>
 80019e6:	9b01      	ldr	r3, [sp, #4]
 80019e8:	4563      	cmp	r3, ip
 80019ea:	d0e6      	beq.n	80019ba <__gedf2+0xa6>
 80019ec:	e7cf      	b.n	800198e <__gedf2+0x7a>
 80019ee:	46c0      	nop			@ (mov r8, r8)
 80019f0:	000007ff 	.word	0x000007ff

080019f4 <__ledf2>:
 80019f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f6:	4657      	mov	r7, sl
 80019f8:	464e      	mov	r6, r9
 80019fa:	4645      	mov	r5, r8
 80019fc:	46de      	mov	lr, fp
 80019fe:	b5e0      	push	{r5, r6, r7, lr}
 8001a00:	000d      	movs	r5, r1
 8001a02:	030e      	lsls	r6, r1, #12
 8001a04:	0049      	lsls	r1, r1, #1
 8001a06:	0d49      	lsrs	r1, r1, #21
 8001a08:	468a      	mov	sl, r1
 8001a0a:	0fdf      	lsrs	r7, r3, #31
 8001a0c:	0fe9      	lsrs	r1, r5, #31
 8001a0e:	46bc      	mov	ip, r7
 8001a10:	b083      	sub	sp, #12
 8001a12:	4f2e      	ldr	r7, [pc, #184]	@ (8001acc <__ledf2+0xd8>)
 8001a14:	0004      	movs	r4, r0
 8001a16:	4680      	mov	r8, r0
 8001a18:	9101      	str	r1, [sp, #4]
 8001a1a:	0058      	lsls	r0, r3, #1
 8001a1c:	0319      	lsls	r1, r3, #12
 8001a1e:	4691      	mov	r9, r2
 8001a20:	0b36      	lsrs	r6, r6, #12
 8001a22:	0b09      	lsrs	r1, r1, #12
 8001a24:	0d40      	lsrs	r0, r0, #21
 8001a26:	45ba      	cmp	sl, r7
 8001a28:	d01e      	beq.n	8001a68 <__ledf2+0x74>
 8001a2a:	42b8      	cmp	r0, r7
 8001a2c:	d00d      	beq.n	8001a4a <__ledf2+0x56>
 8001a2e:	4657      	mov	r7, sl
 8001a30:	2f00      	cmp	r7, #0
 8001a32:	d127      	bne.n	8001a84 <__ledf2+0x90>
 8001a34:	4334      	orrs	r4, r6
 8001a36:	2800      	cmp	r0, #0
 8001a38:	d133      	bne.n	8001aa2 <__ledf2+0xae>
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	d034      	beq.n	8001aa8 <__ledf2+0xb4>
 8001a3e:	2c00      	cmp	r4, #0
 8001a40:	d140      	bne.n	8001ac4 <__ledf2+0xd0>
 8001a42:	4663      	mov	r3, ip
 8001a44:	0058      	lsls	r0, r3, #1
 8001a46:	3801      	subs	r0, #1
 8001a48:	e015      	b.n	8001a76 <__ledf2+0x82>
 8001a4a:	4311      	orrs	r1, r2
 8001a4c:	d112      	bne.n	8001a74 <__ledf2+0x80>
 8001a4e:	4653      	mov	r3, sl
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <__ledf2+0x64>
 8001a54:	4326      	orrs	r6, r4
 8001a56:	d0f4      	beq.n	8001a42 <__ledf2+0x4e>
 8001a58:	9b01      	ldr	r3, [sp, #4]
 8001a5a:	4563      	cmp	r3, ip
 8001a5c:	d01d      	beq.n	8001a9a <__ledf2+0xa6>
 8001a5e:	2001      	movs	r0, #1
 8001a60:	9b01      	ldr	r3, [sp, #4]
 8001a62:	425f      	negs	r7, r3
 8001a64:	4338      	orrs	r0, r7
 8001a66:	e006      	b.n	8001a76 <__ledf2+0x82>
 8001a68:	4326      	orrs	r6, r4
 8001a6a:	d103      	bne.n	8001a74 <__ledf2+0x80>
 8001a6c:	4550      	cmp	r0, sl
 8001a6e:	d1f6      	bne.n	8001a5e <__ledf2+0x6a>
 8001a70:	4311      	orrs	r1, r2
 8001a72:	d01c      	beq.n	8001aae <__ledf2+0xba>
 8001a74:	2002      	movs	r0, #2
 8001a76:	b003      	add	sp, #12
 8001a78:	bcf0      	pop	{r4, r5, r6, r7}
 8001a7a:	46bb      	mov	fp, r7
 8001a7c:	46b2      	mov	sl, r6
 8001a7e:	46a9      	mov	r9, r5
 8001a80:	46a0      	mov	r8, r4
 8001a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a84:	2800      	cmp	r0, #0
 8001a86:	d0ea      	beq.n	8001a5e <__ledf2+0x6a>
 8001a88:	9b01      	ldr	r3, [sp, #4]
 8001a8a:	4563      	cmp	r3, ip
 8001a8c:	d1e7      	bne.n	8001a5e <__ledf2+0x6a>
 8001a8e:	4582      	cmp	sl, r0
 8001a90:	dce5      	bgt.n	8001a5e <__ledf2+0x6a>
 8001a92:	db02      	blt.n	8001a9a <__ledf2+0xa6>
 8001a94:	428e      	cmp	r6, r1
 8001a96:	d8e2      	bhi.n	8001a5e <__ledf2+0x6a>
 8001a98:	d00e      	beq.n	8001ab8 <__ledf2+0xc4>
 8001a9a:	9b01      	ldr	r3, [sp, #4]
 8001a9c:	0058      	lsls	r0, r3, #1
 8001a9e:	3801      	subs	r0, #1
 8001aa0:	e7e9      	b.n	8001a76 <__ledf2+0x82>
 8001aa2:	2c00      	cmp	r4, #0
 8001aa4:	d0cd      	beq.n	8001a42 <__ledf2+0x4e>
 8001aa6:	e7d7      	b.n	8001a58 <__ledf2+0x64>
 8001aa8:	2c00      	cmp	r4, #0
 8001aaa:	d0e4      	beq.n	8001a76 <__ledf2+0x82>
 8001aac:	e7d7      	b.n	8001a5e <__ledf2+0x6a>
 8001aae:	9b01      	ldr	r3, [sp, #4]
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	4563      	cmp	r3, ip
 8001ab4:	d0df      	beq.n	8001a76 <__ledf2+0x82>
 8001ab6:	e7d2      	b.n	8001a5e <__ledf2+0x6a>
 8001ab8:	45c8      	cmp	r8, r9
 8001aba:	d8d0      	bhi.n	8001a5e <__ledf2+0x6a>
 8001abc:	2000      	movs	r0, #0
 8001abe:	45c8      	cmp	r8, r9
 8001ac0:	d2d9      	bcs.n	8001a76 <__ledf2+0x82>
 8001ac2:	e7ea      	b.n	8001a9a <__ledf2+0xa6>
 8001ac4:	9b01      	ldr	r3, [sp, #4]
 8001ac6:	4563      	cmp	r3, ip
 8001ac8:	d0e4      	beq.n	8001a94 <__ledf2+0xa0>
 8001aca:	e7c8      	b.n	8001a5e <__ledf2+0x6a>
 8001acc:	000007ff 	.word	0x000007ff

08001ad0 <__aeabi_dmul>:
 8001ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ad2:	4657      	mov	r7, sl
 8001ad4:	464e      	mov	r6, r9
 8001ad6:	46de      	mov	lr, fp
 8001ad8:	4645      	mov	r5, r8
 8001ada:	b5e0      	push	{r5, r6, r7, lr}
 8001adc:	001f      	movs	r7, r3
 8001ade:	030b      	lsls	r3, r1, #12
 8001ae0:	0b1b      	lsrs	r3, r3, #12
 8001ae2:	0016      	movs	r6, r2
 8001ae4:	469a      	mov	sl, r3
 8001ae6:	0fca      	lsrs	r2, r1, #31
 8001ae8:	004b      	lsls	r3, r1, #1
 8001aea:	0004      	movs	r4, r0
 8001aec:	4691      	mov	r9, r2
 8001aee:	b085      	sub	sp, #20
 8001af0:	0d5b      	lsrs	r3, r3, #21
 8001af2:	d100      	bne.n	8001af6 <__aeabi_dmul+0x26>
 8001af4:	e1cf      	b.n	8001e96 <__aeabi_dmul+0x3c6>
 8001af6:	4acd      	ldr	r2, [pc, #820]	@ (8001e2c <__aeabi_dmul+0x35c>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d055      	beq.n	8001ba8 <__aeabi_dmul+0xd8>
 8001afc:	4651      	mov	r1, sl
 8001afe:	0f42      	lsrs	r2, r0, #29
 8001b00:	00c9      	lsls	r1, r1, #3
 8001b02:	430a      	orrs	r2, r1
 8001b04:	2180      	movs	r1, #128	@ 0x80
 8001b06:	0409      	lsls	r1, r1, #16
 8001b08:	4311      	orrs	r1, r2
 8001b0a:	00c2      	lsls	r2, r0, #3
 8001b0c:	4690      	mov	r8, r2
 8001b0e:	4ac8      	ldr	r2, [pc, #800]	@ (8001e30 <__aeabi_dmul+0x360>)
 8001b10:	468a      	mov	sl, r1
 8001b12:	4693      	mov	fp, r2
 8001b14:	449b      	add	fp, r3
 8001b16:	2300      	movs	r3, #0
 8001b18:	2500      	movs	r5, #0
 8001b1a:	9302      	str	r3, [sp, #8]
 8001b1c:	033c      	lsls	r4, r7, #12
 8001b1e:	007b      	lsls	r3, r7, #1
 8001b20:	0ffa      	lsrs	r2, r7, #31
 8001b22:	9601      	str	r6, [sp, #4]
 8001b24:	0b24      	lsrs	r4, r4, #12
 8001b26:	0d5b      	lsrs	r3, r3, #21
 8001b28:	9200      	str	r2, [sp, #0]
 8001b2a:	d100      	bne.n	8001b2e <__aeabi_dmul+0x5e>
 8001b2c:	e188      	b.n	8001e40 <__aeabi_dmul+0x370>
 8001b2e:	4abf      	ldr	r2, [pc, #764]	@ (8001e2c <__aeabi_dmul+0x35c>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d100      	bne.n	8001b36 <__aeabi_dmul+0x66>
 8001b34:	e092      	b.n	8001c5c <__aeabi_dmul+0x18c>
 8001b36:	4abe      	ldr	r2, [pc, #760]	@ (8001e30 <__aeabi_dmul+0x360>)
 8001b38:	4694      	mov	ip, r2
 8001b3a:	4463      	add	r3, ip
 8001b3c:	449b      	add	fp, r3
 8001b3e:	2d0a      	cmp	r5, #10
 8001b40:	dc42      	bgt.n	8001bc8 <__aeabi_dmul+0xf8>
 8001b42:	00e4      	lsls	r4, r4, #3
 8001b44:	0f73      	lsrs	r3, r6, #29
 8001b46:	4323      	orrs	r3, r4
 8001b48:	2480      	movs	r4, #128	@ 0x80
 8001b4a:	4649      	mov	r1, r9
 8001b4c:	0424      	lsls	r4, r4, #16
 8001b4e:	431c      	orrs	r4, r3
 8001b50:	00f3      	lsls	r3, r6, #3
 8001b52:	9301      	str	r3, [sp, #4]
 8001b54:	9b00      	ldr	r3, [sp, #0]
 8001b56:	2000      	movs	r0, #0
 8001b58:	4059      	eors	r1, r3
 8001b5a:	b2cb      	uxtb	r3, r1
 8001b5c:	9303      	str	r3, [sp, #12]
 8001b5e:	2d02      	cmp	r5, #2
 8001b60:	dc00      	bgt.n	8001b64 <__aeabi_dmul+0x94>
 8001b62:	e094      	b.n	8001c8e <__aeabi_dmul+0x1be>
 8001b64:	2301      	movs	r3, #1
 8001b66:	40ab      	lsls	r3, r5
 8001b68:	001d      	movs	r5, r3
 8001b6a:	23a6      	movs	r3, #166	@ 0xa6
 8001b6c:	002a      	movs	r2, r5
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	401a      	ands	r2, r3
 8001b72:	421d      	tst	r5, r3
 8001b74:	d000      	beq.n	8001b78 <__aeabi_dmul+0xa8>
 8001b76:	e229      	b.n	8001fcc <__aeabi_dmul+0x4fc>
 8001b78:	2390      	movs	r3, #144	@ 0x90
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	421d      	tst	r5, r3
 8001b7e:	d100      	bne.n	8001b82 <__aeabi_dmul+0xb2>
 8001b80:	e24d      	b.n	800201e <__aeabi_dmul+0x54e>
 8001b82:	2300      	movs	r3, #0
 8001b84:	2480      	movs	r4, #128	@ 0x80
 8001b86:	4699      	mov	r9, r3
 8001b88:	0324      	lsls	r4, r4, #12
 8001b8a:	4ba8      	ldr	r3, [pc, #672]	@ (8001e2c <__aeabi_dmul+0x35c>)
 8001b8c:	0010      	movs	r0, r2
 8001b8e:	464a      	mov	r2, r9
 8001b90:	051b      	lsls	r3, r3, #20
 8001b92:	4323      	orrs	r3, r4
 8001b94:	07d2      	lsls	r2, r2, #31
 8001b96:	4313      	orrs	r3, r2
 8001b98:	0019      	movs	r1, r3
 8001b9a:	b005      	add	sp, #20
 8001b9c:	bcf0      	pop	{r4, r5, r6, r7}
 8001b9e:	46bb      	mov	fp, r7
 8001ba0:	46b2      	mov	sl, r6
 8001ba2:	46a9      	mov	r9, r5
 8001ba4:	46a0      	mov	r8, r4
 8001ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ba8:	4652      	mov	r2, sl
 8001baa:	4302      	orrs	r2, r0
 8001bac:	4690      	mov	r8, r2
 8001bae:	d000      	beq.n	8001bb2 <__aeabi_dmul+0xe2>
 8001bb0:	e1ac      	b.n	8001f0c <__aeabi_dmul+0x43c>
 8001bb2:	469b      	mov	fp, r3
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	4692      	mov	sl, r2
 8001bb8:	2508      	movs	r5, #8
 8001bba:	9302      	str	r3, [sp, #8]
 8001bbc:	e7ae      	b.n	8001b1c <__aeabi_dmul+0x4c>
 8001bbe:	9b00      	ldr	r3, [sp, #0]
 8001bc0:	46a2      	mov	sl, r4
 8001bc2:	4699      	mov	r9, r3
 8001bc4:	9b01      	ldr	r3, [sp, #4]
 8001bc6:	4698      	mov	r8, r3
 8001bc8:	9b02      	ldr	r3, [sp, #8]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d100      	bne.n	8001bd0 <__aeabi_dmul+0x100>
 8001bce:	e1ca      	b.n	8001f66 <__aeabi_dmul+0x496>
 8001bd0:	2b03      	cmp	r3, #3
 8001bd2:	d100      	bne.n	8001bd6 <__aeabi_dmul+0x106>
 8001bd4:	e192      	b.n	8001efc <__aeabi_dmul+0x42c>
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d110      	bne.n	8001bfc <__aeabi_dmul+0x12c>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2400      	movs	r4, #0
 8001bde:	2200      	movs	r2, #0
 8001be0:	e7d4      	b.n	8001b8c <__aeabi_dmul+0xbc>
 8001be2:	2201      	movs	r2, #1
 8001be4:	087b      	lsrs	r3, r7, #1
 8001be6:	403a      	ands	r2, r7
 8001be8:	4313      	orrs	r3, r2
 8001bea:	4652      	mov	r2, sl
 8001bec:	07d2      	lsls	r2, r2, #31
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	4698      	mov	r8, r3
 8001bf2:	4653      	mov	r3, sl
 8001bf4:	085b      	lsrs	r3, r3, #1
 8001bf6:	469a      	mov	sl, r3
 8001bf8:	9b03      	ldr	r3, [sp, #12]
 8001bfa:	4699      	mov	r9, r3
 8001bfc:	465b      	mov	r3, fp
 8001bfe:	1c58      	adds	r0, r3, #1
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	445b      	add	r3, fp
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	dc00      	bgt.n	8001c0c <__aeabi_dmul+0x13c>
 8001c0a:	e1b1      	b.n	8001f70 <__aeabi_dmul+0x4a0>
 8001c0c:	4642      	mov	r2, r8
 8001c0e:	0752      	lsls	r2, r2, #29
 8001c10:	d00b      	beq.n	8001c2a <__aeabi_dmul+0x15a>
 8001c12:	220f      	movs	r2, #15
 8001c14:	4641      	mov	r1, r8
 8001c16:	400a      	ands	r2, r1
 8001c18:	2a04      	cmp	r2, #4
 8001c1a:	d006      	beq.n	8001c2a <__aeabi_dmul+0x15a>
 8001c1c:	4642      	mov	r2, r8
 8001c1e:	1d11      	adds	r1, r2, #4
 8001c20:	4541      	cmp	r1, r8
 8001c22:	4192      	sbcs	r2, r2
 8001c24:	4688      	mov	r8, r1
 8001c26:	4252      	negs	r2, r2
 8001c28:	4492      	add	sl, r2
 8001c2a:	4652      	mov	r2, sl
 8001c2c:	01d2      	lsls	r2, r2, #7
 8001c2e:	d506      	bpl.n	8001c3e <__aeabi_dmul+0x16e>
 8001c30:	4652      	mov	r2, sl
 8001c32:	4b80      	ldr	r3, [pc, #512]	@ (8001e34 <__aeabi_dmul+0x364>)
 8001c34:	401a      	ands	r2, r3
 8001c36:	2380      	movs	r3, #128	@ 0x80
 8001c38:	4692      	mov	sl, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	18c3      	adds	r3, r0, r3
 8001c3e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e38 <__aeabi_dmul+0x368>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	dd00      	ble.n	8001c46 <__aeabi_dmul+0x176>
 8001c44:	e18f      	b.n	8001f66 <__aeabi_dmul+0x496>
 8001c46:	4642      	mov	r2, r8
 8001c48:	08d1      	lsrs	r1, r2, #3
 8001c4a:	4652      	mov	r2, sl
 8001c4c:	0752      	lsls	r2, r2, #29
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	4651      	mov	r1, sl
 8001c52:	055b      	lsls	r3, r3, #21
 8001c54:	024c      	lsls	r4, r1, #9
 8001c56:	0b24      	lsrs	r4, r4, #12
 8001c58:	0d5b      	lsrs	r3, r3, #21
 8001c5a:	e797      	b.n	8001b8c <__aeabi_dmul+0xbc>
 8001c5c:	4b73      	ldr	r3, [pc, #460]	@ (8001e2c <__aeabi_dmul+0x35c>)
 8001c5e:	4326      	orrs	r6, r4
 8001c60:	469c      	mov	ip, r3
 8001c62:	44e3      	add	fp, ip
 8001c64:	2e00      	cmp	r6, #0
 8001c66:	d100      	bne.n	8001c6a <__aeabi_dmul+0x19a>
 8001c68:	e16f      	b.n	8001f4a <__aeabi_dmul+0x47a>
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	4649      	mov	r1, r9
 8001c6e:	431d      	orrs	r5, r3
 8001c70:	9b00      	ldr	r3, [sp, #0]
 8001c72:	4059      	eors	r1, r3
 8001c74:	b2cb      	uxtb	r3, r1
 8001c76:	9303      	str	r3, [sp, #12]
 8001c78:	2d0a      	cmp	r5, #10
 8001c7a:	dd00      	ble.n	8001c7e <__aeabi_dmul+0x1ae>
 8001c7c:	e133      	b.n	8001ee6 <__aeabi_dmul+0x416>
 8001c7e:	2301      	movs	r3, #1
 8001c80:	40ab      	lsls	r3, r5
 8001c82:	001d      	movs	r5, r3
 8001c84:	2303      	movs	r3, #3
 8001c86:	9302      	str	r3, [sp, #8]
 8001c88:	2288      	movs	r2, #136	@ 0x88
 8001c8a:	422a      	tst	r2, r5
 8001c8c:	d197      	bne.n	8001bbe <__aeabi_dmul+0xee>
 8001c8e:	4642      	mov	r2, r8
 8001c90:	4643      	mov	r3, r8
 8001c92:	0412      	lsls	r2, r2, #16
 8001c94:	0c12      	lsrs	r2, r2, #16
 8001c96:	0016      	movs	r6, r2
 8001c98:	9801      	ldr	r0, [sp, #4]
 8001c9a:	0c1d      	lsrs	r5, r3, #16
 8001c9c:	0c03      	lsrs	r3, r0, #16
 8001c9e:	0400      	lsls	r0, r0, #16
 8001ca0:	0c00      	lsrs	r0, r0, #16
 8001ca2:	4346      	muls	r6, r0
 8001ca4:	46b4      	mov	ip, r6
 8001ca6:	001e      	movs	r6, r3
 8001ca8:	436e      	muls	r6, r5
 8001caa:	9600      	str	r6, [sp, #0]
 8001cac:	0016      	movs	r6, r2
 8001cae:	0007      	movs	r7, r0
 8001cb0:	435e      	muls	r6, r3
 8001cb2:	4661      	mov	r1, ip
 8001cb4:	46b0      	mov	r8, r6
 8001cb6:	436f      	muls	r7, r5
 8001cb8:	0c0e      	lsrs	r6, r1, #16
 8001cba:	44b8      	add	r8, r7
 8001cbc:	4446      	add	r6, r8
 8001cbe:	42b7      	cmp	r7, r6
 8001cc0:	d905      	bls.n	8001cce <__aeabi_dmul+0x1fe>
 8001cc2:	2180      	movs	r1, #128	@ 0x80
 8001cc4:	0249      	lsls	r1, r1, #9
 8001cc6:	4688      	mov	r8, r1
 8001cc8:	9f00      	ldr	r7, [sp, #0]
 8001cca:	4447      	add	r7, r8
 8001ccc:	9700      	str	r7, [sp, #0]
 8001cce:	4661      	mov	r1, ip
 8001cd0:	0409      	lsls	r1, r1, #16
 8001cd2:	0c09      	lsrs	r1, r1, #16
 8001cd4:	0c37      	lsrs	r7, r6, #16
 8001cd6:	0436      	lsls	r6, r6, #16
 8001cd8:	468c      	mov	ip, r1
 8001cda:	0031      	movs	r1, r6
 8001cdc:	4461      	add	r1, ip
 8001cde:	9101      	str	r1, [sp, #4]
 8001ce0:	0011      	movs	r1, r2
 8001ce2:	0c26      	lsrs	r6, r4, #16
 8001ce4:	0424      	lsls	r4, r4, #16
 8001ce6:	0c24      	lsrs	r4, r4, #16
 8001ce8:	4361      	muls	r1, r4
 8001cea:	468c      	mov	ip, r1
 8001cec:	0021      	movs	r1, r4
 8001cee:	4369      	muls	r1, r5
 8001cf0:	4689      	mov	r9, r1
 8001cf2:	4661      	mov	r1, ip
 8001cf4:	0c09      	lsrs	r1, r1, #16
 8001cf6:	4688      	mov	r8, r1
 8001cf8:	4372      	muls	r2, r6
 8001cfa:	444a      	add	r2, r9
 8001cfc:	4442      	add	r2, r8
 8001cfe:	4375      	muls	r5, r6
 8001d00:	4591      	cmp	r9, r2
 8001d02:	d903      	bls.n	8001d0c <__aeabi_dmul+0x23c>
 8001d04:	2180      	movs	r1, #128	@ 0x80
 8001d06:	0249      	lsls	r1, r1, #9
 8001d08:	4688      	mov	r8, r1
 8001d0a:	4445      	add	r5, r8
 8001d0c:	0c11      	lsrs	r1, r2, #16
 8001d0e:	4688      	mov	r8, r1
 8001d10:	4661      	mov	r1, ip
 8001d12:	0409      	lsls	r1, r1, #16
 8001d14:	0c09      	lsrs	r1, r1, #16
 8001d16:	468c      	mov	ip, r1
 8001d18:	0412      	lsls	r2, r2, #16
 8001d1a:	4462      	add	r2, ip
 8001d1c:	18b9      	adds	r1, r7, r2
 8001d1e:	9102      	str	r1, [sp, #8]
 8001d20:	4651      	mov	r1, sl
 8001d22:	0c09      	lsrs	r1, r1, #16
 8001d24:	468c      	mov	ip, r1
 8001d26:	4651      	mov	r1, sl
 8001d28:	040f      	lsls	r7, r1, #16
 8001d2a:	0c3f      	lsrs	r7, r7, #16
 8001d2c:	0039      	movs	r1, r7
 8001d2e:	4341      	muls	r1, r0
 8001d30:	4445      	add	r5, r8
 8001d32:	4688      	mov	r8, r1
 8001d34:	4661      	mov	r1, ip
 8001d36:	4341      	muls	r1, r0
 8001d38:	468a      	mov	sl, r1
 8001d3a:	4641      	mov	r1, r8
 8001d3c:	4660      	mov	r0, ip
 8001d3e:	0c09      	lsrs	r1, r1, #16
 8001d40:	4689      	mov	r9, r1
 8001d42:	4358      	muls	r0, r3
 8001d44:	437b      	muls	r3, r7
 8001d46:	4453      	add	r3, sl
 8001d48:	444b      	add	r3, r9
 8001d4a:	459a      	cmp	sl, r3
 8001d4c:	d903      	bls.n	8001d56 <__aeabi_dmul+0x286>
 8001d4e:	2180      	movs	r1, #128	@ 0x80
 8001d50:	0249      	lsls	r1, r1, #9
 8001d52:	4689      	mov	r9, r1
 8001d54:	4448      	add	r0, r9
 8001d56:	0c19      	lsrs	r1, r3, #16
 8001d58:	4689      	mov	r9, r1
 8001d5a:	4641      	mov	r1, r8
 8001d5c:	0409      	lsls	r1, r1, #16
 8001d5e:	0c09      	lsrs	r1, r1, #16
 8001d60:	4688      	mov	r8, r1
 8001d62:	0039      	movs	r1, r7
 8001d64:	4361      	muls	r1, r4
 8001d66:	041b      	lsls	r3, r3, #16
 8001d68:	4443      	add	r3, r8
 8001d6a:	4688      	mov	r8, r1
 8001d6c:	4661      	mov	r1, ip
 8001d6e:	434c      	muls	r4, r1
 8001d70:	4371      	muls	r1, r6
 8001d72:	468c      	mov	ip, r1
 8001d74:	4641      	mov	r1, r8
 8001d76:	4377      	muls	r7, r6
 8001d78:	0c0e      	lsrs	r6, r1, #16
 8001d7a:	193f      	adds	r7, r7, r4
 8001d7c:	19f6      	adds	r6, r6, r7
 8001d7e:	4448      	add	r0, r9
 8001d80:	42b4      	cmp	r4, r6
 8001d82:	d903      	bls.n	8001d8c <__aeabi_dmul+0x2bc>
 8001d84:	2180      	movs	r1, #128	@ 0x80
 8001d86:	0249      	lsls	r1, r1, #9
 8001d88:	4689      	mov	r9, r1
 8001d8a:	44cc      	add	ip, r9
 8001d8c:	9902      	ldr	r1, [sp, #8]
 8001d8e:	9f00      	ldr	r7, [sp, #0]
 8001d90:	4689      	mov	r9, r1
 8001d92:	0431      	lsls	r1, r6, #16
 8001d94:	444f      	add	r7, r9
 8001d96:	4689      	mov	r9, r1
 8001d98:	4641      	mov	r1, r8
 8001d9a:	4297      	cmp	r7, r2
 8001d9c:	4192      	sbcs	r2, r2
 8001d9e:	040c      	lsls	r4, r1, #16
 8001da0:	0c24      	lsrs	r4, r4, #16
 8001da2:	444c      	add	r4, r9
 8001da4:	18ff      	adds	r7, r7, r3
 8001da6:	4252      	negs	r2, r2
 8001da8:	1964      	adds	r4, r4, r5
 8001daa:	18a1      	adds	r1, r4, r2
 8001dac:	429f      	cmp	r7, r3
 8001dae:	419b      	sbcs	r3, r3
 8001db0:	4688      	mov	r8, r1
 8001db2:	4682      	mov	sl, r0
 8001db4:	425b      	negs	r3, r3
 8001db6:	4699      	mov	r9, r3
 8001db8:	4590      	cmp	r8, r2
 8001dba:	4192      	sbcs	r2, r2
 8001dbc:	42ac      	cmp	r4, r5
 8001dbe:	41a4      	sbcs	r4, r4
 8001dc0:	44c2      	add	sl, r8
 8001dc2:	44d1      	add	r9, sl
 8001dc4:	4252      	negs	r2, r2
 8001dc6:	4264      	negs	r4, r4
 8001dc8:	4314      	orrs	r4, r2
 8001dca:	4599      	cmp	r9, r3
 8001dcc:	419b      	sbcs	r3, r3
 8001dce:	4582      	cmp	sl, r0
 8001dd0:	4192      	sbcs	r2, r2
 8001dd2:	425b      	negs	r3, r3
 8001dd4:	4252      	negs	r2, r2
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	464a      	mov	r2, r9
 8001dda:	0c36      	lsrs	r6, r6, #16
 8001ddc:	19a4      	adds	r4, r4, r6
 8001dde:	18e3      	adds	r3, r4, r3
 8001de0:	4463      	add	r3, ip
 8001de2:	025b      	lsls	r3, r3, #9
 8001de4:	0dd2      	lsrs	r2, r2, #23
 8001de6:	431a      	orrs	r2, r3
 8001de8:	9901      	ldr	r1, [sp, #4]
 8001dea:	4692      	mov	sl, r2
 8001dec:	027a      	lsls	r2, r7, #9
 8001dee:	430a      	orrs	r2, r1
 8001df0:	1e50      	subs	r0, r2, #1
 8001df2:	4182      	sbcs	r2, r0
 8001df4:	0dff      	lsrs	r7, r7, #23
 8001df6:	4317      	orrs	r7, r2
 8001df8:	464a      	mov	r2, r9
 8001dfa:	0252      	lsls	r2, r2, #9
 8001dfc:	4317      	orrs	r7, r2
 8001dfe:	46b8      	mov	r8, r7
 8001e00:	01db      	lsls	r3, r3, #7
 8001e02:	d500      	bpl.n	8001e06 <__aeabi_dmul+0x336>
 8001e04:	e6ed      	b.n	8001be2 <__aeabi_dmul+0x112>
 8001e06:	4b0d      	ldr	r3, [pc, #52]	@ (8001e3c <__aeabi_dmul+0x36c>)
 8001e08:	9a03      	ldr	r2, [sp, #12]
 8001e0a:	445b      	add	r3, fp
 8001e0c:	4691      	mov	r9, r2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	dc00      	bgt.n	8001e14 <__aeabi_dmul+0x344>
 8001e12:	e0ac      	b.n	8001f6e <__aeabi_dmul+0x49e>
 8001e14:	003a      	movs	r2, r7
 8001e16:	0752      	lsls	r2, r2, #29
 8001e18:	d100      	bne.n	8001e1c <__aeabi_dmul+0x34c>
 8001e1a:	e710      	b.n	8001c3e <__aeabi_dmul+0x16e>
 8001e1c:	220f      	movs	r2, #15
 8001e1e:	4658      	mov	r0, fp
 8001e20:	403a      	ands	r2, r7
 8001e22:	2a04      	cmp	r2, #4
 8001e24:	d000      	beq.n	8001e28 <__aeabi_dmul+0x358>
 8001e26:	e6f9      	b.n	8001c1c <__aeabi_dmul+0x14c>
 8001e28:	e709      	b.n	8001c3e <__aeabi_dmul+0x16e>
 8001e2a:	46c0      	nop			@ (mov r8, r8)
 8001e2c:	000007ff 	.word	0x000007ff
 8001e30:	fffffc01 	.word	0xfffffc01
 8001e34:	feffffff 	.word	0xfeffffff
 8001e38:	000007fe 	.word	0x000007fe
 8001e3c:	000003ff 	.word	0x000003ff
 8001e40:	0022      	movs	r2, r4
 8001e42:	4332      	orrs	r2, r6
 8001e44:	d06f      	beq.n	8001f26 <__aeabi_dmul+0x456>
 8001e46:	2c00      	cmp	r4, #0
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dmul+0x37c>
 8001e4a:	e0c2      	b.n	8001fd2 <__aeabi_dmul+0x502>
 8001e4c:	0020      	movs	r0, r4
 8001e4e:	f000 fea9 	bl	8002ba4 <__clzsi2>
 8001e52:	0002      	movs	r2, r0
 8001e54:	0003      	movs	r3, r0
 8001e56:	3a0b      	subs	r2, #11
 8001e58:	201d      	movs	r0, #29
 8001e5a:	1a82      	subs	r2, r0, r2
 8001e5c:	0030      	movs	r0, r6
 8001e5e:	0019      	movs	r1, r3
 8001e60:	40d0      	lsrs	r0, r2
 8001e62:	3908      	subs	r1, #8
 8001e64:	408c      	lsls	r4, r1
 8001e66:	0002      	movs	r2, r0
 8001e68:	4322      	orrs	r2, r4
 8001e6a:	0034      	movs	r4, r6
 8001e6c:	408c      	lsls	r4, r1
 8001e6e:	4659      	mov	r1, fp
 8001e70:	1acb      	subs	r3, r1, r3
 8001e72:	4986      	ldr	r1, [pc, #536]	@ (800208c <__aeabi_dmul+0x5bc>)
 8001e74:	468b      	mov	fp, r1
 8001e76:	449b      	add	fp, r3
 8001e78:	2d0a      	cmp	r5, #10
 8001e7a:	dd00      	ble.n	8001e7e <__aeabi_dmul+0x3ae>
 8001e7c:	e6a4      	b.n	8001bc8 <__aeabi_dmul+0xf8>
 8001e7e:	4649      	mov	r1, r9
 8001e80:	9b00      	ldr	r3, [sp, #0]
 8001e82:	9401      	str	r4, [sp, #4]
 8001e84:	4059      	eors	r1, r3
 8001e86:	b2cb      	uxtb	r3, r1
 8001e88:	0014      	movs	r4, r2
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	9303      	str	r3, [sp, #12]
 8001e8e:	2d02      	cmp	r5, #2
 8001e90:	dd00      	ble.n	8001e94 <__aeabi_dmul+0x3c4>
 8001e92:	e667      	b.n	8001b64 <__aeabi_dmul+0x94>
 8001e94:	e6fb      	b.n	8001c8e <__aeabi_dmul+0x1be>
 8001e96:	4653      	mov	r3, sl
 8001e98:	4303      	orrs	r3, r0
 8001e9a:	4698      	mov	r8, r3
 8001e9c:	d03c      	beq.n	8001f18 <__aeabi_dmul+0x448>
 8001e9e:	4653      	mov	r3, sl
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d100      	bne.n	8001ea6 <__aeabi_dmul+0x3d6>
 8001ea4:	e0a3      	b.n	8001fee <__aeabi_dmul+0x51e>
 8001ea6:	4650      	mov	r0, sl
 8001ea8:	f000 fe7c 	bl	8002ba4 <__clzsi2>
 8001eac:	230b      	movs	r3, #11
 8001eae:	425b      	negs	r3, r3
 8001eb0:	469c      	mov	ip, r3
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	4484      	add	ip, r0
 8001eb6:	0011      	movs	r1, r2
 8001eb8:	4650      	mov	r0, sl
 8001eba:	3908      	subs	r1, #8
 8001ebc:	4088      	lsls	r0, r1
 8001ebe:	231d      	movs	r3, #29
 8001ec0:	4680      	mov	r8, r0
 8001ec2:	4660      	mov	r0, ip
 8001ec4:	1a1b      	subs	r3, r3, r0
 8001ec6:	0020      	movs	r0, r4
 8001ec8:	40d8      	lsrs	r0, r3
 8001eca:	0003      	movs	r3, r0
 8001ecc:	4640      	mov	r0, r8
 8001ece:	4303      	orrs	r3, r0
 8001ed0:	469a      	mov	sl, r3
 8001ed2:	0023      	movs	r3, r4
 8001ed4:	408b      	lsls	r3, r1
 8001ed6:	4698      	mov	r8, r3
 8001ed8:	4b6c      	ldr	r3, [pc, #432]	@ (800208c <__aeabi_dmul+0x5bc>)
 8001eda:	2500      	movs	r5, #0
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	469b      	mov	fp, r3
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	9302      	str	r3, [sp, #8]
 8001ee4:	e61a      	b.n	8001b1c <__aeabi_dmul+0x4c>
 8001ee6:	2d0f      	cmp	r5, #15
 8001ee8:	d000      	beq.n	8001eec <__aeabi_dmul+0x41c>
 8001eea:	e0c9      	b.n	8002080 <__aeabi_dmul+0x5b0>
 8001eec:	2380      	movs	r3, #128	@ 0x80
 8001eee:	4652      	mov	r2, sl
 8001ef0:	031b      	lsls	r3, r3, #12
 8001ef2:	421a      	tst	r2, r3
 8001ef4:	d002      	beq.n	8001efc <__aeabi_dmul+0x42c>
 8001ef6:	421c      	tst	r4, r3
 8001ef8:	d100      	bne.n	8001efc <__aeabi_dmul+0x42c>
 8001efa:	e092      	b.n	8002022 <__aeabi_dmul+0x552>
 8001efc:	2480      	movs	r4, #128	@ 0x80
 8001efe:	4653      	mov	r3, sl
 8001f00:	0324      	lsls	r4, r4, #12
 8001f02:	431c      	orrs	r4, r3
 8001f04:	0324      	lsls	r4, r4, #12
 8001f06:	4642      	mov	r2, r8
 8001f08:	0b24      	lsrs	r4, r4, #12
 8001f0a:	e63e      	b.n	8001b8a <__aeabi_dmul+0xba>
 8001f0c:	469b      	mov	fp, r3
 8001f0e:	2303      	movs	r3, #3
 8001f10:	4680      	mov	r8, r0
 8001f12:	250c      	movs	r5, #12
 8001f14:	9302      	str	r3, [sp, #8]
 8001f16:	e601      	b.n	8001b1c <__aeabi_dmul+0x4c>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	469a      	mov	sl, r3
 8001f1c:	469b      	mov	fp, r3
 8001f1e:	3301      	adds	r3, #1
 8001f20:	2504      	movs	r5, #4
 8001f22:	9302      	str	r3, [sp, #8]
 8001f24:	e5fa      	b.n	8001b1c <__aeabi_dmul+0x4c>
 8001f26:	2101      	movs	r1, #1
 8001f28:	430d      	orrs	r5, r1
 8001f2a:	2d0a      	cmp	r5, #10
 8001f2c:	dd00      	ble.n	8001f30 <__aeabi_dmul+0x460>
 8001f2e:	e64b      	b.n	8001bc8 <__aeabi_dmul+0xf8>
 8001f30:	4649      	mov	r1, r9
 8001f32:	9800      	ldr	r0, [sp, #0]
 8001f34:	4041      	eors	r1, r0
 8001f36:	b2c9      	uxtb	r1, r1
 8001f38:	9103      	str	r1, [sp, #12]
 8001f3a:	2d02      	cmp	r5, #2
 8001f3c:	dc00      	bgt.n	8001f40 <__aeabi_dmul+0x470>
 8001f3e:	e096      	b.n	800206e <__aeabi_dmul+0x59e>
 8001f40:	2300      	movs	r3, #0
 8001f42:	2400      	movs	r4, #0
 8001f44:	2001      	movs	r0, #1
 8001f46:	9301      	str	r3, [sp, #4]
 8001f48:	e60c      	b.n	8001b64 <__aeabi_dmul+0x94>
 8001f4a:	4649      	mov	r1, r9
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	9a00      	ldr	r2, [sp, #0]
 8001f50:	432b      	orrs	r3, r5
 8001f52:	4051      	eors	r1, r2
 8001f54:	b2ca      	uxtb	r2, r1
 8001f56:	9203      	str	r2, [sp, #12]
 8001f58:	2b0a      	cmp	r3, #10
 8001f5a:	dd00      	ble.n	8001f5e <__aeabi_dmul+0x48e>
 8001f5c:	e634      	b.n	8001bc8 <__aeabi_dmul+0xf8>
 8001f5e:	2d00      	cmp	r5, #0
 8001f60:	d157      	bne.n	8002012 <__aeabi_dmul+0x542>
 8001f62:	9b03      	ldr	r3, [sp, #12]
 8001f64:	4699      	mov	r9, r3
 8001f66:	2400      	movs	r4, #0
 8001f68:	2200      	movs	r2, #0
 8001f6a:	4b49      	ldr	r3, [pc, #292]	@ (8002090 <__aeabi_dmul+0x5c0>)
 8001f6c:	e60e      	b.n	8001b8c <__aeabi_dmul+0xbc>
 8001f6e:	4658      	mov	r0, fp
 8001f70:	2101      	movs	r1, #1
 8001f72:	1ac9      	subs	r1, r1, r3
 8001f74:	2938      	cmp	r1, #56	@ 0x38
 8001f76:	dd00      	ble.n	8001f7a <__aeabi_dmul+0x4aa>
 8001f78:	e62f      	b.n	8001bda <__aeabi_dmul+0x10a>
 8001f7a:	291f      	cmp	r1, #31
 8001f7c:	dd56      	ble.n	800202c <__aeabi_dmul+0x55c>
 8001f7e:	221f      	movs	r2, #31
 8001f80:	4654      	mov	r4, sl
 8001f82:	4252      	negs	r2, r2
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	40dc      	lsrs	r4, r3
 8001f88:	2920      	cmp	r1, #32
 8001f8a:	d007      	beq.n	8001f9c <__aeabi_dmul+0x4cc>
 8001f8c:	4b41      	ldr	r3, [pc, #260]	@ (8002094 <__aeabi_dmul+0x5c4>)
 8001f8e:	4642      	mov	r2, r8
 8001f90:	469c      	mov	ip, r3
 8001f92:	4653      	mov	r3, sl
 8001f94:	4460      	add	r0, ip
 8001f96:	4083      	lsls	r3, r0
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	4690      	mov	r8, r2
 8001f9c:	4642      	mov	r2, r8
 8001f9e:	2107      	movs	r1, #7
 8001fa0:	1e53      	subs	r3, r2, #1
 8001fa2:	419a      	sbcs	r2, r3
 8001fa4:	000b      	movs	r3, r1
 8001fa6:	4322      	orrs	r2, r4
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2400      	movs	r4, #0
 8001fac:	4211      	tst	r1, r2
 8001fae:	d009      	beq.n	8001fc4 <__aeabi_dmul+0x4f4>
 8001fb0:	230f      	movs	r3, #15
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b04      	cmp	r3, #4
 8001fb6:	d05d      	beq.n	8002074 <__aeabi_dmul+0x5a4>
 8001fb8:	1d11      	adds	r1, r2, #4
 8001fba:	4291      	cmp	r1, r2
 8001fbc:	419b      	sbcs	r3, r3
 8001fbe:	000a      	movs	r2, r1
 8001fc0:	425b      	negs	r3, r3
 8001fc2:	075b      	lsls	r3, r3, #29
 8001fc4:	08d2      	lsrs	r2, r2, #3
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	2300      	movs	r3, #0
 8001fca:	e5df      	b.n	8001b8c <__aeabi_dmul+0xbc>
 8001fcc:	9b03      	ldr	r3, [sp, #12]
 8001fce:	4699      	mov	r9, r3
 8001fd0:	e5fa      	b.n	8001bc8 <__aeabi_dmul+0xf8>
 8001fd2:	9801      	ldr	r0, [sp, #4]
 8001fd4:	f000 fde6 	bl	8002ba4 <__clzsi2>
 8001fd8:	0002      	movs	r2, r0
 8001fda:	0003      	movs	r3, r0
 8001fdc:	3215      	adds	r2, #21
 8001fde:	3320      	adds	r3, #32
 8001fe0:	2a1c      	cmp	r2, #28
 8001fe2:	dc00      	bgt.n	8001fe6 <__aeabi_dmul+0x516>
 8001fe4:	e738      	b.n	8001e58 <__aeabi_dmul+0x388>
 8001fe6:	9a01      	ldr	r2, [sp, #4]
 8001fe8:	3808      	subs	r0, #8
 8001fea:	4082      	lsls	r2, r0
 8001fec:	e73f      	b.n	8001e6e <__aeabi_dmul+0x39e>
 8001fee:	f000 fdd9 	bl	8002ba4 <__clzsi2>
 8001ff2:	2315      	movs	r3, #21
 8001ff4:	469c      	mov	ip, r3
 8001ff6:	4484      	add	ip, r0
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	4663      	mov	r3, ip
 8001ffc:	3220      	adds	r2, #32
 8001ffe:	2b1c      	cmp	r3, #28
 8002000:	dc00      	bgt.n	8002004 <__aeabi_dmul+0x534>
 8002002:	e758      	b.n	8001eb6 <__aeabi_dmul+0x3e6>
 8002004:	2300      	movs	r3, #0
 8002006:	4698      	mov	r8, r3
 8002008:	0023      	movs	r3, r4
 800200a:	3808      	subs	r0, #8
 800200c:	4083      	lsls	r3, r0
 800200e:	469a      	mov	sl, r3
 8002010:	e762      	b.n	8001ed8 <__aeabi_dmul+0x408>
 8002012:	001d      	movs	r5, r3
 8002014:	2300      	movs	r3, #0
 8002016:	2400      	movs	r4, #0
 8002018:	2002      	movs	r0, #2
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	e5a2      	b.n	8001b64 <__aeabi_dmul+0x94>
 800201e:	9002      	str	r0, [sp, #8]
 8002020:	e632      	b.n	8001c88 <__aeabi_dmul+0x1b8>
 8002022:	431c      	orrs	r4, r3
 8002024:	9b00      	ldr	r3, [sp, #0]
 8002026:	9a01      	ldr	r2, [sp, #4]
 8002028:	4699      	mov	r9, r3
 800202a:	e5ae      	b.n	8001b8a <__aeabi_dmul+0xba>
 800202c:	4b1a      	ldr	r3, [pc, #104]	@ (8002098 <__aeabi_dmul+0x5c8>)
 800202e:	4652      	mov	r2, sl
 8002030:	18c3      	adds	r3, r0, r3
 8002032:	4640      	mov	r0, r8
 8002034:	409a      	lsls	r2, r3
 8002036:	40c8      	lsrs	r0, r1
 8002038:	4302      	orrs	r2, r0
 800203a:	4640      	mov	r0, r8
 800203c:	4098      	lsls	r0, r3
 800203e:	0003      	movs	r3, r0
 8002040:	1e58      	subs	r0, r3, #1
 8002042:	4183      	sbcs	r3, r0
 8002044:	4654      	mov	r4, sl
 8002046:	431a      	orrs	r2, r3
 8002048:	40cc      	lsrs	r4, r1
 800204a:	0753      	lsls	r3, r2, #29
 800204c:	d009      	beq.n	8002062 <__aeabi_dmul+0x592>
 800204e:	230f      	movs	r3, #15
 8002050:	4013      	ands	r3, r2
 8002052:	2b04      	cmp	r3, #4
 8002054:	d005      	beq.n	8002062 <__aeabi_dmul+0x592>
 8002056:	1d13      	adds	r3, r2, #4
 8002058:	4293      	cmp	r3, r2
 800205a:	4192      	sbcs	r2, r2
 800205c:	4252      	negs	r2, r2
 800205e:	18a4      	adds	r4, r4, r2
 8002060:	001a      	movs	r2, r3
 8002062:	0223      	lsls	r3, r4, #8
 8002064:	d508      	bpl.n	8002078 <__aeabi_dmul+0x5a8>
 8002066:	2301      	movs	r3, #1
 8002068:	2400      	movs	r4, #0
 800206a:	2200      	movs	r2, #0
 800206c:	e58e      	b.n	8001b8c <__aeabi_dmul+0xbc>
 800206e:	4689      	mov	r9, r1
 8002070:	2400      	movs	r4, #0
 8002072:	e58b      	b.n	8001b8c <__aeabi_dmul+0xbc>
 8002074:	2300      	movs	r3, #0
 8002076:	e7a5      	b.n	8001fc4 <__aeabi_dmul+0x4f4>
 8002078:	0763      	lsls	r3, r4, #29
 800207a:	0264      	lsls	r4, r4, #9
 800207c:	0b24      	lsrs	r4, r4, #12
 800207e:	e7a1      	b.n	8001fc4 <__aeabi_dmul+0x4f4>
 8002080:	9b00      	ldr	r3, [sp, #0]
 8002082:	46a2      	mov	sl, r4
 8002084:	4699      	mov	r9, r3
 8002086:	9b01      	ldr	r3, [sp, #4]
 8002088:	4698      	mov	r8, r3
 800208a:	e737      	b.n	8001efc <__aeabi_dmul+0x42c>
 800208c:	fffffc0d 	.word	0xfffffc0d
 8002090:	000007ff 	.word	0x000007ff
 8002094:	0000043e 	.word	0x0000043e
 8002098:	0000041e 	.word	0x0000041e

0800209c <__aeabi_dsub>:
 800209c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800209e:	4657      	mov	r7, sl
 80020a0:	464e      	mov	r6, r9
 80020a2:	4645      	mov	r5, r8
 80020a4:	46de      	mov	lr, fp
 80020a6:	b5e0      	push	{r5, r6, r7, lr}
 80020a8:	b083      	sub	sp, #12
 80020aa:	9000      	str	r0, [sp, #0]
 80020ac:	9101      	str	r1, [sp, #4]
 80020ae:	030c      	lsls	r4, r1, #12
 80020b0:	004d      	lsls	r5, r1, #1
 80020b2:	0fce      	lsrs	r6, r1, #31
 80020b4:	0a61      	lsrs	r1, r4, #9
 80020b6:	9c00      	ldr	r4, [sp, #0]
 80020b8:	005f      	lsls	r7, r3, #1
 80020ba:	0f64      	lsrs	r4, r4, #29
 80020bc:	430c      	orrs	r4, r1
 80020be:	9900      	ldr	r1, [sp, #0]
 80020c0:	9200      	str	r2, [sp, #0]
 80020c2:	9301      	str	r3, [sp, #4]
 80020c4:	00c8      	lsls	r0, r1, #3
 80020c6:	0319      	lsls	r1, r3, #12
 80020c8:	0d7b      	lsrs	r3, r7, #21
 80020ca:	4699      	mov	r9, r3
 80020cc:	9b01      	ldr	r3, [sp, #4]
 80020ce:	4fcc      	ldr	r7, [pc, #816]	@ (8002400 <__aeabi_dsub+0x364>)
 80020d0:	0fdb      	lsrs	r3, r3, #31
 80020d2:	469c      	mov	ip, r3
 80020d4:	0a4b      	lsrs	r3, r1, #9
 80020d6:	9900      	ldr	r1, [sp, #0]
 80020d8:	4680      	mov	r8, r0
 80020da:	0f49      	lsrs	r1, r1, #29
 80020dc:	4319      	orrs	r1, r3
 80020de:	9b00      	ldr	r3, [sp, #0]
 80020e0:	468b      	mov	fp, r1
 80020e2:	00da      	lsls	r2, r3, #3
 80020e4:	4692      	mov	sl, r2
 80020e6:	0d6d      	lsrs	r5, r5, #21
 80020e8:	45b9      	cmp	r9, r7
 80020ea:	d100      	bne.n	80020ee <__aeabi_dsub+0x52>
 80020ec:	e0bf      	b.n	800226e <__aeabi_dsub+0x1d2>
 80020ee:	2301      	movs	r3, #1
 80020f0:	4661      	mov	r1, ip
 80020f2:	4059      	eors	r1, r3
 80020f4:	464b      	mov	r3, r9
 80020f6:	468c      	mov	ip, r1
 80020f8:	1aeb      	subs	r3, r5, r3
 80020fa:	428e      	cmp	r6, r1
 80020fc:	d075      	beq.n	80021ea <__aeabi_dsub+0x14e>
 80020fe:	2b00      	cmp	r3, #0
 8002100:	dc00      	bgt.n	8002104 <__aeabi_dsub+0x68>
 8002102:	e2a3      	b.n	800264c <__aeabi_dsub+0x5b0>
 8002104:	4649      	mov	r1, r9
 8002106:	2900      	cmp	r1, #0
 8002108:	d100      	bne.n	800210c <__aeabi_dsub+0x70>
 800210a:	e0ce      	b.n	80022aa <__aeabi_dsub+0x20e>
 800210c:	42bd      	cmp	r5, r7
 800210e:	d100      	bne.n	8002112 <__aeabi_dsub+0x76>
 8002110:	e200      	b.n	8002514 <__aeabi_dsub+0x478>
 8002112:	2701      	movs	r7, #1
 8002114:	2b38      	cmp	r3, #56	@ 0x38
 8002116:	dc19      	bgt.n	800214c <__aeabi_dsub+0xb0>
 8002118:	2780      	movs	r7, #128	@ 0x80
 800211a:	4659      	mov	r1, fp
 800211c:	043f      	lsls	r7, r7, #16
 800211e:	4339      	orrs	r1, r7
 8002120:	468b      	mov	fp, r1
 8002122:	2b1f      	cmp	r3, #31
 8002124:	dd00      	ble.n	8002128 <__aeabi_dsub+0x8c>
 8002126:	e1fa      	b.n	800251e <__aeabi_dsub+0x482>
 8002128:	2720      	movs	r7, #32
 800212a:	1af9      	subs	r1, r7, r3
 800212c:	468c      	mov	ip, r1
 800212e:	4659      	mov	r1, fp
 8002130:	4667      	mov	r7, ip
 8002132:	40b9      	lsls	r1, r7
 8002134:	000f      	movs	r7, r1
 8002136:	0011      	movs	r1, r2
 8002138:	40d9      	lsrs	r1, r3
 800213a:	430f      	orrs	r7, r1
 800213c:	4661      	mov	r1, ip
 800213e:	408a      	lsls	r2, r1
 8002140:	1e51      	subs	r1, r2, #1
 8002142:	418a      	sbcs	r2, r1
 8002144:	4659      	mov	r1, fp
 8002146:	40d9      	lsrs	r1, r3
 8002148:	4317      	orrs	r7, r2
 800214a:	1a64      	subs	r4, r4, r1
 800214c:	1bc7      	subs	r7, r0, r7
 800214e:	42b8      	cmp	r0, r7
 8002150:	4180      	sbcs	r0, r0
 8002152:	4240      	negs	r0, r0
 8002154:	1a24      	subs	r4, r4, r0
 8002156:	0223      	lsls	r3, r4, #8
 8002158:	d400      	bmi.n	800215c <__aeabi_dsub+0xc0>
 800215a:	e140      	b.n	80023de <__aeabi_dsub+0x342>
 800215c:	0264      	lsls	r4, r4, #9
 800215e:	0a64      	lsrs	r4, r4, #9
 8002160:	2c00      	cmp	r4, #0
 8002162:	d100      	bne.n	8002166 <__aeabi_dsub+0xca>
 8002164:	e154      	b.n	8002410 <__aeabi_dsub+0x374>
 8002166:	0020      	movs	r0, r4
 8002168:	f000 fd1c 	bl	8002ba4 <__clzsi2>
 800216c:	0003      	movs	r3, r0
 800216e:	3b08      	subs	r3, #8
 8002170:	2120      	movs	r1, #32
 8002172:	0038      	movs	r0, r7
 8002174:	1aca      	subs	r2, r1, r3
 8002176:	40d0      	lsrs	r0, r2
 8002178:	409c      	lsls	r4, r3
 800217a:	0002      	movs	r2, r0
 800217c:	409f      	lsls	r7, r3
 800217e:	4322      	orrs	r2, r4
 8002180:	429d      	cmp	r5, r3
 8002182:	dd00      	ble.n	8002186 <__aeabi_dsub+0xea>
 8002184:	e1a6      	b.n	80024d4 <__aeabi_dsub+0x438>
 8002186:	1b58      	subs	r0, r3, r5
 8002188:	3001      	adds	r0, #1
 800218a:	1a09      	subs	r1, r1, r0
 800218c:	003c      	movs	r4, r7
 800218e:	408f      	lsls	r7, r1
 8002190:	40c4      	lsrs	r4, r0
 8002192:	1e7b      	subs	r3, r7, #1
 8002194:	419f      	sbcs	r7, r3
 8002196:	0013      	movs	r3, r2
 8002198:	408b      	lsls	r3, r1
 800219a:	4327      	orrs	r7, r4
 800219c:	431f      	orrs	r7, r3
 800219e:	40c2      	lsrs	r2, r0
 80021a0:	003b      	movs	r3, r7
 80021a2:	0014      	movs	r4, r2
 80021a4:	2500      	movs	r5, #0
 80021a6:	4313      	orrs	r3, r2
 80021a8:	d100      	bne.n	80021ac <__aeabi_dsub+0x110>
 80021aa:	e1f7      	b.n	800259c <__aeabi_dsub+0x500>
 80021ac:	077b      	lsls	r3, r7, #29
 80021ae:	d100      	bne.n	80021b2 <__aeabi_dsub+0x116>
 80021b0:	e377      	b.n	80028a2 <__aeabi_dsub+0x806>
 80021b2:	230f      	movs	r3, #15
 80021b4:	0038      	movs	r0, r7
 80021b6:	403b      	ands	r3, r7
 80021b8:	2b04      	cmp	r3, #4
 80021ba:	d004      	beq.n	80021c6 <__aeabi_dsub+0x12a>
 80021bc:	1d38      	adds	r0, r7, #4
 80021be:	42b8      	cmp	r0, r7
 80021c0:	41bf      	sbcs	r7, r7
 80021c2:	427f      	negs	r7, r7
 80021c4:	19e4      	adds	r4, r4, r7
 80021c6:	0223      	lsls	r3, r4, #8
 80021c8:	d400      	bmi.n	80021cc <__aeabi_dsub+0x130>
 80021ca:	e368      	b.n	800289e <__aeabi_dsub+0x802>
 80021cc:	4b8c      	ldr	r3, [pc, #560]	@ (8002400 <__aeabi_dsub+0x364>)
 80021ce:	3501      	adds	r5, #1
 80021d0:	429d      	cmp	r5, r3
 80021d2:	d100      	bne.n	80021d6 <__aeabi_dsub+0x13a>
 80021d4:	e0f4      	b.n	80023c0 <__aeabi_dsub+0x324>
 80021d6:	4b8b      	ldr	r3, [pc, #556]	@ (8002404 <__aeabi_dsub+0x368>)
 80021d8:	056d      	lsls	r5, r5, #21
 80021da:	401c      	ands	r4, r3
 80021dc:	0d6d      	lsrs	r5, r5, #21
 80021de:	0767      	lsls	r7, r4, #29
 80021e0:	08c0      	lsrs	r0, r0, #3
 80021e2:	0264      	lsls	r4, r4, #9
 80021e4:	4307      	orrs	r7, r0
 80021e6:	0b24      	lsrs	r4, r4, #12
 80021e8:	e0ec      	b.n	80023c4 <__aeabi_dsub+0x328>
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	dc00      	bgt.n	80021f0 <__aeabi_dsub+0x154>
 80021ee:	e329      	b.n	8002844 <__aeabi_dsub+0x7a8>
 80021f0:	4649      	mov	r1, r9
 80021f2:	2900      	cmp	r1, #0
 80021f4:	d000      	beq.n	80021f8 <__aeabi_dsub+0x15c>
 80021f6:	e0d6      	b.n	80023a6 <__aeabi_dsub+0x30a>
 80021f8:	4659      	mov	r1, fp
 80021fa:	4311      	orrs	r1, r2
 80021fc:	d100      	bne.n	8002200 <__aeabi_dsub+0x164>
 80021fe:	e12e      	b.n	800245e <__aeabi_dsub+0x3c2>
 8002200:	1e59      	subs	r1, r3, #1
 8002202:	2b01      	cmp	r3, #1
 8002204:	d100      	bne.n	8002208 <__aeabi_dsub+0x16c>
 8002206:	e1e6      	b.n	80025d6 <__aeabi_dsub+0x53a>
 8002208:	42bb      	cmp	r3, r7
 800220a:	d100      	bne.n	800220e <__aeabi_dsub+0x172>
 800220c:	e182      	b.n	8002514 <__aeabi_dsub+0x478>
 800220e:	2701      	movs	r7, #1
 8002210:	000b      	movs	r3, r1
 8002212:	2938      	cmp	r1, #56	@ 0x38
 8002214:	dc14      	bgt.n	8002240 <__aeabi_dsub+0x1a4>
 8002216:	2b1f      	cmp	r3, #31
 8002218:	dd00      	ble.n	800221c <__aeabi_dsub+0x180>
 800221a:	e23c      	b.n	8002696 <__aeabi_dsub+0x5fa>
 800221c:	2720      	movs	r7, #32
 800221e:	1af9      	subs	r1, r7, r3
 8002220:	468c      	mov	ip, r1
 8002222:	4659      	mov	r1, fp
 8002224:	4667      	mov	r7, ip
 8002226:	40b9      	lsls	r1, r7
 8002228:	000f      	movs	r7, r1
 800222a:	0011      	movs	r1, r2
 800222c:	40d9      	lsrs	r1, r3
 800222e:	430f      	orrs	r7, r1
 8002230:	4661      	mov	r1, ip
 8002232:	408a      	lsls	r2, r1
 8002234:	1e51      	subs	r1, r2, #1
 8002236:	418a      	sbcs	r2, r1
 8002238:	4659      	mov	r1, fp
 800223a:	40d9      	lsrs	r1, r3
 800223c:	4317      	orrs	r7, r2
 800223e:	1864      	adds	r4, r4, r1
 8002240:	183f      	adds	r7, r7, r0
 8002242:	4287      	cmp	r7, r0
 8002244:	4180      	sbcs	r0, r0
 8002246:	4240      	negs	r0, r0
 8002248:	1824      	adds	r4, r4, r0
 800224a:	0223      	lsls	r3, r4, #8
 800224c:	d400      	bmi.n	8002250 <__aeabi_dsub+0x1b4>
 800224e:	e0c6      	b.n	80023de <__aeabi_dsub+0x342>
 8002250:	4b6b      	ldr	r3, [pc, #428]	@ (8002400 <__aeabi_dsub+0x364>)
 8002252:	3501      	adds	r5, #1
 8002254:	429d      	cmp	r5, r3
 8002256:	d100      	bne.n	800225a <__aeabi_dsub+0x1be>
 8002258:	e0b2      	b.n	80023c0 <__aeabi_dsub+0x324>
 800225a:	2101      	movs	r1, #1
 800225c:	4b69      	ldr	r3, [pc, #420]	@ (8002404 <__aeabi_dsub+0x368>)
 800225e:	087a      	lsrs	r2, r7, #1
 8002260:	401c      	ands	r4, r3
 8002262:	4039      	ands	r1, r7
 8002264:	430a      	orrs	r2, r1
 8002266:	07e7      	lsls	r7, r4, #31
 8002268:	4317      	orrs	r7, r2
 800226a:	0864      	lsrs	r4, r4, #1
 800226c:	e79e      	b.n	80021ac <__aeabi_dsub+0x110>
 800226e:	4b66      	ldr	r3, [pc, #408]	@ (8002408 <__aeabi_dsub+0x36c>)
 8002270:	4311      	orrs	r1, r2
 8002272:	468a      	mov	sl, r1
 8002274:	18eb      	adds	r3, r5, r3
 8002276:	2900      	cmp	r1, #0
 8002278:	d028      	beq.n	80022cc <__aeabi_dsub+0x230>
 800227a:	4566      	cmp	r6, ip
 800227c:	d02c      	beq.n	80022d8 <__aeabi_dsub+0x23c>
 800227e:	2b00      	cmp	r3, #0
 8002280:	d05b      	beq.n	800233a <__aeabi_dsub+0x29e>
 8002282:	2d00      	cmp	r5, #0
 8002284:	d100      	bne.n	8002288 <__aeabi_dsub+0x1ec>
 8002286:	e12c      	b.n	80024e2 <__aeabi_dsub+0x446>
 8002288:	465b      	mov	r3, fp
 800228a:	4666      	mov	r6, ip
 800228c:	075f      	lsls	r7, r3, #29
 800228e:	08d2      	lsrs	r2, r2, #3
 8002290:	4317      	orrs	r7, r2
 8002292:	08dd      	lsrs	r5, r3, #3
 8002294:	003b      	movs	r3, r7
 8002296:	432b      	orrs	r3, r5
 8002298:	d100      	bne.n	800229c <__aeabi_dsub+0x200>
 800229a:	e0e2      	b.n	8002462 <__aeabi_dsub+0x3c6>
 800229c:	2480      	movs	r4, #128	@ 0x80
 800229e:	0324      	lsls	r4, r4, #12
 80022a0:	432c      	orrs	r4, r5
 80022a2:	0324      	lsls	r4, r4, #12
 80022a4:	4d56      	ldr	r5, [pc, #344]	@ (8002400 <__aeabi_dsub+0x364>)
 80022a6:	0b24      	lsrs	r4, r4, #12
 80022a8:	e08c      	b.n	80023c4 <__aeabi_dsub+0x328>
 80022aa:	4659      	mov	r1, fp
 80022ac:	4311      	orrs	r1, r2
 80022ae:	d100      	bne.n	80022b2 <__aeabi_dsub+0x216>
 80022b0:	e0d5      	b.n	800245e <__aeabi_dsub+0x3c2>
 80022b2:	1e59      	subs	r1, r3, #1
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d100      	bne.n	80022ba <__aeabi_dsub+0x21e>
 80022b8:	e1b9      	b.n	800262e <__aeabi_dsub+0x592>
 80022ba:	42bb      	cmp	r3, r7
 80022bc:	d100      	bne.n	80022c0 <__aeabi_dsub+0x224>
 80022be:	e1b1      	b.n	8002624 <__aeabi_dsub+0x588>
 80022c0:	2701      	movs	r7, #1
 80022c2:	000b      	movs	r3, r1
 80022c4:	2938      	cmp	r1, #56	@ 0x38
 80022c6:	dd00      	ble.n	80022ca <__aeabi_dsub+0x22e>
 80022c8:	e740      	b.n	800214c <__aeabi_dsub+0xb0>
 80022ca:	e72a      	b.n	8002122 <__aeabi_dsub+0x86>
 80022cc:	4661      	mov	r1, ip
 80022ce:	2701      	movs	r7, #1
 80022d0:	4079      	eors	r1, r7
 80022d2:	468c      	mov	ip, r1
 80022d4:	4566      	cmp	r6, ip
 80022d6:	d1d2      	bne.n	800227e <__aeabi_dsub+0x1e2>
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d100      	bne.n	80022de <__aeabi_dsub+0x242>
 80022dc:	e0c5      	b.n	800246a <__aeabi_dsub+0x3ce>
 80022de:	2d00      	cmp	r5, #0
 80022e0:	d000      	beq.n	80022e4 <__aeabi_dsub+0x248>
 80022e2:	e155      	b.n	8002590 <__aeabi_dsub+0x4f4>
 80022e4:	464b      	mov	r3, r9
 80022e6:	0025      	movs	r5, r4
 80022e8:	4305      	orrs	r5, r0
 80022ea:	d100      	bne.n	80022ee <__aeabi_dsub+0x252>
 80022ec:	e212      	b.n	8002714 <__aeabi_dsub+0x678>
 80022ee:	1e59      	subs	r1, r3, #1
 80022f0:	468c      	mov	ip, r1
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d100      	bne.n	80022f8 <__aeabi_dsub+0x25c>
 80022f6:	e249      	b.n	800278c <__aeabi_dsub+0x6f0>
 80022f8:	4d41      	ldr	r5, [pc, #260]	@ (8002400 <__aeabi_dsub+0x364>)
 80022fa:	42ab      	cmp	r3, r5
 80022fc:	d100      	bne.n	8002300 <__aeabi_dsub+0x264>
 80022fe:	e28f      	b.n	8002820 <__aeabi_dsub+0x784>
 8002300:	2701      	movs	r7, #1
 8002302:	2938      	cmp	r1, #56	@ 0x38
 8002304:	dc11      	bgt.n	800232a <__aeabi_dsub+0x28e>
 8002306:	4663      	mov	r3, ip
 8002308:	2b1f      	cmp	r3, #31
 800230a:	dd00      	ble.n	800230e <__aeabi_dsub+0x272>
 800230c:	e25b      	b.n	80027c6 <__aeabi_dsub+0x72a>
 800230e:	4661      	mov	r1, ip
 8002310:	2320      	movs	r3, #32
 8002312:	0027      	movs	r7, r4
 8002314:	1a5b      	subs	r3, r3, r1
 8002316:	0005      	movs	r5, r0
 8002318:	4098      	lsls	r0, r3
 800231a:	409f      	lsls	r7, r3
 800231c:	40cd      	lsrs	r5, r1
 800231e:	1e43      	subs	r3, r0, #1
 8002320:	4198      	sbcs	r0, r3
 8002322:	40cc      	lsrs	r4, r1
 8002324:	432f      	orrs	r7, r5
 8002326:	4307      	orrs	r7, r0
 8002328:	44a3      	add	fp, r4
 800232a:	18bf      	adds	r7, r7, r2
 800232c:	4297      	cmp	r7, r2
 800232e:	4192      	sbcs	r2, r2
 8002330:	4252      	negs	r2, r2
 8002332:	445a      	add	r2, fp
 8002334:	0014      	movs	r4, r2
 8002336:	464d      	mov	r5, r9
 8002338:	e787      	b.n	800224a <__aeabi_dsub+0x1ae>
 800233a:	4f34      	ldr	r7, [pc, #208]	@ (800240c <__aeabi_dsub+0x370>)
 800233c:	1c6b      	adds	r3, r5, #1
 800233e:	423b      	tst	r3, r7
 8002340:	d000      	beq.n	8002344 <__aeabi_dsub+0x2a8>
 8002342:	e0b6      	b.n	80024b2 <__aeabi_dsub+0x416>
 8002344:	4659      	mov	r1, fp
 8002346:	0023      	movs	r3, r4
 8002348:	4311      	orrs	r1, r2
 800234a:	000f      	movs	r7, r1
 800234c:	4303      	orrs	r3, r0
 800234e:	2d00      	cmp	r5, #0
 8002350:	d000      	beq.n	8002354 <__aeabi_dsub+0x2b8>
 8002352:	e126      	b.n	80025a2 <__aeabi_dsub+0x506>
 8002354:	2b00      	cmp	r3, #0
 8002356:	d100      	bne.n	800235a <__aeabi_dsub+0x2be>
 8002358:	e1c0      	b.n	80026dc <__aeabi_dsub+0x640>
 800235a:	2900      	cmp	r1, #0
 800235c:	d100      	bne.n	8002360 <__aeabi_dsub+0x2c4>
 800235e:	e0a1      	b.n	80024a4 <__aeabi_dsub+0x408>
 8002360:	1a83      	subs	r3, r0, r2
 8002362:	4698      	mov	r8, r3
 8002364:	465b      	mov	r3, fp
 8002366:	4540      	cmp	r0, r8
 8002368:	41ad      	sbcs	r5, r5
 800236a:	1ae3      	subs	r3, r4, r3
 800236c:	426d      	negs	r5, r5
 800236e:	1b5b      	subs	r3, r3, r5
 8002370:	2580      	movs	r5, #128	@ 0x80
 8002372:	042d      	lsls	r5, r5, #16
 8002374:	422b      	tst	r3, r5
 8002376:	d100      	bne.n	800237a <__aeabi_dsub+0x2de>
 8002378:	e14b      	b.n	8002612 <__aeabi_dsub+0x576>
 800237a:	465b      	mov	r3, fp
 800237c:	1a10      	subs	r0, r2, r0
 800237e:	4282      	cmp	r2, r0
 8002380:	4192      	sbcs	r2, r2
 8002382:	1b1c      	subs	r4, r3, r4
 8002384:	0007      	movs	r7, r0
 8002386:	2601      	movs	r6, #1
 8002388:	4663      	mov	r3, ip
 800238a:	4252      	negs	r2, r2
 800238c:	1aa4      	subs	r4, r4, r2
 800238e:	4327      	orrs	r7, r4
 8002390:	401e      	ands	r6, r3
 8002392:	2f00      	cmp	r7, #0
 8002394:	d100      	bne.n	8002398 <__aeabi_dsub+0x2fc>
 8002396:	e142      	b.n	800261e <__aeabi_dsub+0x582>
 8002398:	422c      	tst	r4, r5
 800239a:	d100      	bne.n	800239e <__aeabi_dsub+0x302>
 800239c:	e26d      	b.n	800287a <__aeabi_dsub+0x7de>
 800239e:	4b19      	ldr	r3, [pc, #100]	@ (8002404 <__aeabi_dsub+0x368>)
 80023a0:	2501      	movs	r5, #1
 80023a2:	401c      	ands	r4, r3
 80023a4:	e71b      	b.n	80021de <__aeabi_dsub+0x142>
 80023a6:	42bd      	cmp	r5, r7
 80023a8:	d100      	bne.n	80023ac <__aeabi_dsub+0x310>
 80023aa:	e13b      	b.n	8002624 <__aeabi_dsub+0x588>
 80023ac:	2701      	movs	r7, #1
 80023ae:	2b38      	cmp	r3, #56	@ 0x38
 80023b0:	dd00      	ble.n	80023b4 <__aeabi_dsub+0x318>
 80023b2:	e745      	b.n	8002240 <__aeabi_dsub+0x1a4>
 80023b4:	2780      	movs	r7, #128	@ 0x80
 80023b6:	4659      	mov	r1, fp
 80023b8:	043f      	lsls	r7, r7, #16
 80023ba:	4339      	orrs	r1, r7
 80023bc:	468b      	mov	fp, r1
 80023be:	e72a      	b.n	8002216 <__aeabi_dsub+0x17a>
 80023c0:	2400      	movs	r4, #0
 80023c2:	2700      	movs	r7, #0
 80023c4:	052d      	lsls	r5, r5, #20
 80023c6:	4325      	orrs	r5, r4
 80023c8:	07f6      	lsls	r6, r6, #31
 80023ca:	4335      	orrs	r5, r6
 80023cc:	0038      	movs	r0, r7
 80023ce:	0029      	movs	r1, r5
 80023d0:	b003      	add	sp, #12
 80023d2:	bcf0      	pop	{r4, r5, r6, r7}
 80023d4:	46bb      	mov	fp, r7
 80023d6:	46b2      	mov	sl, r6
 80023d8:	46a9      	mov	r9, r5
 80023da:	46a0      	mov	r8, r4
 80023dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023de:	077b      	lsls	r3, r7, #29
 80023e0:	d004      	beq.n	80023ec <__aeabi_dsub+0x350>
 80023e2:	230f      	movs	r3, #15
 80023e4:	403b      	ands	r3, r7
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d000      	beq.n	80023ec <__aeabi_dsub+0x350>
 80023ea:	e6e7      	b.n	80021bc <__aeabi_dsub+0x120>
 80023ec:	002b      	movs	r3, r5
 80023ee:	08f8      	lsrs	r0, r7, #3
 80023f0:	4a03      	ldr	r2, [pc, #12]	@ (8002400 <__aeabi_dsub+0x364>)
 80023f2:	0767      	lsls	r7, r4, #29
 80023f4:	4307      	orrs	r7, r0
 80023f6:	08e5      	lsrs	r5, r4, #3
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d100      	bne.n	80023fe <__aeabi_dsub+0x362>
 80023fc:	e74a      	b.n	8002294 <__aeabi_dsub+0x1f8>
 80023fe:	e0a5      	b.n	800254c <__aeabi_dsub+0x4b0>
 8002400:	000007ff 	.word	0x000007ff
 8002404:	ff7fffff 	.word	0xff7fffff
 8002408:	fffff801 	.word	0xfffff801
 800240c:	000007fe 	.word	0x000007fe
 8002410:	0038      	movs	r0, r7
 8002412:	f000 fbc7 	bl	8002ba4 <__clzsi2>
 8002416:	0003      	movs	r3, r0
 8002418:	3318      	adds	r3, #24
 800241a:	2b1f      	cmp	r3, #31
 800241c:	dc00      	bgt.n	8002420 <__aeabi_dsub+0x384>
 800241e:	e6a7      	b.n	8002170 <__aeabi_dsub+0xd4>
 8002420:	003a      	movs	r2, r7
 8002422:	3808      	subs	r0, #8
 8002424:	4082      	lsls	r2, r0
 8002426:	429d      	cmp	r5, r3
 8002428:	dd00      	ble.n	800242c <__aeabi_dsub+0x390>
 800242a:	e08a      	b.n	8002542 <__aeabi_dsub+0x4a6>
 800242c:	1b5b      	subs	r3, r3, r5
 800242e:	1c58      	adds	r0, r3, #1
 8002430:	281f      	cmp	r0, #31
 8002432:	dc00      	bgt.n	8002436 <__aeabi_dsub+0x39a>
 8002434:	e1d8      	b.n	80027e8 <__aeabi_dsub+0x74c>
 8002436:	0017      	movs	r7, r2
 8002438:	3b1f      	subs	r3, #31
 800243a:	40df      	lsrs	r7, r3
 800243c:	2820      	cmp	r0, #32
 800243e:	d005      	beq.n	800244c <__aeabi_dsub+0x3b0>
 8002440:	2340      	movs	r3, #64	@ 0x40
 8002442:	1a1b      	subs	r3, r3, r0
 8002444:	409a      	lsls	r2, r3
 8002446:	1e53      	subs	r3, r2, #1
 8002448:	419a      	sbcs	r2, r3
 800244a:	4317      	orrs	r7, r2
 800244c:	2500      	movs	r5, #0
 800244e:	2f00      	cmp	r7, #0
 8002450:	d100      	bne.n	8002454 <__aeabi_dsub+0x3b8>
 8002452:	e0e5      	b.n	8002620 <__aeabi_dsub+0x584>
 8002454:	077b      	lsls	r3, r7, #29
 8002456:	d000      	beq.n	800245a <__aeabi_dsub+0x3be>
 8002458:	e6ab      	b.n	80021b2 <__aeabi_dsub+0x116>
 800245a:	002c      	movs	r4, r5
 800245c:	e7c6      	b.n	80023ec <__aeabi_dsub+0x350>
 800245e:	08c0      	lsrs	r0, r0, #3
 8002460:	e7c6      	b.n	80023f0 <__aeabi_dsub+0x354>
 8002462:	2700      	movs	r7, #0
 8002464:	2400      	movs	r4, #0
 8002466:	4dd1      	ldr	r5, [pc, #836]	@ (80027ac <__aeabi_dsub+0x710>)
 8002468:	e7ac      	b.n	80023c4 <__aeabi_dsub+0x328>
 800246a:	4fd1      	ldr	r7, [pc, #836]	@ (80027b0 <__aeabi_dsub+0x714>)
 800246c:	1c6b      	adds	r3, r5, #1
 800246e:	423b      	tst	r3, r7
 8002470:	d171      	bne.n	8002556 <__aeabi_dsub+0x4ba>
 8002472:	0023      	movs	r3, r4
 8002474:	4303      	orrs	r3, r0
 8002476:	2d00      	cmp	r5, #0
 8002478:	d000      	beq.n	800247c <__aeabi_dsub+0x3e0>
 800247a:	e14e      	b.n	800271a <__aeabi_dsub+0x67e>
 800247c:	4657      	mov	r7, sl
 800247e:	2b00      	cmp	r3, #0
 8002480:	d100      	bne.n	8002484 <__aeabi_dsub+0x3e8>
 8002482:	e1b5      	b.n	80027f0 <__aeabi_dsub+0x754>
 8002484:	2f00      	cmp	r7, #0
 8002486:	d00d      	beq.n	80024a4 <__aeabi_dsub+0x408>
 8002488:	1883      	adds	r3, r0, r2
 800248a:	4283      	cmp	r3, r0
 800248c:	4180      	sbcs	r0, r0
 800248e:	445c      	add	r4, fp
 8002490:	4240      	negs	r0, r0
 8002492:	1824      	adds	r4, r4, r0
 8002494:	0222      	lsls	r2, r4, #8
 8002496:	d500      	bpl.n	800249a <__aeabi_dsub+0x3fe>
 8002498:	e1c8      	b.n	800282c <__aeabi_dsub+0x790>
 800249a:	001f      	movs	r7, r3
 800249c:	4698      	mov	r8, r3
 800249e:	4327      	orrs	r7, r4
 80024a0:	d100      	bne.n	80024a4 <__aeabi_dsub+0x408>
 80024a2:	e0bc      	b.n	800261e <__aeabi_dsub+0x582>
 80024a4:	4643      	mov	r3, r8
 80024a6:	0767      	lsls	r7, r4, #29
 80024a8:	08db      	lsrs	r3, r3, #3
 80024aa:	431f      	orrs	r7, r3
 80024ac:	08e5      	lsrs	r5, r4, #3
 80024ae:	2300      	movs	r3, #0
 80024b0:	e04c      	b.n	800254c <__aeabi_dsub+0x4b0>
 80024b2:	1a83      	subs	r3, r0, r2
 80024b4:	4698      	mov	r8, r3
 80024b6:	465b      	mov	r3, fp
 80024b8:	4540      	cmp	r0, r8
 80024ba:	41bf      	sbcs	r7, r7
 80024bc:	1ae3      	subs	r3, r4, r3
 80024be:	427f      	negs	r7, r7
 80024c0:	1bdb      	subs	r3, r3, r7
 80024c2:	021f      	lsls	r7, r3, #8
 80024c4:	d47c      	bmi.n	80025c0 <__aeabi_dsub+0x524>
 80024c6:	4647      	mov	r7, r8
 80024c8:	431f      	orrs	r7, r3
 80024ca:	d100      	bne.n	80024ce <__aeabi_dsub+0x432>
 80024cc:	e0a6      	b.n	800261c <__aeabi_dsub+0x580>
 80024ce:	001c      	movs	r4, r3
 80024d0:	4647      	mov	r7, r8
 80024d2:	e645      	b.n	8002160 <__aeabi_dsub+0xc4>
 80024d4:	4cb7      	ldr	r4, [pc, #732]	@ (80027b4 <__aeabi_dsub+0x718>)
 80024d6:	1aed      	subs	r5, r5, r3
 80024d8:	4014      	ands	r4, r2
 80024da:	077b      	lsls	r3, r7, #29
 80024dc:	d000      	beq.n	80024e0 <__aeabi_dsub+0x444>
 80024de:	e780      	b.n	80023e2 <__aeabi_dsub+0x346>
 80024e0:	e784      	b.n	80023ec <__aeabi_dsub+0x350>
 80024e2:	464b      	mov	r3, r9
 80024e4:	0025      	movs	r5, r4
 80024e6:	4305      	orrs	r5, r0
 80024e8:	d066      	beq.n	80025b8 <__aeabi_dsub+0x51c>
 80024ea:	1e5f      	subs	r7, r3, #1
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d100      	bne.n	80024f2 <__aeabi_dsub+0x456>
 80024f0:	e0fc      	b.n	80026ec <__aeabi_dsub+0x650>
 80024f2:	4dae      	ldr	r5, [pc, #696]	@ (80027ac <__aeabi_dsub+0x710>)
 80024f4:	42ab      	cmp	r3, r5
 80024f6:	d100      	bne.n	80024fa <__aeabi_dsub+0x45e>
 80024f8:	e15e      	b.n	80027b8 <__aeabi_dsub+0x71c>
 80024fa:	4666      	mov	r6, ip
 80024fc:	2f38      	cmp	r7, #56	@ 0x38
 80024fe:	dc00      	bgt.n	8002502 <__aeabi_dsub+0x466>
 8002500:	e0b4      	b.n	800266c <__aeabi_dsub+0x5d0>
 8002502:	2001      	movs	r0, #1
 8002504:	1a17      	subs	r7, r2, r0
 8002506:	42ba      	cmp	r2, r7
 8002508:	4192      	sbcs	r2, r2
 800250a:	465b      	mov	r3, fp
 800250c:	4252      	negs	r2, r2
 800250e:	464d      	mov	r5, r9
 8002510:	1a9c      	subs	r4, r3, r2
 8002512:	e620      	b.n	8002156 <__aeabi_dsub+0xba>
 8002514:	0767      	lsls	r7, r4, #29
 8002516:	08c0      	lsrs	r0, r0, #3
 8002518:	4307      	orrs	r7, r0
 800251a:	08e5      	lsrs	r5, r4, #3
 800251c:	e6ba      	b.n	8002294 <__aeabi_dsub+0x1f8>
 800251e:	001f      	movs	r7, r3
 8002520:	4659      	mov	r1, fp
 8002522:	3f20      	subs	r7, #32
 8002524:	40f9      	lsrs	r1, r7
 8002526:	000f      	movs	r7, r1
 8002528:	2b20      	cmp	r3, #32
 800252a:	d005      	beq.n	8002538 <__aeabi_dsub+0x49c>
 800252c:	2140      	movs	r1, #64	@ 0x40
 800252e:	1acb      	subs	r3, r1, r3
 8002530:	4659      	mov	r1, fp
 8002532:	4099      	lsls	r1, r3
 8002534:	430a      	orrs	r2, r1
 8002536:	4692      	mov	sl, r2
 8002538:	4653      	mov	r3, sl
 800253a:	1e5a      	subs	r2, r3, #1
 800253c:	4193      	sbcs	r3, r2
 800253e:	431f      	orrs	r7, r3
 8002540:	e604      	b.n	800214c <__aeabi_dsub+0xb0>
 8002542:	1aeb      	subs	r3, r5, r3
 8002544:	4d9b      	ldr	r5, [pc, #620]	@ (80027b4 <__aeabi_dsub+0x718>)
 8002546:	4015      	ands	r5, r2
 8002548:	076f      	lsls	r7, r5, #29
 800254a:	08ed      	lsrs	r5, r5, #3
 800254c:	032c      	lsls	r4, r5, #12
 800254e:	055d      	lsls	r5, r3, #21
 8002550:	0b24      	lsrs	r4, r4, #12
 8002552:	0d6d      	lsrs	r5, r5, #21
 8002554:	e736      	b.n	80023c4 <__aeabi_dsub+0x328>
 8002556:	4d95      	ldr	r5, [pc, #596]	@ (80027ac <__aeabi_dsub+0x710>)
 8002558:	42ab      	cmp	r3, r5
 800255a:	d100      	bne.n	800255e <__aeabi_dsub+0x4c2>
 800255c:	e0d6      	b.n	800270c <__aeabi_dsub+0x670>
 800255e:	1882      	adds	r2, r0, r2
 8002560:	0021      	movs	r1, r4
 8002562:	4282      	cmp	r2, r0
 8002564:	4180      	sbcs	r0, r0
 8002566:	4459      	add	r1, fp
 8002568:	4240      	negs	r0, r0
 800256a:	1808      	adds	r0, r1, r0
 800256c:	07c7      	lsls	r7, r0, #31
 800256e:	0852      	lsrs	r2, r2, #1
 8002570:	4317      	orrs	r7, r2
 8002572:	0844      	lsrs	r4, r0, #1
 8002574:	0752      	lsls	r2, r2, #29
 8002576:	d400      	bmi.n	800257a <__aeabi_dsub+0x4de>
 8002578:	e185      	b.n	8002886 <__aeabi_dsub+0x7ea>
 800257a:	220f      	movs	r2, #15
 800257c:	001d      	movs	r5, r3
 800257e:	403a      	ands	r2, r7
 8002580:	2a04      	cmp	r2, #4
 8002582:	d000      	beq.n	8002586 <__aeabi_dsub+0x4ea>
 8002584:	e61a      	b.n	80021bc <__aeabi_dsub+0x120>
 8002586:	08ff      	lsrs	r7, r7, #3
 8002588:	0764      	lsls	r4, r4, #29
 800258a:	4327      	orrs	r7, r4
 800258c:	0905      	lsrs	r5, r0, #4
 800258e:	e7dd      	b.n	800254c <__aeabi_dsub+0x4b0>
 8002590:	465b      	mov	r3, fp
 8002592:	08d2      	lsrs	r2, r2, #3
 8002594:	075f      	lsls	r7, r3, #29
 8002596:	4317      	orrs	r7, r2
 8002598:	08dd      	lsrs	r5, r3, #3
 800259a:	e67b      	b.n	8002294 <__aeabi_dsub+0x1f8>
 800259c:	2700      	movs	r7, #0
 800259e:	2400      	movs	r4, #0
 80025a0:	e710      	b.n	80023c4 <__aeabi_dsub+0x328>
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d000      	beq.n	80025a8 <__aeabi_dsub+0x50c>
 80025a6:	e0d6      	b.n	8002756 <__aeabi_dsub+0x6ba>
 80025a8:	2900      	cmp	r1, #0
 80025aa:	d000      	beq.n	80025ae <__aeabi_dsub+0x512>
 80025ac:	e12f      	b.n	800280e <__aeabi_dsub+0x772>
 80025ae:	2480      	movs	r4, #128	@ 0x80
 80025b0:	2600      	movs	r6, #0
 80025b2:	4d7e      	ldr	r5, [pc, #504]	@ (80027ac <__aeabi_dsub+0x710>)
 80025b4:	0324      	lsls	r4, r4, #12
 80025b6:	e705      	b.n	80023c4 <__aeabi_dsub+0x328>
 80025b8:	4666      	mov	r6, ip
 80025ba:	465c      	mov	r4, fp
 80025bc:	08d0      	lsrs	r0, r2, #3
 80025be:	e717      	b.n	80023f0 <__aeabi_dsub+0x354>
 80025c0:	465b      	mov	r3, fp
 80025c2:	1a17      	subs	r7, r2, r0
 80025c4:	42ba      	cmp	r2, r7
 80025c6:	4192      	sbcs	r2, r2
 80025c8:	1b1c      	subs	r4, r3, r4
 80025ca:	2601      	movs	r6, #1
 80025cc:	4663      	mov	r3, ip
 80025ce:	4252      	negs	r2, r2
 80025d0:	1aa4      	subs	r4, r4, r2
 80025d2:	401e      	ands	r6, r3
 80025d4:	e5c4      	b.n	8002160 <__aeabi_dsub+0xc4>
 80025d6:	1883      	adds	r3, r0, r2
 80025d8:	4283      	cmp	r3, r0
 80025da:	4180      	sbcs	r0, r0
 80025dc:	445c      	add	r4, fp
 80025de:	4240      	negs	r0, r0
 80025e0:	1825      	adds	r5, r4, r0
 80025e2:	022a      	lsls	r2, r5, #8
 80025e4:	d400      	bmi.n	80025e8 <__aeabi_dsub+0x54c>
 80025e6:	e0da      	b.n	800279e <__aeabi_dsub+0x702>
 80025e8:	4a72      	ldr	r2, [pc, #456]	@ (80027b4 <__aeabi_dsub+0x718>)
 80025ea:	085b      	lsrs	r3, r3, #1
 80025ec:	4015      	ands	r5, r2
 80025ee:	07ea      	lsls	r2, r5, #31
 80025f0:	431a      	orrs	r2, r3
 80025f2:	0869      	lsrs	r1, r5, #1
 80025f4:	075b      	lsls	r3, r3, #29
 80025f6:	d400      	bmi.n	80025fa <__aeabi_dsub+0x55e>
 80025f8:	e14a      	b.n	8002890 <__aeabi_dsub+0x7f4>
 80025fa:	230f      	movs	r3, #15
 80025fc:	4013      	ands	r3, r2
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d100      	bne.n	8002604 <__aeabi_dsub+0x568>
 8002602:	e0fc      	b.n	80027fe <__aeabi_dsub+0x762>
 8002604:	1d17      	adds	r7, r2, #4
 8002606:	4297      	cmp	r7, r2
 8002608:	41a4      	sbcs	r4, r4
 800260a:	4264      	negs	r4, r4
 800260c:	2502      	movs	r5, #2
 800260e:	1864      	adds	r4, r4, r1
 8002610:	e6ec      	b.n	80023ec <__aeabi_dsub+0x350>
 8002612:	4647      	mov	r7, r8
 8002614:	001c      	movs	r4, r3
 8002616:	431f      	orrs	r7, r3
 8002618:	d000      	beq.n	800261c <__aeabi_dsub+0x580>
 800261a:	e743      	b.n	80024a4 <__aeabi_dsub+0x408>
 800261c:	2600      	movs	r6, #0
 800261e:	2500      	movs	r5, #0
 8002620:	2400      	movs	r4, #0
 8002622:	e6cf      	b.n	80023c4 <__aeabi_dsub+0x328>
 8002624:	08c0      	lsrs	r0, r0, #3
 8002626:	0767      	lsls	r7, r4, #29
 8002628:	4307      	orrs	r7, r0
 800262a:	08e5      	lsrs	r5, r4, #3
 800262c:	e632      	b.n	8002294 <__aeabi_dsub+0x1f8>
 800262e:	1a87      	subs	r7, r0, r2
 8002630:	465b      	mov	r3, fp
 8002632:	42b8      	cmp	r0, r7
 8002634:	4180      	sbcs	r0, r0
 8002636:	1ae4      	subs	r4, r4, r3
 8002638:	4240      	negs	r0, r0
 800263a:	1a24      	subs	r4, r4, r0
 800263c:	0223      	lsls	r3, r4, #8
 800263e:	d428      	bmi.n	8002692 <__aeabi_dsub+0x5f6>
 8002640:	0763      	lsls	r3, r4, #29
 8002642:	08ff      	lsrs	r7, r7, #3
 8002644:	431f      	orrs	r7, r3
 8002646:	08e5      	lsrs	r5, r4, #3
 8002648:	2301      	movs	r3, #1
 800264a:	e77f      	b.n	800254c <__aeabi_dsub+0x4b0>
 800264c:	2b00      	cmp	r3, #0
 800264e:	d100      	bne.n	8002652 <__aeabi_dsub+0x5b6>
 8002650:	e673      	b.n	800233a <__aeabi_dsub+0x29e>
 8002652:	464b      	mov	r3, r9
 8002654:	1b5f      	subs	r7, r3, r5
 8002656:	003b      	movs	r3, r7
 8002658:	2d00      	cmp	r5, #0
 800265a:	d100      	bne.n	800265e <__aeabi_dsub+0x5c2>
 800265c:	e742      	b.n	80024e4 <__aeabi_dsub+0x448>
 800265e:	2f38      	cmp	r7, #56	@ 0x38
 8002660:	dd00      	ble.n	8002664 <__aeabi_dsub+0x5c8>
 8002662:	e0ec      	b.n	800283e <__aeabi_dsub+0x7a2>
 8002664:	2380      	movs	r3, #128	@ 0x80
 8002666:	000e      	movs	r6, r1
 8002668:	041b      	lsls	r3, r3, #16
 800266a:	431c      	orrs	r4, r3
 800266c:	2f1f      	cmp	r7, #31
 800266e:	dc25      	bgt.n	80026bc <__aeabi_dsub+0x620>
 8002670:	2520      	movs	r5, #32
 8002672:	0023      	movs	r3, r4
 8002674:	1bed      	subs	r5, r5, r7
 8002676:	0001      	movs	r1, r0
 8002678:	40a8      	lsls	r0, r5
 800267a:	40ab      	lsls	r3, r5
 800267c:	40f9      	lsrs	r1, r7
 800267e:	1e45      	subs	r5, r0, #1
 8002680:	41a8      	sbcs	r0, r5
 8002682:	430b      	orrs	r3, r1
 8002684:	40fc      	lsrs	r4, r7
 8002686:	4318      	orrs	r0, r3
 8002688:	465b      	mov	r3, fp
 800268a:	1b1b      	subs	r3, r3, r4
 800268c:	469b      	mov	fp, r3
 800268e:	e739      	b.n	8002504 <__aeabi_dsub+0x468>
 8002690:	4666      	mov	r6, ip
 8002692:	2501      	movs	r5, #1
 8002694:	e562      	b.n	800215c <__aeabi_dsub+0xc0>
 8002696:	001f      	movs	r7, r3
 8002698:	4659      	mov	r1, fp
 800269a:	3f20      	subs	r7, #32
 800269c:	40f9      	lsrs	r1, r7
 800269e:	468c      	mov	ip, r1
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	d005      	beq.n	80026b0 <__aeabi_dsub+0x614>
 80026a4:	2740      	movs	r7, #64	@ 0x40
 80026a6:	4659      	mov	r1, fp
 80026a8:	1afb      	subs	r3, r7, r3
 80026aa:	4099      	lsls	r1, r3
 80026ac:	430a      	orrs	r2, r1
 80026ae:	4692      	mov	sl, r2
 80026b0:	4657      	mov	r7, sl
 80026b2:	1e7b      	subs	r3, r7, #1
 80026b4:	419f      	sbcs	r7, r3
 80026b6:	4663      	mov	r3, ip
 80026b8:	431f      	orrs	r7, r3
 80026ba:	e5c1      	b.n	8002240 <__aeabi_dsub+0x1a4>
 80026bc:	003b      	movs	r3, r7
 80026be:	0025      	movs	r5, r4
 80026c0:	3b20      	subs	r3, #32
 80026c2:	40dd      	lsrs	r5, r3
 80026c4:	2f20      	cmp	r7, #32
 80026c6:	d004      	beq.n	80026d2 <__aeabi_dsub+0x636>
 80026c8:	2340      	movs	r3, #64	@ 0x40
 80026ca:	1bdb      	subs	r3, r3, r7
 80026cc:	409c      	lsls	r4, r3
 80026ce:	4320      	orrs	r0, r4
 80026d0:	4680      	mov	r8, r0
 80026d2:	4640      	mov	r0, r8
 80026d4:	1e43      	subs	r3, r0, #1
 80026d6:	4198      	sbcs	r0, r3
 80026d8:	4328      	orrs	r0, r5
 80026da:	e713      	b.n	8002504 <__aeabi_dsub+0x468>
 80026dc:	2900      	cmp	r1, #0
 80026de:	d09d      	beq.n	800261c <__aeabi_dsub+0x580>
 80026e0:	2601      	movs	r6, #1
 80026e2:	4663      	mov	r3, ip
 80026e4:	465c      	mov	r4, fp
 80026e6:	4690      	mov	r8, r2
 80026e8:	401e      	ands	r6, r3
 80026ea:	e6db      	b.n	80024a4 <__aeabi_dsub+0x408>
 80026ec:	1a17      	subs	r7, r2, r0
 80026ee:	465b      	mov	r3, fp
 80026f0:	42ba      	cmp	r2, r7
 80026f2:	4192      	sbcs	r2, r2
 80026f4:	1b1c      	subs	r4, r3, r4
 80026f6:	4252      	negs	r2, r2
 80026f8:	1aa4      	subs	r4, r4, r2
 80026fa:	0223      	lsls	r3, r4, #8
 80026fc:	d4c8      	bmi.n	8002690 <__aeabi_dsub+0x5f4>
 80026fe:	0763      	lsls	r3, r4, #29
 8002700:	08ff      	lsrs	r7, r7, #3
 8002702:	431f      	orrs	r7, r3
 8002704:	4666      	mov	r6, ip
 8002706:	2301      	movs	r3, #1
 8002708:	08e5      	lsrs	r5, r4, #3
 800270a:	e71f      	b.n	800254c <__aeabi_dsub+0x4b0>
 800270c:	001d      	movs	r5, r3
 800270e:	2400      	movs	r4, #0
 8002710:	2700      	movs	r7, #0
 8002712:	e657      	b.n	80023c4 <__aeabi_dsub+0x328>
 8002714:	465c      	mov	r4, fp
 8002716:	08d0      	lsrs	r0, r2, #3
 8002718:	e66a      	b.n	80023f0 <__aeabi_dsub+0x354>
 800271a:	2b00      	cmp	r3, #0
 800271c:	d100      	bne.n	8002720 <__aeabi_dsub+0x684>
 800271e:	e737      	b.n	8002590 <__aeabi_dsub+0x4f4>
 8002720:	4653      	mov	r3, sl
 8002722:	08c0      	lsrs	r0, r0, #3
 8002724:	0767      	lsls	r7, r4, #29
 8002726:	4307      	orrs	r7, r0
 8002728:	08e5      	lsrs	r5, r4, #3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d100      	bne.n	8002730 <__aeabi_dsub+0x694>
 800272e:	e5b1      	b.n	8002294 <__aeabi_dsub+0x1f8>
 8002730:	2380      	movs	r3, #128	@ 0x80
 8002732:	031b      	lsls	r3, r3, #12
 8002734:	421d      	tst	r5, r3
 8002736:	d008      	beq.n	800274a <__aeabi_dsub+0x6ae>
 8002738:	4659      	mov	r1, fp
 800273a:	08c8      	lsrs	r0, r1, #3
 800273c:	4218      	tst	r0, r3
 800273e:	d104      	bne.n	800274a <__aeabi_dsub+0x6ae>
 8002740:	08d2      	lsrs	r2, r2, #3
 8002742:	0749      	lsls	r1, r1, #29
 8002744:	430a      	orrs	r2, r1
 8002746:	0017      	movs	r7, r2
 8002748:	0005      	movs	r5, r0
 800274a:	0f7b      	lsrs	r3, r7, #29
 800274c:	00ff      	lsls	r7, r7, #3
 800274e:	08ff      	lsrs	r7, r7, #3
 8002750:	075b      	lsls	r3, r3, #29
 8002752:	431f      	orrs	r7, r3
 8002754:	e59e      	b.n	8002294 <__aeabi_dsub+0x1f8>
 8002756:	08c0      	lsrs	r0, r0, #3
 8002758:	0763      	lsls	r3, r4, #29
 800275a:	4318      	orrs	r0, r3
 800275c:	08e5      	lsrs	r5, r4, #3
 800275e:	2900      	cmp	r1, #0
 8002760:	d053      	beq.n	800280a <__aeabi_dsub+0x76e>
 8002762:	2380      	movs	r3, #128	@ 0x80
 8002764:	031b      	lsls	r3, r3, #12
 8002766:	421d      	tst	r5, r3
 8002768:	d00a      	beq.n	8002780 <__aeabi_dsub+0x6e4>
 800276a:	4659      	mov	r1, fp
 800276c:	08cc      	lsrs	r4, r1, #3
 800276e:	421c      	tst	r4, r3
 8002770:	d106      	bne.n	8002780 <__aeabi_dsub+0x6e4>
 8002772:	2601      	movs	r6, #1
 8002774:	4663      	mov	r3, ip
 8002776:	0025      	movs	r5, r4
 8002778:	08d0      	lsrs	r0, r2, #3
 800277a:	0749      	lsls	r1, r1, #29
 800277c:	4308      	orrs	r0, r1
 800277e:	401e      	ands	r6, r3
 8002780:	0f47      	lsrs	r7, r0, #29
 8002782:	00c0      	lsls	r0, r0, #3
 8002784:	08c0      	lsrs	r0, r0, #3
 8002786:	077f      	lsls	r7, r7, #29
 8002788:	4307      	orrs	r7, r0
 800278a:	e583      	b.n	8002294 <__aeabi_dsub+0x1f8>
 800278c:	1883      	adds	r3, r0, r2
 800278e:	4293      	cmp	r3, r2
 8002790:	4192      	sbcs	r2, r2
 8002792:	445c      	add	r4, fp
 8002794:	4252      	negs	r2, r2
 8002796:	18a5      	adds	r5, r4, r2
 8002798:	022a      	lsls	r2, r5, #8
 800279a:	d500      	bpl.n	800279e <__aeabi_dsub+0x702>
 800279c:	e724      	b.n	80025e8 <__aeabi_dsub+0x54c>
 800279e:	076f      	lsls	r7, r5, #29
 80027a0:	08db      	lsrs	r3, r3, #3
 80027a2:	431f      	orrs	r7, r3
 80027a4:	08ed      	lsrs	r5, r5, #3
 80027a6:	2301      	movs	r3, #1
 80027a8:	e6d0      	b.n	800254c <__aeabi_dsub+0x4b0>
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	000007ff 	.word	0x000007ff
 80027b0:	000007fe 	.word	0x000007fe
 80027b4:	ff7fffff 	.word	0xff7fffff
 80027b8:	465b      	mov	r3, fp
 80027ba:	08d2      	lsrs	r2, r2, #3
 80027bc:	075f      	lsls	r7, r3, #29
 80027be:	4666      	mov	r6, ip
 80027c0:	4317      	orrs	r7, r2
 80027c2:	08dd      	lsrs	r5, r3, #3
 80027c4:	e566      	b.n	8002294 <__aeabi_dsub+0x1f8>
 80027c6:	0025      	movs	r5, r4
 80027c8:	3b20      	subs	r3, #32
 80027ca:	40dd      	lsrs	r5, r3
 80027cc:	4663      	mov	r3, ip
 80027ce:	2b20      	cmp	r3, #32
 80027d0:	d005      	beq.n	80027de <__aeabi_dsub+0x742>
 80027d2:	2340      	movs	r3, #64	@ 0x40
 80027d4:	4661      	mov	r1, ip
 80027d6:	1a5b      	subs	r3, r3, r1
 80027d8:	409c      	lsls	r4, r3
 80027da:	4320      	orrs	r0, r4
 80027dc:	4680      	mov	r8, r0
 80027de:	4647      	mov	r7, r8
 80027e0:	1e7b      	subs	r3, r7, #1
 80027e2:	419f      	sbcs	r7, r3
 80027e4:	432f      	orrs	r7, r5
 80027e6:	e5a0      	b.n	800232a <__aeabi_dsub+0x28e>
 80027e8:	2120      	movs	r1, #32
 80027ea:	2700      	movs	r7, #0
 80027ec:	1a09      	subs	r1, r1, r0
 80027ee:	e4d2      	b.n	8002196 <__aeabi_dsub+0xfa>
 80027f0:	2f00      	cmp	r7, #0
 80027f2:	d100      	bne.n	80027f6 <__aeabi_dsub+0x75a>
 80027f4:	e713      	b.n	800261e <__aeabi_dsub+0x582>
 80027f6:	465c      	mov	r4, fp
 80027f8:	0017      	movs	r7, r2
 80027fa:	2500      	movs	r5, #0
 80027fc:	e5f6      	b.n	80023ec <__aeabi_dsub+0x350>
 80027fe:	08d7      	lsrs	r7, r2, #3
 8002800:	0749      	lsls	r1, r1, #29
 8002802:	2302      	movs	r3, #2
 8002804:	430f      	orrs	r7, r1
 8002806:	092d      	lsrs	r5, r5, #4
 8002808:	e6a0      	b.n	800254c <__aeabi_dsub+0x4b0>
 800280a:	0007      	movs	r7, r0
 800280c:	e542      	b.n	8002294 <__aeabi_dsub+0x1f8>
 800280e:	465b      	mov	r3, fp
 8002810:	2601      	movs	r6, #1
 8002812:	075f      	lsls	r7, r3, #29
 8002814:	08dd      	lsrs	r5, r3, #3
 8002816:	4663      	mov	r3, ip
 8002818:	08d2      	lsrs	r2, r2, #3
 800281a:	4317      	orrs	r7, r2
 800281c:	401e      	ands	r6, r3
 800281e:	e539      	b.n	8002294 <__aeabi_dsub+0x1f8>
 8002820:	465b      	mov	r3, fp
 8002822:	08d2      	lsrs	r2, r2, #3
 8002824:	075f      	lsls	r7, r3, #29
 8002826:	4317      	orrs	r7, r2
 8002828:	08dd      	lsrs	r5, r3, #3
 800282a:	e533      	b.n	8002294 <__aeabi_dsub+0x1f8>
 800282c:	4a1e      	ldr	r2, [pc, #120]	@ (80028a8 <__aeabi_dsub+0x80c>)
 800282e:	08db      	lsrs	r3, r3, #3
 8002830:	4022      	ands	r2, r4
 8002832:	0757      	lsls	r7, r2, #29
 8002834:	0252      	lsls	r2, r2, #9
 8002836:	2501      	movs	r5, #1
 8002838:	431f      	orrs	r7, r3
 800283a:	0b14      	lsrs	r4, r2, #12
 800283c:	e5c2      	b.n	80023c4 <__aeabi_dsub+0x328>
 800283e:	000e      	movs	r6, r1
 8002840:	2001      	movs	r0, #1
 8002842:	e65f      	b.n	8002504 <__aeabi_dsub+0x468>
 8002844:	2b00      	cmp	r3, #0
 8002846:	d00d      	beq.n	8002864 <__aeabi_dsub+0x7c8>
 8002848:	464b      	mov	r3, r9
 800284a:	1b5b      	subs	r3, r3, r5
 800284c:	469c      	mov	ip, r3
 800284e:	2d00      	cmp	r5, #0
 8002850:	d100      	bne.n	8002854 <__aeabi_dsub+0x7b8>
 8002852:	e548      	b.n	80022e6 <__aeabi_dsub+0x24a>
 8002854:	2701      	movs	r7, #1
 8002856:	2b38      	cmp	r3, #56	@ 0x38
 8002858:	dd00      	ble.n	800285c <__aeabi_dsub+0x7c0>
 800285a:	e566      	b.n	800232a <__aeabi_dsub+0x28e>
 800285c:	2380      	movs	r3, #128	@ 0x80
 800285e:	041b      	lsls	r3, r3, #16
 8002860:	431c      	orrs	r4, r3
 8002862:	e550      	b.n	8002306 <__aeabi_dsub+0x26a>
 8002864:	1c6b      	adds	r3, r5, #1
 8002866:	4d11      	ldr	r5, [pc, #68]	@ (80028ac <__aeabi_dsub+0x810>)
 8002868:	422b      	tst	r3, r5
 800286a:	d000      	beq.n	800286e <__aeabi_dsub+0x7d2>
 800286c:	e673      	b.n	8002556 <__aeabi_dsub+0x4ba>
 800286e:	4659      	mov	r1, fp
 8002870:	0023      	movs	r3, r4
 8002872:	4311      	orrs	r1, r2
 8002874:	468a      	mov	sl, r1
 8002876:	4303      	orrs	r3, r0
 8002878:	e600      	b.n	800247c <__aeabi_dsub+0x3e0>
 800287a:	0767      	lsls	r7, r4, #29
 800287c:	08c0      	lsrs	r0, r0, #3
 800287e:	2300      	movs	r3, #0
 8002880:	4307      	orrs	r7, r0
 8002882:	08e5      	lsrs	r5, r4, #3
 8002884:	e662      	b.n	800254c <__aeabi_dsub+0x4b0>
 8002886:	0764      	lsls	r4, r4, #29
 8002888:	08ff      	lsrs	r7, r7, #3
 800288a:	4327      	orrs	r7, r4
 800288c:	0905      	lsrs	r5, r0, #4
 800288e:	e65d      	b.n	800254c <__aeabi_dsub+0x4b0>
 8002890:	08d2      	lsrs	r2, r2, #3
 8002892:	0749      	lsls	r1, r1, #29
 8002894:	4311      	orrs	r1, r2
 8002896:	000f      	movs	r7, r1
 8002898:	2302      	movs	r3, #2
 800289a:	092d      	lsrs	r5, r5, #4
 800289c:	e656      	b.n	800254c <__aeabi_dsub+0x4b0>
 800289e:	0007      	movs	r7, r0
 80028a0:	e5a4      	b.n	80023ec <__aeabi_dsub+0x350>
 80028a2:	0038      	movs	r0, r7
 80028a4:	e48f      	b.n	80021c6 <__aeabi_dsub+0x12a>
 80028a6:	46c0      	nop			@ (mov r8, r8)
 80028a8:	ff7fffff 	.word	0xff7fffff
 80028ac:	000007fe 	.word	0x000007fe

080028b0 <__aeabi_dcmpun>:
 80028b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028b2:	46c6      	mov	lr, r8
 80028b4:	031e      	lsls	r6, r3, #12
 80028b6:	0b36      	lsrs	r6, r6, #12
 80028b8:	46b0      	mov	r8, r6
 80028ba:	4e0d      	ldr	r6, [pc, #52]	@ (80028f0 <__aeabi_dcmpun+0x40>)
 80028bc:	030c      	lsls	r4, r1, #12
 80028be:	004d      	lsls	r5, r1, #1
 80028c0:	005f      	lsls	r7, r3, #1
 80028c2:	b500      	push	{lr}
 80028c4:	0b24      	lsrs	r4, r4, #12
 80028c6:	0d6d      	lsrs	r5, r5, #21
 80028c8:	0d7f      	lsrs	r7, r7, #21
 80028ca:	42b5      	cmp	r5, r6
 80028cc:	d00b      	beq.n	80028e6 <__aeabi_dcmpun+0x36>
 80028ce:	4908      	ldr	r1, [pc, #32]	@ (80028f0 <__aeabi_dcmpun+0x40>)
 80028d0:	2000      	movs	r0, #0
 80028d2:	428f      	cmp	r7, r1
 80028d4:	d104      	bne.n	80028e0 <__aeabi_dcmpun+0x30>
 80028d6:	4646      	mov	r6, r8
 80028d8:	4316      	orrs	r6, r2
 80028da:	0030      	movs	r0, r6
 80028dc:	1e43      	subs	r3, r0, #1
 80028de:	4198      	sbcs	r0, r3
 80028e0:	bc80      	pop	{r7}
 80028e2:	46b8      	mov	r8, r7
 80028e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028e6:	4304      	orrs	r4, r0
 80028e8:	2001      	movs	r0, #1
 80028ea:	2c00      	cmp	r4, #0
 80028ec:	d1f8      	bne.n	80028e0 <__aeabi_dcmpun+0x30>
 80028ee:	e7ee      	b.n	80028ce <__aeabi_dcmpun+0x1e>
 80028f0:	000007ff 	.word	0x000007ff

080028f4 <__aeabi_d2iz>:
 80028f4:	000b      	movs	r3, r1
 80028f6:	0002      	movs	r2, r0
 80028f8:	b570      	push	{r4, r5, r6, lr}
 80028fa:	4d16      	ldr	r5, [pc, #88]	@ (8002954 <__aeabi_d2iz+0x60>)
 80028fc:	030c      	lsls	r4, r1, #12
 80028fe:	b082      	sub	sp, #8
 8002900:	0049      	lsls	r1, r1, #1
 8002902:	2000      	movs	r0, #0
 8002904:	9200      	str	r2, [sp, #0]
 8002906:	9301      	str	r3, [sp, #4]
 8002908:	0b24      	lsrs	r4, r4, #12
 800290a:	0d49      	lsrs	r1, r1, #21
 800290c:	0fde      	lsrs	r6, r3, #31
 800290e:	42a9      	cmp	r1, r5
 8002910:	dd04      	ble.n	800291c <__aeabi_d2iz+0x28>
 8002912:	4811      	ldr	r0, [pc, #68]	@ (8002958 <__aeabi_d2iz+0x64>)
 8002914:	4281      	cmp	r1, r0
 8002916:	dd03      	ble.n	8002920 <__aeabi_d2iz+0x2c>
 8002918:	4b10      	ldr	r3, [pc, #64]	@ (800295c <__aeabi_d2iz+0x68>)
 800291a:	18f0      	adds	r0, r6, r3
 800291c:	b002      	add	sp, #8
 800291e:	bd70      	pop	{r4, r5, r6, pc}
 8002920:	2080      	movs	r0, #128	@ 0x80
 8002922:	0340      	lsls	r0, r0, #13
 8002924:	4320      	orrs	r0, r4
 8002926:	4c0e      	ldr	r4, [pc, #56]	@ (8002960 <__aeabi_d2iz+0x6c>)
 8002928:	1a64      	subs	r4, r4, r1
 800292a:	2c1f      	cmp	r4, #31
 800292c:	dd08      	ble.n	8002940 <__aeabi_d2iz+0x4c>
 800292e:	4b0d      	ldr	r3, [pc, #52]	@ (8002964 <__aeabi_d2iz+0x70>)
 8002930:	1a5b      	subs	r3, r3, r1
 8002932:	40d8      	lsrs	r0, r3
 8002934:	0003      	movs	r3, r0
 8002936:	4258      	negs	r0, r3
 8002938:	2e00      	cmp	r6, #0
 800293a:	d1ef      	bne.n	800291c <__aeabi_d2iz+0x28>
 800293c:	0018      	movs	r0, r3
 800293e:	e7ed      	b.n	800291c <__aeabi_d2iz+0x28>
 8002940:	4b09      	ldr	r3, [pc, #36]	@ (8002968 <__aeabi_d2iz+0x74>)
 8002942:	9a00      	ldr	r2, [sp, #0]
 8002944:	469c      	mov	ip, r3
 8002946:	0003      	movs	r3, r0
 8002948:	4461      	add	r1, ip
 800294a:	408b      	lsls	r3, r1
 800294c:	40e2      	lsrs	r2, r4
 800294e:	4313      	orrs	r3, r2
 8002950:	e7f1      	b.n	8002936 <__aeabi_d2iz+0x42>
 8002952:	46c0      	nop			@ (mov r8, r8)
 8002954:	000003fe 	.word	0x000003fe
 8002958:	0000041d 	.word	0x0000041d
 800295c:	7fffffff 	.word	0x7fffffff
 8002960:	00000433 	.word	0x00000433
 8002964:	00000413 	.word	0x00000413
 8002968:	fffffbed 	.word	0xfffffbed

0800296c <__aeabi_i2d>:
 800296c:	b570      	push	{r4, r5, r6, lr}
 800296e:	2800      	cmp	r0, #0
 8002970:	d016      	beq.n	80029a0 <__aeabi_i2d+0x34>
 8002972:	17c3      	asrs	r3, r0, #31
 8002974:	18c5      	adds	r5, r0, r3
 8002976:	405d      	eors	r5, r3
 8002978:	0fc4      	lsrs	r4, r0, #31
 800297a:	0028      	movs	r0, r5
 800297c:	f000 f912 	bl	8002ba4 <__clzsi2>
 8002980:	4b10      	ldr	r3, [pc, #64]	@ (80029c4 <__aeabi_i2d+0x58>)
 8002982:	1a1b      	subs	r3, r3, r0
 8002984:	055b      	lsls	r3, r3, #21
 8002986:	0d5b      	lsrs	r3, r3, #21
 8002988:	280a      	cmp	r0, #10
 800298a:	dc14      	bgt.n	80029b6 <__aeabi_i2d+0x4a>
 800298c:	0002      	movs	r2, r0
 800298e:	002e      	movs	r6, r5
 8002990:	3215      	adds	r2, #21
 8002992:	4096      	lsls	r6, r2
 8002994:	220b      	movs	r2, #11
 8002996:	1a12      	subs	r2, r2, r0
 8002998:	40d5      	lsrs	r5, r2
 800299a:	032d      	lsls	r5, r5, #12
 800299c:	0b2d      	lsrs	r5, r5, #12
 800299e:	e003      	b.n	80029a8 <__aeabi_i2d+0x3c>
 80029a0:	2400      	movs	r4, #0
 80029a2:	2300      	movs	r3, #0
 80029a4:	2500      	movs	r5, #0
 80029a6:	2600      	movs	r6, #0
 80029a8:	051b      	lsls	r3, r3, #20
 80029aa:	432b      	orrs	r3, r5
 80029ac:	07e4      	lsls	r4, r4, #31
 80029ae:	4323      	orrs	r3, r4
 80029b0:	0030      	movs	r0, r6
 80029b2:	0019      	movs	r1, r3
 80029b4:	bd70      	pop	{r4, r5, r6, pc}
 80029b6:	380b      	subs	r0, #11
 80029b8:	4085      	lsls	r5, r0
 80029ba:	032d      	lsls	r5, r5, #12
 80029bc:	2600      	movs	r6, #0
 80029be:	0b2d      	lsrs	r5, r5, #12
 80029c0:	e7f2      	b.n	80029a8 <__aeabi_i2d+0x3c>
 80029c2:	46c0      	nop			@ (mov r8, r8)
 80029c4:	0000041e 	.word	0x0000041e

080029c8 <__aeabi_ui2d>:
 80029c8:	b510      	push	{r4, lr}
 80029ca:	1e04      	subs	r4, r0, #0
 80029cc:	d010      	beq.n	80029f0 <__aeabi_ui2d+0x28>
 80029ce:	f000 f8e9 	bl	8002ba4 <__clzsi2>
 80029d2:	4b0e      	ldr	r3, [pc, #56]	@ (8002a0c <__aeabi_ui2d+0x44>)
 80029d4:	1a1b      	subs	r3, r3, r0
 80029d6:	055b      	lsls	r3, r3, #21
 80029d8:	0d5b      	lsrs	r3, r3, #21
 80029da:	280a      	cmp	r0, #10
 80029dc:	dc0f      	bgt.n	80029fe <__aeabi_ui2d+0x36>
 80029de:	220b      	movs	r2, #11
 80029e0:	0021      	movs	r1, r4
 80029e2:	1a12      	subs	r2, r2, r0
 80029e4:	40d1      	lsrs	r1, r2
 80029e6:	3015      	adds	r0, #21
 80029e8:	030a      	lsls	r2, r1, #12
 80029ea:	4084      	lsls	r4, r0
 80029ec:	0b12      	lsrs	r2, r2, #12
 80029ee:	e001      	b.n	80029f4 <__aeabi_ui2d+0x2c>
 80029f0:	2300      	movs	r3, #0
 80029f2:	2200      	movs	r2, #0
 80029f4:	051b      	lsls	r3, r3, #20
 80029f6:	4313      	orrs	r3, r2
 80029f8:	0020      	movs	r0, r4
 80029fa:	0019      	movs	r1, r3
 80029fc:	bd10      	pop	{r4, pc}
 80029fe:	0022      	movs	r2, r4
 8002a00:	380b      	subs	r0, #11
 8002a02:	4082      	lsls	r2, r0
 8002a04:	0312      	lsls	r2, r2, #12
 8002a06:	2400      	movs	r4, #0
 8002a08:	0b12      	lsrs	r2, r2, #12
 8002a0a:	e7f3      	b.n	80029f4 <__aeabi_ui2d+0x2c>
 8002a0c:	0000041e 	.word	0x0000041e

08002a10 <__aeabi_f2d>:
 8002a10:	b570      	push	{r4, r5, r6, lr}
 8002a12:	0242      	lsls	r2, r0, #9
 8002a14:	0043      	lsls	r3, r0, #1
 8002a16:	0fc4      	lsrs	r4, r0, #31
 8002a18:	20fe      	movs	r0, #254	@ 0xfe
 8002a1a:	0e1b      	lsrs	r3, r3, #24
 8002a1c:	1c59      	adds	r1, r3, #1
 8002a1e:	0a55      	lsrs	r5, r2, #9
 8002a20:	4208      	tst	r0, r1
 8002a22:	d00c      	beq.n	8002a3e <__aeabi_f2d+0x2e>
 8002a24:	21e0      	movs	r1, #224	@ 0xe0
 8002a26:	0089      	lsls	r1, r1, #2
 8002a28:	468c      	mov	ip, r1
 8002a2a:	076d      	lsls	r5, r5, #29
 8002a2c:	0b12      	lsrs	r2, r2, #12
 8002a2e:	4463      	add	r3, ip
 8002a30:	051b      	lsls	r3, r3, #20
 8002a32:	4313      	orrs	r3, r2
 8002a34:	07e4      	lsls	r4, r4, #31
 8002a36:	4323      	orrs	r3, r4
 8002a38:	0028      	movs	r0, r5
 8002a3a:	0019      	movs	r1, r3
 8002a3c:	bd70      	pop	{r4, r5, r6, pc}
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d114      	bne.n	8002a6c <__aeabi_f2d+0x5c>
 8002a42:	2d00      	cmp	r5, #0
 8002a44:	d01b      	beq.n	8002a7e <__aeabi_f2d+0x6e>
 8002a46:	0028      	movs	r0, r5
 8002a48:	f000 f8ac 	bl	8002ba4 <__clzsi2>
 8002a4c:	280a      	cmp	r0, #10
 8002a4e:	dc1c      	bgt.n	8002a8a <__aeabi_f2d+0x7a>
 8002a50:	230b      	movs	r3, #11
 8002a52:	002a      	movs	r2, r5
 8002a54:	1a1b      	subs	r3, r3, r0
 8002a56:	40da      	lsrs	r2, r3
 8002a58:	0003      	movs	r3, r0
 8002a5a:	3315      	adds	r3, #21
 8002a5c:	409d      	lsls	r5, r3
 8002a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a98 <__aeabi_f2d+0x88>)
 8002a60:	0312      	lsls	r2, r2, #12
 8002a62:	1a1b      	subs	r3, r3, r0
 8002a64:	055b      	lsls	r3, r3, #21
 8002a66:	0b12      	lsrs	r2, r2, #12
 8002a68:	0d5b      	lsrs	r3, r3, #21
 8002a6a:	e7e1      	b.n	8002a30 <__aeabi_f2d+0x20>
 8002a6c:	2d00      	cmp	r5, #0
 8002a6e:	d009      	beq.n	8002a84 <__aeabi_f2d+0x74>
 8002a70:	0b13      	lsrs	r3, r2, #12
 8002a72:	2280      	movs	r2, #128	@ 0x80
 8002a74:	0312      	lsls	r2, r2, #12
 8002a76:	431a      	orrs	r2, r3
 8002a78:	076d      	lsls	r5, r5, #29
 8002a7a:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <__aeabi_f2d+0x8c>)
 8002a7c:	e7d8      	b.n	8002a30 <__aeabi_f2d+0x20>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	2200      	movs	r2, #0
 8002a82:	e7d5      	b.n	8002a30 <__aeabi_f2d+0x20>
 8002a84:	2200      	movs	r2, #0
 8002a86:	4b05      	ldr	r3, [pc, #20]	@ (8002a9c <__aeabi_f2d+0x8c>)
 8002a88:	e7d2      	b.n	8002a30 <__aeabi_f2d+0x20>
 8002a8a:	0003      	movs	r3, r0
 8002a8c:	002a      	movs	r2, r5
 8002a8e:	3b0b      	subs	r3, #11
 8002a90:	409a      	lsls	r2, r3
 8002a92:	2500      	movs	r5, #0
 8002a94:	e7e3      	b.n	8002a5e <__aeabi_f2d+0x4e>
 8002a96:	46c0      	nop			@ (mov r8, r8)
 8002a98:	00000389 	.word	0x00000389
 8002a9c:	000007ff 	.word	0x000007ff

08002aa0 <__aeabi_d2f>:
 8002aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002aa2:	004b      	lsls	r3, r1, #1
 8002aa4:	030f      	lsls	r7, r1, #12
 8002aa6:	0d5b      	lsrs	r3, r3, #21
 8002aa8:	4c3a      	ldr	r4, [pc, #232]	@ (8002b94 <__aeabi_d2f+0xf4>)
 8002aaa:	0f45      	lsrs	r5, r0, #29
 8002aac:	b083      	sub	sp, #12
 8002aae:	0a7f      	lsrs	r7, r7, #9
 8002ab0:	1c5e      	adds	r6, r3, #1
 8002ab2:	432f      	orrs	r7, r5
 8002ab4:	9000      	str	r0, [sp, #0]
 8002ab6:	9101      	str	r1, [sp, #4]
 8002ab8:	0fca      	lsrs	r2, r1, #31
 8002aba:	00c5      	lsls	r5, r0, #3
 8002abc:	4226      	tst	r6, r4
 8002abe:	d00b      	beq.n	8002ad8 <__aeabi_d2f+0x38>
 8002ac0:	4935      	ldr	r1, [pc, #212]	@ (8002b98 <__aeabi_d2f+0xf8>)
 8002ac2:	185c      	adds	r4, r3, r1
 8002ac4:	2cfe      	cmp	r4, #254	@ 0xfe
 8002ac6:	dd13      	ble.n	8002af0 <__aeabi_d2f+0x50>
 8002ac8:	20ff      	movs	r0, #255	@ 0xff
 8002aca:	2300      	movs	r3, #0
 8002acc:	05c0      	lsls	r0, r0, #23
 8002ace:	4318      	orrs	r0, r3
 8002ad0:	07d2      	lsls	r2, r2, #31
 8002ad2:	4310      	orrs	r0, r2
 8002ad4:	b003      	add	sp, #12
 8002ad6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ad8:	433d      	orrs	r5, r7
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <__aeabi_d2f+0x42>
 8002ade:	2000      	movs	r0, #0
 8002ae0:	e7f4      	b.n	8002acc <__aeabi_d2f+0x2c>
 8002ae2:	2d00      	cmp	r5, #0
 8002ae4:	d0f0      	beq.n	8002ac8 <__aeabi_d2f+0x28>
 8002ae6:	2380      	movs	r3, #128	@ 0x80
 8002ae8:	03db      	lsls	r3, r3, #15
 8002aea:	20ff      	movs	r0, #255	@ 0xff
 8002aec:	433b      	orrs	r3, r7
 8002aee:	e7ed      	b.n	8002acc <__aeabi_d2f+0x2c>
 8002af0:	2c00      	cmp	r4, #0
 8002af2:	dd0c      	ble.n	8002b0e <__aeabi_d2f+0x6e>
 8002af4:	9b00      	ldr	r3, [sp, #0]
 8002af6:	00ff      	lsls	r7, r7, #3
 8002af8:	019b      	lsls	r3, r3, #6
 8002afa:	1e58      	subs	r0, r3, #1
 8002afc:	4183      	sbcs	r3, r0
 8002afe:	0f69      	lsrs	r1, r5, #29
 8002b00:	433b      	orrs	r3, r7
 8002b02:	430b      	orrs	r3, r1
 8002b04:	0759      	lsls	r1, r3, #29
 8002b06:	d127      	bne.n	8002b58 <__aeabi_d2f+0xb8>
 8002b08:	08db      	lsrs	r3, r3, #3
 8002b0a:	b2e0      	uxtb	r0, r4
 8002b0c:	e7de      	b.n	8002acc <__aeabi_d2f+0x2c>
 8002b0e:	0021      	movs	r1, r4
 8002b10:	3117      	adds	r1, #23
 8002b12:	db31      	blt.n	8002b78 <__aeabi_d2f+0xd8>
 8002b14:	2180      	movs	r1, #128	@ 0x80
 8002b16:	201e      	movs	r0, #30
 8002b18:	0409      	lsls	r1, r1, #16
 8002b1a:	4339      	orrs	r1, r7
 8002b1c:	1b00      	subs	r0, r0, r4
 8002b1e:	281f      	cmp	r0, #31
 8002b20:	dd2d      	ble.n	8002b7e <__aeabi_d2f+0xde>
 8002b22:	2602      	movs	r6, #2
 8002b24:	4276      	negs	r6, r6
 8002b26:	1b34      	subs	r4, r6, r4
 8002b28:	000e      	movs	r6, r1
 8002b2a:	40e6      	lsrs	r6, r4
 8002b2c:	0034      	movs	r4, r6
 8002b2e:	2820      	cmp	r0, #32
 8002b30:	d004      	beq.n	8002b3c <__aeabi_d2f+0x9c>
 8002b32:	481a      	ldr	r0, [pc, #104]	@ (8002b9c <__aeabi_d2f+0xfc>)
 8002b34:	4684      	mov	ip, r0
 8002b36:	4463      	add	r3, ip
 8002b38:	4099      	lsls	r1, r3
 8002b3a:	430d      	orrs	r5, r1
 8002b3c:	002b      	movs	r3, r5
 8002b3e:	1e59      	subs	r1, r3, #1
 8002b40:	418b      	sbcs	r3, r1
 8002b42:	4323      	orrs	r3, r4
 8002b44:	0759      	lsls	r1, r3, #29
 8002b46:	d003      	beq.n	8002b50 <__aeabi_d2f+0xb0>
 8002b48:	210f      	movs	r1, #15
 8002b4a:	4019      	ands	r1, r3
 8002b4c:	2904      	cmp	r1, #4
 8002b4e:	d10b      	bne.n	8002b68 <__aeabi_d2f+0xc8>
 8002b50:	019b      	lsls	r3, r3, #6
 8002b52:	2000      	movs	r0, #0
 8002b54:	0a5b      	lsrs	r3, r3, #9
 8002b56:	e7b9      	b.n	8002acc <__aeabi_d2f+0x2c>
 8002b58:	210f      	movs	r1, #15
 8002b5a:	4019      	ands	r1, r3
 8002b5c:	2904      	cmp	r1, #4
 8002b5e:	d104      	bne.n	8002b6a <__aeabi_d2f+0xca>
 8002b60:	019b      	lsls	r3, r3, #6
 8002b62:	0a5b      	lsrs	r3, r3, #9
 8002b64:	b2e0      	uxtb	r0, r4
 8002b66:	e7b1      	b.n	8002acc <__aeabi_d2f+0x2c>
 8002b68:	2400      	movs	r4, #0
 8002b6a:	3304      	adds	r3, #4
 8002b6c:	0159      	lsls	r1, r3, #5
 8002b6e:	d5f7      	bpl.n	8002b60 <__aeabi_d2f+0xc0>
 8002b70:	3401      	adds	r4, #1
 8002b72:	2300      	movs	r3, #0
 8002b74:	b2e0      	uxtb	r0, r4
 8002b76:	e7a9      	b.n	8002acc <__aeabi_d2f+0x2c>
 8002b78:	2000      	movs	r0, #0
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e7a6      	b.n	8002acc <__aeabi_d2f+0x2c>
 8002b7e:	4c08      	ldr	r4, [pc, #32]	@ (8002ba0 <__aeabi_d2f+0x100>)
 8002b80:	191c      	adds	r4, r3, r4
 8002b82:	002b      	movs	r3, r5
 8002b84:	40a5      	lsls	r5, r4
 8002b86:	40c3      	lsrs	r3, r0
 8002b88:	40a1      	lsls	r1, r4
 8002b8a:	1e68      	subs	r0, r5, #1
 8002b8c:	4185      	sbcs	r5, r0
 8002b8e:	4329      	orrs	r1, r5
 8002b90:	430b      	orrs	r3, r1
 8002b92:	e7d7      	b.n	8002b44 <__aeabi_d2f+0xa4>
 8002b94:	000007fe 	.word	0x000007fe
 8002b98:	fffffc80 	.word	0xfffffc80
 8002b9c:	fffffca2 	.word	0xfffffca2
 8002ba0:	fffffc82 	.word	0xfffffc82

08002ba4 <__clzsi2>:
 8002ba4:	211c      	movs	r1, #28
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	041b      	lsls	r3, r3, #16
 8002baa:	4298      	cmp	r0, r3
 8002bac:	d301      	bcc.n	8002bb2 <__clzsi2+0xe>
 8002bae:	0c00      	lsrs	r0, r0, #16
 8002bb0:	3910      	subs	r1, #16
 8002bb2:	0a1b      	lsrs	r3, r3, #8
 8002bb4:	4298      	cmp	r0, r3
 8002bb6:	d301      	bcc.n	8002bbc <__clzsi2+0x18>
 8002bb8:	0a00      	lsrs	r0, r0, #8
 8002bba:	3908      	subs	r1, #8
 8002bbc:	091b      	lsrs	r3, r3, #4
 8002bbe:	4298      	cmp	r0, r3
 8002bc0:	d301      	bcc.n	8002bc6 <__clzsi2+0x22>
 8002bc2:	0900      	lsrs	r0, r0, #4
 8002bc4:	3904      	subs	r1, #4
 8002bc6:	a202      	add	r2, pc, #8	@ (adr r2, 8002bd0 <__clzsi2+0x2c>)
 8002bc8:	5c10      	ldrb	r0, [r2, r0]
 8002bca:	1840      	adds	r0, r0, r1
 8002bcc:	4770      	bx	lr
 8002bce:	46c0      	nop			@ (mov r8, r8)
 8002bd0:	02020304 	.word	0x02020304
 8002bd4:	01010101 	.word	0x01010101
	...

08002be0 <execute_function>:
#include "fdex.h"

int execute_function(Item item, int argc, int *argv) {
 8002be0:	b5b0      	push	{r4, r5, r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	2508      	movs	r5, #8
 8002be8:	197c      	adds	r4, r7, r5
 8002bea:	6020      	str	r0, [r4, #0]
 8002bec:	6061      	str	r1, [r4, #4]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
    return item.func(argc, argv); // Example value passed to the function
 8002bf2:	197b      	adds	r3, r7, r5
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	6839      	ldr	r1, [r7, #0]
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	0010      	movs	r0, r2
 8002bfc:	4798      	blx	r3
 8002bfe:	0003      	movs	r3, r0
}
 8002c00:	0018      	movs	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b004      	add	sp, #16
 8002c06:	bdb0      	pop	{r4, r5, r7, pc}

08002c08 <get_by_name>:

Item get_by_name(Item *items, char *name) {
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b088      	sub	sp, #32
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	60b9      	str	r1, [r7, #8]
 8002c12:	607a      	str	r2, [r7, #4]
    for (int i = 0; items[i].name != NULL; i++) {
 8002c14:	2300      	movs	r3, #0
 8002c16:	61fb      	str	r3, [r7, #28]
 8002c18:	e016      	b.n	8002c48 <get_by_name+0x40>
        if (strcmp(items[i].name, name) == 0) {
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	68ba      	ldr	r2, [r7, #8]
 8002c20:	18d3      	adds	r3, r2, r3
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	0011      	movs	r1, r2
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f7fd fa6d 	bl	8000108 <strcmp>
 8002c2e:	1e03      	subs	r3, r0, #0
 8002c30:	d107      	bne.n	8002c42 <get_by_name+0x3a>
            return items[i];
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	18d2      	adds	r2, r2, r3
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	ca03      	ldmia	r2!, {r0, r1}
 8002c3e:	c303      	stmia	r3!, {r0, r1}
 8002c40:	e014      	b.n	8002c6c <get_by_name+0x64>
    for (int i = 0; items[i].name != NULL; i++) {
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3301      	adds	r3, #1
 8002c46:	61fb      	str	r3, [r7, #28]
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	00db      	lsls	r3, r3, #3
 8002c4c:	68ba      	ldr	r2, [r7, #8]
 8002c4e:	18d3      	adds	r3, r2, r3
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1e1      	bne.n	8002c1a <get_by_name+0x12>
        }
    }
    Item not_found = {NULL, NULL}; // Return a sentinel value if not found
 8002c56:	2114      	movs	r1, #20
 8002c58:	187b      	adds	r3, r7, r1
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	187b      	adds	r3, r7, r1
 8002c60:	2200      	movs	r2, #0
 8002c62:	605a      	str	r2, [r3, #4]
    return not_found;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	187a      	adds	r2, r7, r1
 8002c68:	ca03      	ldmia	r2!, {r0, r1}
 8002c6a:	c303      	stmia	r3!, {r0, r1}
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b008      	add	sp, #32
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <json_to_pairs>:
#include "jsonlib.h"

Pair* json_to_pairs(char *json) {
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b096      	sub	sp, #88	@ 0x58
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
    // printf("Starting JSON parsing\n");
    
    Pair *pairs = malloc(sizeof(Pair)); // Initial allocation
 8002c7c:	200c      	movs	r0, #12
 8002c7e:	f005 fdff 	bl	8008880 <malloc>
 8002c82:	0003      	movs	r3, r0
 8002c84:	657b      	str	r3, [r7, #84]	@ 0x54
    if (pairs == NULL) {
 8002c86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d109      	bne.n	8002ca0 <json_to_pairs+0x2c>
        fprintf(stderr, "Memory allocation failed\n");
 8002c8c:	4bd4      	ldr	r3, [pc, #848]	@ (8002fe0 <json_to_pairs+0x36c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	48d4      	ldr	r0, [pc, #848]	@ (8002fe4 <json_to_pairs+0x370>)
 8002c94:	2219      	movs	r2, #25
 8002c96:	2101      	movs	r1, #1
 8002c98:	f006 ff0c 	bl	8009ab4 <fwrite>
        return NULL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e2a1      	b.n	80031e4 <json_to_pairs+0x570>
    }
    
    memset(pairs, 0, sizeof(Pair)); // Initialize memory to zero
 8002ca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca2:	220c      	movs	r2, #12
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f007 f854 	bl	8009d54 <memset>
    
    int count = 0; // Number of pairs
 8002cac:	2300      	movs	r3, #0
 8002cae:	653b      	str	r3, [r7, #80]	@ 0x50
    char *key = NULL;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    char *ptr = json;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	64bb      	str	r3, [r7, #72]	@ 0x48

    // printf("JSON to parse: %s\n", json);

    while (*ptr) {
 8002cb8:	e22a      	b.n	8003110 <json_to_pairs+0x49c>
        // printf("Processing at position: %ld ('%c')\n", (long)(ptr - json), *ptr);
        
        // Skip whitespace and commas
        while (*ptr == ' ' || *ptr == ',' || *ptr == '{' || *ptr == '}') {
            ptr++;
 8002cba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	64bb      	str	r3, [r7, #72]	@ 0x48
        while (*ptr == ' ' || *ptr == ',' || *ptr == '{' || *ptr == '}') {
 8002cc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d0f8      	beq.n	8002cba <json_to_pairs+0x46>
 8002cc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b2c      	cmp	r3, #44	@ 0x2c
 8002cce:	d0f4      	beq.n	8002cba <json_to_pairs+0x46>
 8002cd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b7b      	cmp	r3, #123	@ 0x7b
 8002cd6:	d0f0      	beq.n	8002cba <json_to_pairs+0x46>
 8002cd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b7d      	cmp	r3, #125	@ 0x7d
 8002cde:	d0ec      	beq.n	8002cba <json_to_pairs+0x46>
        }

        if (*ptr == '\0') {
 8002ce0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d100      	bne.n	8002cea <json_to_pairs+0x76>
 8002ce8:	e218      	b.n	800311c <json_to_pairs+0x4a8>
            // printf("End of string reached\n");
            break;
        }

        // Parse key
        if (*ptr == '"') {
 8002cea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	2b22      	cmp	r3, #34	@ 0x22
 8002cf0:	d164      	bne.n	8002dbc <json_to_pairs+0x148>
            ptr++;
 8002cf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	64bb      	str	r3, [r7, #72]	@ 0x48
            char *start = ptr;
 8002cf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
            while (*ptr != '"' && *ptr != '\0') {
 8002cfc:	e002      	b.n	8002d04 <json_to_pairs+0x90>
                ptr++;
 8002cfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d00:	3301      	adds	r3, #1
 8002d02:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (*ptr != '"' && *ptr != '\0') {
 8002d04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b22      	cmp	r3, #34	@ 0x22
 8002d0a:	d003      	beq.n	8002d14 <json_to_pairs+0xa0>
 8002d0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1f4      	bne.n	8002cfe <json_to_pairs+0x8a>
            }
            if (*ptr == '"') {
 8002d14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b22      	cmp	r3, #34	@ 0x22
 8002d1a:	d14f      	bne.n	8002dbc <json_to_pairs+0x148>
                int key_len = ptr - start;
 8002d1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	627b      	str	r3, [r7, #36]	@ 0x24
                //     printf("%c", start[i]);
                // }
                // printf("\n");
                
                // Manual string duplication instead of strndup
                key = malloc(key_len + 1);
 8002d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d26:	3301      	adds	r3, #1
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f005 fda9 	bl	8008880 <malloc>
 8002d2e:	0003      	movs	r3, r0
 8002d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (key == NULL) {
 8002d32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d12f      	bne.n	8002d98 <json_to_pairs+0x124>
                    fprintf(stderr, "Failed to allocate memory for key\n");
 8002d38:	4ba9      	ldr	r3, [pc, #676]	@ (8002fe0 <json_to_pairs+0x36c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68db      	ldr	r3, [r3, #12]
 8002d3e:	48aa      	ldr	r0, [pc, #680]	@ (8002fe8 <json_to_pairs+0x374>)
 8002d40:	2222      	movs	r2, #34	@ 0x22
 8002d42:	2101      	movs	r1, #1
 8002d44:	f006 feb6 	bl	8009ab4 <fwrite>
                    // Clean up and return error
                    for (int i = 0; i < count; i++) {
 8002d48:	2300      	movs	r3, #0
 8002d4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d4c:	e01a      	b.n	8002d84 <json_to_pairs+0x110>
                        free(pairs[i].name);
 8002d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d50:	0013      	movs	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	189b      	adds	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	001a      	movs	r2, r3
 8002d5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d5c:	189b      	adds	r3, r3, r2
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	0018      	movs	r0, r3
 8002d62:	f005 fd97 	bl	8008894 <free>
                        free(pairs[i].int_values);
 8002d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d68:	0013      	movs	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	189b      	adds	r3, r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	001a      	movs	r2, r3
 8002d72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d74:	189b      	adds	r3, r3, r2
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	0018      	movs	r0, r3
 8002d7a:	f005 fd8b 	bl	8008894 <free>
                    for (int i = 0; i < count; i++) {
 8002d7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d80:	3301      	adds	r3, #1
 8002d82:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d86:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	dbe0      	blt.n	8002d4e <json_to_pairs+0xda>
                    }
                    free(pairs);
 8002d8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f005 fd80 	bl	8008894 <free>
                    return NULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	e225      	b.n	80031e4 <json_to_pairs+0x570>
                }
                memcpy(key, start, key_len);
 8002d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f007 f87c 	bl	8009e9c <memcpy>
                key[key_len] = '\0';  // Null-terminate the string
 8002da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002da8:	18d3      	adds	r3, r2, r3
 8002daa:	2200      	movs	r2, #0
 8002dac:	701a      	strb	r2, [r3, #0]
                
                // printf("Key allocated: %s\n", key);
                ptr++;
 8002dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002db0:	3301      	adds	r3, #1
 8002db2:	64bb      	str	r3, [r7, #72]	@ 0x48
            }
        }

        // Skip whitespace and colon
        while (*ptr == ' ' || *ptr == ':') {
 8002db4:	e002      	b.n	8002dbc <json_to_pairs+0x148>
            ptr++;
 8002db6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002db8:	3301      	adds	r3, #1
 8002dba:	64bb      	str	r3, [r7, #72]	@ 0x48
        while (*ptr == ' ' || *ptr == ':') {
 8002dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	2b20      	cmp	r3, #32
 8002dc2:	d0f8      	beq.n	8002db6 <json_to_pairs+0x142>
 8002dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b3a      	cmp	r3, #58	@ 0x3a
 8002dca:	d0f4      	beq.n	8002db6 <json_to_pairs+0x142>
        }

        // Parse value (integers only)
        int *int_values = NULL;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	643b      	str	r3, [r7, #64]	@ 0x40
        int num_values = 0;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c

        if (*ptr == '[') {  // Detect array
 8002dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	2b5b      	cmp	r3, #91	@ 0x5b
 8002dda:	d000      	beq.n	8002dde <json_to_pairs+0x16a>
 8002ddc:	e09c      	b.n	8002f18 <json_to_pairs+0x2a4>
            // printf("Found array start\n");
            ptr++;
 8002dde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002de0:	3301      	adds	r3, #1
 8002de2:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (*ptr != ']' && *ptr != '\0') {
 8002de4:	e084      	b.n	8002ef0 <json_to_pairs+0x27c>
                while (*ptr == ' ' || *ptr == ',') ptr++;  // Skip whitespace and commas
 8002de6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002de8:	3301      	adds	r3, #1
 8002dea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002dec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	2b20      	cmp	r3, #32
 8002df2:	d0f8      	beq.n	8002de6 <json_to_pairs+0x172>
 8002df4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b2c      	cmp	r3, #44	@ 0x2c
 8002dfa:	d0f4      	beq.n	8002de6 <json_to_pairs+0x172>

                if (*ptr == ']') break; // Check for empty array or end of array
 8002dfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b5d      	cmp	r3, #93	@ 0x5d
 8002e02:	d100      	bne.n	8002e06 <json_to_pairs+0x192>
 8002e04:	e07e      	b.n	8002f04 <json_to_pairs+0x290>

                if (isdigit(*ptr) || *ptr == '-') {  // Handle integer values
 8002e06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	1c5a      	adds	r2, r3, #1
 8002e0c:	4b77      	ldr	r3, [pc, #476]	@ (8002fec <json_to_pairs+0x378>)
 8002e0e:	18d3      	adds	r3, r2, r3
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	001a      	movs	r2, r3
 8002e14:	2304      	movs	r3, #4
 8002e16:	4013      	ands	r3, r2
 8002e18:	d103      	bne.n	8002e22 <json_to_pairs+0x1ae>
 8002e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	2b2d      	cmp	r3, #45	@ 0x2d
 8002e20:	d163      	bne.n	8002eea <json_to_pairs+0x276>
                    char *end;
                    int val = strtol(ptr, &end, 10);
 8002e22:	230c      	movs	r3, #12
 8002e24:	18f9      	adds	r1, r7, r3
 8002e26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e28:	220a      	movs	r2, #10
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	f005 feb6 	bl	8008b9c <strtol>
 8002e30:	0003      	movs	r3, r0
 8002e32:	61fb      	str	r3, [r7, #28]
                    if (end != ptr) { // Make sure we actually parsed a number
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d052      	beq.n	8002ee2 <json_to_pairs+0x26e>
                        // printf("Found integer: %d\n", val);
                        ptr = end; // Update pointer position
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
                        
                        // Safer realloc pattern
                        int *new_values = realloc(int_values, (num_values + 1) * sizeof(int));
 8002e40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e42:	3301      	adds	r3, #1
 8002e44:	009a      	lsls	r2, r3, #2
 8002e46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e48:	0011      	movs	r1, r2
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	f005 fdde 	bl	8008a0c <realloc>
 8002e50:	0003      	movs	r3, r0
 8002e52:	61bb      	str	r3, [r7, #24]
                        if (new_values == NULL) {
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d137      	bne.n	8002eca <json_to_pairs+0x256>
                            fprintf(stderr, "Memory reallocation failed\n");
 8002e5a:	4b61      	ldr	r3, [pc, #388]	@ (8002fe0 <json_to_pairs+0x36c>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	4863      	ldr	r0, [pc, #396]	@ (8002ff0 <json_to_pairs+0x37c>)
 8002e62:	221b      	movs	r2, #27
 8002e64:	2101      	movs	r1, #1
 8002e66:	f006 fe25 	bl	8009ab4 <fwrite>
                            free(key);
 8002e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	f005 fd11 	bl	8008894 <free>
                            free(int_values);
 8002e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e74:	0018      	movs	r0, r3
 8002e76:	f005 fd0d 	bl	8008894 <free>
                            for (int i = 0; i < count; i++) {
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002e7e:	e01a      	b.n	8002eb6 <json_to_pairs+0x242>
                                free(pairs[i].name);
 8002e80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e82:	0013      	movs	r3, r2
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	189b      	adds	r3, r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	001a      	movs	r2, r3
 8002e8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e8e:	189b      	adds	r3, r3, r2
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	0018      	movs	r0, r3
 8002e94:	f005 fcfe 	bl	8008894 <free>
                                free(pairs[i].int_values);
 8002e98:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e9a:	0013      	movs	r3, r2
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	189b      	adds	r3, r3, r2
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	001a      	movs	r2, r3
 8002ea4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ea6:	189b      	adds	r3, r3, r2
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f005 fcf2 	bl	8008894 <free>
                            for (int i = 0; i < count; i++) {
 8002eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002eb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002eb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	dbe0      	blt.n	8002e80 <json_to_pairs+0x20c>
                            }
                            free(pairs);
 8002ebe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f005 fce7 	bl	8008894 <free>
                            return NULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	e18c      	b.n	80031e4 <json_to_pairs+0x570>
                        }
                        int_values = new_values;
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	643b      	str	r3, [r7, #64]	@ 0x40
                        int_values[num_values] = val;
 8002ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ed4:	18d3      	adds	r3, r2, r3
 8002ed6:	69fa      	ldr	r2, [r7, #28]
 8002ed8:	601a      	str	r2, [r3, #0]
                        num_values++;
 8002eda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002edc:	3301      	adds	r3, #1
 8002ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
                if (isdigit(*ptr) || *ptr == '-') {  // Handle integer values
 8002ee0:	e006      	b.n	8002ef0 <json_to_pairs+0x27c>
                    } else {
                        ptr++; // Avoid infinite loop
 8002ee2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
                if (isdigit(*ptr) || *ptr == '-') {  // Handle integer values
 8002ee8:	e002      	b.n	8002ef0 <json_to_pairs+0x27c>
                    }
                } else {
                    ptr++; // Skip any other characters to avoid infinite loop
 8002eea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002eec:	3301      	adds	r3, #1
 8002eee:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (*ptr != ']' && *ptr != '\0') {
 8002ef0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b5d      	cmp	r3, #93	@ 0x5d
 8002ef6:	d006      	beq.n	8002f06 <json_to_pairs+0x292>
 8002ef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d000      	beq.n	8002f02 <json_to_pairs+0x28e>
 8002f00:	e774      	b.n	8002dec <json_to_pairs+0x178>
 8002f02:	e000      	b.n	8002f06 <json_to_pairs+0x292>
                if (*ptr == ']') break; // Check for empty array or end of array
 8002f04:	46c0      	nop			@ (mov r8, r8)
                }
            }
            if (*ptr == ']') {
 8002f06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f08:	781b      	ldrb	r3, [r3, #0]
 8002f0a:	2b5d      	cmp	r3, #93	@ 0x5d
 8002f0c:	d000      	beq.n	8002f10 <json_to_pairs+0x29c>
 8002f0e:	e080      	b.n	8003012 <json_to_pairs+0x39e>
                // printf("Found array end, total values: %d\n", num_values);
                ptr++;  // Skip closing bracket
 8002f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f12:	3301      	adds	r3, #1
 8002f14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f16:	e07c      	b.n	8003012 <json_to_pairs+0x39e>
            }
        } else if (isdigit(*ptr) || *ptr == '-') {  // Handle single numeric value
 8002f18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	4b33      	ldr	r3, [pc, #204]	@ (8002fec <json_to_pairs+0x378>)
 8002f20:	18d3      	adds	r3, r2, r3
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	001a      	movs	r2, r3
 8002f26:	2304      	movs	r3, #4
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d103      	bne.n	8002f34 <json_to_pairs+0x2c0>
 8002f2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	2b2d      	cmp	r3, #45	@ 0x2d
 8002f32:	d162      	bne.n	8002ffa <json_to_pairs+0x386>
            char *end;
            int val = strtol(ptr, &end, 10);
 8002f34:	2308      	movs	r3, #8
 8002f36:	18f9      	adds	r1, r7, r3
 8002f38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f3a:	220a      	movs	r2, #10
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	f005 fe2d 	bl	8008b9c <strtol>
 8002f42:	0003      	movs	r3, r0
 8002f44:	623b      	str	r3, [r7, #32]
            if (end != ptr) { // Make sure we actually parsed a number
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d043      	beq.n	8002fd6 <json_to_pairs+0x362>
                // printf("Found single integer: %d\n", val);
                ptr = end; // Update pointer position
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	64bb      	str	r3, [r7, #72]	@ 0x48
                int_values = malloc(sizeof(int));
 8002f52:	2004      	movs	r0, #4
 8002f54:	f005 fc94 	bl	8008880 <malloc>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	643b      	str	r3, [r7, #64]	@ 0x40
                if (int_values == NULL) {
 8002f5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d133      	bne.n	8002fca <json_to_pairs+0x356>
                    fprintf(stderr, "Memory allocation failed\n");
 8002f62:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe0 <json_to_pairs+0x36c>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	481e      	ldr	r0, [pc, #120]	@ (8002fe4 <json_to_pairs+0x370>)
 8002f6a:	2219      	movs	r2, #25
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	f006 fda1 	bl	8009ab4 <fwrite>
                    free(key);
 8002f72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f74:	0018      	movs	r0, r3
 8002f76:	f005 fc8d 	bl	8008894 <free>
                    for (int i = 0; i < count; i++) {
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f7e:	e01a      	b.n	8002fb6 <json_to_pairs+0x342>
                        free(pairs[i].name);
 8002f80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f82:	0013      	movs	r3, r2
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	189b      	adds	r3, r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	001a      	movs	r2, r3
 8002f8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f8e:	189b      	adds	r3, r3, r2
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	0018      	movs	r0, r3
 8002f94:	f005 fc7e 	bl	8008894 <free>
                        free(pairs[i].int_values);
 8002f98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f9a:	0013      	movs	r3, r2
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	189b      	adds	r3, r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	001a      	movs	r2, r3
 8002fa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fa6:	189b      	adds	r3, r3, r2
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	0018      	movs	r0, r3
 8002fac:	f005 fc72 	bl	8008894 <free>
                    for (int i = 0; i < count; i++) {
 8002fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002fb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002fb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	dbe0      	blt.n	8002f80 <json_to_pairs+0x30c>
                    }
                    free(pairs);
 8002fbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f005 fc67 	bl	8008894 <free>
                    return NULL;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	e10c      	b.n	80031e4 <json_to_pairs+0x570>
                }
                int_values[0] = val;
 8002fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fcc:	6a3a      	ldr	r2, [r7, #32]
 8002fce:	601a      	str	r2, [r3, #0]
                num_values = 1;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        } else if (isdigit(*ptr) || *ptr == '-') {  // Handle single numeric value
 8002fd4:	e01d      	b.n	8003012 <json_to_pairs+0x39e>
            } else {
                ptr++; // Avoid infinite loop
 8002fd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fd8:	3301      	adds	r3, #1
 8002fda:	64bb      	str	r3, [r7, #72]	@ 0x48
        } else if (isdigit(*ptr) || *ptr == '-') {  // Handle single numeric value
 8002fdc:	e019      	b.n	8003012 <json_to_pairs+0x39e>
 8002fde:	46c0      	nop			@ (mov r8, r8)
 8002fe0:	20000030 	.word	0x20000030
 8002fe4:	0800d288 	.word	0x0800d288
 8002fe8:	0800d2a4 	.word	0x0800d2a4
 8002fec:	0800d37c 	.word	0x0800d37c
 8002ff0:	0800d2c8 	.word	0x0800d2c8
            }
        } else {
            // Skip non-integer values
            // printf("Skipping non-integer value\n");
            while (*ptr != ',' && *ptr != '}' && *ptr != '\0') ptr++;
 8002ff4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b2c      	cmp	r3, #44	@ 0x2c
 8003000:	d007      	beq.n	8003012 <json_to_pairs+0x39e>
 8003002:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b7d      	cmp	r3, #125	@ 0x7d
 8003008:	d003      	beq.n	8003012 <json_to_pairs+0x39e>
 800300a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <json_to_pairs+0x380>
        }

        // Store the pair if we have a key and values
        if (key != NULL && num_values > 0) {
 8003012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003014:	2b00      	cmp	r3, #0
 8003016:	d072      	beq.n	80030fe <json_to_pairs+0x48a>
 8003018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800301a:	2b00      	cmp	r3, #0
 800301c:	dd6f      	ble.n	80030fe <json_to_pairs+0x48a>
            // printf("Storing pair: %s with %d values\n", key, num_values);
            
            // Safe realloc pattern
            Pair *new_pairs = realloc(pairs, (count + 1) * sizeof(Pair));
 800301e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003020:	3301      	adds	r3, #1
 8003022:	001a      	movs	r2, r3
 8003024:	0013      	movs	r3, r2
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	189b      	adds	r3, r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	001a      	movs	r2, r3
 800302e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003030:	0011      	movs	r1, r2
 8003032:	0018      	movs	r0, r3
 8003034:	f005 fcea 	bl	8008a0c <realloc>
 8003038:	0003      	movs	r3, r0
 800303a:	617b      	str	r3, [r7, #20]
            if (new_pairs == NULL) {
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d137      	bne.n	80030b2 <json_to_pairs+0x43e>
                fprintf(stderr, "Memory reallocation failed\n");
 8003042:	4b6a      	ldr	r3, [pc, #424]	@ (80031ec <json_to_pairs+0x578>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	4869      	ldr	r0, [pc, #420]	@ (80031f0 <json_to_pairs+0x57c>)
 800304a:	221b      	movs	r2, #27
 800304c:	2101      	movs	r1, #1
 800304e:	f006 fd31 	bl	8009ab4 <fwrite>
                free(key);
 8003052:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003054:	0018      	movs	r0, r3
 8003056:	f005 fc1d 	bl	8008894 <free>
                free(int_values);
 800305a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800305c:	0018      	movs	r0, r3
 800305e:	f005 fc19 	bl	8008894 <free>
                for (int i = 0; i < count; i++) {
 8003062:	2300      	movs	r3, #0
 8003064:	633b      	str	r3, [r7, #48]	@ 0x30
 8003066:	e01a      	b.n	800309e <json_to_pairs+0x42a>
                    free(pairs[i].name);
 8003068:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800306a:	0013      	movs	r3, r2
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	189b      	adds	r3, r3, r2
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	001a      	movs	r2, r3
 8003074:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003076:	189b      	adds	r3, r3, r2
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	0018      	movs	r0, r3
 800307c:	f005 fc0a 	bl	8008894 <free>
                    free(pairs[i].int_values);
 8003080:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003082:	0013      	movs	r3, r2
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	189b      	adds	r3, r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	001a      	movs	r2, r3
 800308c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800308e:	189b      	adds	r3, r3, r2
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	0018      	movs	r0, r3
 8003094:	f005 fbfe 	bl	8008894 <free>
                for (int i = 0; i < count; i++) {
 8003098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800309a:	3301      	adds	r3, #1
 800309c:	633b      	str	r3, [r7, #48]	@ 0x30
 800309e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030a2:	429a      	cmp	r2, r3
 80030a4:	dbe0      	blt.n	8003068 <json_to_pairs+0x3f4>
                }
                free(pairs);
 80030a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030a8:	0018      	movs	r0, r3
 80030aa:	f005 fbf3 	bl	8008894 <free>
                return NULL;
 80030ae:	2300      	movs	r3, #0
 80030b0:	e098      	b.n	80031e4 <json_to_pairs+0x570>
            }
            pairs = new_pairs;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	657b      	str	r3, [r7, #84]	@ 0x54
            
            pairs[count].name = key;
 80030b6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80030b8:	0013      	movs	r3, r2
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	189b      	adds	r3, r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	001a      	movs	r2, r3
 80030c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030c4:	189b      	adds	r3, r3, r2
 80030c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80030c8:	601a      	str	r2, [r3, #0]
            pairs[count].int_values = int_values;
 80030ca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80030cc:	0013      	movs	r3, r2
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	189b      	adds	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	001a      	movs	r2, r3
 80030d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030d8:	189b      	adds	r3, r3, r2
 80030da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80030dc:	605a      	str	r2, [r3, #4]
            pairs[count].num_values = num_values;
 80030de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80030e0:	0013      	movs	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	189b      	adds	r3, r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	001a      	movs	r2, r3
 80030ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ec:	189b      	adds	r3, r3, r2
 80030ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80030f0:	609a      	str	r2, [r3, #8]
            // printf("Added pair with key: %s (ptr: %p)\n", key, (void*)key);
            // for(int i = 0; i < num_values; i++) {
            //     printf("Value %d: %d\n", i, int_values[i]);
            // }

            count++;
 80030f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030f4:	3301      	adds	r3, #1
 80030f6:	653b      	str	r3, [r7, #80]	@ 0x50
            key = NULL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (key != NULL && num_values > 0) {
 80030fc:	e008      	b.n	8003110 <json_to_pairs+0x49c>
        } else if (key != NULL) {
 80030fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <json_to_pairs+0x49c>
            // Free the key if we didn't find any values for it
            // printf("No values found for key: %s, freeing\n", key);
            free(key);
 8003104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003106:	0018      	movs	r0, r3
 8003108:	f005 fbc4 	bl	8008894 <free>
            key = NULL;
 800310c:	2300      	movs	r3, #0
 800310e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (*ptr) {
 8003110:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d000      	beq.n	800311a <json_to_pairs+0x4a6>
 8003118:	e5d2      	b.n	8002cc0 <json_to_pairs+0x4c>
 800311a:	e000      	b.n	800311e <json_to_pairs+0x4aa>
            break;
 800311c:	46c0      	nop			@ (mov r8, r8)
        }
    }

    // Add a NULL terminator pair
    // printf("Adding terminator, total pairs: %d\n", count);
    Pair *new_pairs = realloc(pairs, (count + 1) * sizeof(Pair));
 800311e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003120:	3301      	adds	r3, #1
 8003122:	001a      	movs	r2, r3
 8003124:	0013      	movs	r3, r2
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	189b      	adds	r3, r3, r2
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	001a      	movs	r2, r3
 800312e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003130:	0011      	movs	r1, r2
 8003132:	0018      	movs	r0, r3
 8003134:	f005 fc6a 	bl	8008a0c <realloc>
 8003138:	0003      	movs	r3, r0
 800313a:	613b      	str	r3, [r7, #16]
    if (new_pairs == NULL) {
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d12f      	bne.n	80031a2 <json_to_pairs+0x52e>
        fprintf(stderr, "Memory reallocation failed\n");
 8003142:	4b2a      	ldr	r3, [pc, #168]	@ (80031ec <json_to_pairs+0x578>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	4829      	ldr	r0, [pc, #164]	@ (80031f0 <json_to_pairs+0x57c>)
 800314a:	221b      	movs	r2, #27
 800314c:	2101      	movs	r1, #1
 800314e:	f006 fcb1 	bl	8009ab4 <fwrite>
        for (int i = 0; i < count; i++) {
 8003152:	2300      	movs	r3, #0
 8003154:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003156:	e01a      	b.n	800318e <json_to_pairs+0x51a>
            free(pairs[i].name);
 8003158:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800315a:	0013      	movs	r3, r2
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	189b      	adds	r3, r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	001a      	movs	r2, r3
 8003164:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003166:	189b      	adds	r3, r3, r2
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	0018      	movs	r0, r3
 800316c:	f005 fb92 	bl	8008894 <free>
            free(pairs[i].int_values);
 8003170:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003172:	0013      	movs	r3, r2
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	189b      	adds	r3, r3, r2
 8003178:	009b      	lsls	r3, r3, #2
 800317a:	001a      	movs	r2, r3
 800317c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800317e:	189b      	adds	r3, r3, r2
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	0018      	movs	r0, r3
 8003184:	f005 fb86 	bl	8008894 <free>
        for (int i = 0; i < count; i++) {
 8003188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800318a:	3301      	adds	r3, #1
 800318c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800318e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003192:	429a      	cmp	r2, r3
 8003194:	dbe0      	blt.n	8003158 <json_to_pairs+0x4e4>
        }
        free(pairs);
 8003196:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003198:	0018      	movs	r0, r3
 800319a:	f005 fb7b 	bl	8008894 <free>
        return NULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	e020      	b.n	80031e4 <json_to_pairs+0x570>
    }
    pairs = new_pairs;
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	657b      	str	r3, [r7, #84]	@ 0x54
    
    pairs[count].name = NULL;
 80031a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80031a8:	0013      	movs	r3, r2
 80031aa:	005b      	lsls	r3, r3, #1
 80031ac:	189b      	adds	r3, r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	001a      	movs	r2, r3
 80031b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031b4:	189b      	adds	r3, r3, r2
 80031b6:	2200      	movs	r2, #0
 80031b8:	601a      	str	r2, [r3, #0]
    pairs[count].int_values = NULL;
 80031ba:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80031bc:	0013      	movs	r3, r2
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	189b      	adds	r3, r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	001a      	movs	r2, r3
 80031c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031c8:	189b      	adds	r3, r3, r2
 80031ca:	2200      	movs	r2, #0
 80031cc:	605a      	str	r2, [r3, #4]
    pairs[count].num_values = 0;
 80031ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80031d0:	0013      	movs	r3, r2
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	189b      	adds	r3, r3, r2
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	001a      	movs	r2, r3
 80031da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031dc:	189b      	adds	r3, r3, r2
 80031de:	2200      	movs	r2, #0
 80031e0:	609a      	str	r2, [r3, #8]

    return pairs;
 80031e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
}
 80031e4:	0018      	movs	r0, r3
 80031e6:	46bd      	mov	sp, r7
 80031e8:	b016      	add	sp, #88	@ 0x58
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	20000030 	.word	0x20000030
 80031f0:	0800d2c8 	.word	0x0800d2c8

080031f4 <free_pairs>:

void free_pairs(Pair *pairs) {
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
    for (int i = 0; pairs[i].name != NULL; i++) {
 80031fc:	2300      	movs	r3, #0
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	e025      	b.n	800324e <free_pairs+0x5a>
        free(pairs[i].name);
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	0013      	movs	r3, r2
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	189b      	adds	r3, r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	001a      	movs	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	189b      	adds	r3, r3, r2
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	0018      	movs	r0, r3
 8003216:	f005 fb3d 	bl	8008894 <free>
        if (pairs[i].int_values) {
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	0013      	movs	r3, r2
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	189b      	adds	r3, r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	001a      	movs	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	189b      	adds	r3, r3, r2
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00b      	beq.n	8003248 <free_pairs+0x54>
            free(pairs[i].int_values);  // Free the int array
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	0013      	movs	r3, r2
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	189b      	adds	r3, r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	001a      	movs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	189b      	adds	r3, r3, r2
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	0018      	movs	r0, r3
 8003244:	f005 fb26 	bl	8008894 <free>
    for (int i = 0; pairs[i].name != NULL; i++) {
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	3301      	adds	r3, #1
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	0013      	movs	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	189b      	adds	r3, r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	001a      	movs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	189b      	adds	r3, r3, r2
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1ce      	bne.n	8003202 <free_pairs+0xe>
        }
    }
    free(pairs);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	0018      	movs	r0, r3
 8003268:	f005 fb14 	bl	8008894 <free>
}
 800326c:	46c0      	nop			@ (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b004      	add	sp, #16
 8003272:	bd80      	pop	{r7, pc}

08003274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003276:	b0a9      	sub	sp, #164	@ 0xa4
 8003278:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800327a:	f000 ffad 	bl	80041d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800327e:	f000 f8a9 	bl	80033d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003282:	f000 fa4b 	bl	800371c <MX_GPIO_Init>
  MX_DMA_Init();
 8003286:	f000 fa2b 	bl	80036e0 <MX_DMA_Init>
  MX_I2C1_Init();
 800328a:	f000 f905 	bl	8003498 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800328e:	f000 f9f7 	bl	8003680 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003292:	f000 f941 	bl	8003518 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  // Start UART reception with interrupts

//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
  char buffer[128];
  HAL_UART_Receive_IT(&huart2, RxBuffer, 1);
 8003296:	4947      	ldr	r1, [pc, #284]	@ (80033b4 <main+0x140>)
 8003298:	4b47      	ldr	r3, [pc, #284]	@ (80033b8 <main+0x144>)
 800329a:	2201      	movs	r2, #1
 800329c:	0018      	movs	r0, r3
 800329e:	f004 f994 	bl	80075ca <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (RxCompleteFlag)
 80032a2:	4b46      	ldr	r3, [pc, #280]	@ (80033bc <main+0x148>)
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d060      	beq.n	800336c <main+0xf8>
	      {
	        RxIndex = 0;
 80032aa:	4b45      	ldr	r3, [pc, #276]	@ (80033c0 <main+0x14c>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
	        RxCompleteFlag = 0;
 80032b0:	4b42      	ldr	r3, [pc, #264]	@ (80033bc <main+0x148>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	701a      	strb	r2, [r3, #0]
//	        sendString((char*)RxData);
	        Pair *pairs = json_to_pairs((char*)RxData);
 80032b6:	4b43      	ldr	r3, [pc, #268]	@ (80033c4 <main+0x150>)
 80032b8:	0018      	movs	r0, r3
 80032ba:	f7ff fcdb 	bl	8002c74 <json_to_pairs>
 80032be:	0003      	movs	r3, r0
 80032c0:	2290      	movs	r2, #144	@ 0x90
 80032c2:	18ba      	adds	r2, r7, r2
 80032c4:	6013      	str	r3, [r2, #0]
	        int index = 0;
 80032c6:	2300      	movs	r3, #0
 80032c8:	2294      	movs	r2, #148	@ 0x94
 80032ca:	18ba      	adds	r2, r7, r2
 80032cc:	6013      	str	r3, [r2, #0]
	        while(pairs[index].name != NULL){
 80032ce:	e033      	b.n	8003338 <main+0xc4>
	        	execute_function(get_by_name(ITEMS, pairs[index].name), pairs[index].num_values, pairs[index].int_values);
 80032d0:	2494      	movs	r4, #148	@ 0x94
 80032d2:	193b      	adds	r3, r7, r4
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	0013      	movs	r3, r2
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	189b      	adds	r3, r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	001a      	movs	r2, r3
 80032e0:	2590      	movs	r5, #144	@ 0x90
 80032e2:	197b      	adds	r3, r7, r5
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	189b      	adds	r3, r3, r2
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	2684      	movs	r6, #132	@ 0x84
 80032ec:	19bb      	adds	r3, r7, r6
 80032ee:	4936      	ldr	r1, [pc, #216]	@ (80033c8 <main+0x154>)
 80032f0:	0018      	movs	r0, r3
 80032f2:	f7ff fc89 	bl	8002c08 <get_by_name>
 80032f6:	193b      	adds	r3, r7, r4
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	0013      	movs	r3, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	189b      	adds	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	001a      	movs	r2, r3
 8003304:	197b      	adds	r3, r7, r5
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	189b      	adds	r3, r3, r2
 800330a:	6898      	ldr	r0, [r3, #8]
 800330c:	193b      	adds	r3, r7, r4
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	0013      	movs	r3, r2
 8003312:	005b      	lsls	r3, r3, #1
 8003314:	189b      	adds	r3, r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	001a      	movs	r2, r3
 800331a:	197b      	adds	r3, r7, r5
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	189b      	adds	r3, r3, r2
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	19b9      	adds	r1, r7, r6
 8003324:	0002      	movs	r2, r0
 8003326:	6808      	ldr	r0, [r1, #0]
 8003328:	6849      	ldr	r1, [r1, #4]
 800332a:	f7ff fc59 	bl	8002be0 <execute_function>
	        	index++;
 800332e:	193b      	adds	r3, r7, r4
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	3301      	adds	r3, #1
 8003334:	193a      	adds	r2, r7, r4
 8003336:	6013      	str	r3, [r2, #0]
	        while(pairs[index].name != NULL){
 8003338:	2394      	movs	r3, #148	@ 0x94
 800333a:	18fb      	adds	r3, r7, r3
 800333c:	681a      	ldr	r2, [r3, #0]
 800333e:	0013      	movs	r3, r2
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	189b      	adds	r3, r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	001a      	movs	r2, r3
 8003348:	2190      	movs	r1, #144	@ 0x90
 800334a:	187b      	adds	r3, r7, r1
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	189b      	adds	r3, r3, r2
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1bc      	bne.n	80032d0 <main+0x5c>
	        }
	        free_pairs(pairs);
 8003356:	187b      	adds	r3, r7, r1
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	0018      	movs	r0, r3
 800335c:	f7ff ff4a 	bl	80031f4 <free_pairs>
	        // Restart interrupt reception
	        HAL_UART_Receive_IT(&huart2, RxBuffer, 1);
 8003360:	4914      	ldr	r1, [pc, #80]	@ (80033b4 <main+0x140>)
 8003362:	4b15      	ldr	r3, [pc, #84]	@ (80033b8 <main+0x144>)
 8003364:	2201      	movs	r2, #1
 8003366:	0018      	movs	r0, r3
 8003368:	f004 f92f 	bl	80075ca <HAL_UART_Receive_IT>
	      }
    float temperature = getTemp();
 800336c:	f000 fa9e 	bl	80038ac <getTemp>
 8003370:	1c03      	adds	r3, r0, #0
 8003372:	248c      	movs	r4, #140	@ 0x8c
 8003374:	193a      	adds	r2, r7, r4
 8003376:	6013      	str	r3, [r2, #0]
    //! to string
    if (temperature != -1.0f)
 8003378:	4914      	ldr	r1, [pc, #80]	@ (80033cc <main+0x158>)
 800337a:	193b      	adds	r3, r7, r4
 800337c:	6818      	ldr	r0, [r3, #0]
 800337e:	f7fd f8a9 	bl	80004d4 <__aeabi_fcmpeq>
 8003382:	1e03      	subs	r3, r0, #0
 8003384:	d111      	bne.n	80033aa <main+0x136>
    {
        snprintf(buffer, sizeof(buffer), "%.2f\r\n", temperature);
 8003386:	193b      	adds	r3, r7, r4
 8003388:	6818      	ldr	r0, [r3, #0]
 800338a:	f7ff fb41 	bl	8002a10 <__aeabi_f2d>
 800338e:	0002      	movs	r2, r0
 8003390:	000b      	movs	r3, r1
 8003392:	490f      	ldr	r1, [pc, #60]	@ (80033d0 <main+0x15c>)
 8003394:	1d38      	adds	r0, r7, #4
 8003396:	9200      	str	r2, [sp, #0]
 8003398:	9301      	str	r3, [sp, #4]
 800339a:	000a      	movs	r2, r1
 800339c:	2180      	movs	r1, #128	@ 0x80
 800339e:	f006 fb95 	bl	8009acc <sniprintf>
//        sendString("t:");
        sendString(buffer);
 80033a2:	1d3b      	adds	r3, r7, #4
 80033a4:	0018      	movs	r0, r3
 80033a6:	f000 fa6b 	bl	8003880 <sendString>
    }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    HAL_Delay(100);
 80033aa:	2064      	movs	r0, #100	@ 0x64
 80033ac:	f000 ff78 	bl	80042a0 <HAL_Delay>
  {
 80033b0:	e777      	b.n	80032a2 <main+0x2e>
 80033b2:	46c0      	nop			@ (mov r8, r8)
 80033b4:	20000370 	.word	0x20000370
 80033b8:	200002e8 	.word	0x200002e8
 80033bc:	20000571 	.word	0x20000571
 80033c0:	20000570 	.word	0x20000570
 80033c4:	20000470 	.word	0x20000470
 80033c8:	20000000 	.word	0x20000000
 80033cc:	bf800000 	.word	0xbf800000
 80033d0:	0800d2f4 	.word	0x0800d2f4

080033d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033d4:	b590      	push	{r4, r7, lr}
 80033d6:	b095      	sub	sp, #84	@ 0x54
 80033d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033da:	2420      	movs	r4, #32
 80033dc:	193b      	adds	r3, r7, r4
 80033de:	0018      	movs	r0, r3
 80033e0:	2330      	movs	r3, #48	@ 0x30
 80033e2:	001a      	movs	r2, r3
 80033e4:	2100      	movs	r1, #0
 80033e6:	f006 fcb5 	bl	8009d54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033ea:	2310      	movs	r3, #16
 80033ec:	18fb      	adds	r3, r7, r3
 80033ee:	0018      	movs	r0, r3
 80033f0:	2310      	movs	r3, #16
 80033f2:	001a      	movs	r2, r3
 80033f4:	2100      	movs	r1, #0
 80033f6:	f006 fcad 	bl	8009d54 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033fa:	003b      	movs	r3, r7
 80033fc:	0018      	movs	r0, r3
 80033fe:	2310      	movs	r3, #16
 8003400:	001a      	movs	r2, r3
 8003402:	2100      	movs	r1, #0
 8003404:	f006 fca6 	bl	8009d54 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003408:	0021      	movs	r1, r4
 800340a:	187b      	adds	r3, r7, r1
 800340c:	2202      	movs	r2, #2
 800340e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003410:	187b      	adds	r3, r7, r1
 8003412:	2201      	movs	r2, #1
 8003414:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003416:	187b      	adds	r3, r7, r1
 8003418:	2210      	movs	r2, #16
 800341a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800341c:	187b      	adds	r3, r7, r1
 800341e:	2202      	movs	r2, #2
 8003420:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003422:	187b      	adds	r3, r7, r1
 8003424:	2200      	movs	r2, #0
 8003426:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003428:	187b      	adds	r3, r7, r1
 800342a:	22a0      	movs	r2, #160	@ 0xa0
 800342c:	0392      	lsls	r2, r2, #14
 800342e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8003430:	187b      	adds	r3, r7, r1
 8003432:	2200      	movs	r2, #0
 8003434:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003436:	187b      	adds	r3, r7, r1
 8003438:	0018      	movs	r0, r3
 800343a:	f002 f8fd 	bl	8005638 <HAL_RCC_OscConfig>
 800343e:	1e03      	subs	r3, r0, #0
 8003440:	d001      	beq.n	8003446 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8003442:	f000 fc3f 	bl	8003cc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003446:	2110      	movs	r1, #16
 8003448:	187b      	adds	r3, r7, r1
 800344a:	2207      	movs	r2, #7
 800344c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800344e:	187b      	adds	r3, r7, r1
 8003450:	2202      	movs	r2, #2
 8003452:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003454:	187b      	adds	r3, r7, r1
 8003456:	2200      	movs	r2, #0
 8003458:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800345a:	187b      	adds	r3, r7, r1
 800345c:	2200      	movs	r2, #0
 800345e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003460:	187b      	adds	r3, r7, r1
 8003462:	2101      	movs	r1, #1
 8003464:	0018      	movs	r0, r3
 8003466:	f002 fc01 	bl	8005c6c <HAL_RCC_ClockConfig>
 800346a:	1e03      	subs	r3, r0, #0
 800346c:	d001      	beq.n	8003472 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800346e:	f000 fc29 	bl	8003cc4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003472:	003b      	movs	r3, r7
 8003474:	2220      	movs	r2, #32
 8003476:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003478:	003b      	movs	r3, r7
 800347a:	2200      	movs	r2, #0
 800347c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800347e:	003b      	movs	r3, r7
 8003480:	0018      	movs	r0, r3
 8003482:	f002 fd37 	bl	8005ef4 <HAL_RCCEx_PeriphCLKConfig>
 8003486:	1e03      	subs	r3, r0, #0
 8003488:	d001      	beq.n	800348e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800348a:	f000 fc1b 	bl	8003cc4 <Error_Handler>
  }
}
 800348e:	46c0      	nop			@ (mov r8, r8)
 8003490:	46bd      	mov	sp, r7
 8003492:	b015      	add	sp, #84	@ 0x54
 8003494:	bd90      	pop	{r4, r7, pc}
	...

08003498 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800349c:	4b1b      	ldr	r3, [pc, #108]	@ (800350c <MX_I2C1_Init+0x74>)
 800349e:	4a1c      	ldr	r2, [pc, #112]	@ (8003510 <MX_I2C1_Init+0x78>)
 80034a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 80034a2:	4b1a      	ldr	r3, [pc, #104]	@ (800350c <MX_I2C1_Init+0x74>)
 80034a4:	4a1b      	ldr	r2, [pc, #108]	@ (8003514 <MX_I2C1_Init+0x7c>)
 80034a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80034a8:	4b18      	ldr	r3, [pc, #96]	@ (800350c <MX_I2C1_Init+0x74>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034ae:	4b17      	ldr	r3, [pc, #92]	@ (800350c <MX_I2C1_Init+0x74>)
 80034b0:	2201      	movs	r2, #1
 80034b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034b4:	4b15      	ldr	r3, [pc, #84]	@ (800350c <MX_I2C1_Init+0x74>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80034ba:	4b14      	ldr	r3, [pc, #80]	@ (800350c <MX_I2C1_Init+0x74>)
 80034bc:	2200      	movs	r2, #0
 80034be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034c0:	4b12      	ldr	r3, [pc, #72]	@ (800350c <MX_I2C1_Init+0x74>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034c6:	4b11      	ldr	r3, [pc, #68]	@ (800350c <MX_I2C1_Init+0x74>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034cc:	4b0f      	ldr	r3, [pc, #60]	@ (800350c <MX_I2C1_Init+0x74>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80034d2:	4b0e      	ldr	r3, [pc, #56]	@ (800350c <MX_I2C1_Init+0x74>)
 80034d4:	0018      	movs	r0, r3
 80034d6:	f001 fba5 	bl	8004c24 <HAL_I2C_Init>
 80034da:	1e03      	subs	r3, r0, #0
 80034dc:	d001      	beq.n	80034e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80034de:	f000 fbf1 	bl	8003cc4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034e2:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <MX_I2C1_Init+0x74>)
 80034e4:	2100      	movs	r1, #0
 80034e6:	0018      	movs	r0, r3
 80034e8:	f002 f80e 	bl	8005508 <HAL_I2CEx_ConfigAnalogFilter>
 80034ec:	1e03      	subs	r3, r0, #0
 80034ee:	d001      	beq.n	80034f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80034f0:	f000 fbe8 	bl	8003cc4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <MX_I2C1_Init+0x74>)
 80034f6:	2100      	movs	r1, #0
 80034f8:	0018      	movs	r0, r3
 80034fa:	f002 f851 	bl	80055a0 <HAL_I2CEx_ConfigDigitalFilter>
 80034fe:	1e03      	subs	r3, r0, #0
 8003500:	d001      	beq.n	8003506 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003502:	f000 fbdf 	bl	8003cc4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003506:	46c0      	nop			@ (mov r8, r8)
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	20000208 	.word	0x20000208
 8003510:	40005400 	.word	0x40005400
 8003514:	00201d2b 	.word	0x00201d2b

08003518 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b096      	sub	sp, #88	@ 0x58
 800351c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800351e:	2348      	movs	r3, #72	@ 0x48
 8003520:	18fb      	adds	r3, r7, r3
 8003522:	0018      	movs	r0, r3
 8003524:	2310      	movs	r3, #16
 8003526:	001a      	movs	r2, r3
 8003528:	2100      	movs	r1, #0
 800352a:	f006 fc13 	bl	8009d54 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800352e:	2340      	movs	r3, #64	@ 0x40
 8003530:	18fb      	adds	r3, r7, r3
 8003532:	0018      	movs	r0, r3
 8003534:	2308      	movs	r3, #8
 8003536:	001a      	movs	r2, r3
 8003538:	2100      	movs	r1, #0
 800353a:	f006 fc0b 	bl	8009d54 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800353e:	2324      	movs	r3, #36	@ 0x24
 8003540:	18fb      	adds	r3, r7, r3
 8003542:	0018      	movs	r0, r3
 8003544:	231c      	movs	r3, #28
 8003546:	001a      	movs	r2, r3
 8003548:	2100      	movs	r1, #0
 800354a:	f006 fc03 	bl	8009d54 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800354e:	1d3b      	adds	r3, r7, #4
 8003550:	0018      	movs	r0, r3
 8003552:	2320      	movs	r3, #32
 8003554:	001a      	movs	r2, r3
 8003556:	2100      	movs	r1, #0
 8003558:	f006 fbfc 	bl	8009d54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800355c:	4b46      	ldr	r3, [pc, #280]	@ (8003678 <MX_TIM1_Init+0x160>)
 800355e:	4a47      	ldr	r2, [pc, #284]	@ (800367c <MX_TIM1_Init+0x164>)
 8003560:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003562:	4b45      	ldr	r3, [pc, #276]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003564:	2200      	movs	r2, #0
 8003566:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003568:	4b43      	ldr	r3, [pc, #268]	@ (8003678 <MX_TIM1_Init+0x160>)
 800356a:	2200      	movs	r2, #0
 800356c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 59;
 800356e:	4b42      	ldr	r3, [pc, #264]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003570:	223b      	movs	r2, #59	@ 0x3b
 8003572:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003574:	4b40      	ldr	r3, [pc, #256]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003576:	2200      	movs	r2, #0
 8003578:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800357a:	4b3f      	ldr	r3, [pc, #252]	@ (8003678 <MX_TIM1_Init+0x160>)
 800357c:	2200      	movs	r2, #0
 800357e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003580:	4b3d      	ldr	r3, [pc, #244]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003582:	2200      	movs	r2, #0
 8003584:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003586:	4b3c      	ldr	r3, [pc, #240]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003588:	0018      	movs	r0, r3
 800358a:	f002 fd81 	bl	8006090 <HAL_TIM_Base_Init>
 800358e:	1e03      	subs	r3, r0, #0
 8003590:	d001      	beq.n	8003596 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8003592:	f000 fb97 	bl	8003cc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003596:	2148      	movs	r1, #72	@ 0x48
 8003598:	187b      	adds	r3, r7, r1
 800359a:	2280      	movs	r2, #128	@ 0x80
 800359c:	0152      	lsls	r2, r2, #5
 800359e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80035a0:	187a      	adds	r2, r7, r1
 80035a2:	4b35      	ldr	r3, [pc, #212]	@ (8003678 <MX_TIM1_Init+0x160>)
 80035a4:	0011      	movs	r1, r2
 80035a6:	0018      	movs	r0, r3
 80035a8:	f003 f970 	bl	800688c <HAL_TIM_ConfigClockSource>
 80035ac:	1e03      	subs	r3, r0, #0
 80035ae:	d001      	beq.n	80035b4 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80035b0:	f000 fb88 	bl	8003cc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80035b4:	4b30      	ldr	r3, [pc, #192]	@ (8003678 <MX_TIM1_Init+0x160>)
 80035b6:	0018      	movs	r0, r3
 80035b8:	f002 fdba 	bl	8006130 <HAL_TIM_PWM_Init>
 80035bc:	1e03      	subs	r3, r0, #0
 80035be:	d001      	beq.n	80035c4 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80035c0:	f000 fb80 	bl	8003cc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035c4:	2140      	movs	r1, #64	@ 0x40
 80035c6:	187b      	adds	r3, r7, r1
 80035c8:	2200      	movs	r2, #0
 80035ca:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035cc:	187b      	adds	r3, r7, r1
 80035ce:	2200      	movs	r2, #0
 80035d0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80035d2:	187a      	adds	r2, r7, r1
 80035d4:	4b28      	ldr	r3, [pc, #160]	@ (8003678 <MX_TIM1_Init+0x160>)
 80035d6:	0011      	movs	r1, r2
 80035d8:	0018      	movs	r0, r3
 80035da:	f003 fe4d 	bl	8007278 <HAL_TIMEx_MasterConfigSynchronization>
 80035de:	1e03      	subs	r3, r0, #0
 80035e0:	d001      	beq.n	80035e6 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80035e2:	f000 fb6f 	bl	8003cc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035e6:	2124      	movs	r1, #36	@ 0x24
 80035e8:	187b      	adds	r3, r7, r1
 80035ea:	2260      	movs	r2, #96	@ 0x60
 80035ec:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80035ee:	187b      	adds	r3, r7, r1
 80035f0:	2200      	movs	r2, #0
 80035f2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035f4:	187b      	adds	r3, r7, r1
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80035fa:	187b      	adds	r3, r7, r1
 80035fc:	2200      	movs	r2, #0
 80035fe:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003600:	187b      	adds	r3, r7, r1
 8003602:	2200      	movs	r2, #0
 8003604:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003606:	187b      	adds	r3, r7, r1
 8003608:	2200      	movs	r2, #0
 800360a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800360c:	187b      	adds	r3, r7, r1
 800360e:	2200      	movs	r2, #0
 8003610:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003612:	1879      	adds	r1, r7, r1
 8003614:	4b18      	ldr	r3, [pc, #96]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003616:	2200      	movs	r2, #0
 8003618:	0018      	movs	r0, r3
 800361a:	f003 f871 	bl	8006700 <HAL_TIM_PWM_ConfigChannel>
 800361e:	1e03      	subs	r3, r0, #0
 8003620:	d001      	beq.n	8003626 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8003622:	f000 fb4f 	bl	8003cc4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003626:	1d3b      	adds	r3, r7, #4
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800362c:	1d3b      	adds	r3, r7, #4
 800362e:	2200      	movs	r2, #0
 8003630:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003632:	1d3b      	adds	r3, r7, #4
 8003634:	2200      	movs	r2, #0
 8003636:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003638:	1d3b      	adds	r3, r7, #4
 800363a:	2200      	movs	r2, #0
 800363c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800363e:	1d3b      	adds	r3, r7, #4
 8003640:	2200      	movs	r2, #0
 8003642:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003644:	1d3b      	adds	r3, r7, #4
 8003646:	2280      	movs	r2, #128	@ 0x80
 8003648:	0192      	lsls	r2, r2, #6
 800364a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800364c:	1d3b      	adds	r3, r7, #4
 800364e:	2200      	movs	r2, #0
 8003650:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003652:	1d3a      	adds	r2, r7, #4
 8003654:	4b08      	ldr	r3, [pc, #32]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003656:	0011      	movs	r1, r2
 8003658:	0018      	movs	r0, r3
 800365a:	f003 fe65 	bl	8007328 <HAL_TIMEx_ConfigBreakDeadTime>
 800365e:	1e03      	subs	r3, r0, #0
 8003660:	d001      	beq.n	8003666 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8003662:	f000 fb2f 	bl	8003cc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003666:	4b04      	ldr	r3, [pc, #16]	@ (8003678 <MX_TIM1_Init+0x160>)
 8003668:	0018      	movs	r0, r3
 800366a:	f000 fbef 	bl	8003e4c <HAL_TIM_MspPostInit>

}
 800366e:	46c0      	nop			@ (mov r8, r8)
 8003670:	46bd      	mov	sp, r7
 8003672:	b016      	add	sp, #88	@ 0x58
 8003674:	bd80      	pop	{r7, pc}
 8003676:	46c0      	nop			@ (mov r8, r8)
 8003678:	2000025c 	.word	0x2000025c
 800367c:	40012c00 	.word	0x40012c00

08003680 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003684:	4b14      	ldr	r3, [pc, #80]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 8003686:	4a15      	ldr	r2, [pc, #84]	@ (80036dc <MX_USART2_UART_Init+0x5c>)
 8003688:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800368a:	4b13      	ldr	r3, [pc, #76]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 800368c:	2296      	movs	r2, #150	@ 0x96
 800368e:	0212      	lsls	r2, r2, #8
 8003690:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003692:	4b11      	ldr	r3, [pc, #68]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 8003694:	2200      	movs	r2, #0
 8003696:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003698:	4b0f      	ldr	r3, [pc, #60]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 800369a:	2200      	movs	r2, #0
 800369c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800369e:	4b0e      	ldr	r3, [pc, #56]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80036a4:	4b0c      	ldr	r3, [pc, #48]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 80036a6:	220c      	movs	r2, #12
 80036a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036aa:	4b0b      	ldr	r3, [pc, #44]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80036b0:	4b09      	ldr	r3, [pc, #36]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80036b6:	4b08      	ldr	r3, [pc, #32]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036bc:	4b06      	ldr	r3, [pc, #24]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 80036be:	2200      	movs	r2, #0
 80036c0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036c2:	4b05      	ldr	r3, [pc, #20]	@ (80036d8 <MX_USART2_UART_Init+0x58>)
 80036c4:	0018      	movs	r0, r3
 80036c6:	f003 fe8d 	bl	80073e4 <HAL_UART_Init>
 80036ca:	1e03      	subs	r3, r0, #0
 80036cc:	d001      	beq.n	80036d2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80036ce:	f000 faf9 	bl	8003cc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80036d2:	46c0      	nop			@ (mov r8, r8)
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	200002e8 	.word	0x200002e8
 80036dc:	40004400 	.word	0x40004400

080036e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003718 <MX_DMA_Init+0x38>)
 80036e8:	695a      	ldr	r2, [r3, #20]
 80036ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003718 <MX_DMA_Init+0x38>)
 80036ec:	2101      	movs	r1, #1
 80036ee:	430a      	orrs	r2, r1
 80036f0:	615a      	str	r2, [r3, #20]
 80036f2:	4b09      	ldr	r3, [pc, #36]	@ (8003718 <MX_DMA_Init+0x38>)
 80036f4:	695b      	ldr	r3, [r3, #20]
 80036f6:	2201      	movs	r2, #1
 80036f8:	4013      	ands	r3, r2
 80036fa:	607b      	str	r3, [r7, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80036fe:	2200      	movs	r2, #0
 8003700:	2100      	movs	r1, #0
 8003702:	200a      	movs	r0, #10
 8003704:	f000 fe9c 	bl	8004440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003708:	200a      	movs	r0, #10
 800370a:	f000 feae 	bl	800446a <HAL_NVIC_EnableIRQ>

}
 800370e:	46c0      	nop			@ (mov r8, r8)
 8003710:	46bd      	mov	sp, r7
 8003712:	b002      	add	sp, #8
 8003714:	bd80      	pop	{r7, pc}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	40021000 	.word	0x40021000

0800371c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800371c:	b590      	push	{r4, r7, lr}
 800371e:	b08b      	sub	sp, #44	@ 0x2c
 8003720:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003722:	2414      	movs	r4, #20
 8003724:	193b      	adds	r3, r7, r4
 8003726:	0018      	movs	r0, r3
 8003728:	2314      	movs	r3, #20
 800372a:	001a      	movs	r2, r3
 800372c:	2100      	movs	r1, #0
 800372e:	f006 fb11 	bl	8009d54 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003732:	4b50      	ldr	r3, [pc, #320]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003734:	695a      	ldr	r2, [r3, #20]
 8003736:	4b4f      	ldr	r3, [pc, #316]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003738:	2180      	movs	r1, #128	@ 0x80
 800373a:	0309      	lsls	r1, r1, #12
 800373c:	430a      	orrs	r2, r1
 800373e:	615a      	str	r2, [r3, #20]
 8003740:	4b4c      	ldr	r3, [pc, #304]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003742:	695a      	ldr	r2, [r3, #20]
 8003744:	2380      	movs	r3, #128	@ 0x80
 8003746:	031b      	lsls	r3, r3, #12
 8003748:	4013      	ands	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
 800374c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800374e:	4b49      	ldr	r3, [pc, #292]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003750:	695a      	ldr	r2, [r3, #20]
 8003752:	4b48      	ldr	r3, [pc, #288]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003754:	2180      	movs	r1, #128	@ 0x80
 8003756:	03c9      	lsls	r1, r1, #15
 8003758:	430a      	orrs	r2, r1
 800375a:	615a      	str	r2, [r3, #20]
 800375c:	4b45      	ldr	r3, [pc, #276]	@ (8003874 <MX_GPIO_Init+0x158>)
 800375e:	695a      	ldr	r2, [r3, #20]
 8003760:	2380      	movs	r3, #128	@ 0x80
 8003762:	03db      	lsls	r3, r3, #15
 8003764:	4013      	ands	r3, r2
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800376a:	4b42      	ldr	r3, [pc, #264]	@ (8003874 <MX_GPIO_Init+0x158>)
 800376c:	695a      	ldr	r2, [r3, #20]
 800376e:	4b41      	ldr	r3, [pc, #260]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003770:	2180      	movs	r1, #128	@ 0x80
 8003772:	0289      	lsls	r1, r1, #10
 8003774:	430a      	orrs	r2, r1
 8003776:	615a      	str	r2, [r3, #20]
 8003778:	4b3e      	ldr	r3, [pc, #248]	@ (8003874 <MX_GPIO_Init+0x158>)
 800377a:	695a      	ldr	r2, [r3, #20]
 800377c:	2380      	movs	r3, #128	@ 0x80
 800377e:	029b      	lsls	r3, r3, #10
 8003780:	4013      	ands	r3, r2
 8003782:	60bb      	str	r3, [r7, #8]
 8003784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003786:	4b3b      	ldr	r3, [pc, #236]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003788:	695a      	ldr	r2, [r3, #20]
 800378a:	4b3a      	ldr	r3, [pc, #232]	@ (8003874 <MX_GPIO_Init+0x158>)
 800378c:	2180      	movs	r1, #128	@ 0x80
 800378e:	02c9      	lsls	r1, r1, #11
 8003790:	430a      	orrs	r2, r1
 8003792:	615a      	str	r2, [r3, #20]
 8003794:	4b37      	ldr	r3, [pc, #220]	@ (8003874 <MX_GPIO_Init+0x158>)
 8003796:	695a      	ldr	r2, [r3, #20]
 8003798:	2380      	movs	r3, #128	@ 0x80
 800379a:	02db      	lsls	r3, r3, #11
 800379c:	4013      	ands	r3, r2
 800379e:	607b      	str	r3, [r7, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80037a2:	2390      	movs	r3, #144	@ 0x90
 80037a4:	05db      	lsls	r3, r3, #23
 80037a6:	2200      	movs	r2, #0
 80037a8:	2120      	movs	r1, #32
 80037aa:	0018      	movs	r0, r3
 80037ac:	f001 fa00 	bl	8004bb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80037b0:	4b31      	ldr	r3, [pc, #196]	@ (8003878 <MX_GPIO_Init+0x15c>)
 80037b2:	2200      	movs	r2, #0
 80037b4:	2120      	movs	r1, #32
 80037b6:	0018      	movs	r0, r3
 80037b8:	f001 f9fa 	bl	8004bb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80037bc:	193b      	adds	r3, r7, r4
 80037be:	2280      	movs	r2, #128	@ 0x80
 80037c0:	0192      	lsls	r2, r2, #6
 80037c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80037c4:	193b      	adds	r3, r7, r4
 80037c6:	2284      	movs	r2, #132	@ 0x84
 80037c8:	0392      	lsls	r2, r2, #14
 80037ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037cc:	193b      	adds	r3, r7, r4
 80037ce:	2200      	movs	r2, #0
 80037d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80037d2:	193b      	adds	r3, r7, r4
 80037d4:	4a29      	ldr	r2, [pc, #164]	@ (800387c <MX_GPIO_Init+0x160>)
 80037d6:	0019      	movs	r1, r3
 80037d8:	0010      	movs	r0, r2
 80037da:	f001 f879 	bl	80048d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80037de:	193b      	adds	r3, r7, r4
 80037e0:	2202      	movs	r2, #2
 80037e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80037e4:	193b      	adds	r3, r7, r4
 80037e6:	2288      	movs	r2, #136	@ 0x88
 80037e8:	0352      	lsls	r2, r2, #13
 80037ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ec:	193b      	adds	r3, r7, r4
 80037ee:	2200      	movs	r2, #0
 80037f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037f2:	193a      	adds	r2, r7, r4
 80037f4:	2390      	movs	r3, #144	@ 0x90
 80037f6:	05db      	lsls	r3, r3, #23
 80037f8:	0011      	movs	r1, r2
 80037fa:	0018      	movs	r0, r3
 80037fc:	f001 f868 	bl	80048d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003800:	193b      	adds	r3, r7, r4
 8003802:	2220      	movs	r2, #32
 8003804:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003806:	193b      	adds	r3, r7, r4
 8003808:	2201      	movs	r2, #1
 800380a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380c:	193b      	adds	r3, r7, r4
 800380e:	2200      	movs	r2, #0
 8003810:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003812:	193b      	adds	r3, r7, r4
 8003814:	2200      	movs	r2, #0
 8003816:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003818:	193a      	adds	r2, r7, r4
 800381a:	2390      	movs	r3, #144	@ 0x90
 800381c:	05db      	lsls	r3, r3, #23
 800381e:	0011      	movs	r1, r2
 8003820:	0018      	movs	r0, r3
 8003822:	f001 f855 	bl	80048d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003826:	0021      	movs	r1, r4
 8003828:	187b      	adds	r3, r7, r1
 800382a:	2220      	movs	r2, #32
 800382c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800382e:	187b      	adds	r3, r7, r1
 8003830:	2201      	movs	r2, #1
 8003832:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003834:	187b      	adds	r3, r7, r1
 8003836:	2200      	movs	r2, #0
 8003838:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800383a:	187b      	adds	r3, r7, r1
 800383c:	2200      	movs	r2, #0
 800383e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003840:	187b      	adds	r3, r7, r1
 8003842:	4a0d      	ldr	r2, [pc, #52]	@ (8003878 <MX_GPIO_Init+0x15c>)
 8003844:	0019      	movs	r1, r3
 8003846:	0010      	movs	r0, r2
 8003848:	f001 f842 	bl	80048d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800384c:	2200      	movs	r2, #0
 800384e:	2100      	movs	r1, #0
 8003850:	2005      	movs	r0, #5
 8003852:	f000 fdf5 	bl	8004440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8003856:	2005      	movs	r0, #5
 8003858:	f000 fe07 	bl	800446a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800385c:	2200      	movs	r2, #0
 800385e:	2100      	movs	r1, #0
 8003860:	2007      	movs	r0, #7
 8003862:	f000 fded 	bl	8004440 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003866:	2007      	movs	r0, #7
 8003868:	f000 fdff 	bl	800446a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800386c:	46c0      	nop			@ (mov r8, r8)
 800386e:	46bd      	mov	sp, r7
 8003870:	b00b      	add	sp, #44	@ 0x2c
 8003872:	bd90      	pop	{r4, r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	48000400 	.word	0x48000400
 800387c:	48000800 	.word	0x48000800

08003880 <sendString>:

/* USER CODE BEGIN 4 */
static void sendString(char *str)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	0018      	movs	r0, r3
 800388c:	f7fc fc46 	bl	800011c <strlen>
 8003890:	0003      	movs	r3, r0
 8003892:	b29a      	uxth	r2, r3
 8003894:	2301      	movs	r3, #1
 8003896:	425b      	negs	r3, r3
 8003898:	6879      	ldr	r1, [r7, #4]
 800389a:	4803      	ldr	r0, [pc, #12]	@ (80038a8 <sendString+0x28>)
 800389c:	f003 fdf6 	bl	800748c <HAL_UART_Transmit>
}
 80038a0:	46c0      	nop			@ (mov r8, r8)
 80038a2:	46bd      	mov	sp, r7
 80038a4:	b002      	add	sp, #8
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	200002e8 	.word	0x200002e8

080038ac <getTemp>:

static float getTemp(void){
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af04      	add	r7, sp, #16
    uint8_t tempData[2];    // Buffer
    int16_t rawTemp;        //
    float temperature;      // Temperature in Celsius.
    if (HAL_I2C_Mem_Read(&hi2c1, TMP102_ADDR, 0x00, I2C_MEMADD_SIZE_8BIT, tempData, 2, HAL_MAX_DELAY) != HAL_OK)
 80038b2:	4819      	ldr	r0, [pc, #100]	@ (8003918 <getTemp+0x6c>)
 80038b4:	2301      	movs	r3, #1
 80038b6:	425b      	negs	r3, r3
 80038b8:	9302      	str	r3, [sp, #8]
 80038ba:	2302      	movs	r3, #2
 80038bc:	9301      	str	r3, [sp, #4]
 80038be:	1d3b      	adds	r3, r7, #4
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	2301      	movs	r3, #1
 80038c4:	2200      	movs	r2, #0
 80038c6:	2190      	movs	r1, #144	@ 0x90
 80038c8:	f001 fa52 	bl	8004d70 <HAL_I2C_Mem_Read>
 80038cc:	1e03      	subs	r3, r0, #0
 80038ce:	d001      	beq.n	80038d4 <getTemp+0x28>
    {
        return -1.0f;
 80038d0:	4b12      	ldr	r3, [pc, #72]	@ (800391c <getTemp+0x70>)
 80038d2:	e01c      	b.n	800390e <getTemp+0x62>
    }
    rawTemp = (int16_t)((tempData[0] << 4) | (tempData[1] >> 4));
 80038d4:	1d3b      	adds	r3, r7, #4
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	b21b      	sxth	r3, r3
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	b219      	sxth	r1, r3
 80038de:	1d3b      	adds	r3, r7, #4
 80038e0:	785b      	ldrb	r3, [r3, #1]
 80038e2:	091b      	lsrs	r3, r3, #4
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	b21a      	sxth	r2, r3
 80038e8:	200e      	movs	r0, #14
 80038ea:	183b      	adds	r3, r7, r0
 80038ec:	430a      	orrs	r2, r1
 80038ee:	801a      	strh	r2, [r3, #0]
    temperature = rawTemp * 0.0625f;  // TMP102 0.0625C.
 80038f0:	183b      	adds	r3, r7, r0
 80038f2:	2200      	movs	r2, #0
 80038f4:	5e9b      	ldrsh	r3, [r3, r2]
 80038f6:	0018      	movs	r0, r3
 80038f8:	f7fd f89a 	bl	8000a30 <__aeabi_i2f>
 80038fc:	1c03      	adds	r3, r0, #0
 80038fe:	21f6      	movs	r1, #246	@ 0xf6
 8003900:	0589      	lsls	r1, r1, #22
 8003902:	1c18      	adds	r0, r3, #0
 8003904:	f7fc ff3a 	bl	800077c <__aeabi_fmul>
 8003908:	1c03      	adds	r3, r0, #0
 800390a:	60bb      	str	r3, [r7, #8]
    return temperature;
 800390c:	68bb      	ldr	r3, [r7, #8]
}
 800390e:	1c18      	adds	r0, r3, #0
 8003910:	46bd      	mov	sp, r7
 8003912:	b004      	add	sp, #16
 8003914:	bd80      	pop	{r7, pc}
 8003916:	46c0      	nop			@ (mov r8, r8)
 8003918:	20000208 	.word	0x20000208
 800391c:	bf800000 	.word	0xbf800000

08003920 <HAL_UART_RxCpltCallback>:
//    sendString("message recieved");
//    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);    // Blue LED
//}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a1b      	ldr	r2, [pc, #108]	@ (800399c <HAL_UART_RxCpltCallback+0x7c>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d130      	bne.n	8003994 <HAL_UART_RxCpltCallback+0x74>
    {
        // Check if we haven't filled the buffer
        if (RxIndex < RX_BUFFER_SIZE - 1)
 8003932:	4b1b      	ldr	r3, [pc, #108]	@ (80039a0 <HAL_UART_RxCpltCallback+0x80>)
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	2bff      	cmp	r3, #255	@ 0xff
 8003938:	d023      	beq.n	8003982 <HAL_UART_RxCpltCallback+0x62>
        {
            // Store the received byte
            RxData[RxIndex++] = RxBuffer[0];
 800393a:	4b19      	ldr	r3, [pc, #100]	@ (80039a0 <HAL_UART_RxCpltCallback+0x80>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	1c5a      	adds	r2, r3, #1
 8003940:	b2d1      	uxtb	r1, r2
 8003942:	4a17      	ldr	r2, [pc, #92]	@ (80039a0 <HAL_UART_RxCpltCallback+0x80>)
 8003944:	7011      	strb	r1, [r2, #0]
 8003946:	001a      	movs	r2, r3
 8003948:	4b16      	ldr	r3, [pc, #88]	@ (80039a4 <HAL_UART_RxCpltCallback+0x84>)
 800394a:	7819      	ldrb	r1, [r3, #0]
 800394c:	4b16      	ldr	r3, [pc, #88]	@ (80039a8 <HAL_UART_RxCpltCallback+0x88>)
 800394e:	5499      	strb	r1, [r3, r2]

            // Check for end of message (newline or carriage return)
            if (RxBuffer[0] == '\r' || RxBuffer[0] == '\n')
 8003950:	4b14      	ldr	r3, [pc, #80]	@ (80039a4 <HAL_UART_RxCpltCallback+0x84>)
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	2b0d      	cmp	r3, #13
 8003956:	d003      	beq.n	8003960 <HAL_UART_RxCpltCallback+0x40>
 8003958:	4b12      	ldr	r3, [pc, #72]	@ (80039a4 <HAL_UART_RxCpltCallback+0x84>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b0a      	cmp	r3, #10
 800395e:	d109      	bne.n	8003974 <HAL_UART_RxCpltCallback+0x54>
            {
                RxData[RxIndex] = '\0';  // Null-terminate the string
 8003960:	4b0f      	ldr	r3, [pc, #60]	@ (80039a0 <HAL_UART_RxCpltCallback+0x80>)
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	001a      	movs	r2, r3
 8003966:	4b10      	ldr	r3, [pc, #64]	@ (80039a8 <HAL_UART_RxCpltCallback+0x88>)
 8003968:	2100      	movs	r1, #0
 800396a:	5499      	strb	r1, [r3, r2]
                RxCompleteFlag = 1;
 800396c:	4b0f      	ldr	r3, [pc, #60]	@ (80039ac <HAL_UART_RxCpltCallback+0x8c>)
 800396e:	2201      	movs	r2, #1
 8003970:	701a      	strb	r2, [r3, #0]
            // Buffer full, reset
            RxIndex = 0;
            HAL_UART_Receive_IT(&huart2, RxBuffer, 1);
        }
    }
}
 8003972:	e00f      	b.n	8003994 <HAL_UART_RxCpltCallback+0x74>
                HAL_UART_Receive_IT(&huart2, RxBuffer, 1);
 8003974:	490b      	ldr	r1, [pc, #44]	@ (80039a4 <HAL_UART_RxCpltCallback+0x84>)
 8003976:	4b0e      	ldr	r3, [pc, #56]	@ (80039b0 <HAL_UART_RxCpltCallback+0x90>)
 8003978:	2201      	movs	r2, #1
 800397a:	0018      	movs	r0, r3
 800397c:	f003 fe25 	bl	80075ca <HAL_UART_Receive_IT>
}
 8003980:	e008      	b.n	8003994 <HAL_UART_RxCpltCallback+0x74>
            RxIndex = 0;
 8003982:	4b07      	ldr	r3, [pc, #28]	@ (80039a0 <HAL_UART_RxCpltCallback+0x80>)
 8003984:	2200      	movs	r2, #0
 8003986:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&huart2, RxBuffer, 1);
 8003988:	4906      	ldr	r1, [pc, #24]	@ (80039a4 <HAL_UART_RxCpltCallback+0x84>)
 800398a:	4b09      	ldr	r3, [pc, #36]	@ (80039b0 <HAL_UART_RxCpltCallback+0x90>)
 800398c:	2201      	movs	r2, #1
 800398e:	0018      	movs	r0, r3
 8003990:	f003 fe1b 	bl	80075ca <HAL_UART_Receive_IT>
}
 8003994:	46c0      	nop			@ (mov r8, r8)
 8003996:	46bd      	mov	sp, r7
 8003998:	b002      	add	sp, #8
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40004400 	.word	0x40004400
 80039a0:	20000570 	.word	0x20000570
 80039a4:	20000370 	.word	0x20000370
 80039a8:	20000470 	.word	0x20000470
 80039ac:	20000571 	.word	0x20000571
 80039b0:	200002e8 	.word	0x200002e8

080039b4 <led1_function>:

int led1_function(int argc, int* argv){
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
//	sendString("led1");
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, argv[0]);
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	4804      	ldr	r0, [pc, #16]	@ (80039d8 <led1_function+0x24>)
 80039c6:	001a      	movs	r2, r3
 80039c8:	2120      	movs	r1, #32
 80039ca:	f001 f8f1 	bl	8004bb0 <HAL_GPIO_WritePin>
		return 0;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	0018      	movs	r0, r3
 80039d2:	46bd      	mov	sp, r7
 80039d4:	b002      	add	sp, #8
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	48000400 	.word	0x48000400

080039dc <ledband>:

int ledband(int argc, int* argv){
 80039dc:	b5b0      	push	{r4, r5, r7, lr}
 80039de:	b0bc      	sub	sp, #240	@ 0xf0
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	6039      	str	r1, [r7, #0]
	uint8_t all_red[72][3];
	int firstled = argv[0];
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	22e8      	movs	r2, #232	@ 0xe8
 80039ec:	18ba      	adds	r2, r7, r2
 80039ee:	6013      	str	r3, [r2, #0]
	int lastled = argv[1];
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	22e4      	movs	r2, #228	@ 0xe4
 80039f6:	18ba      	adds	r2, r7, r2
 80039f8:	6013      	str	r3, [r2, #0]
	  for (int i = 0; i < 72; i++) {
 80039fa:	2300      	movs	r3, #0
 80039fc:	22ec      	movs	r2, #236	@ 0xec
 80039fe:	18ba      	adds	r2, r7, r2
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	e02e      	b.n	8003a62 <ledband+0x86>
		  all_red[i][0] = argv[2];
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	3308      	adds	r3, #8
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	b2d8      	uxtb	r0, r3
 8003a0c:	250c      	movs	r5, #12
 8003a0e:	1979      	adds	r1, r7, r5
 8003a10:	24ec      	movs	r4, #236	@ 0xec
 8003a12:	193b      	adds	r3, r7, r4
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	0013      	movs	r3, r2
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	189b      	adds	r3, r3, r2
 8003a1c:	1c02      	adds	r2, r0, #0
 8003a1e:	545a      	strb	r2, [r3, r1]
		  all_red[i][1] = argv[3];
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	330c      	adds	r3, #12
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	b2d8      	uxtb	r0, r3
 8003a28:	1979      	adds	r1, r7, r5
 8003a2a:	193b      	adds	r3, r7, r4
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	0013      	movs	r3, r2
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	189b      	adds	r3, r3, r2
 8003a34:	18cb      	adds	r3, r1, r3
 8003a36:	3301      	adds	r3, #1
 8003a38:	1c02      	adds	r2, r0, #0
 8003a3a:	701a      	strb	r2, [r3, #0]
		  all_red[i][2] = argv[4];
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	3310      	adds	r3, #16
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	b2d8      	uxtb	r0, r3
 8003a44:	1979      	adds	r1, r7, r5
 8003a46:	193b      	adds	r3, r7, r4
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	0013      	movs	r3, r2
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	189b      	adds	r3, r3, r2
 8003a50:	18cb      	adds	r3, r1, r3
 8003a52:	3302      	adds	r3, #2
 8003a54:	1c02      	adds	r2, r0, #0
 8003a56:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < 72; i++) {
 8003a58:	193b      	adds	r3, r7, r4
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	193a      	adds	r2, r7, r4
 8003a60:	6013      	str	r3, [r2, #0]
 8003a62:	23ec      	movs	r3, #236	@ 0xec
 8003a64:	18fb      	adds	r3, r7, r3
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2b47      	cmp	r3, #71	@ 0x47
 8003a6a:	ddcb      	ble.n	8003a04 <ledband+0x28>
	  }

	  ws2812_update_all(firstled, lastled, all_red);
 8003a6c:	230c      	movs	r3, #12
 8003a6e:	18fa      	adds	r2, r7, r3
 8003a70:	23e4      	movs	r3, #228	@ 0xe4
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	6819      	ldr	r1, [r3, #0]
 8003a76:	23e8      	movs	r3, #232	@ 0xe8
 8003a78:	18fb      	adds	r3, r7, r3
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	0018      	movs	r0, r3
 8003a7e:	f000 f833 	bl	8003ae8 <ws2812_update_all>

		return 0;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	0018      	movs	r0, r3
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b03c      	add	sp, #240	@ 0xf0
 8003a8a:	bdb0      	pop	{r4, r5, r7, pc}

08003a8c <ws2812_send>:

void ws2812_send()
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
	transferDone = 0;
 8003a92:	4b11      	ldr	r3, [pc, #68]	@ (8003ad8 <ws2812_send+0x4c>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8003a98:	4b10      	ldr	r3, [pc, #64]	@ (8003adc <ws2812_send+0x50>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*)LED_Buffer, BUFSIZE);
 8003aa0:	23d8      	movs	r3, #216	@ 0xd8
 8003aa2:	00db      	lsls	r3, r3, #3
 8003aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8003ae0 <ws2812_send+0x54>)
 8003aa6:	480d      	ldr	r0, [pc, #52]	@ (8003adc <ws2812_send+0x50>)
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	f002 fb99 	bl	80061e0 <HAL_TIM_PWM_Start_DMA>
    while (!transferDone);
 8003aae:	46c0      	nop			@ (mov r8, r8)
 8003ab0:	4b09      	ldr	r3, [pc, #36]	@ (8003ad8 <ws2812_send+0x4c>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d0fb      	beq.n	8003ab0 <ws2812_send+0x24>
//    HAL_Delay(1); // >= 50 s reset time (WS2812)
    for (volatile int i = 0; i < 3000; i++); // delay brut  50-60s
 8003ab8:	2300      	movs	r3, #0
 8003aba:	607b      	str	r3, [r7, #4]
 8003abc:	e002      	b.n	8003ac4 <ws2812_send+0x38>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	607b      	str	r3, [r7, #4]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a07      	ldr	r2, [pc, #28]	@ (8003ae4 <ws2812_send+0x58>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	ddf8      	ble.n	8003abe <ws2812_send+0x32>
}
 8003acc:	46c0      	nop			@ (mov r8, r8)
 8003ace:	46c0      	nop			@ (mov r8, r8)
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	b002      	add	sp, #8
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	46c0      	nop			@ (mov r8, r8)
 8003ad8:	200012f4 	.word	0x200012f4
 8003adc:	2000025c 	.word	0x2000025c
 8003ae0:	20000574 	.word	0x20000574
 8003ae4:	00000bb7 	.word	0x00000bb7

08003ae8 <ws2812_update_all>:

void ws2812_update_all(int firstled, int lastled, uint8_t colors[MAX_LEDS][3]) {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
    uint32_t index = firstled*24;
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	0013      	movs	r3, r2
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	189b      	adds	r3, r3, r2
 8003afc:	00db      	lsls	r3, r3, #3
 8003afe:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b00:	b672      	cpsid	i
}
 8003b02:	46c0      	nop			@ (mov r8, r8)
    __disable_irq();
    for (uint8_t led = firstled; led < lastled; led++) {
 8003b04:	231b      	movs	r3, #27
 8003b06:	18fb      	adds	r3, r7, r3
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	701a      	strb	r2, [r3, #0]
 8003b0c:	e099      	b.n	8003c42 <ws2812_update_all+0x15a>
        uint8_t red   = colors[led][0];
 8003b0e:	211b      	movs	r1, #27
 8003b10:	187b      	adds	r3, r7, r1
 8003b12:	781a      	ldrb	r2, [r3, #0]
 8003b14:	0013      	movs	r3, r2
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	189b      	adds	r3, r3, r2
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	18d2      	adds	r2, r2, r3
 8003b1e:	2317      	movs	r3, #23
 8003b20:	18fb      	adds	r3, r7, r3
 8003b22:	7812      	ldrb	r2, [r2, #0]
 8003b24:	701a      	strb	r2, [r3, #0]
        uint8_t green = colors[led][1];
 8003b26:	187b      	adds	r3, r7, r1
 8003b28:	781a      	ldrb	r2, [r3, #0]
 8003b2a:	0013      	movs	r3, r2
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	189b      	adds	r3, r3, r2
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	18d2      	adds	r2, r2, r3
 8003b34:	2316      	movs	r3, #22
 8003b36:	18fb      	adds	r3, r7, r3
 8003b38:	7852      	ldrb	r2, [r2, #1]
 8003b3a:	701a      	strb	r2, [r3, #0]
        uint8_t blue  = colors[led][2];
 8003b3c:	187b      	adds	r3, r7, r1
 8003b3e:	781a      	ldrb	r2, [r3, #0]
 8003b40:	0013      	movs	r3, r2
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	189b      	adds	r3, r3, r2
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	18d2      	adds	r2, r2, r3
 8003b4a:	2315      	movs	r3, #21
 8003b4c:	18fb      	adds	r3, r7, r3
 8003b4e:	7892      	ldrb	r2, [r2, #2]
 8003b50:	701a      	strb	r2, [r3, #0]

        for (uint8_t i = 0; i < 8; i++) {
 8003b52:	231a      	movs	r3, #26
 8003b54:	18fb      	adds	r3, r7, r3
 8003b56:	2200      	movs	r2, #0
 8003b58:	701a      	strb	r2, [r3, #0]
 8003b5a:	e01b      	b.n	8003b94 <ws2812_update_all+0xac>
            LED_Buffer[index++] = (green & (1 << (7 - i))) ? BIT_1 : BIT_0;
 8003b5c:	2316      	movs	r3, #22
 8003b5e:	18fb      	adds	r3, r7, r3
 8003b60:	781a      	ldrb	r2, [r3, #0]
 8003b62:	231a      	movs	r3, #26
 8003b64:	18fb      	adds	r3, r7, r3
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2107      	movs	r1, #7
 8003b6a:	1acb      	subs	r3, r1, r3
 8003b6c:	411a      	asrs	r2, r3
 8003b6e:	0013      	movs	r3, r2
 8003b70:	2201      	movs	r2, #1
 8003b72:	4013      	ands	r3, r2
 8003b74:	d001      	beq.n	8003b7a <ws2812_update_all+0x92>
 8003b76:	2122      	movs	r1, #34	@ 0x22
 8003b78:	e000      	b.n	8003b7c <ws2812_update_all+0x94>
 8003b7a:	2111      	movs	r1, #17
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	1c5a      	adds	r2, r3, #1
 8003b80:	61fa      	str	r2, [r7, #28]
 8003b82:	4a37      	ldr	r2, [pc, #220]	@ (8003c60 <ws2812_update_all+0x178>)
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	5299      	strh	r1, [r3, r2]
        for (uint8_t i = 0; i < 8; i++) {
 8003b88:	211a      	movs	r1, #26
 8003b8a:	187b      	adds	r3, r7, r1
 8003b8c:	781a      	ldrb	r2, [r3, #0]
 8003b8e:	187b      	adds	r3, r7, r1
 8003b90:	3201      	adds	r2, #1
 8003b92:	701a      	strb	r2, [r3, #0]
 8003b94:	231a      	movs	r3, #26
 8003b96:	18fb      	adds	r3, r7, r3
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	2b07      	cmp	r3, #7
 8003b9c:	d9de      	bls.n	8003b5c <ws2812_update_all+0x74>
        }

        for (uint8_t i = 0; i < 8; i++) {
 8003b9e:	2319      	movs	r3, #25
 8003ba0:	18fb      	adds	r3, r7, r3
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	701a      	strb	r2, [r3, #0]
 8003ba6:	e01b      	b.n	8003be0 <ws2812_update_all+0xf8>
            LED_Buffer[index++] = (red & (1 << (7 - i))) ? BIT_1 : BIT_0;
 8003ba8:	2317      	movs	r3, #23
 8003baa:	18fb      	adds	r3, r7, r3
 8003bac:	781a      	ldrb	r2, [r3, #0]
 8003bae:	2319      	movs	r3, #25
 8003bb0:	18fb      	adds	r3, r7, r3
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	2107      	movs	r1, #7
 8003bb6:	1acb      	subs	r3, r1, r3
 8003bb8:	411a      	asrs	r2, r3
 8003bba:	0013      	movs	r3, r2
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	d001      	beq.n	8003bc6 <ws2812_update_all+0xde>
 8003bc2:	2122      	movs	r1, #34	@ 0x22
 8003bc4:	e000      	b.n	8003bc8 <ws2812_update_all+0xe0>
 8003bc6:	2111      	movs	r1, #17
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	61fa      	str	r2, [r7, #28]
 8003bce:	4a24      	ldr	r2, [pc, #144]	@ (8003c60 <ws2812_update_all+0x178>)
 8003bd0:	005b      	lsls	r3, r3, #1
 8003bd2:	5299      	strh	r1, [r3, r2]
        for (uint8_t i = 0; i < 8; i++) {
 8003bd4:	2119      	movs	r1, #25
 8003bd6:	187b      	adds	r3, r7, r1
 8003bd8:	781a      	ldrb	r2, [r3, #0]
 8003bda:	187b      	adds	r3, r7, r1
 8003bdc:	3201      	adds	r2, #1
 8003bde:	701a      	strb	r2, [r3, #0]
 8003be0:	2319      	movs	r3, #25
 8003be2:	18fb      	adds	r3, r7, r3
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	2b07      	cmp	r3, #7
 8003be8:	d9de      	bls.n	8003ba8 <ws2812_update_all+0xc0>
        }

        for (uint8_t i = 0; i < 8; i++) {
 8003bea:	2318      	movs	r3, #24
 8003bec:	18fb      	adds	r3, r7, r3
 8003bee:	2200      	movs	r2, #0
 8003bf0:	701a      	strb	r2, [r3, #0]
 8003bf2:	e01b      	b.n	8003c2c <ws2812_update_all+0x144>
            LED_Buffer[index++] = (blue & (1 << (7 - i))) ? BIT_1 : BIT_0;
 8003bf4:	2315      	movs	r3, #21
 8003bf6:	18fb      	adds	r3, r7, r3
 8003bf8:	781a      	ldrb	r2, [r3, #0]
 8003bfa:	2318      	movs	r3, #24
 8003bfc:	18fb      	adds	r3, r7, r3
 8003bfe:	781b      	ldrb	r3, [r3, #0]
 8003c00:	2107      	movs	r1, #7
 8003c02:	1acb      	subs	r3, r1, r3
 8003c04:	411a      	asrs	r2, r3
 8003c06:	0013      	movs	r3, r2
 8003c08:	2201      	movs	r2, #1
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d001      	beq.n	8003c12 <ws2812_update_all+0x12a>
 8003c0e:	2122      	movs	r1, #34	@ 0x22
 8003c10:	e000      	b.n	8003c14 <ws2812_update_all+0x12c>
 8003c12:	2111      	movs	r1, #17
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	61fa      	str	r2, [r7, #28]
 8003c1a:	4a11      	ldr	r2, [pc, #68]	@ (8003c60 <ws2812_update_all+0x178>)
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	5299      	strh	r1, [r3, r2]
        for (uint8_t i = 0; i < 8; i++) {
 8003c20:	2118      	movs	r1, #24
 8003c22:	187b      	adds	r3, r7, r1
 8003c24:	781a      	ldrb	r2, [r3, #0]
 8003c26:	187b      	adds	r3, r7, r1
 8003c28:	3201      	adds	r2, #1
 8003c2a:	701a      	strb	r2, [r3, #0]
 8003c2c:	2318      	movs	r3, #24
 8003c2e:	18fb      	adds	r3, r7, r3
 8003c30:	781b      	ldrb	r3, [r3, #0]
 8003c32:	2b07      	cmp	r3, #7
 8003c34:	d9de      	bls.n	8003bf4 <ws2812_update_all+0x10c>
    for (uint8_t led = firstled; led < lastled; led++) {
 8003c36:	211b      	movs	r1, #27
 8003c38:	187b      	adds	r3, r7, r1
 8003c3a:	781a      	ldrb	r2, [r3, #0]
 8003c3c:	187b      	adds	r3, r7, r1
 8003c3e:	3201      	adds	r2, #1
 8003c40:	701a      	strb	r2, [r3, #0]
 8003c42:	231b      	movs	r3, #27
 8003c44:	18fb      	adds	r3, r7, r3
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	dd00      	ble.n	8003c50 <ws2812_update_all+0x168>
 8003c4e:	e75e      	b.n	8003b0e <ws2812_update_all+0x26>
  __ASM volatile ("cpsie i" : : : "memory");
 8003c50:	b662      	cpsie	i
}
 8003c52:	46c0      	nop			@ (mov r8, r8)
        }
    }
    __enable_irq();
//    HAL_Delay(200);
    ws2812_send();
 8003c54:	f7ff ff1a 	bl	8003a8c <ws2812_send>
}
 8003c58:	46c0      	nop			@ (mov r8, r8)
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b008      	add	sp, #32
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000574 	.word	0x20000574

08003c64 <HAL_GPIO_EXTI_Callback>:


//! interrupt function for PIR sensor.

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	0002      	movs	r2, r0
 8003c6c:	1dbb      	adds	r3, r7, #6
 8003c6e:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == GPIO_PIN_1){
 8003c70:	1dbb      	adds	r3, r7, #6
 8003c72:	881b      	ldrh	r3, [r3, #0]
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d103      	bne.n	8003c80 <HAL_GPIO_EXTI_Callback+0x1c>
	        sendString("PIR\n");
 8003c78:	4b03      	ldr	r3, [pc, #12]	@ (8003c88 <HAL_GPIO_EXTI_Callback+0x24>)
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f7ff fe00 	bl	8003880 <sendString>
	}
}
 8003c80:	46c0      	nop			@ (mov r8, r8)
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b002      	add	sp, #8
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	0800d2fc 	.word	0x0800d2fc

08003c8c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b082      	sub	sp, #8
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM1)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a07      	ldr	r2, [pc, #28]	@ (8003cb8 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d107      	bne.n	8003cae <HAL_TIM_PWM_PulseFinishedCallback+0x22>
    {
    	HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8003c9e:	4b07      	ldr	r3, [pc, #28]	@ (8003cbc <HAL_TIM_PWM_PulseFinishedCallback+0x30>)
 8003ca0:	2100      	movs	r1, #0
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f002 fc4c 	bl	8006540 <HAL_TIM_PWM_Stop_DMA>
    	transferDone = 1;
 8003ca8:	4b05      	ldr	r3, [pc, #20]	@ (8003cc0 <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 8003caa:	2201      	movs	r2, #1
 8003cac:	701a      	strb	r2, [r3, #0]
    }
}
 8003cae:	46c0      	nop			@ (mov r8, r8)
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	b002      	add	sp, #8
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	46c0      	nop			@ (mov r8, r8)
 8003cb8:	40012c00 	.word	0x40012c00
 8003cbc:	2000025c 	.word	0x2000025c
 8003cc0:	200012f4 	.word	0x200012f4

08003cc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003cc8:	b672      	cpsid	i
}
 8003cca:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003ccc:	46c0      	nop			@ (mov r8, r8)
 8003cce:	e7fd      	b.n	8003ccc <Error_Handler+0x8>

08003cd0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8003d14 <HAL_MspInit+0x44>)
 8003cd8:	699a      	ldr	r2, [r3, #24]
 8003cda:	4b0e      	ldr	r3, [pc, #56]	@ (8003d14 <HAL_MspInit+0x44>)
 8003cdc:	2101      	movs	r1, #1
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	619a      	str	r2, [r3, #24]
 8003ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <HAL_MspInit+0x44>)
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	4013      	ands	r3, r2
 8003cea:	607b      	str	r3, [r7, #4]
 8003cec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cee:	4b09      	ldr	r3, [pc, #36]	@ (8003d14 <HAL_MspInit+0x44>)
 8003cf0:	69da      	ldr	r2, [r3, #28]
 8003cf2:	4b08      	ldr	r3, [pc, #32]	@ (8003d14 <HAL_MspInit+0x44>)
 8003cf4:	2180      	movs	r1, #128	@ 0x80
 8003cf6:	0549      	lsls	r1, r1, #21
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	61da      	str	r2, [r3, #28]
 8003cfc:	4b05      	ldr	r3, [pc, #20]	@ (8003d14 <HAL_MspInit+0x44>)
 8003cfe:	69da      	ldr	r2, [r3, #28]
 8003d00:	2380      	movs	r3, #128	@ 0x80
 8003d02:	055b      	lsls	r3, r3, #21
 8003d04:	4013      	ands	r3, r2
 8003d06:	603b      	str	r3, [r7, #0]
 8003d08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d0a:	46c0      	nop			@ (mov r8, r8)
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	b002      	add	sp, #8
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	40021000 	.word	0x40021000

08003d18 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003d18:	b590      	push	{r4, r7, lr}
 8003d1a:	b08b      	sub	sp, #44	@ 0x2c
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d20:	2414      	movs	r4, #20
 8003d22:	193b      	adds	r3, r7, r4
 8003d24:	0018      	movs	r0, r3
 8003d26:	2314      	movs	r3, #20
 8003d28:	001a      	movs	r2, r3
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	f006 f812 	bl	8009d54 <memset>
  if(hi2c->Instance==I2C1)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a1c      	ldr	r2, [pc, #112]	@ (8003da8 <HAL_I2C_MspInit+0x90>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d131      	bne.n	8003d9e <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8003dac <HAL_I2C_MspInit+0x94>)
 8003d3c:	695a      	ldr	r2, [r3, #20]
 8003d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003dac <HAL_I2C_MspInit+0x94>)
 8003d40:	2180      	movs	r1, #128	@ 0x80
 8003d42:	02c9      	lsls	r1, r1, #11
 8003d44:	430a      	orrs	r2, r1
 8003d46:	615a      	str	r2, [r3, #20]
 8003d48:	4b18      	ldr	r3, [pc, #96]	@ (8003dac <HAL_I2C_MspInit+0x94>)
 8003d4a:	695a      	ldr	r2, [r3, #20]
 8003d4c:	2380      	movs	r3, #128	@ 0x80
 8003d4e:	02db      	lsls	r3, r3, #11
 8003d50:	4013      	ands	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]
 8003d54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d56:	0021      	movs	r1, r4
 8003d58:	187b      	adds	r3, r7, r1
 8003d5a:	22c0      	movs	r2, #192	@ 0xc0
 8003d5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003d5e:	187b      	adds	r3, r7, r1
 8003d60:	2212      	movs	r2, #18
 8003d62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d64:	187b      	adds	r3, r7, r1
 8003d66:	2200      	movs	r2, #0
 8003d68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d6a:	187b      	adds	r3, r7, r1
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003d70:	187b      	adds	r3, r7, r1
 8003d72:	2201      	movs	r2, #1
 8003d74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d76:	187b      	adds	r3, r7, r1
 8003d78:	4a0d      	ldr	r2, [pc, #52]	@ (8003db0 <HAL_I2C_MspInit+0x98>)
 8003d7a:	0019      	movs	r1, r3
 8003d7c:	0010      	movs	r0, r2
 8003d7e:	f000 fda7 	bl	80048d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d82:	4b0a      	ldr	r3, [pc, #40]	@ (8003dac <HAL_I2C_MspInit+0x94>)
 8003d84:	69da      	ldr	r2, [r3, #28]
 8003d86:	4b09      	ldr	r3, [pc, #36]	@ (8003dac <HAL_I2C_MspInit+0x94>)
 8003d88:	2180      	movs	r1, #128	@ 0x80
 8003d8a:	0389      	lsls	r1, r1, #14
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	61da      	str	r2, [r3, #28]
 8003d90:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <HAL_I2C_MspInit+0x94>)
 8003d92:	69da      	ldr	r2, [r3, #28]
 8003d94:	2380      	movs	r3, #128	@ 0x80
 8003d96:	039b      	lsls	r3, r3, #14
 8003d98:	4013      	ands	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003d9e:	46c0      	nop			@ (mov r8, r8)
 8003da0:	46bd      	mov	sp, r7
 8003da2:	b00b      	add	sp, #44	@ 0x2c
 8003da4:	bd90      	pop	{r4, r7, pc}
 8003da6:	46c0      	nop			@ (mov r8, r8)
 8003da8:	40005400 	.word	0x40005400
 8003dac:	40021000 	.word	0x40021000
 8003db0:	48000400 	.word	0x48000400

08003db4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a1e      	ldr	r2, [pc, #120]	@ (8003e3c <HAL_TIM_Base_MspInit+0x88>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d136      	bne.n	8003e34 <HAL_TIM_Base_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8003e40 <HAL_TIM_Base_MspInit+0x8c>)
 8003dc8:	699a      	ldr	r2, [r3, #24]
 8003dca:	4b1d      	ldr	r3, [pc, #116]	@ (8003e40 <HAL_TIM_Base_MspInit+0x8c>)
 8003dcc:	2180      	movs	r1, #128	@ 0x80
 8003dce:	0109      	lsls	r1, r1, #4
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	619a      	str	r2, [r3, #24]
 8003dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8003e40 <HAL_TIM_Base_MspInit+0x8c>)
 8003dd6:	699a      	ldr	r2, [r3, #24]
 8003dd8:	2380      	movs	r3, #128	@ 0x80
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	4013      	ands	r3, r2
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8003de2:	4b18      	ldr	r3, [pc, #96]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003de4:	4a18      	ldr	r2, [pc, #96]	@ (8003e48 <HAL_TIM_Base_MspInit+0x94>)
 8003de6:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003de8:	4b16      	ldr	r3, [pc, #88]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003dea:	2210      	movs	r2, #16
 8003dec:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003dee:	4b15      	ldr	r3, [pc, #84]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003df4:	4b13      	ldr	r3, [pc, #76]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003df6:	2280      	movs	r2, #128	@ 0x80
 8003df8:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003dfa:	4b12      	ldr	r3, [pc, #72]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003dfc:	2280      	movs	r2, #128	@ 0x80
 8003dfe:	0052      	lsls	r2, r2, #1
 8003e00:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003e02:	4b10      	ldr	r3, [pc, #64]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003e04:	2280      	movs	r2, #128	@ 0x80
 8003e06:	00d2      	lsls	r2, r2, #3
 8003e08:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8003e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003e10:	4b0c      	ldr	r3, [pc, #48]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003e12:	2280      	movs	r2, #128	@ 0x80
 8003e14:	0192      	lsls	r2, r2, #6
 8003e16:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8003e18:	4b0a      	ldr	r3, [pc, #40]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f000 fb42 	bl	80044a4 <HAL_DMA_Init>
 8003e20:	1e03      	subs	r3, r0, #0
 8003e22:	d001      	beq.n	8003e28 <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 8003e24:	f7ff ff4e 	bl	8003cc4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a06      	ldr	r2, [pc, #24]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003e2c:	625a      	str	r2, [r3, #36]	@ 0x24
 8003e2e:	4b05      	ldr	r3, [pc, #20]	@ (8003e44 <HAL_TIM_Base_MspInit+0x90>)
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003e34:	46c0      	nop			@ (mov r8, r8)
 8003e36:	46bd      	mov	sp, r7
 8003e38:	b004      	add	sp, #16
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	40012c00 	.word	0x40012c00
 8003e40:	40021000 	.word	0x40021000
 8003e44:	200002a4 	.word	0x200002a4
 8003e48:	4002001c 	.word	0x4002001c

08003e4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e4c:	b590      	push	{r4, r7, lr}
 8003e4e:	b089      	sub	sp, #36	@ 0x24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e54:	240c      	movs	r4, #12
 8003e56:	193b      	adds	r3, r7, r4
 8003e58:	0018      	movs	r0, r3
 8003e5a:	2314      	movs	r3, #20
 8003e5c:	001a      	movs	r2, r3
 8003e5e:	2100      	movs	r1, #0
 8003e60:	f005 ff78 	bl	8009d54 <memset>
  if(htim->Instance==TIM1)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a16      	ldr	r2, [pc, #88]	@ (8003ec4 <HAL_TIM_MspPostInit+0x78>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d125      	bne.n	8003eba <HAL_TIM_MspPostInit+0x6e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e6e:	4b16      	ldr	r3, [pc, #88]	@ (8003ec8 <HAL_TIM_MspPostInit+0x7c>)
 8003e70:	695a      	ldr	r2, [r3, #20]
 8003e72:	4b15      	ldr	r3, [pc, #84]	@ (8003ec8 <HAL_TIM_MspPostInit+0x7c>)
 8003e74:	2180      	movs	r1, #128	@ 0x80
 8003e76:	0289      	lsls	r1, r1, #10
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	615a      	str	r2, [r3, #20]
 8003e7c:	4b12      	ldr	r3, [pc, #72]	@ (8003ec8 <HAL_TIM_MspPostInit+0x7c>)
 8003e7e:	695a      	ldr	r2, [r3, #20]
 8003e80:	2380      	movs	r3, #128	@ 0x80
 8003e82:	029b      	lsls	r3, r3, #10
 8003e84:	4013      	ands	r3, r2
 8003e86:	60bb      	str	r3, [r7, #8]
 8003e88:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003e8a:	193b      	adds	r3, r7, r4
 8003e8c:	2280      	movs	r2, #128	@ 0x80
 8003e8e:	0052      	lsls	r2, r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e92:	0021      	movs	r1, r4
 8003e94:	187b      	adds	r3, r7, r1
 8003e96:	2202      	movs	r2, #2
 8003e98:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9a:	187b      	adds	r3, r7, r1
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ea0:	187b      	adds	r3, r7, r1
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003ea6:	187b      	adds	r3, r7, r1
 8003ea8:	2202      	movs	r2, #2
 8003eaa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eac:	187a      	adds	r2, r7, r1
 8003eae:	2390      	movs	r3, #144	@ 0x90
 8003eb0:	05db      	lsls	r3, r3, #23
 8003eb2:	0011      	movs	r1, r2
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	f000 fd0b 	bl	80048d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	b009      	add	sp, #36	@ 0x24
 8003ec0:	bd90      	pop	{r4, r7, pc}
 8003ec2:	46c0      	nop			@ (mov r8, r8)
 8003ec4:	40012c00 	.word	0x40012c00
 8003ec8:	40021000 	.word	0x40021000

08003ecc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ecc:	b590      	push	{r4, r7, lr}
 8003ece:	b08b      	sub	sp, #44	@ 0x2c
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed4:	2414      	movs	r4, #20
 8003ed6:	193b      	adds	r3, r7, r4
 8003ed8:	0018      	movs	r0, r3
 8003eda:	2314      	movs	r3, #20
 8003edc:	001a      	movs	r2, r3
 8003ede:	2100      	movs	r1, #0
 8003ee0:	f005 ff38 	bl	8009d54 <memset>
  if(huart->Instance==USART2)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a20      	ldr	r2, [pc, #128]	@ (8003f6c <HAL_UART_MspInit+0xa0>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d13a      	bne.n	8003f64 <HAL_UART_MspInit+0x98>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003eee:	4b20      	ldr	r3, [pc, #128]	@ (8003f70 <HAL_UART_MspInit+0xa4>)
 8003ef0:	69da      	ldr	r2, [r3, #28]
 8003ef2:	4b1f      	ldr	r3, [pc, #124]	@ (8003f70 <HAL_UART_MspInit+0xa4>)
 8003ef4:	2180      	movs	r1, #128	@ 0x80
 8003ef6:	0289      	lsls	r1, r1, #10
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	61da      	str	r2, [r3, #28]
 8003efc:	4b1c      	ldr	r3, [pc, #112]	@ (8003f70 <HAL_UART_MspInit+0xa4>)
 8003efe:	69da      	ldr	r2, [r3, #28]
 8003f00:	2380      	movs	r3, #128	@ 0x80
 8003f02:	029b      	lsls	r3, r3, #10
 8003f04:	4013      	ands	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f0a:	4b19      	ldr	r3, [pc, #100]	@ (8003f70 <HAL_UART_MspInit+0xa4>)
 8003f0c:	695a      	ldr	r2, [r3, #20]
 8003f0e:	4b18      	ldr	r3, [pc, #96]	@ (8003f70 <HAL_UART_MspInit+0xa4>)
 8003f10:	2180      	movs	r1, #128	@ 0x80
 8003f12:	0289      	lsls	r1, r1, #10
 8003f14:	430a      	orrs	r2, r1
 8003f16:	615a      	str	r2, [r3, #20]
 8003f18:	4b15      	ldr	r3, [pc, #84]	@ (8003f70 <HAL_UART_MspInit+0xa4>)
 8003f1a:	695a      	ldr	r2, [r3, #20]
 8003f1c:	2380      	movs	r3, #128	@ 0x80
 8003f1e:	029b      	lsls	r3, r3, #10
 8003f20:	4013      	ands	r3, r2
 8003f22:	60fb      	str	r3, [r7, #12]
 8003f24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003f26:	0021      	movs	r1, r4
 8003f28:	187b      	adds	r3, r7, r1
 8003f2a:	220c      	movs	r2, #12
 8003f2c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2e:	187b      	adds	r3, r7, r1
 8003f30:	2202      	movs	r2, #2
 8003f32:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f34:	187b      	adds	r3, r7, r1
 8003f36:	2200      	movs	r2, #0
 8003f38:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f3a:	187b      	adds	r3, r7, r1
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003f40:	187b      	adds	r3, r7, r1
 8003f42:	2201      	movs	r2, #1
 8003f44:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f46:	187a      	adds	r2, r7, r1
 8003f48:	2390      	movs	r3, #144	@ 0x90
 8003f4a:	05db      	lsls	r3, r3, #23
 8003f4c:	0011      	movs	r1, r2
 8003f4e:	0018      	movs	r0, r3
 8003f50:	f000 fcbe 	bl	80048d0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003f54:	2200      	movs	r2, #0
 8003f56:	2100      	movs	r1, #0
 8003f58:	201c      	movs	r0, #28
 8003f5a:	f000 fa71 	bl	8004440 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003f5e:	201c      	movs	r0, #28
 8003f60:	f000 fa83 	bl	800446a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003f64:	46c0      	nop			@ (mov r8, r8)
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b00b      	add	sp, #44	@ 0x2c
 8003f6a:	bd90      	pop	{r4, r7, pc}
 8003f6c:	40004400 	.word	0x40004400
 8003f70:	40021000 	.word	0x40021000

08003f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f78:	46c0      	nop			@ (mov r8, r8)
 8003f7a:	e7fd      	b.n	8003f78 <NMI_Handler+0x4>

08003f7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f80:	46c0      	nop			@ (mov r8, r8)
 8003f82:	e7fd      	b.n	8003f80 <HardFault_Handler+0x4>

08003f84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003f88:	46c0      	nop			@ (mov r8, r8)
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f92:	46c0      	nop			@ (mov r8, r8)
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}

08003f98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f9c:	f000 f964 	bl	8004268 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003fa0:	46c0      	nop			@ (mov r8, r8)
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}

08003fa6 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003faa:	2002      	movs	r0, #2
 8003fac:	f000 fe1e 	bl	8004bec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8003fb0:	46c0      	nop			@ (mov r8, r8)
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003fb6:	b580      	push	{r7, lr}
 8003fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003fba:	2380      	movs	r3, #128	@ 0x80
 8003fbc:	019b      	lsls	r3, r3, #6
 8003fbe:	0018      	movs	r0, r3
 8003fc0:	f000 fe14 	bl	8004bec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003fc4:	46c0      	nop			@ (mov r8, r8)
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
	...

08003fcc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8003fd0:	4b03      	ldr	r3, [pc, #12]	@ (8003fe0 <DMA1_Channel2_3_IRQHandler+0x14>)
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	f000 fb91 	bl	80046fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003fd8:	46c0      	nop			@ (mov r8, r8)
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	46c0      	nop			@ (mov r8, r8)
 8003fe0:	200002a4 	.word	0x200002a4

08003fe4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003fe8:	4b03      	ldr	r3, [pc, #12]	@ (8003ff8 <USART2_IRQHandler+0x14>)
 8003fea:	0018      	movs	r0, r3
 8003fec:	f003 fb44 	bl	8007678 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003ff0:	46c0      	nop			@ (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	46c0      	nop			@ (mov r8, r8)
 8003ff8:	200002e8 	.word	0x200002e8

08003ffc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
  return 1;
 8004000:	2301      	movs	r3, #1
}
 8004002:	0018      	movs	r0, r3
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <_kill>:

int _kill(int pid, int sig)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004012:	f005 ff0b 	bl	8009e2c <__errno>
 8004016:	0003      	movs	r3, r0
 8004018:	2216      	movs	r2, #22
 800401a:	601a      	str	r2, [r3, #0]
  return -1;
 800401c:	2301      	movs	r3, #1
 800401e:	425b      	negs	r3, r3
}
 8004020:	0018      	movs	r0, r3
 8004022:	46bd      	mov	sp, r7
 8004024:	b002      	add	sp, #8
 8004026:	bd80      	pop	{r7, pc}

08004028 <_exit>:

void _exit (int status)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004030:	2301      	movs	r3, #1
 8004032:	425a      	negs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	0011      	movs	r1, r2
 8004038:	0018      	movs	r0, r3
 800403a:	f7ff ffe5 	bl	8004008 <_kill>
  while (1) {}    /* Make sure we hang here */
 800403e:	46c0      	nop			@ (mov r8, r8)
 8004040:	e7fd      	b.n	800403e <_exit+0x16>

08004042 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b086      	sub	sp, #24
 8004046:	af00      	add	r7, sp, #0
 8004048:	60f8      	str	r0, [r7, #12]
 800404a:	60b9      	str	r1, [r7, #8]
 800404c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800404e:	2300      	movs	r3, #0
 8004050:	617b      	str	r3, [r7, #20]
 8004052:	e00a      	b.n	800406a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004054:	e000      	b.n	8004058 <_read+0x16>
 8004056:	bf00      	nop
 8004058:	0001      	movs	r1, r0
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	60ba      	str	r2, [r7, #8]
 8004060:	b2ca      	uxtb	r2, r1
 8004062:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	3301      	adds	r3, #1
 8004068:	617b      	str	r3, [r7, #20]
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	429a      	cmp	r2, r3
 8004070:	dbf0      	blt.n	8004054 <_read+0x12>
  }

  return len;
 8004072:	687b      	ldr	r3, [r7, #4]
}
 8004074:	0018      	movs	r0, r3
 8004076:	46bd      	mov	sp, r7
 8004078:	b006      	add	sp, #24
 800407a:	bd80      	pop	{r7, pc}

0800407c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004088:	2300      	movs	r3, #0
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	e009      	b.n	80040a2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	1c5a      	adds	r2, r3, #1
 8004092:	60ba      	str	r2, [r7, #8]
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	0018      	movs	r0, r3
 8004098:	e000      	b.n	800409c <_write+0x20>
 800409a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	3301      	adds	r3, #1
 80040a0:	617b      	str	r3, [r7, #20]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	dbf1      	blt.n	800408e <_write+0x12>
  }
  return len;
 80040aa:	687b      	ldr	r3, [r7, #4]
}
 80040ac:	0018      	movs	r0, r3
 80040ae:	46bd      	mov	sp, r7
 80040b0:	b006      	add	sp, #24
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <_close>:

int _close(int file)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80040bc:	2301      	movs	r3, #1
 80040be:	425b      	negs	r3, r3
}
 80040c0:	0018      	movs	r0, r3
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b002      	add	sp, #8
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2280      	movs	r2, #128	@ 0x80
 80040d6:	0192      	lsls	r2, r2, #6
 80040d8:	605a      	str	r2, [r3, #4]
  return 0;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	0018      	movs	r0, r3
 80040de:	46bd      	mov	sp, r7
 80040e0:	b002      	add	sp, #8
 80040e2:	bd80      	pop	{r7, pc}

080040e4 <_isatty>:

int _isatty(int file)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80040ec:	2301      	movs	r3, #1
}
 80040ee:	0018      	movs	r0, r3
 80040f0:	46bd      	mov	sp, r7
 80040f2:	b002      	add	sp, #8
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b084      	sub	sp, #16
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	60f8      	str	r0, [r7, #12]
 80040fe:	60b9      	str	r1, [r7, #8]
 8004100:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004102:	2300      	movs	r3, #0
}
 8004104:	0018      	movs	r0, r3
 8004106:	46bd      	mov	sp, r7
 8004108:	b004      	add	sp, #16
 800410a:	bd80      	pop	{r7, pc}

0800410c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004114:	4a14      	ldr	r2, [pc, #80]	@ (8004168 <_sbrk+0x5c>)
 8004116:	4b15      	ldr	r3, [pc, #84]	@ (800416c <_sbrk+0x60>)
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004120:	4b13      	ldr	r3, [pc, #76]	@ (8004170 <_sbrk+0x64>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d102      	bne.n	800412e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004128:	4b11      	ldr	r3, [pc, #68]	@ (8004170 <_sbrk+0x64>)
 800412a:	4a12      	ldr	r2, [pc, #72]	@ (8004174 <_sbrk+0x68>)
 800412c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800412e:	4b10      	ldr	r3, [pc, #64]	@ (8004170 <_sbrk+0x64>)
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	18d3      	adds	r3, r2, r3
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	429a      	cmp	r2, r3
 800413a:	d207      	bcs.n	800414c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800413c:	f005 fe76 	bl	8009e2c <__errno>
 8004140:	0003      	movs	r3, r0
 8004142:	220c      	movs	r2, #12
 8004144:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004146:	2301      	movs	r3, #1
 8004148:	425b      	negs	r3, r3
 800414a:	e009      	b.n	8004160 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800414c:	4b08      	ldr	r3, [pc, #32]	@ (8004170 <_sbrk+0x64>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004152:	4b07      	ldr	r3, [pc, #28]	@ (8004170 <_sbrk+0x64>)
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	18d2      	adds	r2, r2, r3
 800415a:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <_sbrk+0x64>)
 800415c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800415e:	68fb      	ldr	r3, [r7, #12]
}
 8004160:	0018      	movs	r0, r3
 8004162:	46bd      	mov	sp, r7
 8004164:	b006      	add	sp, #24
 8004166:	bd80      	pop	{r7, pc}
 8004168:	20002000 	.word	0x20002000
 800416c:	00000400 	.word	0x00000400
 8004170:	200012f8 	.word	0x200012f8
 8004174:	20001450 	.word	0x20001450

08004178 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800417c:	46c0      	nop			@ (mov r8, r8)
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
	...

08004184 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004184:	480d      	ldr	r0, [pc, #52]	@ (80041bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004186:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004188:	f7ff fff6 	bl	8004178 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800418c:	480c      	ldr	r0, [pc, #48]	@ (80041c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800418e:	490d      	ldr	r1, [pc, #52]	@ (80041c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004190:	4a0d      	ldr	r2, [pc, #52]	@ (80041c8 <LoopForever+0xe>)
  movs r3, #0
 8004192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004194:	e002      	b.n	800419c <LoopCopyDataInit>

08004196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800419a:	3304      	adds	r3, #4

0800419c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800419c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800419e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041a0:	d3f9      	bcc.n	8004196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041a2:	4a0a      	ldr	r2, [pc, #40]	@ (80041cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80041a4:	4c0a      	ldr	r4, [pc, #40]	@ (80041d0 <LoopForever+0x16>)
  movs r3, #0
 80041a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041a8:	e001      	b.n	80041ae <LoopFillZerobss>

080041aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041ac:	3204      	adds	r2, #4

080041ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041b0:	d3fb      	bcc.n	80041aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80041b2:	f005 fe41 	bl	8009e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80041b6:	f7ff f85d 	bl	8003274 <main>

080041ba <LoopForever>:

LoopForever:
    b LoopForever
 80041ba:	e7fe      	b.n	80041ba <LoopForever>
  ldr   r0, =_estack
 80041bc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80041c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041c4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80041c8:	0800d7a8 	.word	0x0800d7a8
  ldr r2, =_sbss
 80041cc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80041d0:	2000144c 	.word	0x2000144c

080041d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80041d4:	e7fe      	b.n	80041d4 <ADC1_IRQHandler>
	...

080041d8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041dc:	4b07      	ldr	r3, [pc, #28]	@ (80041fc <HAL_Init+0x24>)
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	4b06      	ldr	r3, [pc, #24]	@ (80041fc <HAL_Init+0x24>)
 80041e2:	2110      	movs	r1, #16
 80041e4:	430a      	orrs	r2, r1
 80041e6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80041e8:	2000      	movs	r0, #0
 80041ea:	f000 f809 	bl	8004200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80041ee:	f7ff fd6f 	bl	8003cd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	0018      	movs	r0, r3
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	46c0      	nop			@ (mov r8, r8)
 80041fc:	40022000 	.word	0x40022000

08004200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004200:	b590      	push	{r4, r7, lr}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004208:	4b14      	ldr	r3, [pc, #80]	@ (800425c <HAL_InitTick+0x5c>)
 800420a:	681c      	ldr	r4, [r3, #0]
 800420c:	4b14      	ldr	r3, [pc, #80]	@ (8004260 <HAL_InitTick+0x60>)
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	0019      	movs	r1, r3
 8004212:	23fa      	movs	r3, #250	@ 0xfa
 8004214:	0098      	lsls	r0, r3, #2
 8004216:	f7fb ff9d 	bl	8000154 <__udivsi3>
 800421a:	0003      	movs	r3, r0
 800421c:	0019      	movs	r1, r3
 800421e:	0020      	movs	r0, r4
 8004220:	f7fb ff98 	bl	8000154 <__udivsi3>
 8004224:	0003      	movs	r3, r0
 8004226:	0018      	movs	r0, r3
 8004228:	f000 f92f 	bl	800448a <HAL_SYSTICK_Config>
 800422c:	1e03      	subs	r3, r0, #0
 800422e:	d001      	beq.n	8004234 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e00f      	b.n	8004254 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2b03      	cmp	r3, #3
 8004238:	d80b      	bhi.n	8004252 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	2301      	movs	r3, #1
 800423e:	425b      	negs	r3, r3
 8004240:	2200      	movs	r2, #0
 8004242:	0018      	movs	r0, r3
 8004244:	f000 f8fc 	bl	8004440 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004248:	4b06      	ldr	r3, [pc, #24]	@ (8004264 <HAL_InitTick+0x64>)
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	e000      	b.n	8004254 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
}
 8004254:	0018      	movs	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	b003      	add	sp, #12
 800425a:	bd90      	pop	{r4, r7, pc}
 800425c:	20000018 	.word	0x20000018
 8004260:	20000020 	.word	0x20000020
 8004264:	2000001c 	.word	0x2000001c

08004268 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800426c:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_IncTick+0x1c>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	001a      	movs	r2, r3
 8004272:	4b05      	ldr	r3, [pc, #20]	@ (8004288 <HAL_IncTick+0x20>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	18d2      	adds	r2, r2, r3
 8004278:	4b03      	ldr	r3, [pc, #12]	@ (8004288 <HAL_IncTick+0x20>)
 800427a:	601a      	str	r2, [r3, #0]
}
 800427c:	46c0      	nop			@ (mov r8, r8)
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	46c0      	nop			@ (mov r8, r8)
 8004284:	20000020 	.word	0x20000020
 8004288:	200012fc 	.word	0x200012fc

0800428c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	af00      	add	r7, sp, #0
  return uwTick;
 8004290:	4b02      	ldr	r3, [pc, #8]	@ (800429c <HAL_GetTick+0x10>)
 8004292:	681b      	ldr	r3, [r3, #0]
}
 8004294:	0018      	movs	r0, r3
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	200012fc 	.word	0x200012fc

080042a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042a8:	f7ff fff0 	bl	800428c <HAL_GetTick>
 80042ac:	0003      	movs	r3, r0
 80042ae:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	3301      	adds	r3, #1
 80042b8:	d005      	beq.n	80042c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042ba:	4b0a      	ldr	r3, [pc, #40]	@ (80042e4 <HAL_Delay+0x44>)
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	001a      	movs	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	189b      	adds	r3, r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80042c6:	46c0      	nop			@ (mov r8, r8)
 80042c8:	f7ff ffe0 	bl	800428c <HAL_GetTick>
 80042cc:	0002      	movs	r2, r0
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d8f7      	bhi.n	80042c8 <HAL_Delay+0x28>
  {
  }
}
 80042d8:	46c0      	nop			@ (mov r8, r8)
 80042da:	46c0      	nop			@ (mov r8, r8)
 80042dc:	46bd      	mov	sp, r7
 80042de:	b004      	add	sp, #16
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	46c0      	nop			@ (mov r8, r8)
 80042e4:	20000020 	.word	0x20000020

080042e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b082      	sub	sp, #8
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	0002      	movs	r2, r0
 80042f0:	1dfb      	adds	r3, r7, #7
 80042f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042f4:	1dfb      	adds	r3, r7, #7
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80042fa:	d809      	bhi.n	8004310 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042fc:	1dfb      	adds	r3, r7, #7
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	001a      	movs	r2, r3
 8004302:	231f      	movs	r3, #31
 8004304:	401a      	ands	r2, r3
 8004306:	4b04      	ldr	r3, [pc, #16]	@ (8004318 <__NVIC_EnableIRQ+0x30>)
 8004308:	2101      	movs	r1, #1
 800430a:	4091      	lsls	r1, r2
 800430c:	000a      	movs	r2, r1
 800430e:	601a      	str	r2, [r3, #0]
  }
}
 8004310:	46c0      	nop			@ (mov r8, r8)
 8004312:	46bd      	mov	sp, r7
 8004314:	b002      	add	sp, #8
 8004316:	bd80      	pop	{r7, pc}
 8004318:	e000e100 	.word	0xe000e100

0800431c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800431c:	b590      	push	{r4, r7, lr}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	0002      	movs	r2, r0
 8004324:	6039      	str	r1, [r7, #0]
 8004326:	1dfb      	adds	r3, r7, #7
 8004328:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800432a:	1dfb      	adds	r3, r7, #7
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004330:	d828      	bhi.n	8004384 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004332:	4a2f      	ldr	r2, [pc, #188]	@ (80043f0 <__NVIC_SetPriority+0xd4>)
 8004334:	1dfb      	adds	r3, r7, #7
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	b25b      	sxtb	r3, r3
 800433a:	089b      	lsrs	r3, r3, #2
 800433c:	33c0      	adds	r3, #192	@ 0xc0
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	589b      	ldr	r3, [r3, r2]
 8004342:	1dfa      	adds	r2, r7, #7
 8004344:	7812      	ldrb	r2, [r2, #0]
 8004346:	0011      	movs	r1, r2
 8004348:	2203      	movs	r2, #3
 800434a:	400a      	ands	r2, r1
 800434c:	00d2      	lsls	r2, r2, #3
 800434e:	21ff      	movs	r1, #255	@ 0xff
 8004350:	4091      	lsls	r1, r2
 8004352:	000a      	movs	r2, r1
 8004354:	43d2      	mvns	r2, r2
 8004356:	401a      	ands	r2, r3
 8004358:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	019b      	lsls	r3, r3, #6
 800435e:	22ff      	movs	r2, #255	@ 0xff
 8004360:	401a      	ands	r2, r3
 8004362:	1dfb      	adds	r3, r7, #7
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	0018      	movs	r0, r3
 8004368:	2303      	movs	r3, #3
 800436a:	4003      	ands	r3, r0
 800436c:	00db      	lsls	r3, r3, #3
 800436e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004370:	481f      	ldr	r0, [pc, #124]	@ (80043f0 <__NVIC_SetPriority+0xd4>)
 8004372:	1dfb      	adds	r3, r7, #7
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	b25b      	sxtb	r3, r3
 8004378:	089b      	lsrs	r3, r3, #2
 800437a:	430a      	orrs	r2, r1
 800437c:	33c0      	adds	r3, #192	@ 0xc0
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004382:	e031      	b.n	80043e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004384:	4a1b      	ldr	r2, [pc, #108]	@ (80043f4 <__NVIC_SetPriority+0xd8>)
 8004386:	1dfb      	adds	r3, r7, #7
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	0019      	movs	r1, r3
 800438c:	230f      	movs	r3, #15
 800438e:	400b      	ands	r3, r1
 8004390:	3b08      	subs	r3, #8
 8004392:	089b      	lsrs	r3, r3, #2
 8004394:	3306      	adds	r3, #6
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	18d3      	adds	r3, r2, r3
 800439a:	3304      	adds	r3, #4
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	1dfa      	adds	r2, r7, #7
 80043a0:	7812      	ldrb	r2, [r2, #0]
 80043a2:	0011      	movs	r1, r2
 80043a4:	2203      	movs	r2, #3
 80043a6:	400a      	ands	r2, r1
 80043a8:	00d2      	lsls	r2, r2, #3
 80043aa:	21ff      	movs	r1, #255	@ 0xff
 80043ac:	4091      	lsls	r1, r2
 80043ae:	000a      	movs	r2, r1
 80043b0:	43d2      	mvns	r2, r2
 80043b2:	401a      	ands	r2, r3
 80043b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	019b      	lsls	r3, r3, #6
 80043ba:	22ff      	movs	r2, #255	@ 0xff
 80043bc:	401a      	ands	r2, r3
 80043be:	1dfb      	adds	r3, r7, #7
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	0018      	movs	r0, r3
 80043c4:	2303      	movs	r3, #3
 80043c6:	4003      	ands	r3, r0
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80043cc:	4809      	ldr	r0, [pc, #36]	@ (80043f4 <__NVIC_SetPriority+0xd8>)
 80043ce:	1dfb      	adds	r3, r7, #7
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	001c      	movs	r4, r3
 80043d4:	230f      	movs	r3, #15
 80043d6:	4023      	ands	r3, r4
 80043d8:	3b08      	subs	r3, #8
 80043da:	089b      	lsrs	r3, r3, #2
 80043dc:	430a      	orrs	r2, r1
 80043de:	3306      	adds	r3, #6
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	18c3      	adds	r3, r0, r3
 80043e4:	3304      	adds	r3, #4
 80043e6:	601a      	str	r2, [r3, #0]
}
 80043e8:	46c0      	nop			@ (mov r8, r8)
 80043ea:	46bd      	mov	sp, r7
 80043ec:	b003      	add	sp, #12
 80043ee:	bd90      	pop	{r4, r7, pc}
 80043f0:	e000e100 	.word	0xe000e100
 80043f4:	e000ed00 	.word	0xe000ed00

080043f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	1e5a      	subs	r2, r3, #1
 8004404:	2380      	movs	r3, #128	@ 0x80
 8004406:	045b      	lsls	r3, r3, #17
 8004408:	429a      	cmp	r2, r3
 800440a:	d301      	bcc.n	8004410 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800440c:	2301      	movs	r3, #1
 800440e:	e010      	b.n	8004432 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004410:	4b0a      	ldr	r3, [pc, #40]	@ (800443c <SysTick_Config+0x44>)
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	3a01      	subs	r2, #1
 8004416:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004418:	2301      	movs	r3, #1
 800441a:	425b      	negs	r3, r3
 800441c:	2103      	movs	r1, #3
 800441e:	0018      	movs	r0, r3
 8004420:	f7ff ff7c 	bl	800431c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004424:	4b05      	ldr	r3, [pc, #20]	@ (800443c <SysTick_Config+0x44>)
 8004426:	2200      	movs	r2, #0
 8004428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800442a:	4b04      	ldr	r3, [pc, #16]	@ (800443c <SysTick_Config+0x44>)
 800442c:	2207      	movs	r2, #7
 800442e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004430:	2300      	movs	r3, #0
}
 8004432:	0018      	movs	r0, r3
 8004434:	46bd      	mov	sp, r7
 8004436:	b002      	add	sp, #8
 8004438:	bd80      	pop	{r7, pc}
 800443a:	46c0      	nop			@ (mov r8, r8)
 800443c:	e000e010 	.word	0xe000e010

08004440 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	607a      	str	r2, [r7, #4]
 800444a:	210f      	movs	r1, #15
 800444c:	187b      	adds	r3, r7, r1
 800444e:	1c02      	adds	r2, r0, #0
 8004450:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004452:	68ba      	ldr	r2, [r7, #8]
 8004454:	187b      	adds	r3, r7, r1
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	b25b      	sxtb	r3, r3
 800445a:	0011      	movs	r1, r2
 800445c:	0018      	movs	r0, r3
 800445e:	f7ff ff5d 	bl	800431c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8004462:	46c0      	nop			@ (mov r8, r8)
 8004464:	46bd      	mov	sp, r7
 8004466:	b004      	add	sp, #16
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b082      	sub	sp, #8
 800446e:	af00      	add	r7, sp, #0
 8004470:	0002      	movs	r2, r0
 8004472:	1dfb      	adds	r3, r7, #7
 8004474:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004476:	1dfb      	adds	r3, r7, #7
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	b25b      	sxtb	r3, r3
 800447c:	0018      	movs	r0, r3
 800447e:	f7ff ff33 	bl	80042e8 <__NVIC_EnableIRQ>
}
 8004482:	46c0      	nop			@ (mov r8, r8)
 8004484:	46bd      	mov	sp, r7
 8004486:	b002      	add	sp, #8
 8004488:	bd80      	pop	{r7, pc}

0800448a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800448a:	b580      	push	{r7, lr}
 800448c:	b082      	sub	sp, #8
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	0018      	movs	r0, r3
 8004496:	f7ff ffaf 	bl	80043f8 <SysTick_Config>
 800449a:	0003      	movs	r3, r0
}
 800449c:	0018      	movs	r0, r3
 800449e:	46bd      	mov	sp, r7
 80044a0:	b002      	add	sp, #8
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e036      	b.n	8004528 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2221      	movs	r2, #33	@ 0x21
 80044be:	2102      	movs	r1, #2
 80044c0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	4a18      	ldr	r2, [pc, #96]	@ (8004530 <HAL_DMA_Init+0x8c>)
 80044ce:	4013      	ands	r3, r2
 80044d0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80044da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	695b      	ldr	r3, [r3, #20]
 80044ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	69db      	ldr	r3, [r3, #28]
 80044f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	0018      	movs	r0, r3
 800450c:	f000 f9c4 	bl	8004898 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2221      	movs	r2, #33	@ 0x21
 800451a:	2101      	movs	r1, #1
 800451c:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2220      	movs	r2, #32
 8004522:	2100      	movs	r1, #0
 8004524:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	0018      	movs	r0, r3
 800452a:	46bd      	mov	sp, r7
 800452c:	b004      	add	sp, #16
 800452e:	bd80      	pop	{r7, pc}
 8004530:	ffffc00f 	.word	0xffffc00f

08004534 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
 8004540:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004542:	2317      	movs	r3, #23
 8004544:	18fb      	adds	r3, r7, r3
 8004546:	2200      	movs	r2, #0
 8004548:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2220      	movs	r2, #32
 800454e:	5c9b      	ldrb	r3, [r3, r2]
 8004550:	2b01      	cmp	r3, #1
 8004552:	d101      	bne.n	8004558 <HAL_DMA_Start_IT+0x24>
 8004554:	2302      	movs	r3, #2
 8004556:	e04f      	b.n	80045f8 <HAL_DMA_Start_IT+0xc4>
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2220      	movs	r2, #32
 800455c:	2101      	movs	r1, #1
 800455e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2221      	movs	r2, #33	@ 0x21
 8004564:	5c9b      	ldrb	r3, [r3, r2]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b01      	cmp	r3, #1
 800456a:	d13a      	bne.n	80045e2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2221      	movs	r2, #33	@ 0x21
 8004570:	2102      	movs	r1, #2
 8004572:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2200      	movs	r2, #0
 8004578:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2101      	movs	r1, #1
 8004586:	438a      	bics	r2, r1
 8004588:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	68b9      	ldr	r1, [r7, #8]
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 f954 	bl	800483e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459a:	2b00      	cmp	r3, #0
 800459c:	d008      	beq.n	80045b0 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	210e      	movs	r1, #14
 80045aa:	430a      	orrs	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]
 80045ae:	e00f      	b.n	80045d0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	210a      	movs	r1, #10
 80045bc:	430a      	orrs	r2, r1
 80045be:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2104      	movs	r1, #4
 80045cc:	438a      	bics	r2, r1
 80045ce:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2101      	movs	r1, #1
 80045dc:	430a      	orrs	r2, r1
 80045de:	601a      	str	r2, [r3, #0]
 80045e0:	e007      	b.n	80045f2 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2220      	movs	r2, #32
 80045e6:	2100      	movs	r1, #0
 80045e8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80045ea:	2317      	movs	r3, #23
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	2202      	movs	r2, #2
 80045f0:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80045f2:	2317      	movs	r3, #23
 80045f4:	18fb      	adds	r3, r7, r3
 80045f6:	781b      	ldrb	r3, [r3, #0]
}
 80045f8:	0018      	movs	r0, r3
 80045fa:	46bd      	mov	sp, r7
 80045fc:	b006      	add	sp, #24
 80045fe:	bd80      	pop	{r7, pc}

08004600 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b082      	sub	sp, #8
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2221      	movs	r2, #33	@ 0x21
 800460c:	5c9b      	ldrb	r3, [r3, r2]
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d008      	beq.n	8004626 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2204      	movs	r2, #4
 8004618:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2220      	movs	r2, #32
 800461e:	2100      	movs	r1, #0
 8004620:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e020      	b.n	8004668 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	210e      	movs	r1, #14
 8004632:	438a      	bics	r2, r1
 8004634:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2101      	movs	r1, #1
 8004642:	438a      	bics	r2, r1
 8004644:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464e:	2101      	movs	r1, #1
 8004650:	4091      	lsls	r1, r2
 8004652:	000a      	movs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2221      	movs	r2, #33	@ 0x21
 800465a:	2101      	movs	r1, #1
 800465c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2220      	movs	r2, #32
 8004662:	2100      	movs	r1, #0
 8004664:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	0018      	movs	r0, r3
 800466a:	46bd      	mov	sp, r7
 800466c:	b002      	add	sp, #8
 800466e:	bd80      	pop	{r7, pc}

08004670 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004678:	210f      	movs	r1, #15
 800467a:	187b      	adds	r3, r7, r1
 800467c:	2200      	movs	r2, #0
 800467e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2221      	movs	r2, #33	@ 0x21
 8004684:	5c9b      	ldrb	r3, [r3, r2]
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d006      	beq.n	800469a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2204      	movs	r2, #4
 8004690:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8004692:	187b      	adds	r3, r7, r1
 8004694:	2201      	movs	r2, #1
 8004696:	701a      	strb	r2, [r3, #0]
 8004698:	e028      	b.n	80046ec <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	210e      	movs	r1, #14
 80046a6:	438a      	bics	r2, r1
 80046a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2101      	movs	r1, #1
 80046b6:	438a      	bics	r2, r1
 80046b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c2:	2101      	movs	r1, #1
 80046c4:	4091      	lsls	r1, r2
 80046c6:	000a      	movs	r2, r1
 80046c8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2221      	movs	r2, #33	@ 0x21
 80046ce:	2101      	movs	r1, #1
 80046d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2220      	movs	r2, #32
 80046d6:	2100      	movs	r1, #0
 80046d8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d004      	beq.n	80046ec <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	0010      	movs	r0, r2
 80046ea:	4798      	blx	r3
    }
  }
  return status;
 80046ec:	230f      	movs	r3, #15
 80046ee:	18fb      	adds	r3, r7, r3
 80046f0:	781b      	ldrb	r3, [r3, #0]
}
 80046f2:	0018      	movs	r0, r3
 80046f4:	46bd      	mov	sp, r7
 80046f6:	b004      	add	sp, #16
 80046f8:	bd80      	pop	{r7, pc}

080046fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b084      	sub	sp, #16
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	2204      	movs	r2, #4
 8004718:	409a      	lsls	r2, r3
 800471a:	0013      	movs	r3, r2
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	4013      	ands	r3, r2
 8004720:	d024      	beq.n	800476c <HAL_DMA_IRQHandler+0x72>
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2204      	movs	r2, #4
 8004726:	4013      	ands	r3, r2
 8004728:	d020      	beq.n	800476c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2220      	movs	r2, #32
 8004732:	4013      	ands	r3, r2
 8004734:	d107      	bne.n	8004746 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2104      	movs	r1, #4
 8004742:	438a      	bics	r2, r1
 8004744:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800474e:	2104      	movs	r1, #4
 8004750:	4091      	lsls	r1, r2
 8004752:	000a      	movs	r2, r1
 8004754:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475a:	2b00      	cmp	r3, #0
 800475c:	d100      	bne.n	8004760 <HAL_DMA_IRQHandler+0x66>
 800475e:	e06a      	b.n	8004836 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	0010      	movs	r0, r2
 8004768:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800476a:	e064      	b.n	8004836 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004770:	2202      	movs	r2, #2
 8004772:	409a      	lsls	r2, r3
 8004774:	0013      	movs	r3, r2
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	4013      	ands	r3, r2
 800477a:	d02b      	beq.n	80047d4 <HAL_DMA_IRQHandler+0xda>
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	2202      	movs	r2, #2
 8004780:	4013      	ands	r3, r2
 8004782:	d027      	beq.n	80047d4 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2220      	movs	r2, #32
 800478c:	4013      	ands	r3, r2
 800478e:	d10b      	bne.n	80047a8 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	210a      	movs	r1, #10
 800479c:	438a      	bics	r2, r1
 800479e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2221      	movs	r2, #33	@ 0x21
 80047a4:	2101      	movs	r1, #1
 80047a6:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b0:	2102      	movs	r1, #2
 80047b2:	4091      	lsls	r1, r2
 80047b4:	000a      	movs	r2, r1
 80047b6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2220      	movs	r2, #32
 80047bc:	2100      	movs	r1, #0
 80047be:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d036      	beq.n	8004836 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	0010      	movs	r0, r2
 80047d0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80047d2:	e030      	b.n	8004836 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d8:	2208      	movs	r2, #8
 80047da:	409a      	lsls	r2, r3
 80047dc:	0013      	movs	r3, r2
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4013      	ands	r3, r2
 80047e2:	d028      	beq.n	8004836 <HAL_DMA_IRQHandler+0x13c>
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2208      	movs	r2, #8
 80047e8:	4013      	ands	r3, r2
 80047ea:	d024      	beq.n	8004836 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	210e      	movs	r1, #14
 80047f8:	438a      	bics	r2, r1
 80047fa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004804:	2101      	movs	r1, #1
 8004806:	4091      	lsls	r1, r2
 8004808:	000a      	movs	r2, r1
 800480a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2221      	movs	r2, #33	@ 0x21
 8004816:	2101      	movs	r1, #1
 8004818:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2220      	movs	r2, #32
 800481e:	2100      	movs	r1, #0
 8004820:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004826:	2b00      	cmp	r3, #0
 8004828:	d005      	beq.n	8004836 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	0010      	movs	r0, r2
 8004832:	4798      	blx	r3
    }
  }
}
 8004834:	e7ff      	b.n	8004836 <HAL_DMA_IRQHandler+0x13c>
 8004836:	46c0      	nop			@ (mov r8, r8)
 8004838:	46bd      	mov	sp, r7
 800483a:	b004      	add	sp, #16
 800483c:	bd80      	pop	{r7, pc}

0800483e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b084      	sub	sp, #16
 8004842:	af00      	add	r7, sp, #0
 8004844:	60f8      	str	r0, [r7, #12]
 8004846:	60b9      	str	r1, [r7, #8]
 8004848:	607a      	str	r2, [r7, #4]
 800484a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004854:	2101      	movs	r1, #1
 8004856:	4091      	lsls	r1, r2
 8004858:	000a      	movs	r2, r1
 800485a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	2b10      	cmp	r3, #16
 800486a:	d108      	bne.n	800487e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800487c:	e007      	b.n	800488e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	60da      	str	r2, [r3, #12]
}
 800488e:	46c0      	nop			@ (mov r8, r8)
 8004890:	46bd      	mov	sp, r7
 8004892:	b004      	add	sp, #16
 8004894:	bd80      	pop	{r7, pc}
	...

08004898 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a08      	ldr	r2, [pc, #32]	@ (80048c8 <DMA_CalcBaseAndBitshift+0x30>)
 80048a6:	4694      	mov	ip, r2
 80048a8:	4463      	add	r3, ip
 80048aa:	2114      	movs	r1, #20
 80048ac:	0018      	movs	r0, r3
 80048ae:	f7fb fc51 	bl	8000154 <__udivsi3>
 80048b2:	0003      	movs	r3, r0
 80048b4:	009a      	lsls	r2, r3, #2
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a03      	ldr	r2, [pc, #12]	@ (80048cc <DMA_CalcBaseAndBitshift+0x34>)
 80048be:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80048c0:	46c0      	nop			@ (mov r8, r8)
 80048c2:	46bd      	mov	sp, r7
 80048c4:	b002      	add	sp, #8
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	bffdfff8 	.word	0xbffdfff8
 80048cc:	40020000 	.word	0x40020000

080048d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048da:	2300      	movs	r3, #0
 80048dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048de:	e14f      	b.n	8004b80 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2101      	movs	r1, #1
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	4091      	lsls	r1, r2
 80048ea:	000a      	movs	r2, r1
 80048ec:	4013      	ands	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d100      	bne.n	80048f8 <HAL_GPIO_Init+0x28>
 80048f6:	e140      	b.n	8004b7a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	2203      	movs	r2, #3
 80048fe:	4013      	ands	r3, r2
 8004900:	2b01      	cmp	r3, #1
 8004902:	d005      	beq.n	8004910 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	2203      	movs	r2, #3
 800490a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800490c:	2b02      	cmp	r3, #2
 800490e:	d130      	bne.n	8004972 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	2203      	movs	r2, #3
 800491c:	409a      	lsls	r2, r3
 800491e:	0013      	movs	r3, r2
 8004920:	43da      	mvns	r2, r3
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	4013      	ands	r3, r2
 8004926:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	409a      	lsls	r2, r3
 8004932:	0013      	movs	r3, r2
 8004934:	693a      	ldr	r2, [r7, #16]
 8004936:	4313      	orrs	r3, r2
 8004938:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004946:	2201      	movs	r2, #1
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	409a      	lsls	r2, r3
 800494c:	0013      	movs	r3, r2
 800494e:	43da      	mvns	r2, r3
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	4013      	ands	r3, r2
 8004954:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	091b      	lsrs	r3, r3, #4
 800495c:	2201      	movs	r2, #1
 800495e:	401a      	ands	r2, r3
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	409a      	lsls	r2, r3
 8004964:	0013      	movs	r3, r2
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	4313      	orrs	r3, r2
 800496a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	2203      	movs	r2, #3
 8004978:	4013      	ands	r3, r2
 800497a:	2b03      	cmp	r3, #3
 800497c:	d017      	beq.n	80049ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	005b      	lsls	r3, r3, #1
 8004988:	2203      	movs	r2, #3
 800498a:	409a      	lsls	r2, r3
 800498c:	0013      	movs	r3, r2
 800498e:	43da      	mvns	r2, r3
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	4013      	ands	r3, r2
 8004994:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	005b      	lsls	r3, r3, #1
 800499e:	409a      	lsls	r2, r3
 80049a0:	0013      	movs	r3, r2
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2203      	movs	r2, #3
 80049b4:	4013      	ands	r3, r2
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d123      	bne.n	8004a02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	08da      	lsrs	r2, r3, #3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	3208      	adds	r2, #8
 80049c2:	0092      	lsls	r2, r2, #2
 80049c4:	58d3      	ldr	r3, [r2, r3]
 80049c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	2207      	movs	r2, #7
 80049cc:	4013      	ands	r3, r2
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	220f      	movs	r2, #15
 80049d2:	409a      	lsls	r2, r3
 80049d4:	0013      	movs	r3, r2
 80049d6:	43da      	mvns	r2, r3
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	4013      	ands	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	691a      	ldr	r2, [r3, #16]
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	2107      	movs	r1, #7
 80049e6:	400b      	ands	r3, r1
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	409a      	lsls	r2, r3
 80049ec:	0013      	movs	r3, r2
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	08da      	lsrs	r2, r3, #3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	3208      	adds	r2, #8
 80049fc:	0092      	lsls	r2, r2, #2
 80049fe:	6939      	ldr	r1, [r7, #16]
 8004a00:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004a08:	697b      	ldr	r3, [r7, #20]
 8004a0a:	005b      	lsls	r3, r3, #1
 8004a0c:	2203      	movs	r2, #3
 8004a0e:	409a      	lsls	r2, r3
 8004a10:	0013      	movs	r3, r2
 8004a12:	43da      	mvns	r2, r3
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	4013      	ands	r3, r2
 8004a18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2203      	movs	r2, #3
 8004a20:	401a      	ands	r2, r3
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	005b      	lsls	r3, r3, #1
 8004a26:	409a      	lsls	r2, r3
 8004a28:	0013      	movs	r3, r2
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	693a      	ldr	r2, [r7, #16]
 8004a34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685a      	ldr	r2, [r3, #4]
 8004a3a:	23c0      	movs	r3, #192	@ 0xc0
 8004a3c:	029b      	lsls	r3, r3, #10
 8004a3e:	4013      	ands	r3, r2
 8004a40:	d100      	bne.n	8004a44 <HAL_GPIO_Init+0x174>
 8004a42:	e09a      	b.n	8004b7a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a44:	4b54      	ldr	r3, [pc, #336]	@ (8004b98 <HAL_GPIO_Init+0x2c8>)
 8004a46:	699a      	ldr	r2, [r3, #24]
 8004a48:	4b53      	ldr	r3, [pc, #332]	@ (8004b98 <HAL_GPIO_Init+0x2c8>)
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	619a      	str	r2, [r3, #24]
 8004a50:	4b51      	ldr	r3, [pc, #324]	@ (8004b98 <HAL_GPIO_Init+0x2c8>)
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	2201      	movs	r2, #1
 8004a56:	4013      	ands	r3, r2
 8004a58:	60bb      	str	r3, [r7, #8]
 8004a5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004a5c:	4a4f      	ldr	r2, [pc, #316]	@ (8004b9c <HAL_GPIO_Init+0x2cc>)
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	089b      	lsrs	r3, r3, #2
 8004a62:	3302      	adds	r3, #2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	589b      	ldr	r3, [r3, r2]
 8004a68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	2203      	movs	r2, #3
 8004a6e:	4013      	ands	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	220f      	movs	r2, #15
 8004a74:	409a      	lsls	r2, r3
 8004a76:	0013      	movs	r3, r2
 8004a78:	43da      	mvns	r2, r3
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a80:	687a      	ldr	r2, [r7, #4]
 8004a82:	2390      	movs	r3, #144	@ 0x90
 8004a84:	05db      	lsls	r3, r3, #23
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d013      	beq.n	8004ab2 <HAL_GPIO_Init+0x1e2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a44      	ldr	r2, [pc, #272]	@ (8004ba0 <HAL_GPIO_Init+0x2d0>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d00d      	beq.n	8004aae <HAL_GPIO_Init+0x1de>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a43      	ldr	r2, [pc, #268]	@ (8004ba4 <HAL_GPIO_Init+0x2d4>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d007      	beq.n	8004aaa <HAL_GPIO_Init+0x1da>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a42      	ldr	r2, [pc, #264]	@ (8004ba8 <HAL_GPIO_Init+0x2d8>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d101      	bne.n	8004aa6 <HAL_GPIO_Init+0x1d6>
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e006      	b.n	8004ab4 <HAL_GPIO_Init+0x1e4>
 8004aa6:	2305      	movs	r3, #5
 8004aa8:	e004      	b.n	8004ab4 <HAL_GPIO_Init+0x1e4>
 8004aaa:	2302      	movs	r3, #2
 8004aac:	e002      	b.n	8004ab4 <HAL_GPIO_Init+0x1e4>
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e000      	b.n	8004ab4 <HAL_GPIO_Init+0x1e4>
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	697a      	ldr	r2, [r7, #20]
 8004ab6:	2103      	movs	r1, #3
 8004ab8:	400a      	ands	r2, r1
 8004aba:	0092      	lsls	r2, r2, #2
 8004abc:	4093      	lsls	r3, r2
 8004abe:	693a      	ldr	r2, [r7, #16]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004ac4:	4935      	ldr	r1, [pc, #212]	@ (8004b9c <HAL_GPIO_Init+0x2cc>)
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	089b      	lsrs	r3, r3, #2
 8004aca:	3302      	adds	r3, #2
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ad2:	4b36      	ldr	r3, [pc, #216]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	43da      	mvns	r2, r3
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	2380      	movs	r3, #128	@ 0x80
 8004ae8:	035b      	lsls	r3, r3, #13
 8004aea:	4013      	ands	r3, r2
 8004aec:	d003      	beq.n	8004af6 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	4313      	orrs	r3, r2
 8004af4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004af6:	4b2d      	ldr	r3, [pc, #180]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004af8:	693a      	ldr	r2, [r7, #16]
 8004afa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004afc:	4b2b      	ldr	r3, [pc, #172]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	43da      	mvns	r2, r3
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	2380      	movs	r3, #128	@ 0x80
 8004b12:	039b      	lsls	r3, r3, #14
 8004b14:	4013      	ands	r3, r2
 8004b16:	d003      	beq.n	8004b20 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004b20:	4b22      	ldr	r3, [pc, #136]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8004b26:	4b21      	ldr	r3, [pc, #132]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	43da      	mvns	r2, r3
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	4013      	ands	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685a      	ldr	r2, [r3, #4]
 8004b3a:	2380      	movs	r3, #128	@ 0x80
 8004b3c:	029b      	lsls	r3, r3, #10
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d003      	beq.n	8004b4a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004b4a:	4b18      	ldr	r3, [pc, #96]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8004b50:	4b16      	ldr	r3, [pc, #88]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	43da      	mvns	r2, r3
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	685a      	ldr	r2, [r3, #4]
 8004b64:	2380      	movs	r3, #128	@ 0x80
 8004b66:	025b      	lsls	r3, r3, #9
 8004b68:	4013      	ands	r3, r2
 8004b6a:	d003      	beq.n	8004b74 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004b74:	4b0d      	ldr	r3, [pc, #52]	@ (8004bac <HAL_GPIO_Init+0x2dc>)
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	40da      	lsrs	r2, r3
 8004b88:	1e13      	subs	r3, r2, #0
 8004b8a:	d000      	beq.n	8004b8e <HAL_GPIO_Init+0x2be>
 8004b8c:	e6a8      	b.n	80048e0 <HAL_GPIO_Init+0x10>
  } 
}
 8004b8e:	46c0      	nop			@ (mov r8, r8)
 8004b90:	46c0      	nop			@ (mov r8, r8)
 8004b92:	46bd      	mov	sp, r7
 8004b94:	b006      	add	sp, #24
 8004b96:	bd80      	pop	{r7, pc}
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	40010000 	.word	0x40010000
 8004ba0:	48000400 	.word	0x48000400
 8004ba4:	48000800 	.word	0x48000800
 8004ba8:	48000c00 	.word	0x48000c00
 8004bac:	40010400 	.word	0x40010400

08004bb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	0008      	movs	r0, r1
 8004bba:	0011      	movs	r1, r2
 8004bbc:	1cbb      	adds	r3, r7, #2
 8004bbe:	1c02      	adds	r2, r0, #0
 8004bc0:	801a      	strh	r2, [r3, #0]
 8004bc2:	1c7b      	adds	r3, r7, #1
 8004bc4:	1c0a      	adds	r2, r1, #0
 8004bc6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bc8:	1c7b      	adds	r3, r7, #1
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d004      	beq.n	8004bda <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004bd0:	1cbb      	adds	r3, r7, #2
 8004bd2:	881a      	ldrh	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004bd8:	e003      	b.n	8004be2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004bda:	1cbb      	adds	r3, r7, #2
 8004bdc:	881a      	ldrh	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004be2:	46c0      	nop			@ (mov r8, r8)
 8004be4:	46bd      	mov	sp, r7
 8004be6:	b002      	add	sp, #8
 8004be8:	bd80      	pop	{r7, pc}
	...

08004bec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	0002      	movs	r2, r0
 8004bf4:	1dbb      	adds	r3, r7, #6
 8004bf6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004bf8:	4b09      	ldr	r3, [pc, #36]	@ (8004c20 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004bfa:	695b      	ldr	r3, [r3, #20]
 8004bfc:	1dba      	adds	r2, r7, #6
 8004bfe:	8812      	ldrh	r2, [r2, #0]
 8004c00:	4013      	ands	r3, r2
 8004c02:	d008      	beq.n	8004c16 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c04:	4b06      	ldr	r3, [pc, #24]	@ (8004c20 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004c06:	1dba      	adds	r2, r7, #6
 8004c08:	8812      	ldrh	r2, [r2, #0]
 8004c0a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c0c:	1dbb      	adds	r3, r7, #6
 8004c0e:	881b      	ldrh	r3, [r3, #0]
 8004c10:	0018      	movs	r0, r3
 8004c12:	f7ff f827 	bl	8003c64 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c16:	46c0      	nop			@ (mov r8, r8)
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	b002      	add	sp, #8
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	46c0      	nop			@ (mov r8, r8)
 8004c20:	40010400 	.word	0x40010400

08004c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d101      	bne.n	8004c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e08f      	b.n	8004d56 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2241      	movs	r2, #65	@ 0x41
 8004c3a:	5c9b      	ldrb	r3, [r3, r2]
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d107      	bne.n	8004c52 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2240      	movs	r2, #64	@ 0x40
 8004c46:	2100      	movs	r1, #0
 8004c48:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f7ff f863 	bl	8003d18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2241      	movs	r2, #65	@ 0x41
 8004c56:	2124      	movs	r1, #36	@ 0x24
 8004c58:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2101      	movs	r1, #1
 8004c66:	438a      	bics	r2, r1
 8004c68:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	685a      	ldr	r2, [r3, #4]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	493b      	ldr	r1, [pc, #236]	@ (8004d60 <HAL_I2C_Init+0x13c>)
 8004c74:	400a      	ands	r2, r1
 8004c76:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	689a      	ldr	r2, [r3, #8]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4938      	ldr	r1, [pc, #224]	@ (8004d64 <HAL_I2C_Init+0x140>)
 8004c84:	400a      	ands	r2, r1
 8004c86:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d108      	bne.n	8004ca2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2180      	movs	r1, #128	@ 0x80
 8004c9a:	0209      	lsls	r1, r1, #8
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	609a      	str	r2, [r3, #8]
 8004ca0:	e007      	b.n	8004cb2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2184      	movs	r1, #132	@ 0x84
 8004cac:	0209      	lsls	r1, r1, #8
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d109      	bne.n	8004cce <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2180      	movs	r1, #128	@ 0x80
 8004cc6:	0109      	lsls	r1, r1, #4
 8004cc8:	430a      	orrs	r2, r1
 8004cca:	605a      	str	r2, [r3, #4]
 8004ccc:	e007      	b.n	8004cde <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4923      	ldr	r1, [pc, #140]	@ (8004d68 <HAL_I2C_Init+0x144>)
 8004cda:	400a      	ands	r2, r1
 8004cdc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4920      	ldr	r1, [pc, #128]	@ (8004d6c <HAL_I2C_Init+0x148>)
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68da      	ldr	r2, [r3, #12]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	491a      	ldr	r1, [pc, #104]	@ (8004d64 <HAL_I2C_Init+0x140>)
 8004cfa:	400a      	ands	r2, r1
 8004cfc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	691a      	ldr	r2, [r3, #16]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	431a      	orrs	r2, r3
 8004d08:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	430a      	orrs	r2, r1
 8004d16:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	69d9      	ldr	r1, [r3, #28]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a1a      	ldr	r2, [r3, #32]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2101      	movs	r1, #1
 8004d34:	430a      	orrs	r2, r1
 8004d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2241      	movs	r2, #65	@ 0x41
 8004d42:	2120      	movs	r1, #32
 8004d44:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2242      	movs	r2, #66	@ 0x42
 8004d50:	2100      	movs	r1, #0
 8004d52:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	0018      	movs	r0, r3
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	b002      	add	sp, #8
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	46c0      	nop			@ (mov r8, r8)
 8004d60:	f0ffffff 	.word	0xf0ffffff
 8004d64:	ffff7fff 	.word	0xffff7fff
 8004d68:	fffff7ff 	.word	0xfffff7ff
 8004d6c:	02008000 	.word	0x02008000

08004d70 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d70:	b590      	push	{r4, r7, lr}
 8004d72:	b089      	sub	sp, #36	@ 0x24
 8004d74:	af02      	add	r7, sp, #8
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	000c      	movs	r4, r1
 8004d7a:	0010      	movs	r0, r2
 8004d7c:	0019      	movs	r1, r3
 8004d7e:	230a      	movs	r3, #10
 8004d80:	18fb      	adds	r3, r7, r3
 8004d82:	1c22      	adds	r2, r4, #0
 8004d84:	801a      	strh	r2, [r3, #0]
 8004d86:	2308      	movs	r3, #8
 8004d88:	18fb      	adds	r3, r7, r3
 8004d8a:	1c02      	adds	r2, r0, #0
 8004d8c:	801a      	strh	r2, [r3, #0]
 8004d8e:	1dbb      	adds	r3, r7, #6
 8004d90:	1c0a      	adds	r2, r1, #0
 8004d92:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2241      	movs	r2, #65	@ 0x41
 8004d98:	5c9b      	ldrb	r3, [r3, r2]
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	2b20      	cmp	r3, #32
 8004d9e:	d000      	beq.n	8004da2 <HAL_I2C_Mem_Read+0x32>
 8004da0:	e110      	b.n	8004fc4 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8004da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d004      	beq.n	8004db2 <HAL_I2C_Mem_Read+0x42>
 8004da8:	232c      	movs	r3, #44	@ 0x2c
 8004daa:	18fb      	adds	r3, r7, r3
 8004dac:	881b      	ldrh	r3, [r3, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d105      	bne.n	8004dbe <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2280      	movs	r2, #128	@ 0x80
 8004db6:	0092      	lsls	r2, r2, #2
 8004db8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e103      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2240      	movs	r2, #64	@ 0x40
 8004dc2:	5c9b      	ldrb	r3, [r3, r2]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d101      	bne.n	8004dcc <HAL_I2C_Mem_Read+0x5c>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	e0fc      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2240      	movs	r2, #64	@ 0x40
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004dd4:	f7ff fa5a 	bl	800428c <HAL_GetTick>
 8004dd8:	0003      	movs	r3, r0
 8004dda:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ddc:	2380      	movs	r3, #128	@ 0x80
 8004dde:	0219      	lsls	r1, r3, #8
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	2319      	movs	r3, #25
 8004de8:	2201      	movs	r2, #1
 8004dea:	f000 f979 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004dee:	1e03      	subs	r3, r0, #0
 8004df0:	d001      	beq.n	8004df6 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e0e7      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2241      	movs	r2, #65	@ 0x41
 8004dfa:	2122      	movs	r1, #34	@ 0x22
 8004dfc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2242      	movs	r2, #66	@ 0x42
 8004e02:	2140      	movs	r1, #64	@ 0x40
 8004e04:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	222c      	movs	r2, #44	@ 0x2c
 8004e16:	18ba      	adds	r2, r7, r2
 8004e18:	8812      	ldrh	r2, [r2, #0]
 8004e1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e22:	1dbb      	adds	r3, r7, #6
 8004e24:	881c      	ldrh	r4, [r3, #0]
 8004e26:	2308      	movs	r3, #8
 8004e28:	18fb      	adds	r3, r7, r3
 8004e2a:	881a      	ldrh	r2, [r3, #0]
 8004e2c:	230a      	movs	r3, #10
 8004e2e:	18fb      	adds	r3, r7, r3
 8004e30:	8819      	ldrh	r1, [r3, #0]
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	9301      	str	r3, [sp, #4]
 8004e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	0023      	movs	r3, r4
 8004e3e:	f000 f8cb 	bl	8004fd8 <I2C_RequestMemoryRead>
 8004e42:	1e03      	subs	r3, r0, #0
 8004e44:	d005      	beq.n	8004e52 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2240      	movs	r2, #64	@ 0x40
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e0b9      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	2bff      	cmp	r3, #255	@ 0xff
 8004e5a:	d911      	bls.n	8004e80 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	2380      	movs	r3, #128	@ 0x80
 8004e6a:	045c      	lsls	r4, r3, #17
 8004e6c:	230a      	movs	r3, #10
 8004e6e:	18fb      	adds	r3, r7, r3
 8004e70:	8819      	ldrh	r1, [r3, #0]
 8004e72:	68f8      	ldr	r0, [r7, #12]
 8004e74:	4b56      	ldr	r3, [pc, #344]	@ (8004fd0 <HAL_I2C_Mem_Read+0x260>)
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	0023      	movs	r3, r4
 8004e7a:	f000 fb0b 	bl	8005494 <I2C_TransferConfig>
 8004e7e:	e012      	b.n	8004ea6 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8e:	b2da      	uxtb	r2, r3
 8004e90:	2380      	movs	r3, #128	@ 0x80
 8004e92:	049c      	lsls	r4, r3, #18
 8004e94:	230a      	movs	r3, #10
 8004e96:	18fb      	adds	r3, r7, r3
 8004e98:	8819      	ldrh	r1, [r3, #0]
 8004e9a:	68f8      	ldr	r0, [r7, #12]
 8004e9c:	4b4c      	ldr	r3, [pc, #304]	@ (8004fd0 <HAL_I2C_Mem_Read+0x260>)
 8004e9e:	9300      	str	r3, [sp, #0]
 8004ea0:	0023      	movs	r3, r4
 8004ea2:	f000 faf7 	bl	8005494 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004ea6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	9300      	str	r3, [sp, #0]
 8004eae:	0013      	movs	r3, r2
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	2104      	movs	r1, #4
 8004eb4:	f000 f914 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004eb8:	1e03      	subs	r3, r0, #0
 8004eba:	d001      	beq.n	8004ec0 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e082      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eca:	b2d2      	uxtb	r2, r2
 8004ecc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed2:	1c5a      	adds	r2, r3, #1
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004edc:	3b01      	subs	r3, #1
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	3b01      	subs	r3, #1
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d03a      	beq.n	8004f72 <HAL_I2C_Mem_Read+0x202>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d136      	bne.n	8004f72 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	0013      	movs	r3, r2
 8004f0e:	2200      	movs	r2, #0
 8004f10:	2180      	movs	r1, #128	@ 0x80
 8004f12:	f000 f8e5 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8004f16:	1e03      	subs	r3, r0, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8004f1a:	2301      	movs	r3, #1
 8004f1c:	e053      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	2bff      	cmp	r3, #255	@ 0xff
 8004f26:	d911      	bls.n	8004f4c <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f32:	b2da      	uxtb	r2, r3
 8004f34:	2380      	movs	r3, #128	@ 0x80
 8004f36:	045c      	lsls	r4, r3, #17
 8004f38:	230a      	movs	r3, #10
 8004f3a:	18fb      	adds	r3, r7, r3
 8004f3c:	8819      	ldrh	r1, [r3, #0]
 8004f3e:	68f8      	ldr	r0, [r7, #12]
 8004f40:	2300      	movs	r3, #0
 8004f42:	9300      	str	r3, [sp, #0]
 8004f44:	0023      	movs	r3, r4
 8004f46:	f000 faa5 	bl	8005494 <I2C_TransferConfig>
 8004f4a:	e012      	b.n	8004f72 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	2380      	movs	r3, #128	@ 0x80
 8004f5e:	049c      	lsls	r4, r3, #18
 8004f60:	230a      	movs	r3, #10
 8004f62:	18fb      	adds	r3, r7, r3
 8004f64:	8819      	ldrh	r1, [r3, #0]
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	2300      	movs	r3, #0
 8004f6a:	9300      	str	r3, [sp, #0]
 8004f6c:	0023      	movs	r3, r4
 8004f6e:	f000 fa91 	bl	8005494 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d194      	bne.n	8004ea6 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f7c:	697a      	ldr	r2, [r7, #20]
 8004f7e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	0018      	movs	r0, r3
 8004f84:	f000 f94a 	bl	800521c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f88:	1e03      	subs	r3, r0, #0
 8004f8a:	d001      	beq.n	8004f90 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e01a      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2220      	movs	r2, #32
 8004f96:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	685a      	ldr	r2, [r3, #4]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	490c      	ldr	r1, [pc, #48]	@ (8004fd4 <HAL_I2C_Mem_Read+0x264>)
 8004fa4:	400a      	ands	r2, r1
 8004fa6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2241      	movs	r2, #65	@ 0x41
 8004fac:	2120      	movs	r1, #32
 8004fae:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2242      	movs	r2, #66	@ 0x42
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2240      	movs	r2, #64	@ 0x40
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	e000      	b.n	8004fc6 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8004fc4:	2302      	movs	r3, #2
  }
}
 8004fc6:	0018      	movs	r0, r3
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	b007      	add	sp, #28
 8004fcc:	bd90      	pop	{r4, r7, pc}
 8004fce:	46c0      	nop			@ (mov r8, r8)
 8004fd0:	80002400 	.word	0x80002400
 8004fd4:	fe00e800 	.word	0xfe00e800

08004fd8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004fd8:	b5b0      	push	{r4, r5, r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af02      	add	r7, sp, #8
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	000c      	movs	r4, r1
 8004fe2:	0010      	movs	r0, r2
 8004fe4:	0019      	movs	r1, r3
 8004fe6:	250a      	movs	r5, #10
 8004fe8:	197b      	adds	r3, r7, r5
 8004fea:	1c22      	adds	r2, r4, #0
 8004fec:	801a      	strh	r2, [r3, #0]
 8004fee:	2308      	movs	r3, #8
 8004ff0:	18fb      	adds	r3, r7, r3
 8004ff2:	1c02      	adds	r2, r0, #0
 8004ff4:	801a      	strh	r2, [r3, #0]
 8004ff6:	1dbb      	adds	r3, r7, #6
 8004ff8:	1c0a      	adds	r2, r1, #0
 8004ffa:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004ffc:	1dbb      	adds	r3, r7, #6
 8004ffe:	881b      	ldrh	r3, [r3, #0]
 8005000:	b2da      	uxtb	r2, r3
 8005002:	197b      	adds	r3, r7, r5
 8005004:	8819      	ldrh	r1, [r3, #0]
 8005006:	68f8      	ldr	r0, [r7, #12]
 8005008:	4b23      	ldr	r3, [pc, #140]	@ (8005098 <I2C_RequestMemoryRead+0xc0>)
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	2300      	movs	r3, #0
 800500e:	f000 fa41 	bl	8005494 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005014:	6a39      	ldr	r1, [r7, #32]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	0018      	movs	r0, r3
 800501a:	f000 f8b9 	bl	8005190 <I2C_WaitOnTXISFlagUntilTimeout>
 800501e:	1e03      	subs	r3, r0, #0
 8005020:	d001      	beq.n	8005026 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e033      	b.n	800508e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005026:	1dbb      	adds	r3, r7, #6
 8005028:	881b      	ldrh	r3, [r3, #0]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d107      	bne.n	800503e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800502e:	2308      	movs	r3, #8
 8005030:	18fb      	adds	r3, r7, r3
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	b2da      	uxtb	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	629a      	str	r2, [r3, #40]	@ 0x28
 800503c:	e019      	b.n	8005072 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800503e:	2308      	movs	r3, #8
 8005040:	18fb      	adds	r3, r7, r3
 8005042:	881b      	ldrh	r3, [r3, #0]
 8005044:	0a1b      	lsrs	r3, r3, #8
 8005046:	b29b      	uxth	r3, r3
 8005048:	b2da      	uxtb	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005050:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005052:	6a39      	ldr	r1, [r7, #32]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	0018      	movs	r0, r3
 8005058:	f000 f89a 	bl	8005190 <I2C_WaitOnTXISFlagUntilTimeout>
 800505c:	1e03      	subs	r3, r0, #0
 800505e:	d001      	beq.n	8005064 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e014      	b.n	800508e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005064:	2308      	movs	r3, #8
 8005066:	18fb      	adds	r3, r7, r3
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	b2da      	uxtb	r2, r3
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005072:	6a3a      	ldr	r2, [r7, #32]
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005078:	9300      	str	r3, [sp, #0]
 800507a:	0013      	movs	r3, r2
 800507c:	2200      	movs	r2, #0
 800507e:	2140      	movs	r1, #64	@ 0x40
 8005080:	f000 f82e 	bl	80050e0 <I2C_WaitOnFlagUntilTimeout>
 8005084:	1e03      	subs	r3, r0, #0
 8005086:	d001      	beq.n	800508c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e000      	b.n	800508e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800508c:	2300      	movs	r3, #0
}
 800508e:	0018      	movs	r0, r3
 8005090:	46bd      	mov	sp, r7
 8005092:	b004      	add	sp, #16
 8005094:	bdb0      	pop	{r4, r5, r7, pc}
 8005096:	46c0      	nop			@ (mov r8, r8)
 8005098:	80002000 	.word	0x80002000

0800509c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2202      	movs	r2, #2
 80050ac:	4013      	ands	r3, r2
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d103      	bne.n	80050ba <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	2200      	movs	r2, #0
 80050b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	2201      	movs	r2, #1
 80050c2:	4013      	ands	r3, r2
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d007      	beq.n	80050d8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	699a      	ldr	r2, [r3, #24]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	2101      	movs	r1, #1
 80050d4:	430a      	orrs	r2, r1
 80050d6:	619a      	str	r2, [r3, #24]
  }
}
 80050d8:	46c0      	nop			@ (mov r8, r8)
 80050da:	46bd      	mov	sp, r7
 80050dc:	b002      	add	sp, #8
 80050de:	bd80      	pop	{r7, pc}

080050e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	603b      	str	r3, [r7, #0]
 80050ec:	1dfb      	adds	r3, r7, #7
 80050ee:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050f0:	e03a      	b.n	8005168 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	6839      	ldr	r1, [r7, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	0018      	movs	r0, r3
 80050fa:	f000 f8d3 	bl	80052a4 <I2C_IsErrorOccurred>
 80050fe:	1e03      	subs	r3, r0, #0
 8005100:	d001      	beq.n	8005106 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e040      	b.n	8005188 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	3301      	adds	r3, #1
 800510a:	d02d      	beq.n	8005168 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800510c:	f7ff f8be 	bl	800428c <HAL_GetTick>
 8005110:	0002      	movs	r2, r0
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	429a      	cmp	r2, r3
 800511a:	d302      	bcc.n	8005122 <I2C_WaitOnFlagUntilTimeout+0x42>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d122      	bne.n	8005168 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	699b      	ldr	r3, [r3, #24]
 8005128:	68ba      	ldr	r2, [r7, #8]
 800512a:	4013      	ands	r3, r2
 800512c:	68ba      	ldr	r2, [r7, #8]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	425a      	negs	r2, r3
 8005132:	4153      	adcs	r3, r2
 8005134:	b2db      	uxtb	r3, r3
 8005136:	001a      	movs	r2, r3
 8005138:	1dfb      	adds	r3, r7, #7
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	429a      	cmp	r2, r3
 800513e:	d113      	bne.n	8005168 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005144:	2220      	movs	r2, #32
 8005146:	431a      	orrs	r2, r3
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2241      	movs	r2, #65	@ 0x41
 8005150:	2120      	movs	r1, #32
 8005152:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2242      	movs	r2, #66	@ 0x42
 8005158:	2100      	movs	r1, #0
 800515a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2240      	movs	r2, #64	@ 0x40
 8005160:	2100      	movs	r1, #0
 8005162:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e00f      	b.n	8005188 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	699b      	ldr	r3, [r3, #24]
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	4013      	ands	r3, r2
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	425a      	negs	r2, r3
 8005178:	4153      	adcs	r3, r2
 800517a:	b2db      	uxtb	r3, r3
 800517c:	001a      	movs	r2, r3
 800517e:	1dfb      	adds	r3, r7, #7
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d0b5      	beq.n	80050f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	0018      	movs	r0, r3
 800518a:	46bd      	mov	sp, r7
 800518c:	b004      	add	sp, #16
 800518e:	bd80      	pop	{r7, pc}

08005190 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800519c:	e032      	b.n	8005204 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	68b9      	ldr	r1, [r7, #8]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	0018      	movs	r0, r3
 80051a6:	f000 f87d 	bl	80052a4 <I2C_IsErrorOccurred>
 80051aa:	1e03      	subs	r3, r0, #0
 80051ac:	d001      	beq.n	80051b2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e030      	b.n	8005214 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	3301      	adds	r3, #1
 80051b6:	d025      	beq.n	8005204 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051b8:	f7ff f868 	bl	800428c <HAL_GetTick>
 80051bc:	0002      	movs	r2, r0
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d302      	bcc.n	80051ce <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d11a      	bne.n	8005204 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	2202      	movs	r2, #2
 80051d6:	4013      	ands	r3, r2
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d013      	beq.n	8005204 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e0:	2220      	movs	r2, #32
 80051e2:	431a      	orrs	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2241      	movs	r2, #65	@ 0x41
 80051ec:	2120      	movs	r1, #32
 80051ee:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2242      	movs	r2, #66	@ 0x42
 80051f4:	2100      	movs	r1, #0
 80051f6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2240      	movs	r2, #64	@ 0x40
 80051fc:	2100      	movs	r1, #0
 80051fe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e007      	b.n	8005214 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	2202      	movs	r2, #2
 800520c:	4013      	ands	r3, r2
 800520e:	2b02      	cmp	r3, #2
 8005210:	d1c5      	bne.n	800519e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005212:	2300      	movs	r3, #0
}
 8005214:	0018      	movs	r0, r3
 8005216:	46bd      	mov	sp, r7
 8005218:	b004      	add	sp, #16
 800521a:	bd80      	pop	{r7, pc}

0800521c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005228:	e02f      	b.n	800528a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800522a:	687a      	ldr	r2, [r7, #4]
 800522c:	68b9      	ldr	r1, [r7, #8]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	0018      	movs	r0, r3
 8005232:	f000 f837 	bl	80052a4 <I2C_IsErrorOccurred>
 8005236:	1e03      	subs	r3, r0, #0
 8005238:	d001      	beq.n	800523e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e02d      	b.n	800529a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800523e:	f7ff f825 	bl	800428c <HAL_GetTick>
 8005242:	0002      	movs	r2, r0
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	429a      	cmp	r2, r3
 800524c:	d302      	bcc.n	8005254 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d11a      	bne.n	800528a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	2220      	movs	r2, #32
 800525c:	4013      	ands	r3, r2
 800525e:	2b20      	cmp	r3, #32
 8005260:	d013      	beq.n	800528a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005266:	2220      	movs	r2, #32
 8005268:	431a      	orrs	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2241      	movs	r2, #65	@ 0x41
 8005272:	2120      	movs	r1, #32
 8005274:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2242      	movs	r2, #66	@ 0x42
 800527a:	2100      	movs	r1, #0
 800527c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2240      	movs	r2, #64	@ 0x40
 8005282:	2100      	movs	r1, #0
 8005284:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e007      	b.n	800529a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	2220      	movs	r2, #32
 8005292:	4013      	ands	r3, r2
 8005294:	2b20      	cmp	r3, #32
 8005296:	d1c8      	bne.n	800522a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005298:	2300      	movs	r3, #0
}
 800529a:	0018      	movs	r0, r3
 800529c:	46bd      	mov	sp, r7
 800529e:	b004      	add	sp, #16
 80052a0:	bd80      	pop	{r7, pc}
	...

080052a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08a      	sub	sp, #40	@ 0x28
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052b0:	2327      	movs	r3, #39	@ 0x27
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80052c0:	2300      	movs	r3, #0
 80052c2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80052c8:	69bb      	ldr	r3, [r7, #24]
 80052ca:	2210      	movs	r2, #16
 80052cc:	4013      	ands	r3, r2
 80052ce:	d100      	bne.n	80052d2 <I2C_IsErrorOccurred+0x2e>
 80052d0:	e079      	b.n	80053c6 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2210      	movs	r2, #16
 80052d8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80052da:	e057      	b.n	800538c <I2C_IsErrorOccurred+0xe8>
 80052dc:	2227      	movs	r2, #39	@ 0x27
 80052de:	18bb      	adds	r3, r7, r2
 80052e0:	18ba      	adds	r2, r7, r2
 80052e2:	7812      	ldrb	r2, [r2, #0]
 80052e4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80052e6:	68bb      	ldr	r3, [r7, #8]
 80052e8:	3301      	adds	r3, #1
 80052ea:	d04f      	beq.n	800538c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80052ec:	f7fe ffce 	bl	800428c <HAL_GetTick>
 80052f0:	0002      	movs	r2, r0
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d302      	bcc.n	8005302 <I2C_IsErrorOccurred+0x5e>
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d144      	bne.n	800538c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	2380      	movs	r3, #128	@ 0x80
 800530a:	01db      	lsls	r3, r3, #7
 800530c:	4013      	ands	r3, r2
 800530e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005310:	2013      	movs	r0, #19
 8005312:	183b      	adds	r3, r7, r0
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	2142      	movs	r1, #66	@ 0x42
 8005318:	5c52      	ldrb	r2, [r2, r1]
 800531a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699a      	ldr	r2, [r3, #24]
 8005322:	2380      	movs	r3, #128	@ 0x80
 8005324:	021b      	lsls	r3, r3, #8
 8005326:	401a      	ands	r2, r3
 8005328:	2380      	movs	r3, #128	@ 0x80
 800532a:	021b      	lsls	r3, r3, #8
 800532c:	429a      	cmp	r2, r3
 800532e:	d126      	bne.n	800537e <I2C_IsErrorOccurred+0xda>
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	2380      	movs	r3, #128	@ 0x80
 8005334:	01db      	lsls	r3, r3, #7
 8005336:	429a      	cmp	r2, r3
 8005338:	d021      	beq.n	800537e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800533a:	183b      	adds	r3, r7, r0
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	2b20      	cmp	r3, #32
 8005340:	d01d      	beq.n	800537e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2180      	movs	r1, #128	@ 0x80
 800534e:	01c9      	lsls	r1, r1, #7
 8005350:	430a      	orrs	r2, r1
 8005352:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005354:	f7fe ff9a 	bl	800428c <HAL_GetTick>
 8005358:	0003      	movs	r3, r0
 800535a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800535c:	e00f      	b.n	800537e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800535e:	f7fe ff95 	bl	800428c <HAL_GetTick>
 8005362:	0002      	movs	r2, r0
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b19      	cmp	r3, #25
 800536a:	d908      	bls.n	800537e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800536c:	6a3b      	ldr	r3, [r7, #32]
 800536e:	2220      	movs	r2, #32
 8005370:	4313      	orrs	r3, r2
 8005372:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005374:	2327      	movs	r3, #39	@ 0x27
 8005376:	18fb      	adds	r3, r7, r3
 8005378:	2201      	movs	r2, #1
 800537a:	701a      	strb	r2, [r3, #0]

              break;
 800537c:	e006      	b.n	800538c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	699b      	ldr	r3, [r3, #24]
 8005384:	2220      	movs	r2, #32
 8005386:	4013      	ands	r3, r2
 8005388:	2b20      	cmp	r3, #32
 800538a:	d1e8      	bne.n	800535e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	2220      	movs	r2, #32
 8005394:	4013      	ands	r3, r2
 8005396:	2b20      	cmp	r3, #32
 8005398:	d004      	beq.n	80053a4 <I2C_IsErrorOccurred+0x100>
 800539a:	2327      	movs	r3, #39	@ 0x27
 800539c:	18fb      	adds	r3, r7, r3
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d09b      	beq.n	80052dc <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80053a4:	2327      	movs	r3, #39	@ 0x27
 80053a6:	18fb      	adds	r3, r7, r3
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d103      	bne.n	80053b6 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2220      	movs	r2, #32
 80053b4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	2204      	movs	r2, #4
 80053ba:	4313      	orrs	r3, r2
 80053bc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80053be:	2327      	movs	r3, #39	@ 0x27
 80053c0:	18fb      	adds	r3, r7, r3
 80053c2:	2201      	movs	r2, #1
 80053c4:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	2380      	movs	r3, #128	@ 0x80
 80053d2:	005b      	lsls	r3, r3, #1
 80053d4:	4013      	ands	r3, r2
 80053d6:	d00c      	beq.n	80053f2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80053d8:	6a3b      	ldr	r3, [r7, #32]
 80053da:	2201      	movs	r2, #1
 80053dc:	4313      	orrs	r3, r2
 80053de:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2280      	movs	r2, #128	@ 0x80
 80053e6:	0052      	lsls	r2, r2, #1
 80053e8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80053ea:	2327      	movs	r3, #39	@ 0x27
 80053ec:	18fb      	adds	r3, r7, r3
 80053ee:	2201      	movs	r2, #1
 80053f0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	2380      	movs	r3, #128	@ 0x80
 80053f6:	00db      	lsls	r3, r3, #3
 80053f8:	4013      	ands	r3, r2
 80053fa:	d00c      	beq.n	8005416 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80053fc:	6a3b      	ldr	r3, [r7, #32]
 80053fe:	2208      	movs	r2, #8
 8005400:	4313      	orrs	r3, r2
 8005402:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2280      	movs	r2, #128	@ 0x80
 800540a:	00d2      	lsls	r2, r2, #3
 800540c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800540e:	2327      	movs	r3, #39	@ 0x27
 8005410:	18fb      	adds	r3, r7, r3
 8005412:	2201      	movs	r2, #1
 8005414:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	2380      	movs	r3, #128	@ 0x80
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	4013      	ands	r3, r2
 800541e:	d00c      	beq.n	800543a <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	2202      	movs	r2, #2
 8005424:	4313      	orrs	r3, r2
 8005426:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2280      	movs	r2, #128	@ 0x80
 800542e:	0092      	lsls	r2, r2, #2
 8005430:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005432:	2327      	movs	r3, #39	@ 0x27
 8005434:	18fb      	adds	r3, r7, r3
 8005436:	2201      	movs	r2, #1
 8005438:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800543a:	2327      	movs	r3, #39	@ 0x27
 800543c:	18fb      	adds	r3, r7, r3
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d01d      	beq.n	8005480 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	0018      	movs	r0, r3
 8005448:	f7ff fe28 	bl	800509c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	490e      	ldr	r1, [pc, #56]	@ (8005490 <I2C_IsErrorOccurred+0x1ec>)
 8005458:	400a      	ands	r2, r1
 800545a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	431a      	orrs	r2, r3
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2241      	movs	r2, #65	@ 0x41
 800546c:	2120      	movs	r1, #32
 800546e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2242      	movs	r2, #66	@ 0x42
 8005474:	2100      	movs	r1, #0
 8005476:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2240      	movs	r2, #64	@ 0x40
 800547c:	2100      	movs	r1, #0
 800547e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005480:	2327      	movs	r3, #39	@ 0x27
 8005482:	18fb      	adds	r3, r7, r3
 8005484:	781b      	ldrb	r3, [r3, #0]
}
 8005486:	0018      	movs	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	b00a      	add	sp, #40	@ 0x28
 800548c:	bd80      	pop	{r7, pc}
 800548e:	46c0      	nop			@ (mov r8, r8)
 8005490:	fe00e800 	.word	0xfe00e800

08005494 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005494:	b590      	push	{r4, r7, lr}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	0008      	movs	r0, r1
 800549e:	0011      	movs	r1, r2
 80054a0:	607b      	str	r3, [r7, #4]
 80054a2:	240a      	movs	r4, #10
 80054a4:	193b      	adds	r3, r7, r4
 80054a6:	1c02      	adds	r2, r0, #0
 80054a8:	801a      	strh	r2, [r3, #0]
 80054aa:	2009      	movs	r0, #9
 80054ac:	183b      	adds	r3, r7, r0
 80054ae:	1c0a      	adds	r2, r1, #0
 80054b0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054b2:	193b      	adds	r3, r7, r4
 80054b4:	881b      	ldrh	r3, [r3, #0]
 80054b6:	059b      	lsls	r3, r3, #22
 80054b8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054ba:	183b      	adds	r3, r7, r0
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	0419      	lsls	r1, r3, #16
 80054c0:	23ff      	movs	r3, #255	@ 0xff
 80054c2:	041b      	lsls	r3, r3, #16
 80054c4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054c6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80054cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ce:	4313      	orrs	r3, r2
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	085b      	lsrs	r3, r3, #1
 80054d4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054de:	0d51      	lsrs	r1, r2, #21
 80054e0:	2280      	movs	r2, #128	@ 0x80
 80054e2:	00d2      	lsls	r2, r2, #3
 80054e4:	400a      	ands	r2, r1
 80054e6:	4907      	ldr	r1, [pc, #28]	@ (8005504 <I2C_TransferConfig+0x70>)
 80054e8:	430a      	orrs	r2, r1
 80054ea:	43d2      	mvns	r2, r2
 80054ec:	401a      	ands	r2, r3
 80054ee:	0011      	movs	r1, r2
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80054fa:	46c0      	nop			@ (mov r8, r8)
 80054fc:	46bd      	mov	sp, r7
 80054fe:	b007      	add	sp, #28
 8005500:	bd90      	pop	{r4, r7, pc}
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	03ff63ff 	.word	0x03ff63ff

08005508 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2241      	movs	r2, #65	@ 0x41
 8005516:	5c9b      	ldrb	r3, [r3, r2]
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b20      	cmp	r3, #32
 800551c:	d138      	bne.n	8005590 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2240      	movs	r2, #64	@ 0x40
 8005522:	5c9b      	ldrb	r3, [r3, r2]
 8005524:	2b01      	cmp	r3, #1
 8005526:	d101      	bne.n	800552c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005528:	2302      	movs	r3, #2
 800552a:	e032      	b.n	8005592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2240      	movs	r2, #64	@ 0x40
 8005530:	2101      	movs	r1, #1
 8005532:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2241      	movs	r2, #65	@ 0x41
 8005538:	2124      	movs	r1, #36	@ 0x24
 800553a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	2101      	movs	r1, #1
 8005548:	438a      	bics	r2, r1
 800554a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4911      	ldr	r1, [pc, #68]	@ (800559c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005558:	400a      	ands	r2, r1
 800555a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6819      	ldr	r1, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	683a      	ldr	r2, [r7, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2101      	movs	r1, #1
 8005578:	430a      	orrs	r2, r1
 800557a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2241      	movs	r2, #65	@ 0x41
 8005580:	2120      	movs	r1, #32
 8005582:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2240      	movs	r2, #64	@ 0x40
 8005588:	2100      	movs	r1, #0
 800558a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800558c:	2300      	movs	r3, #0
 800558e:	e000      	b.n	8005592 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005590:	2302      	movs	r3, #2
  }
}
 8005592:	0018      	movs	r0, r3
 8005594:	46bd      	mov	sp, r7
 8005596:	b002      	add	sp, #8
 8005598:	bd80      	pop	{r7, pc}
 800559a:	46c0      	nop			@ (mov r8, r8)
 800559c:	ffffefff 	.word	0xffffefff

080055a0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2241      	movs	r2, #65	@ 0x41
 80055ae:	5c9b      	ldrb	r3, [r3, r2]
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b20      	cmp	r3, #32
 80055b4:	d139      	bne.n	800562a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2240      	movs	r2, #64	@ 0x40
 80055ba:	5c9b      	ldrb	r3, [r3, r2]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d101      	bne.n	80055c4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80055c0:	2302      	movs	r3, #2
 80055c2:	e033      	b.n	800562c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2240      	movs	r2, #64	@ 0x40
 80055c8:	2101      	movs	r1, #1
 80055ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2241      	movs	r2, #65	@ 0x41
 80055d0:	2124      	movs	r1, #36	@ 0x24
 80055d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2101      	movs	r1, #1
 80055e0:	438a      	bics	r2, r1
 80055e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	4a11      	ldr	r2, [pc, #68]	@ (8005634 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80055f0:	4013      	ands	r3, r2
 80055f2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	021b      	lsls	r3, r3, #8
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2101      	movs	r1, #1
 8005612:	430a      	orrs	r2, r1
 8005614:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2241      	movs	r2, #65	@ 0x41
 800561a:	2120      	movs	r1, #32
 800561c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2240      	movs	r2, #64	@ 0x40
 8005622:	2100      	movs	r1, #0
 8005624:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	e000      	b.n	800562c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800562a:	2302      	movs	r3, #2
  }
}
 800562c:	0018      	movs	r0, r3
 800562e:	46bd      	mov	sp, r7
 8005630:	b004      	add	sp, #16
 8005632:	bd80      	pop	{r7, pc}
 8005634:	fffff0ff 	.word	0xfffff0ff

08005638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b088      	sub	sp, #32
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e301      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2201      	movs	r2, #1
 8005650:	4013      	ands	r3, r2
 8005652:	d100      	bne.n	8005656 <HAL_RCC_OscConfig+0x1e>
 8005654:	e08d      	b.n	8005772 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005656:	4bc3      	ldr	r3, [pc, #780]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	220c      	movs	r2, #12
 800565c:	4013      	ands	r3, r2
 800565e:	2b04      	cmp	r3, #4
 8005660:	d00e      	beq.n	8005680 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005662:	4bc0      	ldr	r3, [pc, #768]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	220c      	movs	r2, #12
 8005668:	4013      	ands	r3, r2
 800566a:	2b08      	cmp	r3, #8
 800566c:	d116      	bne.n	800569c <HAL_RCC_OscConfig+0x64>
 800566e:	4bbd      	ldr	r3, [pc, #756]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	2380      	movs	r3, #128	@ 0x80
 8005674:	025b      	lsls	r3, r3, #9
 8005676:	401a      	ands	r2, r3
 8005678:	2380      	movs	r3, #128	@ 0x80
 800567a:	025b      	lsls	r3, r3, #9
 800567c:	429a      	cmp	r2, r3
 800567e:	d10d      	bne.n	800569c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005680:	4bb8      	ldr	r3, [pc, #736]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	2380      	movs	r3, #128	@ 0x80
 8005686:	029b      	lsls	r3, r3, #10
 8005688:	4013      	ands	r3, r2
 800568a:	d100      	bne.n	800568e <HAL_RCC_OscConfig+0x56>
 800568c:	e070      	b.n	8005770 <HAL_RCC_OscConfig+0x138>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d000      	beq.n	8005698 <HAL_RCC_OscConfig+0x60>
 8005696:	e06b      	b.n	8005770 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	e2d8      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d107      	bne.n	80056b4 <HAL_RCC_OscConfig+0x7c>
 80056a4:	4baf      	ldr	r3, [pc, #700]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	4bae      	ldr	r3, [pc, #696]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056aa:	2180      	movs	r1, #128	@ 0x80
 80056ac:	0249      	lsls	r1, r1, #9
 80056ae:	430a      	orrs	r2, r1
 80056b0:	601a      	str	r2, [r3, #0]
 80056b2:	e02f      	b.n	8005714 <HAL_RCC_OscConfig+0xdc>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d10c      	bne.n	80056d6 <HAL_RCC_OscConfig+0x9e>
 80056bc:	4ba9      	ldr	r3, [pc, #676]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	4ba8      	ldr	r3, [pc, #672]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056c2:	49a9      	ldr	r1, [pc, #676]	@ (8005968 <HAL_RCC_OscConfig+0x330>)
 80056c4:	400a      	ands	r2, r1
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	4ba6      	ldr	r3, [pc, #664]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	4ba5      	ldr	r3, [pc, #660]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056ce:	49a7      	ldr	r1, [pc, #668]	@ (800596c <HAL_RCC_OscConfig+0x334>)
 80056d0:	400a      	ands	r2, r1
 80056d2:	601a      	str	r2, [r3, #0]
 80056d4:	e01e      	b.n	8005714 <HAL_RCC_OscConfig+0xdc>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2b05      	cmp	r3, #5
 80056dc:	d10e      	bne.n	80056fc <HAL_RCC_OscConfig+0xc4>
 80056de:	4ba1      	ldr	r3, [pc, #644]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	4ba0      	ldr	r3, [pc, #640]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056e4:	2180      	movs	r1, #128	@ 0x80
 80056e6:	02c9      	lsls	r1, r1, #11
 80056e8:	430a      	orrs	r2, r1
 80056ea:	601a      	str	r2, [r3, #0]
 80056ec:	4b9d      	ldr	r3, [pc, #628]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	4b9c      	ldr	r3, [pc, #624]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056f2:	2180      	movs	r1, #128	@ 0x80
 80056f4:	0249      	lsls	r1, r1, #9
 80056f6:	430a      	orrs	r2, r1
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	e00b      	b.n	8005714 <HAL_RCC_OscConfig+0xdc>
 80056fc:	4b99      	ldr	r3, [pc, #612]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	4b98      	ldr	r3, [pc, #608]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005702:	4999      	ldr	r1, [pc, #612]	@ (8005968 <HAL_RCC_OscConfig+0x330>)
 8005704:	400a      	ands	r2, r1
 8005706:	601a      	str	r2, [r3, #0]
 8005708:	4b96      	ldr	r3, [pc, #600]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	4b95      	ldr	r3, [pc, #596]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800570e:	4997      	ldr	r1, [pc, #604]	@ (800596c <HAL_RCC_OscConfig+0x334>)
 8005710:	400a      	ands	r2, r1
 8005712:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d014      	beq.n	8005746 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800571c:	f7fe fdb6 	bl	800428c <HAL_GetTick>
 8005720:	0003      	movs	r3, r0
 8005722:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005724:	e008      	b.n	8005738 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005726:	f7fe fdb1 	bl	800428c <HAL_GetTick>
 800572a:	0002      	movs	r2, r0
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	2b64      	cmp	r3, #100	@ 0x64
 8005732:	d901      	bls.n	8005738 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e28a      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005738:	4b8a      	ldr	r3, [pc, #552]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	2380      	movs	r3, #128	@ 0x80
 800573e:	029b      	lsls	r3, r3, #10
 8005740:	4013      	ands	r3, r2
 8005742:	d0f0      	beq.n	8005726 <HAL_RCC_OscConfig+0xee>
 8005744:	e015      	b.n	8005772 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005746:	f7fe fda1 	bl	800428c <HAL_GetTick>
 800574a:	0003      	movs	r3, r0
 800574c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005750:	f7fe fd9c 	bl	800428c <HAL_GetTick>
 8005754:	0002      	movs	r2, r0
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b64      	cmp	r3, #100	@ 0x64
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e275      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005762:	4b80      	ldr	r3, [pc, #512]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	2380      	movs	r3, #128	@ 0x80
 8005768:	029b      	lsls	r3, r3, #10
 800576a:	4013      	ands	r3, r2
 800576c:	d1f0      	bne.n	8005750 <HAL_RCC_OscConfig+0x118>
 800576e:	e000      	b.n	8005772 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005770:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2202      	movs	r2, #2
 8005778:	4013      	ands	r3, r2
 800577a:	d100      	bne.n	800577e <HAL_RCC_OscConfig+0x146>
 800577c:	e069      	b.n	8005852 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800577e:	4b79      	ldr	r3, [pc, #484]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	220c      	movs	r2, #12
 8005784:	4013      	ands	r3, r2
 8005786:	d00b      	beq.n	80057a0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005788:	4b76      	ldr	r3, [pc, #472]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	220c      	movs	r2, #12
 800578e:	4013      	ands	r3, r2
 8005790:	2b08      	cmp	r3, #8
 8005792:	d11c      	bne.n	80057ce <HAL_RCC_OscConfig+0x196>
 8005794:	4b73      	ldr	r3, [pc, #460]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	2380      	movs	r3, #128	@ 0x80
 800579a:	025b      	lsls	r3, r3, #9
 800579c:	4013      	ands	r3, r2
 800579e:	d116      	bne.n	80057ce <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057a0:	4b70      	ldr	r3, [pc, #448]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2202      	movs	r2, #2
 80057a6:	4013      	ands	r3, r2
 80057a8:	d005      	beq.n	80057b6 <HAL_RCC_OscConfig+0x17e>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d001      	beq.n	80057b6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e24b      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057b6:	4b6b      	ldr	r3, [pc, #428]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	22f8      	movs	r2, #248	@ 0xf8
 80057bc:	4393      	bics	r3, r2
 80057be:	0019      	movs	r1, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	00da      	lsls	r2, r3, #3
 80057c6:	4b67      	ldr	r3, [pc, #412]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80057c8:	430a      	orrs	r2, r1
 80057ca:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057cc:	e041      	b.n	8005852 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d024      	beq.n	8005820 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057d6:	4b63      	ldr	r3, [pc, #396]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	4b62      	ldr	r3, [pc, #392]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80057dc:	2101      	movs	r1, #1
 80057de:	430a      	orrs	r2, r1
 80057e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e2:	f7fe fd53 	bl	800428c <HAL_GetTick>
 80057e6:	0003      	movs	r3, r0
 80057e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ea:	e008      	b.n	80057fe <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057ec:	f7fe fd4e 	bl	800428c <HAL_GetTick>
 80057f0:	0002      	movs	r2, r0
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e227      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057fe:	4b59      	ldr	r3, [pc, #356]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2202      	movs	r2, #2
 8005804:	4013      	ands	r3, r2
 8005806:	d0f1      	beq.n	80057ec <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005808:	4b56      	ldr	r3, [pc, #344]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	22f8      	movs	r2, #248	@ 0xf8
 800580e:	4393      	bics	r3, r2
 8005810:	0019      	movs	r1, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	00da      	lsls	r2, r3, #3
 8005818:	4b52      	ldr	r3, [pc, #328]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800581a:	430a      	orrs	r2, r1
 800581c:	601a      	str	r2, [r3, #0]
 800581e:	e018      	b.n	8005852 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005820:	4b50      	ldr	r3, [pc, #320]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	4b4f      	ldr	r3, [pc, #316]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005826:	2101      	movs	r1, #1
 8005828:	438a      	bics	r2, r1
 800582a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800582c:	f7fe fd2e 	bl	800428c <HAL_GetTick>
 8005830:	0003      	movs	r3, r0
 8005832:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005834:	e008      	b.n	8005848 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005836:	f7fe fd29 	bl	800428c <HAL_GetTick>
 800583a:	0002      	movs	r2, r0
 800583c:	69bb      	ldr	r3, [r7, #24]
 800583e:	1ad3      	subs	r3, r2, r3
 8005840:	2b02      	cmp	r3, #2
 8005842:	d901      	bls.n	8005848 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e202      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005848:	4b46      	ldr	r3, [pc, #280]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2202      	movs	r2, #2
 800584e:	4013      	ands	r3, r2
 8005850:	d1f1      	bne.n	8005836 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2208      	movs	r2, #8
 8005858:	4013      	ands	r3, r2
 800585a:	d036      	beq.n	80058ca <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	69db      	ldr	r3, [r3, #28]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d019      	beq.n	8005898 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005864:	4b3f      	ldr	r3, [pc, #252]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005866:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005868:	4b3e      	ldr	r3, [pc, #248]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800586a:	2101      	movs	r1, #1
 800586c:	430a      	orrs	r2, r1
 800586e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005870:	f7fe fd0c 	bl	800428c <HAL_GetTick>
 8005874:	0003      	movs	r3, r0
 8005876:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005878:	e008      	b.n	800588c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800587a:	f7fe fd07 	bl	800428c <HAL_GetTick>
 800587e:	0002      	movs	r2, r0
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	2b02      	cmp	r3, #2
 8005886:	d901      	bls.n	800588c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8005888:	2303      	movs	r3, #3
 800588a:	e1e0      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800588c:	4b35      	ldr	r3, [pc, #212]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800588e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005890:	2202      	movs	r2, #2
 8005892:	4013      	ands	r3, r2
 8005894:	d0f1      	beq.n	800587a <HAL_RCC_OscConfig+0x242>
 8005896:	e018      	b.n	80058ca <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005898:	4b32      	ldr	r3, [pc, #200]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800589a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800589c:	4b31      	ldr	r3, [pc, #196]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800589e:	2101      	movs	r1, #1
 80058a0:	438a      	bics	r2, r1
 80058a2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058a4:	f7fe fcf2 	bl	800428c <HAL_GetTick>
 80058a8:	0003      	movs	r3, r0
 80058aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058ae:	f7fe fced 	bl	800428c <HAL_GetTick>
 80058b2:	0002      	movs	r2, r0
 80058b4:	69bb      	ldr	r3, [r7, #24]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e1c6      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c0:	4b28      	ldr	r3, [pc, #160]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80058c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c4:	2202      	movs	r2, #2
 80058c6:	4013      	ands	r3, r2
 80058c8:	d1f1      	bne.n	80058ae <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2204      	movs	r2, #4
 80058d0:	4013      	ands	r3, r2
 80058d2:	d100      	bne.n	80058d6 <HAL_RCC_OscConfig+0x29e>
 80058d4:	e0b4      	b.n	8005a40 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058d6:	201f      	movs	r0, #31
 80058d8:	183b      	adds	r3, r7, r0
 80058da:	2200      	movs	r2, #0
 80058dc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058de:	4b21      	ldr	r3, [pc, #132]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80058e0:	69da      	ldr	r2, [r3, #28]
 80058e2:	2380      	movs	r3, #128	@ 0x80
 80058e4:	055b      	lsls	r3, r3, #21
 80058e6:	4013      	ands	r3, r2
 80058e8:	d110      	bne.n	800590c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80058ec:	69da      	ldr	r2, [r3, #28]
 80058ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80058f0:	2180      	movs	r1, #128	@ 0x80
 80058f2:	0549      	lsls	r1, r1, #21
 80058f4:	430a      	orrs	r2, r1
 80058f6:	61da      	str	r2, [r3, #28]
 80058f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 80058fa:	69da      	ldr	r2, [r3, #28]
 80058fc:	2380      	movs	r3, #128	@ 0x80
 80058fe:	055b      	lsls	r3, r3, #21
 8005900:	4013      	ands	r3, r2
 8005902:	60fb      	str	r3, [r7, #12]
 8005904:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005906:	183b      	adds	r3, r7, r0
 8005908:	2201      	movs	r2, #1
 800590a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800590c:	4b18      	ldr	r3, [pc, #96]	@ (8005970 <HAL_RCC_OscConfig+0x338>)
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	2380      	movs	r3, #128	@ 0x80
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	4013      	ands	r3, r2
 8005916:	d11a      	bne.n	800594e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005918:	4b15      	ldr	r3, [pc, #84]	@ (8005970 <HAL_RCC_OscConfig+0x338>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	4b14      	ldr	r3, [pc, #80]	@ (8005970 <HAL_RCC_OscConfig+0x338>)
 800591e:	2180      	movs	r1, #128	@ 0x80
 8005920:	0049      	lsls	r1, r1, #1
 8005922:	430a      	orrs	r2, r1
 8005924:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005926:	f7fe fcb1 	bl	800428c <HAL_GetTick>
 800592a:	0003      	movs	r3, r0
 800592c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005930:	f7fe fcac 	bl	800428c <HAL_GetTick>
 8005934:	0002      	movs	r2, r0
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b64      	cmp	r3, #100	@ 0x64
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e185      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005942:	4b0b      	ldr	r3, [pc, #44]	@ (8005970 <HAL_RCC_OscConfig+0x338>)
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	2380      	movs	r3, #128	@ 0x80
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	4013      	ands	r3, r2
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	2b01      	cmp	r3, #1
 8005954:	d10e      	bne.n	8005974 <HAL_RCC_OscConfig+0x33c>
 8005956:	4b03      	ldr	r3, [pc, #12]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 8005958:	6a1a      	ldr	r2, [r3, #32]
 800595a:	4b02      	ldr	r3, [pc, #8]	@ (8005964 <HAL_RCC_OscConfig+0x32c>)
 800595c:	2101      	movs	r1, #1
 800595e:	430a      	orrs	r2, r1
 8005960:	621a      	str	r2, [r3, #32]
 8005962:	e035      	b.n	80059d0 <HAL_RCC_OscConfig+0x398>
 8005964:	40021000 	.word	0x40021000
 8005968:	fffeffff 	.word	0xfffeffff
 800596c:	fffbffff 	.word	0xfffbffff
 8005970:	40007000 	.word	0x40007000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10c      	bne.n	8005996 <HAL_RCC_OscConfig+0x35e>
 800597c:	4bb6      	ldr	r3, [pc, #728]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 800597e:	6a1a      	ldr	r2, [r3, #32]
 8005980:	4bb5      	ldr	r3, [pc, #724]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005982:	2101      	movs	r1, #1
 8005984:	438a      	bics	r2, r1
 8005986:	621a      	str	r2, [r3, #32]
 8005988:	4bb3      	ldr	r3, [pc, #716]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 800598a:	6a1a      	ldr	r2, [r3, #32]
 800598c:	4bb2      	ldr	r3, [pc, #712]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 800598e:	2104      	movs	r1, #4
 8005990:	438a      	bics	r2, r1
 8005992:	621a      	str	r2, [r3, #32]
 8005994:	e01c      	b.n	80059d0 <HAL_RCC_OscConfig+0x398>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	2b05      	cmp	r3, #5
 800599c:	d10c      	bne.n	80059b8 <HAL_RCC_OscConfig+0x380>
 800599e:	4bae      	ldr	r3, [pc, #696]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059a0:	6a1a      	ldr	r2, [r3, #32]
 80059a2:	4bad      	ldr	r3, [pc, #692]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059a4:	2104      	movs	r1, #4
 80059a6:	430a      	orrs	r2, r1
 80059a8:	621a      	str	r2, [r3, #32]
 80059aa:	4bab      	ldr	r3, [pc, #684]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059ac:	6a1a      	ldr	r2, [r3, #32]
 80059ae:	4baa      	ldr	r3, [pc, #680]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059b0:	2101      	movs	r1, #1
 80059b2:	430a      	orrs	r2, r1
 80059b4:	621a      	str	r2, [r3, #32]
 80059b6:	e00b      	b.n	80059d0 <HAL_RCC_OscConfig+0x398>
 80059b8:	4ba7      	ldr	r3, [pc, #668]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059ba:	6a1a      	ldr	r2, [r3, #32]
 80059bc:	4ba6      	ldr	r3, [pc, #664]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059be:	2101      	movs	r1, #1
 80059c0:	438a      	bics	r2, r1
 80059c2:	621a      	str	r2, [r3, #32]
 80059c4:	4ba4      	ldr	r3, [pc, #656]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059c6:	6a1a      	ldr	r2, [r3, #32]
 80059c8:	4ba3      	ldr	r3, [pc, #652]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059ca:	2104      	movs	r1, #4
 80059cc:	438a      	bics	r2, r1
 80059ce:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d014      	beq.n	8005a02 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059d8:	f7fe fc58 	bl	800428c <HAL_GetTick>
 80059dc:	0003      	movs	r3, r0
 80059de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e0:	e009      	b.n	80059f6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059e2:	f7fe fc53 	bl	800428c <HAL_GetTick>
 80059e6:	0002      	movs	r2, r0
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	4a9b      	ldr	r2, [pc, #620]	@ (8005c5c <HAL_RCC_OscConfig+0x624>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d901      	bls.n	80059f6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e12b      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059f6:	4b98      	ldr	r3, [pc, #608]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	2202      	movs	r2, #2
 80059fc:	4013      	ands	r3, r2
 80059fe:	d0f0      	beq.n	80059e2 <HAL_RCC_OscConfig+0x3aa>
 8005a00:	e013      	b.n	8005a2a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a02:	f7fe fc43 	bl	800428c <HAL_GetTick>
 8005a06:	0003      	movs	r3, r0
 8005a08:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a0a:	e009      	b.n	8005a20 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a0c:	f7fe fc3e 	bl	800428c <HAL_GetTick>
 8005a10:	0002      	movs	r2, r0
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	1ad3      	subs	r3, r2, r3
 8005a16:	4a91      	ldr	r2, [pc, #580]	@ (8005c5c <HAL_RCC_OscConfig+0x624>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d901      	bls.n	8005a20 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e116      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a20:	4b8d      	ldr	r3, [pc, #564]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	2202      	movs	r2, #2
 8005a26:	4013      	ands	r3, r2
 8005a28:	d1f0      	bne.n	8005a0c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005a2a:	231f      	movs	r3, #31
 8005a2c:	18fb      	adds	r3, r7, r3
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d105      	bne.n	8005a40 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a34:	4b88      	ldr	r3, [pc, #544]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a36:	69da      	ldr	r2, [r3, #28]
 8005a38:	4b87      	ldr	r3, [pc, #540]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a3a:	4989      	ldr	r1, [pc, #548]	@ (8005c60 <HAL_RCC_OscConfig+0x628>)
 8005a3c:	400a      	ands	r2, r1
 8005a3e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2210      	movs	r2, #16
 8005a46:	4013      	ands	r3, r2
 8005a48:	d063      	beq.n	8005b12 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d12a      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005a52:	4b81      	ldr	r3, [pc, #516]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a56:	4b80      	ldr	r3, [pc, #512]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a58:	2104      	movs	r1, #4
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005a5e:	4b7e      	ldr	r3, [pc, #504]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a62:	4b7d      	ldr	r3, [pc, #500]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a64:	2101      	movs	r1, #1
 8005a66:	430a      	orrs	r2, r1
 8005a68:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a6a:	f7fe fc0f 	bl	800428c <HAL_GetTick>
 8005a6e:	0003      	movs	r3, r0
 8005a70:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005a74:	f7fe fc0a 	bl	800428c <HAL_GetTick>
 8005a78:	0002      	movs	r2, r0
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e0e3      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005a86:	4b74      	ldr	r3, [pc, #464]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	d0f1      	beq.n	8005a74 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005a90:	4b71      	ldr	r3, [pc, #452]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005a92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a94:	22f8      	movs	r2, #248	@ 0xf8
 8005a96:	4393      	bics	r3, r2
 8005a98:	0019      	movs	r1, r3
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	00da      	lsls	r2, r3, #3
 8005aa0:	4b6d      	ldr	r3, [pc, #436]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005aa2:	430a      	orrs	r2, r1
 8005aa4:	635a      	str	r2, [r3, #52]	@ 0x34
 8005aa6:	e034      	b.n	8005b12 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	3305      	adds	r3, #5
 8005aae:	d111      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005ab0:	4b69      	ldr	r3, [pc, #420]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005ab2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ab4:	4b68      	ldr	r3, [pc, #416]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005ab6:	2104      	movs	r1, #4
 8005ab8:	438a      	bics	r2, r1
 8005aba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005abc:	4b66      	ldr	r3, [pc, #408]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ac0:	22f8      	movs	r2, #248	@ 0xf8
 8005ac2:	4393      	bics	r3, r2
 8005ac4:	0019      	movs	r1, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	00da      	lsls	r2, r3, #3
 8005acc:	4b62      	ldr	r3, [pc, #392]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005ace:	430a      	orrs	r2, r1
 8005ad0:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ad2:	e01e      	b.n	8005b12 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005ad4:	4b60      	ldr	r3, [pc, #384]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005ad6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ad8:	4b5f      	ldr	r3, [pc, #380]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005ada:	2104      	movs	r1, #4
 8005adc:	430a      	orrs	r2, r1
 8005ade:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005ae0:	4b5d      	ldr	r3, [pc, #372]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005ae2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ae4:	4b5c      	ldr	r3, [pc, #368]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005ae6:	2101      	movs	r1, #1
 8005ae8:	438a      	bics	r2, r1
 8005aea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005aec:	f7fe fbce 	bl	800428c <HAL_GetTick>
 8005af0:	0003      	movs	r3, r0
 8005af2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005af4:	e008      	b.n	8005b08 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005af6:	f7fe fbc9 	bl	800428c <HAL_GetTick>
 8005afa:	0002      	movs	r2, r0
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	2b02      	cmp	r3, #2
 8005b02:	d901      	bls.n	8005b08 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005b04:	2303      	movs	r3, #3
 8005b06:	e0a2      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005b08:	4b53      	ldr	r3, [pc, #332]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b0c:	2202      	movs	r2, #2
 8005b0e:	4013      	ands	r3, r2
 8005b10:	d1f1      	bne.n	8005af6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6a1b      	ldr	r3, [r3, #32]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d100      	bne.n	8005b1c <HAL_RCC_OscConfig+0x4e4>
 8005b1a:	e097      	b.n	8005c4c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b1c:	4b4e      	ldr	r3, [pc, #312]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	220c      	movs	r2, #12
 8005b22:	4013      	ands	r3, r2
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d100      	bne.n	8005b2a <HAL_RCC_OscConfig+0x4f2>
 8005b28:	e06b      	b.n	8005c02 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d14c      	bne.n	8005bcc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b32:	4b49      	ldr	r3, [pc, #292]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	4b48      	ldr	r3, [pc, #288]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b38:	494a      	ldr	r1, [pc, #296]	@ (8005c64 <HAL_RCC_OscConfig+0x62c>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b3e:	f7fe fba5 	bl	800428c <HAL_GetTick>
 8005b42:	0003      	movs	r3, r0
 8005b44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b46:	e008      	b.n	8005b5a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b48:	f7fe fba0 	bl	800428c <HAL_GetTick>
 8005b4c:	0002      	movs	r2, r0
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d901      	bls.n	8005b5a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005b56:	2303      	movs	r3, #3
 8005b58:	e079      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	2380      	movs	r3, #128	@ 0x80
 8005b60:	049b      	lsls	r3, r3, #18
 8005b62:	4013      	ands	r3, r2
 8005b64:	d1f0      	bne.n	8005b48 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b66:	4b3c      	ldr	r3, [pc, #240]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6a:	220f      	movs	r2, #15
 8005b6c:	4393      	bics	r3, r2
 8005b6e:	0019      	movs	r1, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b74:	4b38      	ldr	r3, [pc, #224]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b76:	430a      	orrs	r2, r1
 8005b78:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005b7a:	4b37      	ldr	r3, [pc, #220]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	4a3a      	ldr	r2, [pc, #232]	@ (8005c68 <HAL_RCC_OscConfig+0x630>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	0019      	movs	r1, r3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8c:	431a      	orrs	r2, r3
 8005b8e:	4b32      	ldr	r3, [pc, #200]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b90:	430a      	orrs	r2, r1
 8005b92:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b94:	4b30      	ldr	r3, [pc, #192]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	4b2f      	ldr	r3, [pc, #188]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005b9a:	2180      	movs	r1, #128	@ 0x80
 8005b9c:	0449      	lsls	r1, r1, #17
 8005b9e:	430a      	orrs	r2, r1
 8005ba0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ba2:	f7fe fb73 	bl	800428c <HAL_GetTick>
 8005ba6:	0003      	movs	r3, r0
 8005ba8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005baa:	e008      	b.n	8005bbe <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bac:	f7fe fb6e 	bl	800428c <HAL_GetTick>
 8005bb0:	0002      	movs	r2, r0
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	2b02      	cmp	r3, #2
 8005bb8:	d901      	bls.n	8005bbe <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005bba:	2303      	movs	r3, #3
 8005bbc:	e047      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bbe:	4b26      	ldr	r3, [pc, #152]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	2380      	movs	r3, #128	@ 0x80
 8005bc4:	049b      	lsls	r3, r3, #18
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	d0f0      	beq.n	8005bac <HAL_RCC_OscConfig+0x574>
 8005bca:	e03f      	b.n	8005c4c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bcc:	4b22      	ldr	r3, [pc, #136]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005bce:	681a      	ldr	r2, [r3, #0]
 8005bd0:	4b21      	ldr	r3, [pc, #132]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005bd2:	4924      	ldr	r1, [pc, #144]	@ (8005c64 <HAL_RCC_OscConfig+0x62c>)
 8005bd4:	400a      	ands	r2, r1
 8005bd6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bd8:	f7fe fb58 	bl	800428c <HAL_GetTick>
 8005bdc:	0003      	movs	r3, r0
 8005bde:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005be0:	e008      	b.n	8005bf4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005be2:	f7fe fb53 	bl	800428c <HAL_GetTick>
 8005be6:	0002      	movs	r2, r0
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d901      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e02c      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bf4:	4b18      	ldr	r3, [pc, #96]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005bf6:	681a      	ldr	r2, [r3, #0]
 8005bf8:	2380      	movs	r3, #128	@ 0x80
 8005bfa:	049b      	lsls	r3, r3, #18
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	d1f0      	bne.n	8005be2 <HAL_RCC_OscConfig+0x5aa>
 8005c00:	e024      	b.n	8005c4c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d101      	bne.n	8005c0e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e01f      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005c0e:	4b12      	ldr	r3, [pc, #72]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005c14:	4b10      	ldr	r3, [pc, #64]	@ (8005c58 <HAL_RCC_OscConfig+0x620>)
 8005c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c18:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	2380      	movs	r3, #128	@ 0x80
 8005c1e:	025b      	lsls	r3, r3, #9
 8005c20:	401a      	ands	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d10e      	bne.n	8005c48 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	220f      	movs	r2, #15
 8005c2e:	401a      	ands	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d107      	bne.n	8005c48 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	23f0      	movs	r3, #240	@ 0xf0
 8005c3c:	039b      	lsls	r3, r3, #14
 8005c3e:	401a      	ands	r2, r3
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d001      	beq.n	8005c4c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e000      	b.n	8005c4e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	0018      	movs	r0, r3
 8005c50:	46bd      	mov	sp, r7
 8005c52:	b008      	add	sp, #32
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	46c0      	nop			@ (mov r8, r8)
 8005c58:	40021000 	.word	0x40021000
 8005c5c:	00001388 	.word	0x00001388
 8005c60:	efffffff 	.word	0xefffffff
 8005c64:	feffffff 	.word	0xfeffffff
 8005c68:	ffc2ffff 	.word	0xffc2ffff

08005c6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e0b3      	b.n	8005de8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c80:	4b5b      	ldr	r3, [pc, #364]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2201      	movs	r2, #1
 8005c86:	4013      	ands	r3, r2
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d911      	bls.n	8005cb2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c8e:	4b58      	ldr	r3, [pc, #352]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	2201      	movs	r2, #1
 8005c94:	4393      	bics	r3, r2
 8005c96:	0019      	movs	r1, r3
 8005c98:	4b55      	ldr	r3, [pc, #340]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ca0:	4b53      	ldr	r3, [pc, #332]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	683a      	ldr	r2, [r7, #0]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d001      	beq.n	8005cb2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e09a      	b.n	8005de8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	4013      	ands	r3, r2
 8005cba:	d015      	beq.n	8005ce8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2204      	movs	r2, #4
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	d006      	beq.n	8005cd4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	4b4a      	ldr	r3, [pc, #296]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005ccc:	21e0      	movs	r1, #224	@ 0xe0
 8005cce:	00c9      	lsls	r1, r1, #3
 8005cd0:	430a      	orrs	r2, r1
 8005cd2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cd4:	4b47      	ldr	r3, [pc, #284]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	22f0      	movs	r2, #240	@ 0xf0
 8005cda:	4393      	bics	r3, r2
 8005cdc:	0019      	movs	r1, r3
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	4b44      	ldr	r3, [pc, #272]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2201      	movs	r2, #1
 8005cee:	4013      	ands	r3, r2
 8005cf0:	d040      	beq.n	8005d74 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d107      	bne.n	8005d0a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	2380      	movs	r3, #128	@ 0x80
 8005d00:	029b      	lsls	r3, r3, #10
 8005d02:	4013      	ands	r3, r2
 8005d04:	d114      	bne.n	8005d30 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e06e      	b.n	8005de8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d107      	bne.n	8005d22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d12:	4b38      	ldr	r3, [pc, #224]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	2380      	movs	r3, #128	@ 0x80
 8005d18:	049b      	lsls	r3, r3, #18
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	d108      	bne.n	8005d30 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e062      	b.n	8005de8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d22:	4b34      	ldr	r3, [pc, #208]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2202      	movs	r2, #2
 8005d28:	4013      	ands	r3, r2
 8005d2a:	d101      	bne.n	8005d30 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e05b      	b.n	8005de8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d30:	4b30      	ldr	r3, [pc, #192]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	2203      	movs	r2, #3
 8005d36:	4393      	bics	r3, r2
 8005d38:	0019      	movs	r1, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685a      	ldr	r2, [r3, #4]
 8005d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005d40:	430a      	orrs	r2, r1
 8005d42:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d44:	f7fe faa2 	bl	800428c <HAL_GetTick>
 8005d48:	0003      	movs	r3, r0
 8005d4a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d4c:	e009      	b.n	8005d62 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d4e:	f7fe fa9d 	bl	800428c <HAL_GetTick>
 8005d52:	0002      	movs	r2, r0
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	4a27      	ldr	r2, [pc, #156]	@ (8005df8 <HAL_RCC_ClockConfig+0x18c>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d901      	bls.n	8005d62 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e042      	b.n	8005de8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d62:	4b24      	ldr	r3, [pc, #144]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	220c      	movs	r2, #12
 8005d68:	401a      	ands	r2, r3
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d1ec      	bne.n	8005d4e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d74:	4b1e      	ldr	r3, [pc, #120]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	683a      	ldr	r2, [r7, #0]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d211      	bcs.n	8005da6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d82:	4b1b      	ldr	r3, [pc, #108]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2201      	movs	r2, #1
 8005d88:	4393      	bics	r3, r2
 8005d8a:	0019      	movs	r1, r3
 8005d8c:	4b18      	ldr	r3, [pc, #96]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005d8e:	683a      	ldr	r2, [r7, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d94:	4b16      	ldr	r3, [pc, #88]	@ (8005df0 <HAL_RCC_ClockConfig+0x184>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	683a      	ldr	r2, [r7, #0]
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d001      	beq.n	8005da6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e020      	b.n	8005de8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2204      	movs	r2, #4
 8005dac:	4013      	ands	r3, r2
 8005dae:	d009      	beq.n	8005dc4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005db0:	4b10      	ldr	r3, [pc, #64]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	4a11      	ldr	r2, [pc, #68]	@ (8005dfc <HAL_RCC_ClockConfig+0x190>)
 8005db6:	4013      	ands	r3, r2
 8005db8:	0019      	movs	r1, r3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68da      	ldr	r2, [r3, #12]
 8005dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005dc4:	f000 f820 	bl	8005e08 <HAL_RCC_GetSysClockFreq>
 8005dc8:	0001      	movs	r1, r0
 8005dca:	4b0a      	ldr	r3, [pc, #40]	@ (8005df4 <HAL_RCC_ClockConfig+0x188>)
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	091b      	lsrs	r3, r3, #4
 8005dd0:	220f      	movs	r2, #15
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	4a0a      	ldr	r2, [pc, #40]	@ (8005e00 <HAL_RCC_ClockConfig+0x194>)
 8005dd6:	5cd3      	ldrb	r3, [r2, r3]
 8005dd8:	000a      	movs	r2, r1
 8005dda:	40da      	lsrs	r2, r3
 8005ddc:	4b09      	ldr	r3, [pc, #36]	@ (8005e04 <HAL_RCC_ClockConfig+0x198>)
 8005dde:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005de0:	2000      	movs	r0, #0
 8005de2:	f7fe fa0d 	bl	8004200 <HAL_InitTick>
  
  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	0018      	movs	r0, r3
 8005dea:	46bd      	mov	sp, r7
 8005dec:	b004      	add	sp, #16
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	40022000 	.word	0x40022000
 8005df4:	40021000 	.word	0x40021000
 8005df8:	00001388 	.word	0x00001388
 8005dfc:	fffff8ff 	.word	0xfffff8ff
 8005e00:	0800d344 	.word	0x0800d344
 8005e04:	20000018 	.word	0x20000018

08005e08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	60fb      	str	r3, [r7, #12]
 8005e12:	2300      	movs	r3, #0
 8005e14:	60bb      	str	r3, [r7, #8]
 8005e16:	2300      	movs	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005e22:	4b20      	ldr	r3, [pc, #128]	@ (8005ea4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	220c      	movs	r2, #12
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	2b04      	cmp	r3, #4
 8005e30:	d002      	beq.n	8005e38 <HAL_RCC_GetSysClockFreq+0x30>
 8005e32:	2b08      	cmp	r3, #8
 8005e34:	d003      	beq.n	8005e3e <HAL_RCC_GetSysClockFreq+0x36>
 8005e36:	e02c      	b.n	8005e92 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e38:	4b1b      	ldr	r3, [pc, #108]	@ (8005ea8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e3a:	613b      	str	r3, [r7, #16]
      break;
 8005e3c:	e02c      	b.n	8005e98 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	0c9b      	lsrs	r3, r3, #18
 8005e42:	220f      	movs	r2, #15
 8005e44:	4013      	ands	r3, r2
 8005e46:	4a19      	ldr	r2, [pc, #100]	@ (8005eac <HAL_RCC_GetSysClockFreq+0xa4>)
 8005e48:	5cd3      	ldrb	r3, [r2, r3]
 8005e4a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005e4c:	4b15      	ldr	r3, [pc, #84]	@ (8005ea4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005e4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e50:	220f      	movs	r2, #15
 8005e52:	4013      	ands	r3, r2
 8005e54:	4a16      	ldr	r2, [pc, #88]	@ (8005eb0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005e56:	5cd3      	ldrb	r3, [r2, r3]
 8005e58:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	2380      	movs	r3, #128	@ 0x80
 8005e5e:	025b      	lsls	r3, r3, #9
 8005e60:	4013      	ands	r3, r2
 8005e62:	d009      	beq.n	8005e78 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005e64:	68b9      	ldr	r1, [r7, #8]
 8005e66:	4810      	ldr	r0, [pc, #64]	@ (8005ea8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e68:	f7fa f974 	bl	8000154 <__udivsi3>
 8005e6c:	0003      	movs	r3, r0
 8005e6e:	001a      	movs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4353      	muls	r3, r2
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	e009      	b.n	8005e8c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005e78:	6879      	ldr	r1, [r7, #4]
 8005e7a:	000a      	movs	r2, r1
 8005e7c:	0152      	lsls	r2, r2, #5
 8005e7e:	1a52      	subs	r2, r2, r1
 8005e80:	0193      	lsls	r3, r2, #6
 8005e82:	1a9b      	subs	r3, r3, r2
 8005e84:	00db      	lsls	r3, r3, #3
 8005e86:	185b      	adds	r3, r3, r1
 8005e88:	021b      	lsls	r3, r3, #8
 8005e8a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	613b      	str	r3, [r7, #16]
      break;
 8005e90:	e002      	b.n	8005e98 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005e92:	4b05      	ldr	r3, [pc, #20]	@ (8005ea8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e94:	613b      	str	r3, [r7, #16]
      break;
 8005e96:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005e98:	693b      	ldr	r3, [r7, #16]
}
 8005e9a:	0018      	movs	r0, r3
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	b006      	add	sp, #24
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	46c0      	nop			@ (mov r8, r8)
 8005ea4:	40021000 	.word	0x40021000
 8005ea8:	007a1200 	.word	0x007a1200
 8005eac:	0800d35c 	.word	0x0800d35c
 8005eb0:	0800d36c 	.word	0x0800d36c

08005eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005eb8:	4b02      	ldr	r3, [pc, #8]	@ (8005ec4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005eba:	681b      	ldr	r3, [r3, #0]
}
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	46c0      	nop			@ (mov r8, r8)
 8005ec4:	20000018 	.word	0x20000018

08005ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005ecc:	f7ff fff2 	bl	8005eb4 <HAL_RCC_GetHCLKFreq>
 8005ed0:	0001      	movs	r1, r0
 8005ed2:	4b06      	ldr	r3, [pc, #24]	@ (8005eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	0a1b      	lsrs	r3, r3, #8
 8005ed8:	2207      	movs	r2, #7
 8005eda:	4013      	ands	r3, r2
 8005edc:	4a04      	ldr	r2, [pc, #16]	@ (8005ef0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ede:	5cd3      	ldrb	r3, [r2, r3]
 8005ee0:	40d9      	lsrs	r1, r3
 8005ee2:	000b      	movs	r3, r1
}    
 8005ee4:	0018      	movs	r0, r3
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	46c0      	nop			@ (mov r8, r8)
 8005eec:	40021000 	.word	0x40021000
 8005ef0:	0800d354 	.word	0x0800d354

08005ef4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005f00:	2300      	movs	r3, #0
 8005f02:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	2380      	movs	r3, #128	@ 0x80
 8005f0a:	025b      	lsls	r3, r3, #9
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	d100      	bne.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005f10:	e08e      	b.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005f12:	2017      	movs	r0, #23
 8005f14:	183b      	adds	r3, r7, r0
 8005f16:	2200      	movs	r2, #0
 8005f18:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f1a:	4b57      	ldr	r3, [pc, #348]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f1c:	69da      	ldr	r2, [r3, #28]
 8005f1e:	2380      	movs	r3, #128	@ 0x80
 8005f20:	055b      	lsls	r3, r3, #21
 8005f22:	4013      	ands	r3, r2
 8005f24:	d110      	bne.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f26:	4b54      	ldr	r3, [pc, #336]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f28:	69da      	ldr	r2, [r3, #28]
 8005f2a:	4b53      	ldr	r3, [pc, #332]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f2c:	2180      	movs	r1, #128	@ 0x80
 8005f2e:	0549      	lsls	r1, r1, #21
 8005f30:	430a      	orrs	r2, r1
 8005f32:	61da      	str	r2, [r3, #28]
 8005f34:	4b50      	ldr	r3, [pc, #320]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f36:	69da      	ldr	r2, [r3, #28]
 8005f38:	2380      	movs	r3, #128	@ 0x80
 8005f3a:	055b      	lsls	r3, r3, #21
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	60bb      	str	r3, [r7, #8]
 8005f40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f42:	183b      	adds	r3, r7, r0
 8005f44:	2201      	movs	r2, #1
 8005f46:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f48:	4b4c      	ldr	r3, [pc, #304]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005f4a:	681a      	ldr	r2, [r3, #0]
 8005f4c:	2380      	movs	r3, #128	@ 0x80
 8005f4e:	005b      	lsls	r3, r3, #1
 8005f50:	4013      	ands	r3, r2
 8005f52:	d11a      	bne.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f54:	4b49      	ldr	r3, [pc, #292]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005f56:	681a      	ldr	r2, [r3, #0]
 8005f58:	4b48      	ldr	r3, [pc, #288]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005f5a:	2180      	movs	r1, #128	@ 0x80
 8005f5c:	0049      	lsls	r1, r1, #1
 8005f5e:	430a      	orrs	r2, r1
 8005f60:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f62:	f7fe f993 	bl	800428c <HAL_GetTick>
 8005f66:	0003      	movs	r3, r0
 8005f68:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f6a:	e008      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f6c:	f7fe f98e 	bl	800428c <HAL_GetTick>
 8005f70:	0002      	movs	r2, r0
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	2b64      	cmp	r3, #100	@ 0x64
 8005f78:	d901      	bls.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e077      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f7e:	4b3f      	ldr	r3, [pc, #252]	@ (800607c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	2380      	movs	r3, #128	@ 0x80
 8005f84:	005b      	lsls	r3, r3, #1
 8005f86:	4013      	ands	r3, r2
 8005f88:	d0f0      	beq.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f8a:	4b3b      	ldr	r3, [pc, #236]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f8c:	6a1a      	ldr	r2, [r3, #32]
 8005f8e:	23c0      	movs	r3, #192	@ 0xc0
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	4013      	ands	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d034      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	685a      	ldr	r2, [r3, #4]
 8005fa0:	23c0      	movs	r3, #192	@ 0xc0
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	68fa      	ldr	r2, [r7, #12]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d02c      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fac:	4b32      	ldr	r3, [pc, #200]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fae:	6a1b      	ldr	r3, [r3, #32]
 8005fb0:	4a33      	ldr	r2, [pc, #204]	@ (8006080 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005fb6:	4b30      	ldr	r3, [pc, #192]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fb8:	6a1a      	ldr	r2, [r3, #32]
 8005fba:	4b2f      	ldr	r3, [pc, #188]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fbc:	2180      	movs	r1, #128	@ 0x80
 8005fbe:	0249      	lsls	r1, r1, #9
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005fc4:	4b2c      	ldr	r3, [pc, #176]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fc6:	6a1a      	ldr	r2, [r3, #32]
 8005fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fca:	492e      	ldr	r1, [pc, #184]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8005fcc:	400a      	ands	r2, r1
 8005fce:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005fd0:	4b29      	ldr	r3, [pc, #164]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fd2:	68fa      	ldr	r2, [r7, #12]
 8005fd4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	4013      	ands	r3, r2
 8005fdc:	d013      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fde:	f7fe f955 	bl	800428c <HAL_GetTick>
 8005fe2:	0003      	movs	r3, r0
 8005fe4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fe6:	e009      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fe8:	f7fe f950 	bl	800428c <HAL_GetTick>
 8005fec:	0002      	movs	r2, r0
 8005fee:	693b      	ldr	r3, [r7, #16]
 8005ff0:	1ad3      	subs	r3, r2, r3
 8005ff2:	4a25      	ldr	r2, [pc, #148]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d901      	bls.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e038      	b.n	800606e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ffc:	4b1e      	ldr	r3, [pc, #120]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005ffe:	6a1b      	ldr	r3, [r3, #32]
 8006000:	2202      	movs	r2, #2
 8006002:	4013      	ands	r3, r2
 8006004:	d0f0      	beq.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006006:	4b1c      	ldr	r3, [pc, #112]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006008:	6a1b      	ldr	r3, [r3, #32]
 800600a:	4a1d      	ldr	r2, [pc, #116]	@ (8006080 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800600c:	4013      	ands	r3, r2
 800600e:	0019      	movs	r1, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685a      	ldr	r2, [r3, #4]
 8006014:	4b18      	ldr	r3, [pc, #96]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006016:	430a      	orrs	r2, r1
 8006018:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800601a:	2317      	movs	r3, #23
 800601c:	18fb      	adds	r3, r7, r3
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d105      	bne.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006024:	4b14      	ldr	r3, [pc, #80]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006026:	69da      	ldr	r2, [r3, #28]
 8006028:	4b13      	ldr	r3, [pc, #76]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800602a:	4918      	ldr	r1, [pc, #96]	@ (800608c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800602c:	400a      	ands	r2, r1
 800602e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2201      	movs	r2, #1
 8006036:	4013      	ands	r3, r2
 8006038:	d009      	beq.n	800604e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800603a:	4b0f      	ldr	r3, [pc, #60]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800603c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800603e:	2203      	movs	r2, #3
 8006040:	4393      	bics	r3, r2
 8006042:	0019      	movs	r1, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689a      	ldr	r2, [r3, #8]
 8006048:	4b0b      	ldr	r3, [pc, #44]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800604a:	430a      	orrs	r2, r1
 800604c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2220      	movs	r2, #32
 8006054:	4013      	ands	r3, r2
 8006056:	d009      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006058:	4b07      	ldr	r3, [pc, #28]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800605a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800605c:	2210      	movs	r2, #16
 800605e:	4393      	bics	r3, r2
 8006060:	0019      	movs	r1, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	68da      	ldr	r2, [r3, #12]
 8006066:	4b04      	ldr	r3, [pc, #16]	@ (8006078 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006068:	430a      	orrs	r2, r1
 800606a:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	0018      	movs	r0, r3
 8006070:	46bd      	mov	sp, r7
 8006072:	b006      	add	sp, #24
 8006074:	bd80      	pop	{r7, pc}
 8006076:	46c0      	nop			@ (mov r8, r8)
 8006078:	40021000 	.word	0x40021000
 800607c:	40007000 	.word	0x40007000
 8006080:	fffffcff 	.word	0xfffffcff
 8006084:	fffeffff 	.word	0xfffeffff
 8006088:	00001388 	.word	0x00001388
 800608c:	efffffff 	.word	0xefffffff

08006090 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d101      	bne.n	80060a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e042      	b.n	8006128 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	223d      	movs	r2, #61	@ 0x3d
 80060a6:	5c9b      	ldrb	r3, [r3, r2]
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d107      	bne.n	80060be <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	223c      	movs	r2, #60	@ 0x3c
 80060b2:	2100      	movs	r1, #0
 80060b4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	0018      	movs	r0, r3
 80060ba:	f7fd fe7b 	bl	8003db4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	223d      	movs	r2, #61	@ 0x3d
 80060c2:	2102      	movs	r1, #2
 80060c4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	3304      	adds	r3, #4
 80060ce:	0019      	movs	r1, r3
 80060d0:	0010      	movs	r0, r2
 80060d2:	f000 fd93 	bl	8006bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2246      	movs	r2, #70	@ 0x46
 80060da:	2101      	movs	r1, #1
 80060dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	223e      	movs	r2, #62	@ 0x3e
 80060e2:	2101      	movs	r1, #1
 80060e4:	5499      	strb	r1, [r3, r2]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	223f      	movs	r2, #63	@ 0x3f
 80060ea:	2101      	movs	r1, #1
 80060ec:	5499      	strb	r1, [r3, r2]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2240      	movs	r2, #64	@ 0x40
 80060f2:	2101      	movs	r1, #1
 80060f4:	5499      	strb	r1, [r3, r2]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2241      	movs	r2, #65	@ 0x41
 80060fa:	2101      	movs	r1, #1
 80060fc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2242      	movs	r2, #66	@ 0x42
 8006102:	2101      	movs	r1, #1
 8006104:	5499      	strb	r1, [r3, r2]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2243      	movs	r2, #67	@ 0x43
 800610a:	2101      	movs	r1, #1
 800610c:	5499      	strb	r1, [r3, r2]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2244      	movs	r2, #68	@ 0x44
 8006112:	2101      	movs	r1, #1
 8006114:	5499      	strb	r1, [r3, r2]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2245      	movs	r2, #69	@ 0x45
 800611a:	2101      	movs	r1, #1
 800611c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	223d      	movs	r2, #61	@ 0x3d
 8006122:	2101      	movs	r1, #1
 8006124:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006126:	2300      	movs	r3, #0
}
 8006128:	0018      	movs	r0, r3
 800612a:	46bd      	mov	sp, r7
 800612c:	b002      	add	sp, #8
 800612e:	bd80      	pop	{r7, pc}

08006130 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e042      	b.n	80061c8 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	223d      	movs	r2, #61	@ 0x3d
 8006146:	5c9b      	ldrb	r3, [r3, r2]
 8006148:	b2db      	uxtb	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d107      	bne.n	800615e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	223c      	movs	r2, #60	@ 0x3c
 8006152:	2100      	movs	r1, #0
 8006154:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	0018      	movs	r0, r3
 800615a:	f000 f839 	bl	80061d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	223d      	movs	r2, #61	@ 0x3d
 8006162:	2102      	movs	r1, #2
 8006164:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	3304      	adds	r3, #4
 800616e:	0019      	movs	r1, r3
 8006170:	0010      	movs	r0, r2
 8006172:	f000 fd43 	bl	8006bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2246      	movs	r2, #70	@ 0x46
 800617a:	2101      	movs	r1, #1
 800617c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	223e      	movs	r2, #62	@ 0x3e
 8006182:	2101      	movs	r1, #1
 8006184:	5499      	strb	r1, [r3, r2]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	223f      	movs	r2, #63	@ 0x3f
 800618a:	2101      	movs	r1, #1
 800618c:	5499      	strb	r1, [r3, r2]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2240      	movs	r2, #64	@ 0x40
 8006192:	2101      	movs	r1, #1
 8006194:	5499      	strb	r1, [r3, r2]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2241      	movs	r2, #65	@ 0x41
 800619a:	2101      	movs	r1, #1
 800619c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2242      	movs	r2, #66	@ 0x42
 80061a2:	2101      	movs	r1, #1
 80061a4:	5499      	strb	r1, [r3, r2]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2243      	movs	r2, #67	@ 0x43
 80061aa:	2101      	movs	r1, #1
 80061ac:	5499      	strb	r1, [r3, r2]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2244      	movs	r2, #68	@ 0x44
 80061b2:	2101      	movs	r1, #1
 80061b4:	5499      	strb	r1, [r3, r2]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2245      	movs	r2, #69	@ 0x45
 80061ba:	2101      	movs	r1, #1
 80061bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	223d      	movs	r2, #61	@ 0x3d
 80061c2:	2101      	movs	r1, #1
 80061c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	0018      	movs	r0, r3
 80061ca:	46bd      	mov	sp, r7
 80061cc:	b002      	add	sp, #8
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80061d8:	46c0      	nop			@ (mov r8, r8)
 80061da:	46bd      	mov	sp, r7
 80061dc:	b002      	add	sp, #8
 80061de:	bd80      	pop	{r7, pc}

080061e0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	607a      	str	r2, [r7, #4]
 80061ec:	001a      	movs	r2, r3
 80061ee:	1cbb      	adds	r3, r7, #2
 80061f0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061f2:	2317      	movs	r3, #23
 80061f4:	18fb      	adds	r3, r7, r3
 80061f6:	2200      	movs	r2, #0
 80061f8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d108      	bne.n	8006212 <HAL_TIM_PWM_Start_DMA+0x32>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	223e      	movs	r2, #62	@ 0x3e
 8006204:	5c9b      	ldrb	r3, [r3, r2]
 8006206:	b2db      	uxtb	r3, r3
 8006208:	3b02      	subs	r3, #2
 800620a:	425a      	negs	r2, r3
 800620c:	4153      	adcs	r3, r2
 800620e:	b2db      	uxtb	r3, r3
 8006210:	e01f      	b.n	8006252 <HAL_TIM_PWM_Start_DMA+0x72>
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	2b04      	cmp	r3, #4
 8006216:	d108      	bne.n	800622a <HAL_TIM_PWM_Start_DMA+0x4a>
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	223f      	movs	r2, #63	@ 0x3f
 800621c:	5c9b      	ldrb	r3, [r3, r2]
 800621e:	b2db      	uxtb	r3, r3
 8006220:	3b02      	subs	r3, #2
 8006222:	425a      	negs	r2, r3
 8006224:	4153      	adcs	r3, r2
 8006226:	b2db      	uxtb	r3, r3
 8006228:	e013      	b.n	8006252 <HAL_TIM_PWM_Start_DMA+0x72>
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b08      	cmp	r3, #8
 800622e:	d108      	bne.n	8006242 <HAL_TIM_PWM_Start_DMA+0x62>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2240      	movs	r2, #64	@ 0x40
 8006234:	5c9b      	ldrb	r3, [r3, r2]
 8006236:	b2db      	uxtb	r3, r3
 8006238:	3b02      	subs	r3, #2
 800623a:	425a      	negs	r2, r3
 800623c:	4153      	adcs	r3, r2
 800623e:	b2db      	uxtb	r3, r3
 8006240:	e007      	b.n	8006252 <HAL_TIM_PWM_Start_DMA+0x72>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2241      	movs	r2, #65	@ 0x41
 8006246:	5c9b      	ldrb	r3, [r3, r2]
 8006248:	b2db      	uxtb	r3, r3
 800624a:	3b02      	subs	r3, #2
 800624c:	425a      	negs	r2, r3
 800624e:	4153      	adcs	r3, r2
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8006256:	2302      	movs	r3, #2
 8006258:	e15e      	b.n	8006518 <HAL_TIM_PWM_Start_DMA+0x338>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d108      	bne.n	8006272 <HAL_TIM_PWM_Start_DMA+0x92>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	223e      	movs	r2, #62	@ 0x3e
 8006264:	5c9b      	ldrb	r3, [r3, r2]
 8006266:	b2db      	uxtb	r3, r3
 8006268:	3b01      	subs	r3, #1
 800626a:	425a      	negs	r2, r3
 800626c:	4153      	adcs	r3, r2
 800626e:	b2db      	uxtb	r3, r3
 8006270:	e01f      	b.n	80062b2 <HAL_TIM_PWM_Start_DMA+0xd2>
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	2b04      	cmp	r3, #4
 8006276:	d108      	bne.n	800628a <HAL_TIM_PWM_Start_DMA+0xaa>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	223f      	movs	r2, #63	@ 0x3f
 800627c:	5c9b      	ldrb	r3, [r3, r2]
 800627e:	b2db      	uxtb	r3, r3
 8006280:	3b01      	subs	r3, #1
 8006282:	425a      	negs	r2, r3
 8006284:	4153      	adcs	r3, r2
 8006286:	b2db      	uxtb	r3, r3
 8006288:	e013      	b.n	80062b2 <HAL_TIM_PWM_Start_DMA+0xd2>
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	2b08      	cmp	r3, #8
 800628e:	d108      	bne.n	80062a2 <HAL_TIM_PWM_Start_DMA+0xc2>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2240      	movs	r2, #64	@ 0x40
 8006294:	5c9b      	ldrb	r3, [r3, r2]
 8006296:	b2db      	uxtb	r3, r3
 8006298:	3b01      	subs	r3, #1
 800629a:	425a      	negs	r2, r3
 800629c:	4153      	adcs	r3, r2
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	e007      	b.n	80062b2 <HAL_TIM_PWM_Start_DMA+0xd2>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2241      	movs	r2, #65	@ 0x41
 80062a6:	5c9b      	ldrb	r3, [r3, r2]
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	3b01      	subs	r3, #1
 80062ac:	425a      	negs	r2, r3
 80062ae:	4153      	adcs	r3, r2
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d025      	beq.n	8006302 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d003      	beq.n	80062c4 <HAL_TIM_PWM_Start_DMA+0xe4>
 80062bc:	1cbb      	adds	r3, r7, #2
 80062be:	881b      	ldrh	r3, [r3, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d101      	bne.n	80062c8 <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e127      	b.n	8006518 <HAL_TIM_PWM_Start_DMA+0x338>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d104      	bne.n	80062d8 <HAL_TIM_PWM_Start_DMA+0xf8>
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	223e      	movs	r2, #62	@ 0x3e
 80062d2:	2102      	movs	r1, #2
 80062d4:	5499      	strb	r1, [r3, r2]
 80062d6:	e016      	b.n	8006306 <HAL_TIM_PWM_Start_DMA+0x126>
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	2b04      	cmp	r3, #4
 80062dc:	d104      	bne.n	80062e8 <HAL_TIM_PWM_Start_DMA+0x108>
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	223f      	movs	r2, #63	@ 0x3f
 80062e2:	2102      	movs	r1, #2
 80062e4:	5499      	strb	r1, [r3, r2]
 80062e6:	e00e      	b.n	8006306 <HAL_TIM_PWM_Start_DMA+0x126>
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	2b08      	cmp	r3, #8
 80062ec:	d104      	bne.n	80062f8 <HAL_TIM_PWM_Start_DMA+0x118>
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2240      	movs	r2, #64	@ 0x40
 80062f2:	2102      	movs	r1, #2
 80062f4:	5499      	strb	r1, [r3, r2]
 80062f6:	e006      	b.n	8006306 <HAL_TIM_PWM_Start_DMA+0x126>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2241      	movs	r2, #65	@ 0x41
 80062fc:	2102      	movs	r1, #2
 80062fe:	5499      	strb	r1, [r3, r2]
 8006300:	e001      	b.n	8006306 <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e108      	b.n	8006518 <HAL_TIM_PWM_Start_DMA+0x338>
  }

  switch (Channel)
 8006306:	68bb      	ldr	r3, [r7, #8]
 8006308:	2b0c      	cmp	r3, #12
 800630a:	d100      	bne.n	800630e <HAL_TIM_PWM_Start_DMA+0x12e>
 800630c:	e080      	b.n	8006410 <HAL_TIM_PWM_Start_DMA+0x230>
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	2b0c      	cmp	r3, #12
 8006312:	d900      	bls.n	8006316 <HAL_TIM_PWM_Start_DMA+0x136>
 8006314:	e0a1      	b.n	800645a <HAL_TIM_PWM_Start_DMA+0x27a>
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	2b08      	cmp	r3, #8
 800631a:	d054      	beq.n	80063c6 <HAL_TIM_PWM_Start_DMA+0x1e6>
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b08      	cmp	r3, #8
 8006320:	d900      	bls.n	8006324 <HAL_TIM_PWM_Start_DMA+0x144>
 8006322:	e09a      	b.n	800645a <HAL_TIM_PWM_Start_DMA+0x27a>
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d003      	beq.n	8006332 <HAL_TIM_PWM_Start_DMA+0x152>
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	2b04      	cmp	r3, #4
 800632e:	d025      	beq.n	800637c <HAL_TIM_PWM_Start_DMA+0x19c>
 8006330:	e093      	b.n	800645a <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006336:	4a7a      	ldr	r2, [pc, #488]	@ (8006520 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006338:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800633e:	4a79      	ldr	r2, [pc, #484]	@ (8006524 <HAL_TIM_PWM_Start_DMA+0x344>)
 8006340:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006346:	4a78      	ldr	r2, [pc, #480]	@ (8006528 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006348:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800634e:	6879      	ldr	r1, [r7, #4]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	3334      	adds	r3, #52	@ 0x34
 8006356:	001a      	movs	r2, r3
 8006358:	1cbb      	adds	r3, r7, #2
 800635a:	881b      	ldrh	r3, [r3, #0]
 800635c:	f7fe f8ea 	bl	8004534 <HAL_DMA_Start_IT>
 8006360:	1e03      	subs	r3, r0, #0
 8006362:	d001      	beq.n	8006368 <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e0d7      	b.n	8006518 <HAL_TIM_PWM_Start_DMA+0x338>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68da      	ldr	r2, [r3, #12]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2180      	movs	r1, #128	@ 0x80
 8006374:	0089      	lsls	r1, r1, #2
 8006376:	430a      	orrs	r2, r1
 8006378:	60da      	str	r2, [r3, #12]
      break;
 800637a:	e073      	b.n	8006464 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006380:	4a67      	ldr	r2, [pc, #412]	@ (8006520 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006382:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006388:	4a66      	ldr	r2, [pc, #408]	@ (8006524 <HAL_TIM_PWM_Start_DMA+0x344>)
 800638a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006390:	4a65      	ldr	r2, [pc, #404]	@ (8006528 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006392:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006398:	6879      	ldr	r1, [r7, #4]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	3338      	adds	r3, #56	@ 0x38
 80063a0:	001a      	movs	r2, r3
 80063a2:	1cbb      	adds	r3, r7, #2
 80063a4:	881b      	ldrh	r3, [r3, #0]
 80063a6:	f7fe f8c5 	bl	8004534 <HAL_DMA_Start_IT>
 80063aa:	1e03      	subs	r3, r0, #0
 80063ac:	d001      	beq.n	80063b2 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e0b2      	b.n	8006518 <HAL_TIM_PWM_Start_DMA+0x338>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68da      	ldr	r2, [r3, #12]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2180      	movs	r1, #128	@ 0x80
 80063be:	00c9      	lsls	r1, r1, #3
 80063c0:	430a      	orrs	r2, r1
 80063c2:	60da      	str	r2, [r3, #12]
      break;
 80063c4:	e04e      	b.n	8006464 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ca:	4a55      	ldr	r2, [pc, #340]	@ (8006520 <HAL_TIM_PWM_Start_DMA+0x340>)
 80063cc:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d2:	4a54      	ldr	r2, [pc, #336]	@ (8006524 <HAL_TIM_PWM_Start_DMA+0x344>)
 80063d4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063da:	4a53      	ldr	r2, [pc, #332]	@ (8006528 <HAL_TIM_PWM_Start_DMA+0x348>)
 80063dc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80063e2:	6879      	ldr	r1, [r7, #4]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	333c      	adds	r3, #60	@ 0x3c
 80063ea:	001a      	movs	r2, r3
 80063ec:	1cbb      	adds	r3, r7, #2
 80063ee:	881b      	ldrh	r3, [r3, #0]
 80063f0:	f7fe f8a0 	bl	8004534 <HAL_DMA_Start_IT>
 80063f4:	1e03      	subs	r3, r0, #0
 80063f6:	d001      	beq.n	80063fc <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e08d      	b.n	8006518 <HAL_TIM_PWM_Start_DMA+0x338>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68da      	ldr	r2, [r3, #12]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2180      	movs	r1, #128	@ 0x80
 8006408:	0109      	lsls	r1, r1, #4
 800640a:	430a      	orrs	r2, r1
 800640c:	60da      	str	r2, [r3, #12]
      break;
 800640e:	e029      	b.n	8006464 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006414:	4a42      	ldr	r2, [pc, #264]	@ (8006520 <HAL_TIM_PWM_Start_DMA+0x340>)
 8006416:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800641c:	4a41      	ldr	r2, [pc, #260]	@ (8006524 <HAL_TIM_PWM_Start_DMA+0x344>)
 800641e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006424:	4a40      	ldr	r2, [pc, #256]	@ (8006528 <HAL_TIM_PWM_Start_DMA+0x348>)
 8006426:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800642c:	6879      	ldr	r1, [r7, #4]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	3340      	adds	r3, #64	@ 0x40
 8006434:	001a      	movs	r2, r3
 8006436:	1cbb      	adds	r3, r7, #2
 8006438:	881b      	ldrh	r3, [r3, #0]
 800643a:	f7fe f87b 	bl	8004534 <HAL_DMA_Start_IT>
 800643e:	1e03      	subs	r3, r0, #0
 8006440:	d001      	beq.n	8006446 <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e068      	b.n	8006518 <HAL_TIM_PWM_Start_DMA+0x338>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68da      	ldr	r2, [r3, #12]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2180      	movs	r1, #128	@ 0x80
 8006452:	0149      	lsls	r1, r1, #5
 8006454:	430a      	orrs	r2, r1
 8006456:	60da      	str	r2, [r3, #12]
      break;
 8006458:	e004      	b.n	8006464 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 800645a:	2317      	movs	r3, #23
 800645c:	18fb      	adds	r3, r7, r3
 800645e:	2201      	movs	r2, #1
 8006460:	701a      	strb	r2, [r3, #0]
      break;
 8006462:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8006464:	2317      	movs	r3, #23
 8006466:	18fb      	adds	r3, r7, r3
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d151      	bne.n	8006512 <HAL_TIM_PWM_Start_DMA+0x332>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	68b9      	ldr	r1, [r7, #8]
 8006474:	2201      	movs	r2, #1
 8006476:	0018      	movs	r0, r3
 8006478:	f000 feda 	bl	8007230 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a2a      	ldr	r2, [pc, #168]	@ (800652c <HAL_TIM_PWM_Start_DMA+0x34c>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d00e      	beq.n	80064a4 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a29      	ldr	r2, [pc, #164]	@ (8006530 <HAL_TIM_PWM_Start_DMA+0x350>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d009      	beq.n	80064a4 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a27      	ldr	r2, [pc, #156]	@ (8006534 <HAL_TIM_PWM_Start_DMA+0x354>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d004      	beq.n	80064a4 <HAL_TIM_PWM_Start_DMA+0x2c4>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a26      	ldr	r2, [pc, #152]	@ (8006538 <HAL_TIM_PWM_Start_DMA+0x358>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d101      	bne.n	80064a8 <HAL_TIM_PWM_Start_DMA+0x2c8>
 80064a4:	2301      	movs	r3, #1
 80064a6:	e000      	b.n	80064aa <HAL_TIM_PWM_Start_DMA+0x2ca>
 80064a8:	2300      	movs	r3, #0
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d008      	beq.n	80064c0 <HAL_TIM_PWM_Start_DMA+0x2e0>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2180      	movs	r1, #128	@ 0x80
 80064ba:	0209      	lsls	r1, r1, #8
 80064bc:	430a      	orrs	r2, r1
 80064be:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a19      	ldr	r2, [pc, #100]	@ (800652c <HAL_TIM_PWM_Start_DMA+0x34c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d009      	beq.n	80064de <HAL_TIM_PWM_Start_DMA+0x2fe>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a1b      	ldr	r2, [pc, #108]	@ (800653c <HAL_TIM_PWM_Start_DMA+0x35c>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d004      	beq.n	80064de <HAL_TIM_PWM_Start_DMA+0x2fe>
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a15      	ldr	r2, [pc, #84]	@ (8006530 <HAL_TIM_PWM_Start_DMA+0x350>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d111      	bne.n	8006502 <HAL_TIM_PWM_Start_DMA+0x322>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	2207      	movs	r2, #7
 80064e6:	4013      	ands	r3, r2
 80064e8:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	2b06      	cmp	r3, #6
 80064ee:	d010      	beq.n	8006512 <HAL_TIM_PWM_Start_DMA+0x332>
      {
        __HAL_TIM_ENABLE(htim);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2101      	movs	r1, #1
 80064fc:	430a      	orrs	r2, r1
 80064fe:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006500:	e007      	b.n	8006512 <HAL_TIM_PWM_Start_DMA+0x332>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2101      	movs	r1, #1
 800650e:	430a      	orrs	r2, r1
 8006510:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006512:	2317      	movs	r3, #23
 8006514:	18fb      	adds	r3, r7, r3
 8006516:	781b      	ldrb	r3, [r3, #0]
}
 8006518:	0018      	movs	r0, r3
 800651a:	46bd      	mov	sp, r7
 800651c:	b006      	add	sp, #24
 800651e:	bd80      	pop	{r7, pc}
 8006520:	08006ae9 	.word	0x08006ae9
 8006524:	08006b93 	.word	0x08006b93
 8006528:	08006a55 	.word	0x08006a55
 800652c:	40012c00 	.word	0x40012c00
 8006530:	40014000 	.word	0x40014000
 8006534:	40014400 	.word	0x40014400
 8006538:	40014800 	.word	0x40014800
 800653c:	40000400 	.word	0x40000400

08006540 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800654a:	230f      	movs	r3, #15
 800654c:	18fb      	adds	r3, r7, r3
 800654e:	2200      	movs	r2, #0
 8006550:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b0c      	cmp	r3, #12
 8006556:	d039      	beq.n	80065cc <HAL_TIM_PWM_Stop_DMA+0x8c>
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	2b0c      	cmp	r3, #12
 800655c:	d844      	bhi.n	80065e8 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b08      	cmp	r3, #8
 8006562:	d025      	beq.n	80065b0 <HAL_TIM_PWM_Stop_DMA+0x70>
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	2b08      	cmp	r3, #8
 8006568:	d83e      	bhi.n	80065e8 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d003      	beq.n	8006578 <HAL_TIM_PWM_Stop_DMA+0x38>
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	2b04      	cmp	r3, #4
 8006574:	d00e      	beq.n	8006594 <HAL_TIM_PWM_Stop_DMA+0x54>
 8006576:	e037      	b.n	80065e8 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68da      	ldr	r2, [r3, #12]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4954      	ldr	r1, [pc, #336]	@ (80066d4 <HAL_TIM_PWM_Stop_DMA+0x194>)
 8006584:	400a      	ands	r2, r1
 8006586:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658c:	0018      	movs	r0, r3
 800658e:	f7fe f86f 	bl	8004670 <HAL_DMA_Abort_IT>
      break;
 8006592:	e02e      	b.n	80065f2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68da      	ldr	r2, [r3, #12]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	494e      	ldr	r1, [pc, #312]	@ (80066d8 <HAL_TIM_PWM_Stop_DMA+0x198>)
 80065a0:	400a      	ands	r2, r1
 80065a2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a8:	0018      	movs	r0, r3
 80065aa:	f7fe f861 	bl	8004670 <HAL_DMA_Abort_IT>
      break;
 80065ae:	e020      	b.n	80065f2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4948      	ldr	r1, [pc, #288]	@ (80066dc <HAL_TIM_PWM_Stop_DMA+0x19c>)
 80065bc:	400a      	ands	r2, r1
 80065be:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c4:	0018      	movs	r0, r3
 80065c6:	f7fe f853 	bl	8004670 <HAL_DMA_Abort_IT>
      break;
 80065ca:	e012      	b.n	80065f2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68da      	ldr	r2, [r3, #12]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4942      	ldr	r1, [pc, #264]	@ (80066e0 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 80065d8:	400a      	ands	r2, r1
 80065da:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065e0:	0018      	movs	r0, r3
 80065e2:	f7fe f845 	bl	8004670 <HAL_DMA_Abort_IT>
      break;
 80065e6:	e004      	b.n	80065f2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 80065e8:	230f      	movs	r3, #15
 80065ea:	18fb      	adds	r3, r7, r3
 80065ec:	2201      	movs	r2, #1
 80065ee:	701a      	strb	r2, [r3, #0]
      break;
 80065f0:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80065f2:	230f      	movs	r3, #15
 80065f4:	18fb      	adds	r3, r7, r3
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d000      	beq.n	80065fe <HAL_TIM_PWM_Stop_DMA+0xbe>
 80065fc:	e063      	b.n	80066c6 <HAL_TIM_PWM_Stop_DMA+0x186>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	6839      	ldr	r1, [r7, #0]
 8006604:	2200      	movs	r2, #0
 8006606:	0018      	movs	r0, r3
 8006608:	f000 fe12 	bl	8007230 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a34      	ldr	r2, [pc, #208]	@ (80066e4 <HAL_TIM_PWM_Stop_DMA+0x1a4>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d00e      	beq.n	8006634 <HAL_TIM_PWM_Stop_DMA+0xf4>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a33      	ldr	r2, [pc, #204]	@ (80066e8 <HAL_TIM_PWM_Stop_DMA+0x1a8>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d009      	beq.n	8006634 <HAL_TIM_PWM_Stop_DMA+0xf4>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a31      	ldr	r2, [pc, #196]	@ (80066ec <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d004      	beq.n	8006634 <HAL_TIM_PWM_Stop_DMA+0xf4>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a30      	ldr	r2, [pc, #192]	@ (80066f0 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d101      	bne.n	8006638 <HAL_TIM_PWM_Stop_DMA+0xf8>
 8006634:	2301      	movs	r3, #1
 8006636:	e000      	b.n	800663a <HAL_TIM_PWM_Stop_DMA+0xfa>
 8006638:	2300      	movs	r3, #0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d013      	beq.n	8006666 <HAL_TIM_PWM_Stop_DMA+0x126>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	6a1b      	ldr	r3, [r3, #32]
 8006644:	4a2b      	ldr	r2, [pc, #172]	@ (80066f4 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8006646:	4013      	ands	r3, r2
 8006648:	d10d      	bne.n	8006666 <HAL_TIM_PWM_Stop_DMA+0x126>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	4a29      	ldr	r2, [pc, #164]	@ (80066f8 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8006652:	4013      	ands	r3, r2
 8006654:	d107      	bne.n	8006666 <HAL_TIM_PWM_Stop_DMA+0x126>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4926      	ldr	r1, [pc, #152]	@ (80066fc <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 8006662:	400a      	ands	r2, r1
 8006664:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	6a1b      	ldr	r3, [r3, #32]
 800666c:	4a21      	ldr	r2, [pc, #132]	@ (80066f4 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 800666e:	4013      	ands	r3, r2
 8006670:	d10d      	bne.n	800668e <HAL_TIM_PWM_Stop_DMA+0x14e>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	6a1b      	ldr	r3, [r3, #32]
 8006678:	4a1f      	ldr	r2, [pc, #124]	@ (80066f8 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 800667a:	4013      	ands	r3, r2
 800667c:	d107      	bne.n	800668e <HAL_TIM_PWM_Stop_DMA+0x14e>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2101      	movs	r1, #1
 800668a:	438a      	bics	r2, r1
 800668c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d104      	bne.n	800669e <HAL_TIM_PWM_Stop_DMA+0x15e>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	223e      	movs	r2, #62	@ 0x3e
 8006698:	2101      	movs	r1, #1
 800669a:	5499      	strb	r1, [r3, r2]
 800669c:	e013      	b.n	80066c6 <HAL_TIM_PWM_Stop_DMA+0x186>
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	2b04      	cmp	r3, #4
 80066a2:	d104      	bne.n	80066ae <HAL_TIM_PWM_Stop_DMA+0x16e>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	223f      	movs	r2, #63	@ 0x3f
 80066a8:	2101      	movs	r1, #1
 80066aa:	5499      	strb	r1, [r3, r2]
 80066ac:	e00b      	b.n	80066c6 <HAL_TIM_PWM_Stop_DMA+0x186>
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	2b08      	cmp	r3, #8
 80066b2:	d104      	bne.n	80066be <HAL_TIM_PWM_Stop_DMA+0x17e>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2240      	movs	r2, #64	@ 0x40
 80066b8:	2101      	movs	r1, #1
 80066ba:	5499      	strb	r1, [r3, r2]
 80066bc:	e003      	b.n	80066c6 <HAL_TIM_PWM_Stop_DMA+0x186>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2241      	movs	r2, #65	@ 0x41
 80066c2:	2101      	movs	r1, #1
 80066c4:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 80066c6:	230f      	movs	r3, #15
 80066c8:	18fb      	adds	r3, r7, r3
 80066ca:	781b      	ldrb	r3, [r3, #0]
}
 80066cc:	0018      	movs	r0, r3
 80066ce:	46bd      	mov	sp, r7
 80066d0:	b004      	add	sp, #16
 80066d2:	bd80      	pop	{r7, pc}
 80066d4:	fffffdff 	.word	0xfffffdff
 80066d8:	fffffbff 	.word	0xfffffbff
 80066dc:	fffff7ff 	.word	0xfffff7ff
 80066e0:	ffffefff 	.word	0xffffefff
 80066e4:	40012c00 	.word	0x40012c00
 80066e8:	40014000 	.word	0x40014000
 80066ec:	40014400 	.word	0x40014400
 80066f0:	40014800 	.word	0x40014800
 80066f4:	00001111 	.word	0x00001111
 80066f8:	00000444 	.word	0x00000444
 80066fc:	ffff7fff 	.word	0xffff7fff

08006700 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800670c:	2317      	movs	r3, #23
 800670e:	18fb      	adds	r3, r7, r3
 8006710:	2200      	movs	r2, #0
 8006712:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	223c      	movs	r2, #60	@ 0x3c
 8006718:	5c9b      	ldrb	r3, [r3, r2]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d101      	bne.n	8006722 <HAL_TIM_PWM_ConfigChannel+0x22>
 800671e:	2302      	movs	r3, #2
 8006720:	e0ad      	b.n	800687e <HAL_TIM_PWM_ConfigChannel+0x17e>
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	223c      	movs	r2, #60	@ 0x3c
 8006726:	2101      	movs	r1, #1
 8006728:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2b0c      	cmp	r3, #12
 800672e:	d100      	bne.n	8006732 <HAL_TIM_PWM_ConfigChannel+0x32>
 8006730:	e076      	b.n	8006820 <HAL_TIM_PWM_ConfigChannel+0x120>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b0c      	cmp	r3, #12
 8006736:	d900      	bls.n	800673a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8006738:	e095      	b.n	8006866 <HAL_TIM_PWM_ConfigChannel+0x166>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2b08      	cmp	r3, #8
 800673e:	d04e      	beq.n	80067de <HAL_TIM_PWM_ConfigChannel+0xde>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2b08      	cmp	r3, #8
 8006744:	d900      	bls.n	8006748 <HAL_TIM_PWM_ConfigChannel+0x48>
 8006746:	e08e      	b.n	8006866 <HAL_TIM_PWM_ConfigChannel+0x166>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d003      	beq.n	8006756 <HAL_TIM_PWM_ConfigChannel+0x56>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b04      	cmp	r3, #4
 8006752:	d021      	beq.n	8006798 <HAL_TIM_PWM_ConfigChannel+0x98>
 8006754:	e087      	b.n	8006866 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68ba      	ldr	r2, [r7, #8]
 800675c:	0011      	movs	r1, r2
 800675e:	0018      	movs	r0, r3
 8006760:	f000 fad0 	bl	8006d04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2108      	movs	r1, #8
 8006770:	430a      	orrs	r2, r1
 8006772:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	699a      	ldr	r2, [r3, #24]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2104      	movs	r1, #4
 8006780:	438a      	bics	r2, r1
 8006782:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6999      	ldr	r1, [r3, #24]
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	691a      	ldr	r2, [r3, #16]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	430a      	orrs	r2, r1
 8006794:	619a      	str	r2, [r3, #24]
      break;
 8006796:	e06b      	b.n	8006870 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68ba      	ldr	r2, [r7, #8]
 800679e:	0011      	movs	r1, r2
 80067a0:	0018      	movs	r0, r3
 80067a2:	f000 fb37 	bl	8006e14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	699a      	ldr	r2, [r3, #24]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2180      	movs	r1, #128	@ 0x80
 80067b2:	0109      	lsls	r1, r1, #4
 80067b4:	430a      	orrs	r2, r1
 80067b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	699a      	ldr	r2, [r3, #24]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4931      	ldr	r1, [pc, #196]	@ (8006888 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80067c4:	400a      	ands	r2, r1
 80067c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6999      	ldr	r1, [r3, #24]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	021a      	lsls	r2, r3, #8
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	619a      	str	r2, [r3, #24]
      break;
 80067dc:	e048      	b.n	8006870 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	68ba      	ldr	r2, [r7, #8]
 80067e4:	0011      	movs	r1, r2
 80067e6:	0018      	movs	r0, r3
 80067e8:	f000 fb98 	bl	8006f1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	69da      	ldr	r2, [r3, #28]
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2108      	movs	r1, #8
 80067f8:	430a      	orrs	r2, r1
 80067fa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	69da      	ldr	r2, [r3, #28]
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2104      	movs	r1, #4
 8006808:	438a      	bics	r2, r1
 800680a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	69d9      	ldr	r1, [r3, #28]
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	691a      	ldr	r2, [r3, #16]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	430a      	orrs	r2, r1
 800681c:	61da      	str	r2, [r3, #28]
      break;
 800681e:	e027      	b.n	8006870 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	0011      	movs	r1, r2
 8006828:	0018      	movs	r0, r3
 800682a:	f000 fbfd 	bl	8007028 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	69da      	ldr	r2, [r3, #28]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2180      	movs	r1, #128	@ 0x80
 800683a:	0109      	lsls	r1, r1, #4
 800683c:	430a      	orrs	r2, r1
 800683e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	69da      	ldr	r2, [r3, #28]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	490f      	ldr	r1, [pc, #60]	@ (8006888 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800684c:	400a      	ands	r2, r1
 800684e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	69d9      	ldr	r1, [r3, #28]
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	021a      	lsls	r2, r3, #8
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	430a      	orrs	r2, r1
 8006862:	61da      	str	r2, [r3, #28]
      break;
 8006864:	e004      	b.n	8006870 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8006866:	2317      	movs	r3, #23
 8006868:	18fb      	adds	r3, r7, r3
 800686a:	2201      	movs	r2, #1
 800686c:	701a      	strb	r2, [r3, #0]
      break;
 800686e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	223c      	movs	r2, #60	@ 0x3c
 8006874:	2100      	movs	r1, #0
 8006876:	5499      	strb	r1, [r3, r2]

  return status;
 8006878:	2317      	movs	r3, #23
 800687a:	18fb      	adds	r3, r7, r3
 800687c:	781b      	ldrb	r3, [r3, #0]
}
 800687e:	0018      	movs	r0, r3
 8006880:	46bd      	mov	sp, r7
 8006882:	b006      	add	sp, #24
 8006884:	bd80      	pop	{r7, pc}
 8006886:	46c0      	nop			@ (mov r8, r8)
 8006888:	fffffbff 	.word	0xfffffbff

0800688c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006896:	230f      	movs	r3, #15
 8006898:	18fb      	adds	r3, r7, r3
 800689a:	2200      	movs	r2, #0
 800689c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	223c      	movs	r2, #60	@ 0x3c
 80068a2:	5c9b      	ldrb	r3, [r3, r2]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d101      	bne.n	80068ac <HAL_TIM_ConfigClockSource+0x20>
 80068a8:	2302      	movs	r3, #2
 80068aa:	e0bc      	b.n	8006a26 <HAL_TIM_ConfigClockSource+0x19a>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	223c      	movs	r2, #60	@ 0x3c
 80068b0:	2101      	movs	r1, #1
 80068b2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	223d      	movs	r2, #61	@ 0x3d
 80068b8:	2102      	movs	r1, #2
 80068ba:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	2277      	movs	r2, #119	@ 0x77
 80068c8:	4393      	bics	r3, r2
 80068ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	4a58      	ldr	r2, [pc, #352]	@ (8006a30 <HAL_TIM_ConfigClockSource+0x1a4>)
 80068d0:	4013      	ands	r3, r2
 80068d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2280      	movs	r2, #128	@ 0x80
 80068e2:	0192      	lsls	r2, r2, #6
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d040      	beq.n	800696a <HAL_TIM_ConfigClockSource+0xde>
 80068e8:	2280      	movs	r2, #128	@ 0x80
 80068ea:	0192      	lsls	r2, r2, #6
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d900      	bls.n	80068f2 <HAL_TIM_ConfigClockSource+0x66>
 80068f0:	e088      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 80068f2:	2280      	movs	r2, #128	@ 0x80
 80068f4:	0152      	lsls	r2, r2, #5
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d100      	bne.n	80068fc <HAL_TIM_ConfigClockSource+0x70>
 80068fa:	e088      	b.n	8006a0e <HAL_TIM_ConfigClockSource+0x182>
 80068fc:	2280      	movs	r2, #128	@ 0x80
 80068fe:	0152      	lsls	r2, r2, #5
 8006900:	4293      	cmp	r3, r2
 8006902:	d900      	bls.n	8006906 <HAL_TIM_ConfigClockSource+0x7a>
 8006904:	e07e      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 8006906:	2b70      	cmp	r3, #112	@ 0x70
 8006908:	d018      	beq.n	800693c <HAL_TIM_ConfigClockSource+0xb0>
 800690a:	d900      	bls.n	800690e <HAL_TIM_ConfigClockSource+0x82>
 800690c:	e07a      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 800690e:	2b60      	cmp	r3, #96	@ 0x60
 8006910:	d04f      	beq.n	80069b2 <HAL_TIM_ConfigClockSource+0x126>
 8006912:	d900      	bls.n	8006916 <HAL_TIM_ConfigClockSource+0x8a>
 8006914:	e076      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 8006916:	2b50      	cmp	r3, #80	@ 0x50
 8006918:	d03b      	beq.n	8006992 <HAL_TIM_ConfigClockSource+0x106>
 800691a:	d900      	bls.n	800691e <HAL_TIM_ConfigClockSource+0x92>
 800691c:	e072      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 800691e:	2b40      	cmp	r3, #64	@ 0x40
 8006920:	d057      	beq.n	80069d2 <HAL_TIM_ConfigClockSource+0x146>
 8006922:	d900      	bls.n	8006926 <HAL_TIM_ConfigClockSource+0x9a>
 8006924:	e06e      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 8006926:	2b30      	cmp	r3, #48	@ 0x30
 8006928:	d063      	beq.n	80069f2 <HAL_TIM_ConfigClockSource+0x166>
 800692a:	d86b      	bhi.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 800692c:	2b20      	cmp	r3, #32
 800692e:	d060      	beq.n	80069f2 <HAL_TIM_ConfigClockSource+0x166>
 8006930:	d868      	bhi.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
 8006932:	2b00      	cmp	r3, #0
 8006934:	d05d      	beq.n	80069f2 <HAL_TIM_ConfigClockSource+0x166>
 8006936:	2b10      	cmp	r3, #16
 8006938:	d05b      	beq.n	80069f2 <HAL_TIM_ConfigClockSource+0x166>
 800693a:	e063      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800694c:	f000 fc50 	bl	80071f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	2277      	movs	r2, #119	@ 0x77
 800695c:	4313      	orrs	r3, r2
 800695e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68ba      	ldr	r2, [r7, #8]
 8006966:	609a      	str	r2, [r3, #8]
      break;
 8006968:	e052      	b.n	8006a10 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800697a:	f000 fc39 	bl	80071f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	689a      	ldr	r2, [r3, #8]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	2180      	movs	r1, #128	@ 0x80
 800698a:	01c9      	lsls	r1, r1, #7
 800698c:	430a      	orrs	r2, r1
 800698e:	609a      	str	r2, [r3, #8]
      break;
 8006990:	e03e      	b.n	8006a10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800699e:	001a      	movs	r2, r3
 80069a0:	f000 fbac 	bl	80070fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2150      	movs	r1, #80	@ 0x50
 80069aa:	0018      	movs	r0, r3
 80069ac:	f000 fc06 	bl	80071bc <TIM_ITRx_SetConfig>
      break;
 80069b0:	e02e      	b.n	8006a10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069be:	001a      	movs	r2, r3
 80069c0:	f000 fbca 	bl	8007158 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2160      	movs	r1, #96	@ 0x60
 80069ca:	0018      	movs	r0, r3
 80069cc:	f000 fbf6 	bl	80071bc <TIM_ITRx_SetConfig>
      break;
 80069d0:	e01e      	b.n	8006a10 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069de:	001a      	movs	r2, r3
 80069e0:	f000 fb8c 	bl	80070fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2140      	movs	r1, #64	@ 0x40
 80069ea:	0018      	movs	r0, r3
 80069ec:	f000 fbe6 	bl	80071bc <TIM_ITRx_SetConfig>
      break;
 80069f0:	e00e      	b.n	8006a10 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	0019      	movs	r1, r3
 80069fc:	0010      	movs	r0, r2
 80069fe:	f000 fbdd 	bl	80071bc <TIM_ITRx_SetConfig>
      break;
 8006a02:	e005      	b.n	8006a10 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006a04:	230f      	movs	r3, #15
 8006a06:	18fb      	adds	r3, r7, r3
 8006a08:	2201      	movs	r2, #1
 8006a0a:	701a      	strb	r2, [r3, #0]
      break;
 8006a0c:	e000      	b.n	8006a10 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8006a0e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	223d      	movs	r2, #61	@ 0x3d
 8006a14:	2101      	movs	r1, #1
 8006a16:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	223c      	movs	r2, #60	@ 0x3c
 8006a1c:	2100      	movs	r1, #0
 8006a1e:	5499      	strb	r1, [r3, r2]

  return status;
 8006a20:	230f      	movs	r3, #15
 8006a22:	18fb      	adds	r3, r7, r3
 8006a24:	781b      	ldrb	r3, [r3, #0]
}
 8006a26:	0018      	movs	r0, r3
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	b004      	add	sp, #16
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	46c0      	nop			@ (mov r8, r8)
 8006a30:	ffff00ff 	.word	0xffff00ff

08006a34 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b082      	sub	sp, #8
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006a3c:	46c0      	nop			@ (mov r8, r8)
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	b002      	add	sp, #8
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b082      	sub	sp, #8
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006a4c:	46c0      	nop			@ (mov r8, r8)
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	b002      	add	sp, #8
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a60:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d107      	bne.n	8006a7c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	223e      	movs	r2, #62	@ 0x3e
 8006a76:	2101      	movs	r1, #1
 8006a78:	5499      	strb	r1, [r3, r2]
 8006a7a:	e02a      	b.n	8006ad2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d107      	bne.n	8006a96 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2202      	movs	r2, #2
 8006a8a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	223f      	movs	r2, #63	@ 0x3f
 8006a90:	2101      	movs	r1, #1
 8006a92:	5499      	strb	r1, [r3, r2]
 8006a94:	e01d      	b.n	8006ad2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d107      	bne.n	8006ab0 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2204      	movs	r2, #4
 8006aa4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2240      	movs	r2, #64	@ 0x40
 8006aaa:	2101      	movs	r1, #1
 8006aac:	5499      	strb	r1, [r3, r2]
 8006aae:	e010      	b.n	8006ad2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d107      	bne.n	8006aca <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2208      	movs	r2, #8
 8006abe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2241      	movs	r2, #65	@ 0x41
 8006ac4:	2101      	movs	r1, #1
 8006ac6:	5499      	strb	r1, [r3, r2]
 8006ac8:	e003      	b.n	8006ad2 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	223d      	movs	r2, #61	@ 0x3d
 8006ace:	2101      	movs	r1, #1
 8006ad0:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	0018      	movs	r0, r3
 8006ad6:	f7ff ffb5 	bl	8006a44 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2200      	movs	r2, #0
 8006ade:	771a      	strb	r2, [r3, #28]
}
 8006ae0:	46c0      	nop			@ (mov r8, r8)
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	b004      	add	sp, #16
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d10b      	bne.n	8006b18 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2201      	movs	r2, #1
 8006b04:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d136      	bne.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	223e      	movs	r2, #62	@ 0x3e
 8006b12:	2101      	movs	r1, #1
 8006b14:	5499      	strb	r1, [r3, r2]
 8006b16:	e031      	b.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d10b      	bne.n	8006b3a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2202      	movs	r2, #2
 8006b26:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	699b      	ldr	r3, [r3, #24]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d125      	bne.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	223f      	movs	r2, #63	@ 0x3f
 8006b34:	2101      	movs	r1, #1
 8006b36:	5499      	strb	r1, [r3, r2]
 8006b38:	e020      	b.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d10b      	bne.n	8006b5c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2204      	movs	r2, #4
 8006b48:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d114      	bne.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2240      	movs	r2, #64	@ 0x40
 8006b56:	2101      	movs	r1, #1
 8006b58:	5499      	strb	r1, [r3, r2]
 8006b5a:	e00f      	b.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b60:	687a      	ldr	r2, [r7, #4]
 8006b62:	429a      	cmp	r2, r3
 8006b64:	d10a      	bne.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2208      	movs	r2, #8
 8006b6a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d103      	bne.n	8006b7c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2241      	movs	r2, #65	@ 0x41
 8006b78:	2101      	movs	r1, #1
 8006b7a:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	0018      	movs	r0, r3
 8006b80:	f7fd f884 	bl	8003c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2200      	movs	r2, #0
 8006b88:	771a      	strb	r2, [r3, #28]
}
 8006b8a:	46c0      	nop			@ (mov r8, r8)
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	b004      	add	sp, #16
 8006b90:	bd80      	pop	{r7, pc}

08006b92 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b92:	b580      	push	{r7, lr}
 8006b94:	b084      	sub	sp, #16
 8006b96:	af00      	add	r7, sp, #0
 8006b98:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b9e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d103      	bne.n	8006bb2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2201      	movs	r2, #1
 8006bae:	771a      	strb	r2, [r3, #28]
 8006bb0:	e019      	b.n	8006be6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d103      	bne.n	8006bc4 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2202      	movs	r2, #2
 8006bc0:	771a      	strb	r2, [r3, #28]
 8006bc2:	e010      	b.n	8006be6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d103      	bne.n	8006bd6 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2204      	movs	r2, #4
 8006bd2:	771a      	strb	r2, [r3, #28]
 8006bd4:	e007      	b.n	8006be6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d102      	bne.n	8006be6 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2208      	movs	r2, #8
 8006be4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	0018      	movs	r0, r3
 8006bea:	f7ff ff23 	bl	8006a34 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	771a      	strb	r2, [r3, #28]
}
 8006bf4:	46c0      	nop			@ (mov r8, r8)
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	b004      	add	sp, #16
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
 8006c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a36      	ldr	r2, [pc, #216]	@ (8006ce8 <TIM_Base_SetConfig+0xec>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d003      	beq.n	8006c1c <TIM_Base_SetConfig+0x20>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	4a35      	ldr	r2, [pc, #212]	@ (8006cec <TIM_Base_SetConfig+0xf0>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d108      	bne.n	8006c2e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2270      	movs	r2, #112	@ 0x70
 8006c20:	4393      	bics	r3, r2
 8006c22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a2d      	ldr	r2, [pc, #180]	@ (8006ce8 <TIM_Base_SetConfig+0xec>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d013      	beq.n	8006c5e <TIM_Base_SetConfig+0x62>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a2c      	ldr	r2, [pc, #176]	@ (8006cec <TIM_Base_SetConfig+0xf0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d00f      	beq.n	8006c5e <TIM_Base_SetConfig+0x62>
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4a2b      	ldr	r2, [pc, #172]	@ (8006cf0 <TIM_Base_SetConfig+0xf4>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d00b      	beq.n	8006c5e <TIM_Base_SetConfig+0x62>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a2a      	ldr	r2, [pc, #168]	@ (8006cf4 <TIM_Base_SetConfig+0xf8>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d007      	beq.n	8006c5e <TIM_Base_SetConfig+0x62>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a29      	ldr	r2, [pc, #164]	@ (8006cf8 <TIM_Base_SetConfig+0xfc>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d003      	beq.n	8006c5e <TIM_Base_SetConfig+0x62>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a28      	ldr	r2, [pc, #160]	@ (8006cfc <TIM_Base_SetConfig+0x100>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d108      	bne.n	8006c70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	4a27      	ldr	r2, [pc, #156]	@ (8006d00 <TIM_Base_SetConfig+0x104>)
 8006c62:	4013      	ands	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2280      	movs	r2, #128	@ 0x80
 8006c74:	4393      	bics	r3, r2
 8006c76:	001a      	movs	r2, r3
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	695b      	ldr	r3, [r3, #20]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	689a      	ldr	r2, [r3, #8]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a13      	ldr	r2, [pc, #76]	@ (8006ce8 <TIM_Base_SetConfig+0xec>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00b      	beq.n	8006cb6 <TIM_Base_SetConfig+0xba>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a14      	ldr	r2, [pc, #80]	@ (8006cf4 <TIM_Base_SetConfig+0xf8>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d007      	beq.n	8006cb6 <TIM_Base_SetConfig+0xba>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a13      	ldr	r2, [pc, #76]	@ (8006cf8 <TIM_Base_SetConfig+0xfc>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d003      	beq.n	8006cb6 <TIM_Base_SetConfig+0xba>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a12      	ldr	r2, [pc, #72]	@ (8006cfc <TIM_Base_SetConfig+0x100>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d103      	bne.n	8006cbe <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	691a      	ldr	r2, [r3, #16]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	2201      	movs	r2, #1
 8006cca:	4013      	ands	r3, r2
 8006ccc:	2b01      	cmp	r3, #1
 8006cce:	d106      	bne.n	8006cde <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	4393      	bics	r3, r2
 8006cd8:	001a      	movs	r2, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	611a      	str	r2, [r3, #16]
  }
}
 8006cde:	46c0      	nop			@ (mov r8, r8)
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	b004      	add	sp, #16
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	46c0      	nop			@ (mov r8, r8)
 8006ce8:	40012c00 	.word	0x40012c00
 8006cec:	40000400 	.word	0x40000400
 8006cf0:	40002000 	.word	0x40002000
 8006cf4:	40014000 	.word	0x40014000
 8006cf8:	40014400 	.word	0x40014400
 8006cfc:	40014800 	.word	0x40014800
 8006d00:	fffffcff 	.word	0xfffffcff

08006d04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6a1b      	ldr	r3, [r3, #32]
 8006d12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	4393      	bics	r3, r2
 8006d1c:	001a      	movs	r2, r3
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	699b      	ldr	r3, [r3, #24]
 8006d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2270      	movs	r2, #112	@ 0x70
 8006d32:	4393      	bics	r3, r2
 8006d34:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2203      	movs	r2, #3
 8006d3a:	4393      	bics	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	4393      	bics	r3, r2
 8006d4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	689b      	ldr	r3, [r3, #8]
 8006d54:	697a      	ldr	r2, [r7, #20]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	4a27      	ldr	r2, [pc, #156]	@ (8006dfc <TIM_OC1_SetConfig+0xf8>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d00b      	beq.n	8006d7a <TIM_OC1_SetConfig+0x76>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	4a26      	ldr	r2, [pc, #152]	@ (8006e00 <TIM_OC1_SetConfig+0xfc>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d007      	beq.n	8006d7a <TIM_OC1_SetConfig+0x76>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	4a25      	ldr	r2, [pc, #148]	@ (8006e04 <TIM_OC1_SetConfig+0x100>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d003      	beq.n	8006d7a <TIM_OC1_SetConfig+0x76>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a24      	ldr	r2, [pc, #144]	@ (8006e08 <TIM_OC1_SetConfig+0x104>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d10c      	bne.n	8006d94 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	2208      	movs	r2, #8
 8006d7e:	4393      	bics	r3, r2
 8006d80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	2204      	movs	r2, #4
 8006d90:	4393      	bics	r3, r2
 8006d92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	4a19      	ldr	r2, [pc, #100]	@ (8006dfc <TIM_OC1_SetConfig+0xf8>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d00b      	beq.n	8006db4 <TIM_OC1_SetConfig+0xb0>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a18      	ldr	r2, [pc, #96]	@ (8006e00 <TIM_OC1_SetConfig+0xfc>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d007      	beq.n	8006db4 <TIM_OC1_SetConfig+0xb0>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a17      	ldr	r2, [pc, #92]	@ (8006e04 <TIM_OC1_SetConfig+0x100>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d003      	beq.n	8006db4 <TIM_OC1_SetConfig+0xb0>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a16      	ldr	r2, [pc, #88]	@ (8006e08 <TIM_OC1_SetConfig+0x104>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d111      	bne.n	8006dd8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006db4:	693b      	ldr	r3, [r7, #16]
 8006db6:	4a15      	ldr	r2, [pc, #84]	@ (8006e0c <TIM_OC1_SetConfig+0x108>)
 8006db8:	4013      	ands	r3, r2
 8006dba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	4a14      	ldr	r2, [pc, #80]	@ (8006e10 <TIM_OC1_SetConfig+0x10c>)
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	695b      	ldr	r3, [r3, #20]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	699b      	ldr	r3, [r3, #24]
 8006dd2:	693a      	ldr	r2, [r7, #16]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	693a      	ldr	r2, [r7, #16]
 8006ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	685a      	ldr	r2, [r3, #4]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	697a      	ldr	r2, [r7, #20]
 8006df0:	621a      	str	r2, [r3, #32]
}
 8006df2:	46c0      	nop			@ (mov r8, r8)
 8006df4:	46bd      	mov	sp, r7
 8006df6:	b006      	add	sp, #24
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	46c0      	nop			@ (mov r8, r8)
 8006dfc:	40012c00 	.word	0x40012c00
 8006e00:	40014000 	.word	0x40014000
 8006e04:	40014400 	.word	0x40014400
 8006e08:	40014800 	.word	0x40014800
 8006e0c:	fffffeff 	.word	0xfffffeff
 8006e10:	fffffdff 	.word	0xfffffdff

08006e14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6a1b      	ldr	r3, [r3, #32]
 8006e28:	2210      	movs	r2, #16
 8006e2a:	4393      	bics	r3, r2
 8006e2c:	001a      	movs	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	4a2e      	ldr	r2, [pc, #184]	@ (8006efc <TIM_OC2_SetConfig+0xe8>)
 8006e42:	4013      	ands	r3, r2
 8006e44:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	4a2d      	ldr	r2, [pc, #180]	@ (8006f00 <TIM_OC2_SetConfig+0xec>)
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	021b      	lsls	r3, r3, #8
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	4393      	bics	r3, r2
 8006e60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	011b      	lsls	r3, r3, #4
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	4a24      	ldr	r2, [pc, #144]	@ (8006f04 <TIM_OC2_SetConfig+0xf0>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d10d      	bne.n	8006e92 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	2280      	movs	r2, #128	@ 0x80
 8006e7a:	4393      	bics	r3, r2
 8006e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	011b      	lsls	r3, r3, #4
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	2240      	movs	r2, #64	@ 0x40
 8006e8e:	4393      	bics	r3, r2
 8006e90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	4a1b      	ldr	r2, [pc, #108]	@ (8006f04 <TIM_OC2_SetConfig+0xf0>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d00b      	beq.n	8006eb2 <TIM_OC2_SetConfig+0x9e>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a1a      	ldr	r2, [pc, #104]	@ (8006f08 <TIM_OC2_SetConfig+0xf4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d007      	beq.n	8006eb2 <TIM_OC2_SetConfig+0x9e>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a19      	ldr	r2, [pc, #100]	@ (8006f0c <TIM_OC2_SetConfig+0xf8>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d003      	beq.n	8006eb2 <TIM_OC2_SetConfig+0x9e>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a18      	ldr	r2, [pc, #96]	@ (8006f10 <TIM_OC2_SetConfig+0xfc>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d113      	bne.n	8006eda <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	4a17      	ldr	r2, [pc, #92]	@ (8006f14 <TIM_OC2_SetConfig+0x100>)
 8006eb6:	4013      	ands	r3, r2
 8006eb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	4a16      	ldr	r2, [pc, #88]	@ (8006f18 <TIM_OC2_SetConfig+0x104>)
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	695b      	ldr	r3, [r3, #20]
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	693a      	ldr	r2, [r7, #16]
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	699b      	ldr	r3, [r3, #24]
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	693a      	ldr	r2, [r7, #16]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	693a      	ldr	r2, [r7, #16]
 8006ede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	685a      	ldr	r2, [r3, #4]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	697a      	ldr	r2, [r7, #20]
 8006ef2:	621a      	str	r2, [r3, #32]
}
 8006ef4:	46c0      	nop			@ (mov r8, r8)
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	b006      	add	sp, #24
 8006efa:	bd80      	pop	{r7, pc}
 8006efc:	ffff8fff 	.word	0xffff8fff
 8006f00:	fffffcff 	.word	0xfffffcff
 8006f04:	40012c00 	.word	0x40012c00
 8006f08:	40014000 	.word	0x40014000
 8006f0c:	40014400 	.word	0x40014400
 8006f10:	40014800 	.word	0x40014800
 8006f14:	fffffbff 	.word	0xfffffbff
 8006f18:	fffff7ff 	.word	0xfffff7ff

08006f1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b086      	sub	sp, #24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a1b      	ldr	r3, [r3, #32]
 8006f30:	4a33      	ldr	r2, [pc, #204]	@ (8007000 <TIM_OC3_SetConfig+0xe4>)
 8006f32:	401a      	ands	r2, r3
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2270      	movs	r2, #112	@ 0x70
 8006f48:	4393      	bics	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2203      	movs	r2, #3
 8006f50:	4393      	bics	r3, r2
 8006f52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68fa      	ldr	r2, [r7, #12]
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	4a28      	ldr	r2, [pc, #160]	@ (8007004 <TIM_OC3_SetConfig+0xe8>)
 8006f62:	4013      	ands	r3, r2
 8006f64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	021b      	lsls	r3, r3, #8
 8006f6c:	697a      	ldr	r2, [r7, #20]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a24      	ldr	r2, [pc, #144]	@ (8007008 <TIM_OC3_SetConfig+0xec>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d10d      	bne.n	8006f96 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	4a23      	ldr	r2, [pc, #140]	@ (800700c <TIM_OC3_SetConfig+0xf0>)
 8006f7e:	4013      	ands	r3, r2
 8006f80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	021b      	lsls	r3, r3, #8
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	4a1f      	ldr	r2, [pc, #124]	@ (8007010 <TIM_OC3_SetConfig+0xf4>)
 8006f92:	4013      	ands	r3, r2
 8006f94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	4a1b      	ldr	r2, [pc, #108]	@ (8007008 <TIM_OC3_SetConfig+0xec>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d00b      	beq.n	8006fb6 <TIM_OC3_SetConfig+0x9a>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	4a1c      	ldr	r2, [pc, #112]	@ (8007014 <TIM_OC3_SetConfig+0xf8>)
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d007      	beq.n	8006fb6 <TIM_OC3_SetConfig+0x9a>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8007018 <TIM_OC3_SetConfig+0xfc>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d003      	beq.n	8006fb6 <TIM_OC3_SetConfig+0x9a>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800701c <TIM_OC3_SetConfig+0x100>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d113      	bne.n	8006fde <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	4a19      	ldr	r2, [pc, #100]	@ (8007020 <TIM_OC3_SetConfig+0x104>)
 8006fba:	4013      	ands	r3, r2
 8006fbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	4a18      	ldr	r2, [pc, #96]	@ (8007024 <TIM_OC3_SetConfig+0x108>)
 8006fc2:	4013      	ands	r3, r2
 8006fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	011b      	lsls	r3, r3, #4
 8006fcc:	693a      	ldr	r2, [r7, #16]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	699b      	ldr	r3, [r3, #24]
 8006fd6:	011b      	lsls	r3, r3, #4
 8006fd8:	693a      	ldr	r2, [r7, #16]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	693a      	ldr	r2, [r7, #16]
 8006fe2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	68fa      	ldr	r2, [r7, #12]
 8006fe8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	685a      	ldr	r2, [r3, #4]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	621a      	str	r2, [r3, #32]
}
 8006ff8:	46c0      	nop			@ (mov r8, r8)
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	b006      	add	sp, #24
 8006ffe:	bd80      	pop	{r7, pc}
 8007000:	fffffeff 	.word	0xfffffeff
 8007004:	fffffdff 	.word	0xfffffdff
 8007008:	40012c00 	.word	0x40012c00
 800700c:	fffff7ff 	.word	0xfffff7ff
 8007010:	fffffbff 	.word	0xfffffbff
 8007014:	40014000 	.word	0x40014000
 8007018:	40014400 	.word	0x40014400
 800701c:	40014800 	.word	0x40014800
 8007020:	ffffefff 	.word	0xffffefff
 8007024:	ffffdfff 	.word	0xffffdfff

08007028 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b086      	sub	sp, #24
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
 8007030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a1b      	ldr	r3, [r3, #32]
 8007036:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6a1b      	ldr	r3, [r3, #32]
 800703c:	4a26      	ldr	r2, [pc, #152]	@ (80070d8 <TIM_OC4_SetConfig+0xb0>)
 800703e:	401a      	ands	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	69db      	ldr	r3, [r3, #28]
 800704e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	4a22      	ldr	r2, [pc, #136]	@ (80070dc <TIM_OC4_SetConfig+0xb4>)
 8007054:	4013      	ands	r3, r2
 8007056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	4a21      	ldr	r2, [pc, #132]	@ (80070e0 <TIM_OC4_SetConfig+0xb8>)
 800705c:	4013      	ands	r3, r2
 800705e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	021b      	lsls	r3, r3, #8
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	4313      	orrs	r3, r2
 800706a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	4a1d      	ldr	r2, [pc, #116]	@ (80070e4 <TIM_OC4_SetConfig+0xbc>)
 8007070:	4013      	ands	r3, r2
 8007072:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	031b      	lsls	r3, r3, #12
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	4313      	orrs	r3, r2
 800707e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a19      	ldr	r2, [pc, #100]	@ (80070e8 <TIM_OC4_SetConfig+0xc0>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d00b      	beq.n	80070a0 <TIM_OC4_SetConfig+0x78>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a18      	ldr	r2, [pc, #96]	@ (80070ec <TIM_OC4_SetConfig+0xc4>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d007      	beq.n	80070a0 <TIM_OC4_SetConfig+0x78>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a17      	ldr	r2, [pc, #92]	@ (80070f0 <TIM_OC4_SetConfig+0xc8>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d003      	beq.n	80070a0 <TIM_OC4_SetConfig+0x78>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	4a16      	ldr	r2, [pc, #88]	@ (80070f4 <TIM_OC4_SetConfig+0xcc>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d109      	bne.n	80070b4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	4a15      	ldr	r2, [pc, #84]	@ (80070f8 <TIM_OC4_SetConfig+0xd0>)
 80070a4:	4013      	ands	r3, r2
 80070a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	695b      	ldr	r3, [r3, #20]
 80070ac:	019b      	lsls	r3, r3, #6
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	621a      	str	r2, [r3, #32]
}
 80070ce:	46c0      	nop			@ (mov r8, r8)
 80070d0:	46bd      	mov	sp, r7
 80070d2:	b006      	add	sp, #24
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	46c0      	nop			@ (mov r8, r8)
 80070d8:	ffffefff 	.word	0xffffefff
 80070dc:	ffff8fff 	.word	0xffff8fff
 80070e0:	fffffcff 	.word	0xfffffcff
 80070e4:	ffffdfff 	.word	0xffffdfff
 80070e8:	40012c00 	.word	0x40012c00
 80070ec:	40014000 	.word	0x40014000
 80070f0:	40014400 	.word	0x40014400
 80070f4:	40014800 	.word	0x40014800
 80070f8:	ffffbfff 	.word	0xffffbfff

080070fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6a1b      	ldr	r3, [r3, #32]
 800710c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	2201      	movs	r2, #1
 8007114:	4393      	bics	r3, r2
 8007116:	001a      	movs	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	22f0      	movs	r2, #240	@ 0xf0
 8007126:	4393      	bics	r3, r2
 8007128:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	011b      	lsls	r3, r3, #4
 800712e:	693a      	ldr	r2, [r7, #16]
 8007130:	4313      	orrs	r3, r2
 8007132:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	220a      	movs	r2, #10
 8007138:	4393      	bics	r3, r2
 800713a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	4313      	orrs	r3, r2
 8007142:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	693a      	ldr	r2, [r7, #16]
 8007148:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	621a      	str	r2, [r3, #32]
}
 8007150:	46c0      	nop			@ (mov r8, r8)
 8007152:	46bd      	mov	sp, r7
 8007154:	b006      	add	sp, #24
 8007156:	bd80      	pop	{r7, pc}

08007158 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b086      	sub	sp, #24
 800715c:	af00      	add	r7, sp, #0
 800715e:	60f8      	str	r0, [r7, #12]
 8007160:	60b9      	str	r1, [r7, #8]
 8007162:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6a1b      	ldr	r3, [r3, #32]
 8007168:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	2210      	movs	r2, #16
 8007170:	4393      	bics	r3, r2
 8007172:	001a      	movs	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	4a0d      	ldr	r2, [pc, #52]	@ (80071b8 <TIM_TI2_ConfigInputStage+0x60>)
 8007182:	4013      	ands	r3, r2
 8007184:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	031b      	lsls	r3, r3, #12
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	4313      	orrs	r3, r2
 800718e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	22a0      	movs	r2, #160	@ 0xa0
 8007194:	4393      	bics	r3, r2
 8007196:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	011b      	lsls	r3, r3, #4
 800719c:	697a      	ldr	r2, [r7, #20]
 800719e:	4313      	orrs	r3, r2
 80071a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	697a      	ldr	r2, [r7, #20]
 80071ac:	621a      	str	r2, [r3, #32]
}
 80071ae:	46c0      	nop			@ (mov r8, r8)
 80071b0:	46bd      	mov	sp, r7
 80071b2:	b006      	add	sp, #24
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	46c0      	nop			@ (mov r8, r8)
 80071b8:	ffff0fff 	.word	0xffff0fff

080071bc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b084      	sub	sp, #16
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
 80071c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2270      	movs	r2, #112	@ 0x70
 80071d0:	4393      	bics	r3, r2
 80071d2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071d4:	683a      	ldr	r2, [r7, #0]
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	4313      	orrs	r3, r2
 80071da:	2207      	movs	r2, #7
 80071dc:	4313      	orrs	r3, r2
 80071de:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	609a      	str	r2, [r3, #8]
}
 80071e6:	46c0      	nop			@ (mov r8, r8)
 80071e8:	46bd      	mov	sp, r7
 80071ea:	b004      	add	sp, #16
 80071ec:	bd80      	pop	{r7, pc}
	...

080071f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b086      	sub	sp, #24
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	60b9      	str	r1, [r7, #8]
 80071fa:	607a      	str	r2, [r7, #4]
 80071fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	4a09      	ldr	r2, [pc, #36]	@ (800722c <TIM_ETR_SetConfig+0x3c>)
 8007208:	4013      	ands	r3, r2
 800720a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	021a      	lsls	r2, r3, #8
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	431a      	orrs	r2, r3
 8007214:	68bb      	ldr	r3, [r7, #8]
 8007216:	4313      	orrs	r3, r2
 8007218:	697a      	ldr	r2, [r7, #20]
 800721a:	4313      	orrs	r3, r2
 800721c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	697a      	ldr	r2, [r7, #20]
 8007222:	609a      	str	r2, [r3, #8]
}
 8007224:	46c0      	nop			@ (mov r8, r8)
 8007226:	46bd      	mov	sp, r7
 8007228:	b006      	add	sp, #24
 800722a:	bd80      	pop	{r7, pc}
 800722c:	ffff00ff 	.word	0xffff00ff

08007230 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b086      	sub	sp, #24
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	221f      	movs	r2, #31
 8007240:	4013      	ands	r3, r2
 8007242:	2201      	movs	r2, #1
 8007244:	409a      	lsls	r2, r3
 8007246:	0013      	movs	r3, r2
 8007248:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	697a      	ldr	r2, [r7, #20]
 8007250:	43d2      	mvns	r2, r2
 8007252:	401a      	ands	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6a1a      	ldr	r2, [r3, #32]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	211f      	movs	r1, #31
 8007260:	400b      	ands	r3, r1
 8007262:	6879      	ldr	r1, [r7, #4]
 8007264:	4099      	lsls	r1, r3
 8007266:	000b      	movs	r3, r1
 8007268:	431a      	orrs	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	621a      	str	r2, [r3, #32]
}
 800726e:	46c0      	nop			@ (mov r8, r8)
 8007270:	46bd      	mov	sp, r7
 8007272:	b006      	add	sp, #24
 8007274:	bd80      	pop	{r7, pc}
	...

08007278 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	223c      	movs	r2, #60	@ 0x3c
 8007286:	5c9b      	ldrb	r3, [r3, r2]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d101      	bne.n	8007290 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800728c:	2302      	movs	r3, #2
 800728e:	e041      	b.n	8007314 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	223c      	movs	r2, #60	@ 0x3c
 8007294:	2101      	movs	r1, #1
 8007296:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	223d      	movs	r2, #61	@ 0x3d
 800729c:	2102      	movs	r1, #2
 800729e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2270      	movs	r2, #112	@ 0x70
 80072b4:	4393      	bics	r3, r2
 80072b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	4313      	orrs	r3, r2
 80072c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	68fa      	ldr	r2, [r7, #12]
 80072c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a13      	ldr	r2, [pc, #76]	@ (800731c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d009      	beq.n	80072e8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a11      	ldr	r2, [pc, #68]	@ (8007320 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d004      	beq.n	80072e8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a10      	ldr	r2, [pc, #64]	@ (8007324 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d10c      	bne.n	8007302 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	2280      	movs	r2, #128	@ 0x80
 80072ec:	4393      	bics	r3, r2
 80072ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	68ba      	ldr	r2, [r7, #8]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	223d      	movs	r2, #61	@ 0x3d
 8007306:	2101      	movs	r1, #1
 8007308:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	223c      	movs	r2, #60	@ 0x3c
 800730e:	2100      	movs	r1, #0
 8007310:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	0018      	movs	r0, r3
 8007316:	46bd      	mov	sp, r7
 8007318:	b004      	add	sp, #16
 800731a:	bd80      	pop	{r7, pc}
 800731c:	40012c00 	.word	0x40012c00
 8007320:	40000400 	.word	0x40000400
 8007324:	40014000 	.word	0x40014000

08007328 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007332:	2300      	movs	r3, #0
 8007334:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	223c      	movs	r2, #60	@ 0x3c
 800733a:	5c9b      	ldrb	r3, [r3, r2]
 800733c:	2b01      	cmp	r3, #1
 800733e:	d101      	bne.n	8007344 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007340:	2302      	movs	r3, #2
 8007342:	e03e      	b.n	80073c2 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	223c      	movs	r2, #60	@ 0x3c
 8007348:	2101      	movs	r1, #1
 800734a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	22ff      	movs	r2, #255	@ 0xff
 8007350:	4393      	bics	r3, r2
 8007352:	001a      	movs	r2, r3
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	4313      	orrs	r3, r2
 800735a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	4a1b      	ldr	r2, [pc, #108]	@ (80073cc <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8007360:	401a      	ands	r2, r3
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	4313      	orrs	r3, r2
 8007368:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	4a18      	ldr	r2, [pc, #96]	@ (80073d0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 800736e:	401a      	ands	r2, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	4313      	orrs	r3, r2
 8007376:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	4a16      	ldr	r2, [pc, #88]	@ (80073d4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 800737c:	401a      	ands	r2, r3
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4313      	orrs	r3, r2
 8007384:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	4a13      	ldr	r2, [pc, #76]	@ (80073d8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800738a:	401a      	ands	r2, r3
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	691b      	ldr	r3, [r3, #16]
 8007390:	4313      	orrs	r3, r2
 8007392:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	4a11      	ldr	r2, [pc, #68]	@ (80073dc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8007398:	401a      	ands	r2, r3
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	695b      	ldr	r3, [r3, #20]
 800739e:	4313      	orrs	r3, r2
 80073a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	4a0e      	ldr	r2, [pc, #56]	@ (80073e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80073a6:	401a      	ands	r2, r3
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	223c      	movs	r2, #60	@ 0x3c
 80073bc:	2100      	movs	r1, #0
 80073be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	0018      	movs	r0, r3
 80073c4:	46bd      	mov	sp, r7
 80073c6:	b004      	add	sp, #16
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	46c0      	nop			@ (mov r8, r8)
 80073cc:	fffffcff 	.word	0xfffffcff
 80073d0:	fffffbff 	.word	0xfffffbff
 80073d4:	fffff7ff 	.word	0xfffff7ff
 80073d8:	ffffefff 	.word	0xffffefff
 80073dc:	ffffdfff 	.word	0xffffdfff
 80073e0:	ffffbfff 	.word	0xffffbfff

080073e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b082      	sub	sp, #8
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d101      	bne.n	80073f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e044      	b.n	8007480 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d107      	bne.n	800740e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2278      	movs	r2, #120	@ 0x78
 8007402:	2100      	movs	r1, #0
 8007404:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	0018      	movs	r0, r3
 800740a:	f7fc fd5f 	bl	8003ecc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2224      	movs	r2, #36	@ 0x24
 8007412:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2101      	movs	r1, #1
 8007420:	438a      	bics	r2, r1
 8007422:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007428:	2b00      	cmp	r3, #0
 800742a:	d003      	beq.n	8007434 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	0018      	movs	r0, r3
 8007430:	f000 fd46 	bl	8007ec0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	0018      	movs	r0, r3
 8007438:	f000 fc02 	bl	8007c40 <UART_SetConfig>
 800743c:	0003      	movs	r3, r0
 800743e:	2b01      	cmp	r3, #1
 8007440:	d101      	bne.n	8007446 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e01c      	b.n	8007480 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	685a      	ldr	r2, [r3, #4]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	490d      	ldr	r1, [pc, #52]	@ (8007488 <HAL_UART_Init+0xa4>)
 8007452:	400a      	ands	r2, r1
 8007454:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	689a      	ldr	r2, [r3, #8]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2108      	movs	r1, #8
 8007462:	438a      	bics	r2, r1
 8007464:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2101      	movs	r1, #1
 8007472:	430a      	orrs	r2, r1
 8007474:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	0018      	movs	r0, r3
 800747a:	f000 fdd5 	bl	8008028 <UART_CheckIdleState>
 800747e:	0003      	movs	r3, r0
}
 8007480:	0018      	movs	r0, r3
 8007482:	46bd      	mov	sp, r7
 8007484:	b002      	add	sp, #8
 8007486:	bd80      	pop	{r7, pc}
 8007488:	fffff7ff 	.word	0xfffff7ff

0800748c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b08a      	sub	sp, #40	@ 0x28
 8007490:	af02      	add	r7, sp, #8
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	603b      	str	r3, [r7, #0]
 8007498:	1dbb      	adds	r3, r7, #6
 800749a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80074a0:	2b20      	cmp	r3, #32
 80074a2:	d000      	beq.n	80074a6 <HAL_UART_Transmit+0x1a>
 80074a4:	e08c      	b.n	80075c0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80074a6:	68bb      	ldr	r3, [r7, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d003      	beq.n	80074b4 <HAL_UART_Transmit+0x28>
 80074ac:	1dbb      	adds	r3, r7, #6
 80074ae:	881b      	ldrh	r3, [r3, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d101      	bne.n	80074b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	e084      	b.n	80075c2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	689a      	ldr	r2, [r3, #8]
 80074bc:	2380      	movs	r3, #128	@ 0x80
 80074be:	015b      	lsls	r3, r3, #5
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d109      	bne.n	80074d8 <HAL_UART_Transmit+0x4c>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	691b      	ldr	r3, [r3, #16]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d105      	bne.n	80074d8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	2201      	movs	r2, #1
 80074d0:	4013      	ands	r3, r2
 80074d2:	d001      	beq.n	80074d8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e074      	b.n	80075c2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2284      	movs	r2, #132	@ 0x84
 80074dc:	2100      	movs	r1, #0
 80074de:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2221      	movs	r2, #33	@ 0x21
 80074e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074e6:	f7fc fed1 	bl	800428c <HAL_GetTick>
 80074ea:	0003      	movs	r3, r0
 80074ec:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	1dba      	adds	r2, r7, #6
 80074f2:	2150      	movs	r1, #80	@ 0x50
 80074f4:	8812      	ldrh	r2, [r2, #0]
 80074f6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	1dba      	adds	r2, r7, #6
 80074fc:	2152      	movs	r1, #82	@ 0x52
 80074fe:	8812      	ldrh	r2, [r2, #0]
 8007500:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	689a      	ldr	r2, [r3, #8]
 8007506:	2380      	movs	r3, #128	@ 0x80
 8007508:	015b      	lsls	r3, r3, #5
 800750a:	429a      	cmp	r2, r3
 800750c:	d108      	bne.n	8007520 <HAL_UART_Transmit+0x94>
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	691b      	ldr	r3, [r3, #16]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d104      	bne.n	8007520 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007516:	2300      	movs	r3, #0
 8007518:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	61bb      	str	r3, [r7, #24]
 800751e:	e003      	b.n	8007528 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007524:	2300      	movs	r3, #0
 8007526:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007528:	e02f      	b.n	800758a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800752a:	697a      	ldr	r2, [r7, #20]
 800752c:	68f8      	ldr	r0, [r7, #12]
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	9300      	str	r3, [sp, #0]
 8007532:	0013      	movs	r3, r2
 8007534:	2200      	movs	r2, #0
 8007536:	2180      	movs	r1, #128	@ 0x80
 8007538:	f000 fe1e 	bl	8008178 <UART_WaitOnFlagUntilTimeout>
 800753c:	1e03      	subs	r3, r0, #0
 800753e:	d004      	beq.n	800754a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2220      	movs	r2, #32
 8007544:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e03b      	b.n	80075c2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10b      	bne.n	8007568 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	881a      	ldrh	r2, [r3, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	05d2      	lsls	r2, r2, #23
 800755a:	0dd2      	lsrs	r2, r2, #23
 800755c:	b292      	uxth	r2, r2
 800755e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007560:	69bb      	ldr	r3, [r7, #24]
 8007562:	3302      	adds	r3, #2
 8007564:	61bb      	str	r3, [r7, #24]
 8007566:	e007      	b.n	8007578 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	781a      	ldrb	r2, [r3, #0]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	3301      	adds	r3, #1
 8007576:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2252      	movs	r2, #82	@ 0x52
 800757c:	5a9b      	ldrh	r3, [r3, r2]
 800757e:	b29b      	uxth	r3, r3
 8007580:	3b01      	subs	r3, #1
 8007582:	b299      	uxth	r1, r3
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2252      	movs	r2, #82	@ 0x52
 8007588:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2252      	movs	r2, #82	@ 0x52
 800758e:	5a9b      	ldrh	r3, [r3, r2]
 8007590:	b29b      	uxth	r3, r3
 8007592:	2b00      	cmp	r3, #0
 8007594:	d1c9      	bne.n	800752a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007596:	697a      	ldr	r2, [r7, #20]
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	0013      	movs	r3, r2
 80075a0:	2200      	movs	r2, #0
 80075a2:	2140      	movs	r1, #64	@ 0x40
 80075a4:	f000 fde8 	bl	8008178 <UART_WaitOnFlagUntilTimeout>
 80075a8:	1e03      	subs	r3, r0, #0
 80075aa:	d004      	beq.n	80075b6 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2220      	movs	r2, #32
 80075b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e005      	b.n	80075c2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2220      	movs	r2, #32
 80075ba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80075bc:	2300      	movs	r3, #0
 80075be:	e000      	b.n	80075c2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80075c0:	2302      	movs	r3, #2
  }
}
 80075c2:	0018      	movs	r0, r3
 80075c4:	46bd      	mov	sp, r7
 80075c6:	b008      	add	sp, #32
 80075c8:	bd80      	pop	{r7, pc}

080075ca <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075ca:	b580      	push	{r7, lr}
 80075cc:	b088      	sub	sp, #32
 80075ce:	af00      	add	r7, sp, #0
 80075d0:	60f8      	str	r0, [r7, #12]
 80075d2:	60b9      	str	r1, [r7, #8]
 80075d4:	1dbb      	adds	r3, r7, #6
 80075d6:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2280      	movs	r2, #128	@ 0x80
 80075dc:	589b      	ldr	r3, [r3, r2]
 80075de:	2b20      	cmp	r3, #32
 80075e0:	d145      	bne.n	800766e <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d003      	beq.n	80075f0 <HAL_UART_Receive_IT+0x26>
 80075e8:	1dbb      	adds	r3, r7, #6
 80075ea:	881b      	ldrh	r3, [r3, #0]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d101      	bne.n	80075f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e03d      	b.n	8007670 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	689a      	ldr	r2, [r3, #8]
 80075f8:	2380      	movs	r3, #128	@ 0x80
 80075fa:	015b      	lsls	r3, r3, #5
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d109      	bne.n	8007614 <HAL_UART_Receive_IT+0x4a>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d105      	bne.n	8007614 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	2201      	movs	r2, #1
 800760c:	4013      	ands	r3, r2
 800760e:	d001      	beq.n	8007614 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	e02d      	b.n	8007670 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2200      	movs	r2, #0
 8007618:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	2380      	movs	r3, #128	@ 0x80
 8007622:	041b      	lsls	r3, r3, #16
 8007624:	4013      	ands	r3, r2
 8007626:	d019      	beq.n	800765c <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007628:	f3ef 8310 	mrs	r3, PRIMASK
 800762c:	613b      	str	r3, [r7, #16]
  return(result);
 800762e:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007630:	61fb      	str	r3, [r7, #28]
 8007632:	2301      	movs	r3, #1
 8007634:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	f383 8810 	msr	PRIMASK, r3
}
 800763c:	46c0      	nop			@ (mov r8, r8)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2180      	movs	r1, #128	@ 0x80
 800764a:	04c9      	lsls	r1, r1, #19
 800764c:	430a      	orrs	r2, r1
 800764e:	601a      	str	r2, [r3, #0]
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	f383 8810 	msr	PRIMASK, r3
}
 800765a:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800765c:	1dbb      	adds	r3, r7, #6
 800765e:	881a      	ldrh	r2, [r3, #0]
 8007660:	68b9      	ldr	r1, [r7, #8]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	0018      	movs	r0, r3
 8007666:	f000 fdf7 	bl	8008258 <UART_Start_Receive_IT>
 800766a:	0003      	movs	r3, r0
 800766c:	e000      	b.n	8007670 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800766e:	2302      	movs	r3, #2
  }
}
 8007670:	0018      	movs	r0, r3
 8007672:	46bd      	mov	sp, r7
 8007674:	b008      	add	sp, #32
 8007676:	bd80      	pop	{r7, pc}

08007678 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007678:	b590      	push	{r4, r7, lr}
 800767a:	b0ab      	sub	sp, #172	@ 0xac
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	22a4      	movs	r2, #164	@ 0xa4
 8007688:	18b9      	adds	r1, r7, r2
 800768a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	20a0      	movs	r0, #160	@ 0xa0
 8007694:	1839      	adds	r1, r7, r0
 8007696:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	219c      	movs	r1, #156	@ 0x9c
 80076a0:	1879      	adds	r1, r7, r1
 80076a2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80076a4:	0011      	movs	r1, r2
 80076a6:	18bb      	adds	r3, r7, r2
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a99      	ldr	r2, [pc, #612]	@ (8007910 <HAL_UART_IRQHandler+0x298>)
 80076ac:	4013      	ands	r3, r2
 80076ae:	2298      	movs	r2, #152	@ 0x98
 80076b0:	18bc      	adds	r4, r7, r2
 80076b2:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80076b4:	18bb      	adds	r3, r7, r2
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d114      	bne.n	80076e6 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80076bc:	187b      	adds	r3, r7, r1
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2220      	movs	r2, #32
 80076c2:	4013      	ands	r3, r2
 80076c4:	d00f      	beq.n	80076e6 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80076c6:	183b      	adds	r3, r7, r0
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2220      	movs	r2, #32
 80076cc:	4013      	ands	r3, r2
 80076ce:	d00a      	beq.n	80076e6 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d100      	bne.n	80076da <HAL_UART_IRQHandler+0x62>
 80076d8:	e286      	b.n	8007be8 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	0010      	movs	r0, r2
 80076e2:	4798      	blx	r3
      }
      return;
 80076e4:	e280      	b.n	8007be8 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80076e6:	2398      	movs	r3, #152	@ 0x98
 80076e8:	18fb      	adds	r3, r7, r3
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d100      	bne.n	80076f2 <HAL_UART_IRQHandler+0x7a>
 80076f0:	e114      	b.n	800791c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80076f2:	239c      	movs	r3, #156	@ 0x9c
 80076f4:	18fb      	adds	r3, r7, r3
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2201      	movs	r2, #1
 80076fa:	4013      	ands	r3, r2
 80076fc:	d106      	bne.n	800770c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80076fe:	23a0      	movs	r3, #160	@ 0xa0
 8007700:	18fb      	adds	r3, r7, r3
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a83      	ldr	r2, [pc, #524]	@ (8007914 <HAL_UART_IRQHandler+0x29c>)
 8007706:	4013      	ands	r3, r2
 8007708:	d100      	bne.n	800770c <HAL_UART_IRQHandler+0x94>
 800770a:	e107      	b.n	800791c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800770c:	23a4      	movs	r3, #164	@ 0xa4
 800770e:	18fb      	adds	r3, r7, r3
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	2201      	movs	r2, #1
 8007714:	4013      	ands	r3, r2
 8007716:	d012      	beq.n	800773e <HAL_UART_IRQHandler+0xc6>
 8007718:	23a0      	movs	r3, #160	@ 0xa0
 800771a:	18fb      	adds	r3, r7, r3
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	2380      	movs	r3, #128	@ 0x80
 8007720:	005b      	lsls	r3, r3, #1
 8007722:	4013      	ands	r3, r2
 8007724:	d00b      	beq.n	800773e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2201      	movs	r2, #1
 800772c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2284      	movs	r2, #132	@ 0x84
 8007732:	589b      	ldr	r3, [r3, r2]
 8007734:	2201      	movs	r2, #1
 8007736:	431a      	orrs	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2184      	movs	r1, #132	@ 0x84
 800773c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800773e:	23a4      	movs	r3, #164	@ 0xa4
 8007740:	18fb      	adds	r3, r7, r3
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	2202      	movs	r2, #2
 8007746:	4013      	ands	r3, r2
 8007748:	d011      	beq.n	800776e <HAL_UART_IRQHandler+0xf6>
 800774a:	239c      	movs	r3, #156	@ 0x9c
 800774c:	18fb      	adds	r3, r7, r3
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2201      	movs	r2, #1
 8007752:	4013      	ands	r3, r2
 8007754:	d00b      	beq.n	800776e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2202      	movs	r2, #2
 800775c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2284      	movs	r2, #132	@ 0x84
 8007762:	589b      	ldr	r3, [r3, r2]
 8007764:	2204      	movs	r2, #4
 8007766:	431a      	orrs	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2184      	movs	r1, #132	@ 0x84
 800776c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800776e:	23a4      	movs	r3, #164	@ 0xa4
 8007770:	18fb      	adds	r3, r7, r3
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2204      	movs	r2, #4
 8007776:	4013      	ands	r3, r2
 8007778:	d011      	beq.n	800779e <HAL_UART_IRQHandler+0x126>
 800777a:	239c      	movs	r3, #156	@ 0x9c
 800777c:	18fb      	adds	r3, r7, r3
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2201      	movs	r2, #1
 8007782:	4013      	ands	r3, r2
 8007784:	d00b      	beq.n	800779e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	2204      	movs	r2, #4
 800778c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2284      	movs	r2, #132	@ 0x84
 8007792:	589b      	ldr	r3, [r3, r2]
 8007794:	2202      	movs	r2, #2
 8007796:	431a      	orrs	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2184      	movs	r1, #132	@ 0x84
 800779c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800779e:	23a4      	movs	r3, #164	@ 0xa4
 80077a0:	18fb      	adds	r3, r7, r3
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2208      	movs	r2, #8
 80077a6:	4013      	ands	r3, r2
 80077a8:	d017      	beq.n	80077da <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077aa:	23a0      	movs	r3, #160	@ 0xa0
 80077ac:	18fb      	adds	r3, r7, r3
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2220      	movs	r2, #32
 80077b2:	4013      	ands	r3, r2
 80077b4:	d105      	bne.n	80077c2 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80077b6:	239c      	movs	r3, #156	@ 0x9c
 80077b8:	18fb      	adds	r3, r7, r3
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2201      	movs	r2, #1
 80077be:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077c0:	d00b      	beq.n	80077da <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2208      	movs	r2, #8
 80077c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2284      	movs	r2, #132	@ 0x84
 80077ce:	589b      	ldr	r3, [r3, r2]
 80077d0:	2208      	movs	r2, #8
 80077d2:	431a      	orrs	r2, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2184      	movs	r1, #132	@ 0x84
 80077d8:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80077da:	23a4      	movs	r3, #164	@ 0xa4
 80077dc:	18fb      	adds	r3, r7, r3
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	2380      	movs	r3, #128	@ 0x80
 80077e2:	011b      	lsls	r3, r3, #4
 80077e4:	4013      	ands	r3, r2
 80077e6:	d013      	beq.n	8007810 <HAL_UART_IRQHandler+0x198>
 80077e8:	23a0      	movs	r3, #160	@ 0xa0
 80077ea:	18fb      	adds	r3, r7, r3
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	2380      	movs	r3, #128	@ 0x80
 80077f0:	04db      	lsls	r3, r3, #19
 80077f2:	4013      	ands	r3, r2
 80077f4:	d00c      	beq.n	8007810 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2280      	movs	r2, #128	@ 0x80
 80077fc:	0112      	lsls	r2, r2, #4
 80077fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2284      	movs	r2, #132	@ 0x84
 8007804:	589b      	ldr	r3, [r3, r2]
 8007806:	2220      	movs	r2, #32
 8007808:	431a      	orrs	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2184      	movs	r1, #132	@ 0x84
 800780e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2284      	movs	r2, #132	@ 0x84
 8007814:	589b      	ldr	r3, [r3, r2]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d100      	bne.n	800781c <HAL_UART_IRQHandler+0x1a4>
 800781a:	e1e7      	b.n	8007bec <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800781c:	23a4      	movs	r3, #164	@ 0xa4
 800781e:	18fb      	adds	r3, r7, r3
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2220      	movs	r2, #32
 8007824:	4013      	ands	r3, r2
 8007826:	d00e      	beq.n	8007846 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007828:	23a0      	movs	r3, #160	@ 0xa0
 800782a:	18fb      	adds	r3, r7, r3
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2220      	movs	r2, #32
 8007830:	4013      	ands	r3, r2
 8007832:	d008      	beq.n	8007846 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007838:	2b00      	cmp	r3, #0
 800783a:	d004      	beq.n	8007846 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	0010      	movs	r0, r2
 8007844:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2284      	movs	r2, #132	@ 0x84
 800784a:	589b      	ldr	r3, [r3, r2]
 800784c:	2194      	movs	r1, #148	@ 0x94
 800784e:	187a      	adds	r2, r7, r1
 8007850:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	2240      	movs	r2, #64	@ 0x40
 800785a:	4013      	ands	r3, r2
 800785c:	2b40      	cmp	r3, #64	@ 0x40
 800785e:	d004      	beq.n	800786a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007860:	187b      	adds	r3, r7, r1
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2228      	movs	r2, #40	@ 0x28
 8007866:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007868:	d047      	beq.n	80078fa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	0018      	movs	r0, r3
 800786e:	f000 fda9 	bl	80083c4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	689b      	ldr	r3, [r3, #8]
 8007878:	2240      	movs	r2, #64	@ 0x40
 800787a:	4013      	ands	r3, r2
 800787c:	2b40      	cmp	r3, #64	@ 0x40
 800787e:	d137      	bne.n	80078f0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007880:	f3ef 8310 	mrs	r3, PRIMASK
 8007884:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8007886:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007888:	2090      	movs	r0, #144	@ 0x90
 800788a:	183a      	adds	r2, r7, r0
 800788c:	6013      	str	r3, [r2, #0]
 800788e:	2301      	movs	r3, #1
 8007890:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007892:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007894:	f383 8810 	msr	PRIMASK, r3
}
 8007898:	46c0      	nop			@ (mov r8, r8)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2140      	movs	r1, #64	@ 0x40
 80078a6:	438a      	bics	r2, r1
 80078a8:	609a      	str	r2, [r3, #8]
 80078aa:	183b      	adds	r3, r7, r0
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078b2:	f383 8810 	msr	PRIMASK, r3
}
 80078b6:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d012      	beq.n	80078e6 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078c4:	4a14      	ldr	r2, [pc, #80]	@ (8007918 <HAL_UART_IRQHandler+0x2a0>)
 80078c6:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078cc:	0018      	movs	r0, r3
 80078ce:	f7fc fecf 	bl	8004670 <HAL_DMA_Abort_IT>
 80078d2:	1e03      	subs	r3, r0, #0
 80078d4:	d01a      	beq.n	800790c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078e0:	0018      	movs	r0, r3
 80078e2:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e4:	e012      	b.n	800790c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	0018      	movs	r0, r3
 80078ea:	f000 f995 	bl	8007c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078ee:	e00d      	b.n	800790c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	0018      	movs	r0, r3
 80078f4:	f000 f990 	bl	8007c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078f8:	e008      	b.n	800790c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	0018      	movs	r0, r3
 80078fe:	f000 f98b 	bl	8007c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2284      	movs	r2, #132	@ 0x84
 8007906:	2100      	movs	r1, #0
 8007908:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800790a:	e16f      	b.n	8007bec <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800790c:	46c0      	nop			@ (mov r8, r8)
    return;
 800790e:	e16d      	b.n	8007bec <HAL_UART_IRQHandler+0x574>
 8007910:	0000080f 	.word	0x0000080f
 8007914:	04000120 	.word	0x04000120
 8007918:	0800848d 	.word	0x0800848d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007920:	2b01      	cmp	r3, #1
 8007922:	d000      	beq.n	8007926 <HAL_UART_IRQHandler+0x2ae>
 8007924:	e139      	b.n	8007b9a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007926:	23a4      	movs	r3, #164	@ 0xa4
 8007928:	18fb      	adds	r3, r7, r3
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2210      	movs	r2, #16
 800792e:	4013      	ands	r3, r2
 8007930:	d100      	bne.n	8007934 <HAL_UART_IRQHandler+0x2bc>
 8007932:	e132      	b.n	8007b9a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007934:	23a0      	movs	r3, #160	@ 0xa0
 8007936:	18fb      	adds	r3, r7, r3
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2210      	movs	r2, #16
 800793c:	4013      	ands	r3, r2
 800793e:	d100      	bne.n	8007942 <HAL_UART_IRQHandler+0x2ca>
 8007940:	e12b      	b.n	8007b9a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	2210      	movs	r2, #16
 8007948:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	2240      	movs	r2, #64	@ 0x40
 8007952:	4013      	ands	r3, r2
 8007954:	2b40      	cmp	r3, #64	@ 0x40
 8007956:	d000      	beq.n	800795a <HAL_UART_IRQHandler+0x2e2>
 8007958:	e09f      	b.n	8007a9a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	685a      	ldr	r2, [r3, #4]
 8007962:	217e      	movs	r1, #126	@ 0x7e
 8007964:	187b      	adds	r3, r7, r1
 8007966:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007968:	187b      	adds	r3, r7, r1
 800796a:	881b      	ldrh	r3, [r3, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d100      	bne.n	8007972 <HAL_UART_IRQHandler+0x2fa>
 8007970:	e13e      	b.n	8007bf0 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2258      	movs	r2, #88	@ 0x58
 8007976:	5a9b      	ldrh	r3, [r3, r2]
 8007978:	187a      	adds	r2, r7, r1
 800797a:	8812      	ldrh	r2, [r2, #0]
 800797c:	429a      	cmp	r2, r3
 800797e:	d300      	bcc.n	8007982 <HAL_UART_IRQHandler+0x30a>
 8007980:	e136      	b.n	8007bf0 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	187a      	adds	r2, r7, r1
 8007986:	215a      	movs	r1, #90	@ 0x5a
 8007988:	8812      	ldrh	r2, [r2, #0]
 800798a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	2b20      	cmp	r3, #32
 8007994:	d06f      	beq.n	8007a76 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007996:	f3ef 8310 	mrs	r3, PRIMASK
 800799a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800799c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800799e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80079a0:	2301      	movs	r3, #1
 80079a2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079a6:	f383 8810 	msr	PRIMASK, r3
}
 80079aa:	46c0      	nop			@ (mov r8, r8)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4992      	ldr	r1, [pc, #584]	@ (8007c00 <HAL_UART_IRQHandler+0x588>)
 80079b8:	400a      	ands	r2, r1
 80079ba:	601a      	str	r2, [r3, #0]
 80079bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079be:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c2:	f383 8810 	msr	PRIMASK, r3
}
 80079c6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079c8:	f3ef 8310 	mrs	r3, PRIMASK
 80079cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80079ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80079d2:	2301      	movs	r3, #1
 80079d4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079d8:	f383 8810 	msr	PRIMASK, r3
}
 80079dc:	46c0      	nop			@ (mov r8, r8)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	689a      	ldr	r2, [r3, #8]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2101      	movs	r1, #1
 80079ea:	438a      	bics	r2, r1
 80079ec:	609a      	str	r2, [r3, #8]
 80079ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079f0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079f4:	f383 8810 	msr	PRIMASK, r3
}
 80079f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079fa:	f3ef 8310 	mrs	r3, PRIMASK
 80079fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8007a00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a02:	673b      	str	r3, [r7, #112]	@ 0x70
 8007a04:	2301      	movs	r3, #1
 8007a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a0a:	f383 8810 	msr	PRIMASK, r3
}
 8007a0e:	46c0      	nop			@ (mov r8, r8)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	689a      	ldr	r2, [r3, #8]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2140      	movs	r1, #64	@ 0x40
 8007a1c:	438a      	bics	r2, r1
 8007a1e:	609a      	str	r2, [r3, #8]
 8007a20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a22:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a26:	f383 8810 	msr	PRIMASK, r3
}
 8007a2a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2280      	movs	r2, #128	@ 0x80
 8007a30:	2120      	movs	r1, #32
 8007a32:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8007a3e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8007a40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a44:	2301      	movs	r3, #1
 8007a46:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a48:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a4a:	f383 8810 	msr	PRIMASK, r3
}
 8007a4e:	46c0      	nop			@ (mov r8, r8)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	2110      	movs	r1, #16
 8007a5c:	438a      	bics	r2, r1
 8007a5e:	601a      	str	r2, [r3, #0]
 8007a60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a66:	f383 8810 	msr	PRIMASK, r3
}
 8007a6a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a70:	0018      	movs	r0, r3
 8007a72:	f7fc fdc5 	bl	8004600 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2202      	movs	r2, #2
 8007a7a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2258      	movs	r2, #88	@ 0x58
 8007a80:	5a9a      	ldrh	r2, [r3, r2]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	215a      	movs	r1, #90	@ 0x5a
 8007a86:	5a5b      	ldrh	r3, [r3, r1]
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	b29a      	uxth	r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	0011      	movs	r1, r2
 8007a92:	0018      	movs	r0, r3
 8007a94:	f000 f8c8 	bl	8007c28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a98:	e0aa      	b.n	8007bf0 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2258      	movs	r2, #88	@ 0x58
 8007a9e:	5a99      	ldrh	r1, [r3, r2]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	225a      	movs	r2, #90	@ 0x5a
 8007aa4:	5a9b      	ldrh	r3, [r3, r2]
 8007aa6:	b29a      	uxth	r2, r3
 8007aa8:	208e      	movs	r0, #142	@ 0x8e
 8007aaa:	183b      	adds	r3, r7, r0
 8007aac:	1a8a      	subs	r2, r1, r2
 8007aae:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	225a      	movs	r2, #90	@ 0x5a
 8007ab4:	5a9b      	ldrh	r3, [r3, r2]
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d100      	bne.n	8007abe <HAL_UART_IRQHandler+0x446>
 8007abc:	e09a      	b.n	8007bf4 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 8007abe:	183b      	adds	r3, r7, r0
 8007ac0:	881b      	ldrh	r3, [r3, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d100      	bne.n	8007ac8 <HAL_UART_IRQHandler+0x450>
 8007ac6:	e095      	b.n	8007bf4 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8007acc:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ace:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ad0:	2488      	movs	r4, #136	@ 0x88
 8007ad2:	193a      	adds	r2, r7, r4
 8007ad4:	6013      	str	r3, [r2, #0]
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	f383 8810 	msr	PRIMASK, r3
}
 8007ae0:	46c0      	nop			@ (mov r8, r8)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4945      	ldr	r1, [pc, #276]	@ (8007c04 <HAL_UART_IRQHandler+0x58c>)
 8007aee:	400a      	ands	r2, r1
 8007af0:	601a      	str	r2, [r3, #0]
 8007af2:	193b      	adds	r3, r7, r4
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f383 8810 	msr	PRIMASK, r3
}
 8007afe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b00:	f3ef 8310 	mrs	r3, PRIMASK
 8007b04:	61bb      	str	r3, [r7, #24]
  return(result);
 8007b06:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b08:	2484      	movs	r4, #132	@ 0x84
 8007b0a:	193a      	adds	r2, r7, r4
 8007b0c:	6013      	str	r3, [r2, #0]
 8007b0e:	2301      	movs	r3, #1
 8007b10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	f383 8810 	msr	PRIMASK, r3
}
 8007b18:	46c0      	nop			@ (mov r8, r8)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	689a      	ldr	r2, [r3, #8]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2101      	movs	r1, #1
 8007b26:	438a      	bics	r2, r1
 8007b28:	609a      	str	r2, [r3, #8]
 8007b2a:	193b      	adds	r3, r7, r4
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b30:	6a3b      	ldr	r3, [r7, #32]
 8007b32:	f383 8810 	msr	PRIMASK, r3
}
 8007b36:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2280      	movs	r2, #128	@ 0x80
 8007b3c:	2120      	movs	r1, #32
 8007b3e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2200      	movs	r2, #0
 8007b4a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b50:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b54:	2480      	movs	r4, #128	@ 0x80
 8007b56:	193a      	adds	r2, r7, r4
 8007b58:	6013      	str	r3, [r2, #0]
 8007b5a:	2301      	movs	r3, #1
 8007b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b60:	f383 8810 	msr	PRIMASK, r3
}
 8007b64:	46c0      	nop			@ (mov r8, r8)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	2110      	movs	r1, #16
 8007b72:	438a      	bics	r2, r1
 8007b74:	601a      	str	r2, [r3, #0]
 8007b76:	193b      	adds	r3, r7, r4
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b7e:	f383 8810 	msr	PRIMASK, r3
}
 8007b82:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2202      	movs	r2, #2
 8007b88:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b8a:	183b      	adds	r3, r7, r0
 8007b8c:	881a      	ldrh	r2, [r3, #0]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	0011      	movs	r1, r2
 8007b92:	0018      	movs	r0, r3
 8007b94:	f000 f848 	bl	8007c28 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b98:	e02c      	b.n	8007bf4 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007b9a:	23a4      	movs	r3, #164	@ 0xa4
 8007b9c:	18fb      	adds	r3, r7, r3
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	2280      	movs	r2, #128	@ 0x80
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	d00f      	beq.n	8007bc6 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007ba6:	23a0      	movs	r3, #160	@ 0xa0
 8007ba8:	18fb      	adds	r3, r7, r3
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	2280      	movs	r2, #128	@ 0x80
 8007bae:	4013      	ands	r3, r2
 8007bb0:	d009      	beq.n	8007bc6 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d01e      	beq.n	8007bf8 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	0010      	movs	r0, r2
 8007bc2:	4798      	blx	r3
    }
    return;
 8007bc4:	e018      	b.n	8007bf8 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007bc6:	23a4      	movs	r3, #164	@ 0xa4
 8007bc8:	18fb      	adds	r3, r7, r3
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2240      	movs	r2, #64	@ 0x40
 8007bce:	4013      	ands	r3, r2
 8007bd0:	d013      	beq.n	8007bfa <HAL_UART_IRQHandler+0x582>
 8007bd2:	23a0      	movs	r3, #160	@ 0xa0
 8007bd4:	18fb      	adds	r3, r7, r3
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	2240      	movs	r2, #64	@ 0x40
 8007bda:	4013      	ands	r3, r2
 8007bdc:	d00d      	beq.n	8007bfa <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	0018      	movs	r0, r3
 8007be2:	f000 fc6a 	bl	80084ba <UART_EndTransmit_IT>
    return;
 8007be6:	e008      	b.n	8007bfa <HAL_UART_IRQHandler+0x582>
      return;
 8007be8:	46c0      	nop			@ (mov r8, r8)
 8007bea:	e006      	b.n	8007bfa <HAL_UART_IRQHandler+0x582>
    return;
 8007bec:	46c0      	nop			@ (mov r8, r8)
 8007bee:	e004      	b.n	8007bfa <HAL_UART_IRQHandler+0x582>
      return;
 8007bf0:	46c0      	nop			@ (mov r8, r8)
 8007bf2:	e002      	b.n	8007bfa <HAL_UART_IRQHandler+0x582>
      return;
 8007bf4:	46c0      	nop			@ (mov r8, r8)
 8007bf6:	e000      	b.n	8007bfa <HAL_UART_IRQHandler+0x582>
    return;
 8007bf8:	46c0      	nop			@ (mov r8, r8)
  }

}
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	b02b      	add	sp, #172	@ 0xac
 8007bfe:	bd90      	pop	{r4, r7, pc}
 8007c00:	fffffeff 	.word	0xfffffeff
 8007c04:	fffffedf 	.word	0xfffffedf

08007c08 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007c10:	46c0      	nop			@ (mov r8, r8)
 8007c12:	46bd      	mov	sp, r7
 8007c14:	b002      	add	sp, #8
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c20:	46c0      	nop			@ (mov r8, r8)
 8007c22:	46bd      	mov	sp, r7
 8007c24:	b002      	add	sp, #8
 8007c26:	bd80      	pop	{r7, pc}

08007c28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b082      	sub	sp, #8
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	000a      	movs	r2, r1
 8007c32:	1cbb      	adds	r3, r7, #2
 8007c34:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c36:	46c0      	nop			@ (mov r8, r8)
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	b002      	add	sp, #8
 8007c3c:	bd80      	pop	{r7, pc}
	...

08007c40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b088      	sub	sp, #32
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c48:	231e      	movs	r3, #30
 8007c4a:	18fb      	adds	r3, r7, r3
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	689a      	ldr	r2, [r3, #8]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	431a      	orrs	r2, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	695b      	ldr	r3, [r3, #20]
 8007c5e:	431a      	orrs	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	69db      	ldr	r3, [r3, #28]
 8007c64:	4313      	orrs	r3, r2
 8007c66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a8d      	ldr	r2, [pc, #564]	@ (8007ea4 <UART_SetConfig+0x264>)
 8007c70:	4013      	ands	r3, r2
 8007c72:	0019      	movs	r1, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	430a      	orrs	r2, r1
 8007c7c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	4a88      	ldr	r2, [pc, #544]	@ (8007ea8 <UART_SetConfig+0x268>)
 8007c86:	4013      	ands	r3, r2
 8007c88:	0019      	movs	r1, r3
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	68da      	ldr	r2, [r3, #12]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6a1b      	ldr	r3, [r3, #32]
 8007ca0:	697a      	ldr	r2, [r7, #20]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	689b      	ldr	r3, [r3, #8]
 8007cac:	4a7f      	ldr	r2, [pc, #508]	@ (8007eac <UART_SetConfig+0x26c>)
 8007cae:	4013      	ands	r3, r2
 8007cb0:	0019      	movs	r1, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	430a      	orrs	r2, r1
 8007cba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a7b      	ldr	r2, [pc, #492]	@ (8007eb0 <UART_SetConfig+0x270>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d127      	bne.n	8007d16 <UART_SetConfig+0xd6>
 8007cc6:	4b7b      	ldr	r3, [pc, #492]	@ (8007eb4 <UART_SetConfig+0x274>)
 8007cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cca:	2203      	movs	r2, #3
 8007ccc:	4013      	ands	r3, r2
 8007cce:	2b03      	cmp	r3, #3
 8007cd0:	d00d      	beq.n	8007cee <UART_SetConfig+0xae>
 8007cd2:	d81b      	bhi.n	8007d0c <UART_SetConfig+0xcc>
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	d014      	beq.n	8007d02 <UART_SetConfig+0xc2>
 8007cd8:	d818      	bhi.n	8007d0c <UART_SetConfig+0xcc>
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d002      	beq.n	8007ce4 <UART_SetConfig+0xa4>
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	d00a      	beq.n	8007cf8 <UART_SetConfig+0xb8>
 8007ce2:	e013      	b.n	8007d0c <UART_SetConfig+0xcc>
 8007ce4:	231f      	movs	r3, #31
 8007ce6:	18fb      	adds	r3, r7, r3
 8007ce8:	2200      	movs	r2, #0
 8007cea:	701a      	strb	r2, [r3, #0]
 8007cec:	e021      	b.n	8007d32 <UART_SetConfig+0xf2>
 8007cee:	231f      	movs	r3, #31
 8007cf0:	18fb      	adds	r3, r7, r3
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	701a      	strb	r2, [r3, #0]
 8007cf6:	e01c      	b.n	8007d32 <UART_SetConfig+0xf2>
 8007cf8:	231f      	movs	r3, #31
 8007cfa:	18fb      	adds	r3, r7, r3
 8007cfc:	2204      	movs	r2, #4
 8007cfe:	701a      	strb	r2, [r3, #0]
 8007d00:	e017      	b.n	8007d32 <UART_SetConfig+0xf2>
 8007d02:	231f      	movs	r3, #31
 8007d04:	18fb      	adds	r3, r7, r3
 8007d06:	2208      	movs	r2, #8
 8007d08:	701a      	strb	r2, [r3, #0]
 8007d0a:	e012      	b.n	8007d32 <UART_SetConfig+0xf2>
 8007d0c:	231f      	movs	r3, #31
 8007d0e:	18fb      	adds	r3, r7, r3
 8007d10:	2210      	movs	r2, #16
 8007d12:	701a      	strb	r2, [r3, #0]
 8007d14:	e00d      	b.n	8007d32 <UART_SetConfig+0xf2>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a67      	ldr	r2, [pc, #412]	@ (8007eb8 <UART_SetConfig+0x278>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d104      	bne.n	8007d2a <UART_SetConfig+0xea>
 8007d20:	231f      	movs	r3, #31
 8007d22:	18fb      	adds	r3, r7, r3
 8007d24:	2200      	movs	r2, #0
 8007d26:	701a      	strb	r2, [r3, #0]
 8007d28:	e003      	b.n	8007d32 <UART_SetConfig+0xf2>
 8007d2a:	231f      	movs	r3, #31
 8007d2c:	18fb      	adds	r3, r7, r3
 8007d2e:	2210      	movs	r2, #16
 8007d30:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	69da      	ldr	r2, [r3, #28]
 8007d36:	2380      	movs	r3, #128	@ 0x80
 8007d38:	021b      	lsls	r3, r3, #8
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d15c      	bne.n	8007df8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8007d3e:	231f      	movs	r3, #31
 8007d40:	18fb      	adds	r3, r7, r3
 8007d42:	781b      	ldrb	r3, [r3, #0]
 8007d44:	2b08      	cmp	r3, #8
 8007d46:	d015      	beq.n	8007d74 <UART_SetConfig+0x134>
 8007d48:	dc18      	bgt.n	8007d7c <UART_SetConfig+0x13c>
 8007d4a:	2b04      	cmp	r3, #4
 8007d4c:	d00d      	beq.n	8007d6a <UART_SetConfig+0x12a>
 8007d4e:	dc15      	bgt.n	8007d7c <UART_SetConfig+0x13c>
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d002      	beq.n	8007d5a <UART_SetConfig+0x11a>
 8007d54:	2b02      	cmp	r3, #2
 8007d56:	d005      	beq.n	8007d64 <UART_SetConfig+0x124>
 8007d58:	e010      	b.n	8007d7c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d5a:	f7fe f8b5 	bl	8005ec8 <HAL_RCC_GetPCLK1Freq>
 8007d5e:	0003      	movs	r3, r0
 8007d60:	61bb      	str	r3, [r7, #24]
        break;
 8007d62:	e012      	b.n	8007d8a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d64:	4b55      	ldr	r3, [pc, #340]	@ (8007ebc <UART_SetConfig+0x27c>)
 8007d66:	61bb      	str	r3, [r7, #24]
        break;
 8007d68:	e00f      	b.n	8007d8a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d6a:	f7fe f84d 	bl	8005e08 <HAL_RCC_GetSysClockFreq>
 8007d6e:	0003      	movs	r3, r0
 8007d70:	61bb      	str	r3, [r7, #24]
        break;
 8007d72:	e00a      	b.n	8007d8a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d74:	2380      	movs	r3, #128	@ 0x80
 8007d76:	021b      	lsls	r3, r3, #8
 8007d78:	61bb      	str	r3, [r7, #24]
        break;
 8007d7a:	e006      	b.n	8007d8a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007d80:	231e      	movs	r3, #30
 8007d82:	18fb      	adds	r3, r7, r3
 8007d84:	2201      	movs	r2, #1
 8007d86:	701a      	strb	r2, [r3, #0]
        break;
 8007d88:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d100      	bne.n	8007d92 <UART_SetConfig+0x152>
 8007d90:	e07a      	b.n	8007e88 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007d92:	69bb      	ldr	r3, [r7, #24]
 8007d94:	005a      	lsls	r2, r3, #1
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	085b      	lsrs	r3, r3, #1
 8007d9c:	18d2      	adds	r2, r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	0019      	movs	r1, r3
 8007da4:	0010      	movs	r0, r2
 8007da6:	f7f8 f9d5 	bl	8000154 <__udivsi3>
 8007daa:	0003      	movs	r3, r0
 8007dac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	2b0f      	cmp	r3, #15
 8007db2:	d91c      	bls.n	8007dee <UART_SetConfig+0x1ae>
 8007db4:	693a      	ldr	r2, [r7, #16]
 8007db6:	2380      	movs	r3, #128	@ 0x80
 8007db8:	025b      	lsls	r3, r3, #9
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	d217      	bcs.n	8007dee <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007dbe:	693b      	ldr	r3, [r7, #16]
 8007dc0:	b29a      	uxth	r2, r3
 8007dc2:	200e      	movs	r0, #14
 8007dc4:	183b      	adds	r3, r7, r0
 8007dc6:	210f      	movs	r1, #15
 8007dc8:	438a      	bics	r2, r1
 8007dca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	085b      	lsrs	r3, r3, #1
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2207      	movs	r2, #7
 8007dd4:	4013      	ands	r3, r2
 8007dd6:	b299      	uxth	r1, r3
 8007dd8:	183b      	adds	r3, r7, r0
 8007dda:	183a      	adds	r2, r7, r0
 8007ddc:	8812      	ldrh	r2, [r2, #0]
 8007dde:	430a      	orrs	r2, r1
 8007de0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	183a      	adds	r2, r7, r0
 8007de8:	8812      	ldrh	r2, [r2, #0]
 8007dea:	60da      	str	r2, [r3, #12]
 8007dec:	e04c      	b.n	8007e88 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007dee:	231e      	movs	r3, #30
 8007df0:	18fb      	adds	r3, r7, r3
 8007df2:	2201      	movs	r2, #1
 8007df4:	701a      	strb	r2, [r3, #0]
 8007df6:	e047      	b.n	8007e88 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007df8:	231f      	movs	r3, #31
 8007dfa:	18fb      	adds	r3, r7, r3
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	2b08      	cmp	r3, #8
 8007e00:	d015      	beq.n	8007e2e <UART_SetConfig+0x1ee>
 8007e02:	dc18      	bgt.n	8007e36 <UART_SetConfig+0x1f6>
 8007e04:	2b04      	cmp	r3, #4
 8007e06:	d00d      	beq.n	8007e24 <UART_SetConfig+0x1e4>
 8007e08:	dc15      	bgt.n	8007e36 <UART_SetConfig+0x1f6>
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d002      	beq.n	8007e14 <UART_SetConfig+0x1d4>
 8007e0e:	2b02      	cmp	r3, #2
 8007e10:	d005      	beq.n	8007e1e <UART_SetConfig+0x1de>
 8007e12:	e010      	b.n	8007e36 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e14:	f7fe f858 	bl	8005ec8 <HAL_RCC_GetPCLK1Freq>
 8007e18:	0003      	movs	r3, r0
 8007e1a:	61bb      	str	r3, [r7, #24]
        break;
 8007e1c:	e012      	b.n	8007e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e1e:	4b27      	ldr	r3, [pc, #156]	@ (8007ebc <UART_SetConfig+0x27c>)
 8007e20:	61bb      	str	r3, [r7, #24]
        break;
 8007e22:	e00f      	b.n	8007e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e24:	f7fd fff0 	bl	8005e08 <HAL_RCC_GetSysClockFreq>
 8007e28:	0003      	movs	r3, r0
 8007e2a:	61bb      	str	r3, [r7, #24]
        break;
 8007e2c:	e00a      	b.n	8007e44 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e2e:	2380      	movs	r3, #128	@ 0x80
 8007e30:	021b      	lsls	r3, r3, #8
 8007e32:	61bb      	str	r3, [r7, #24]
        break;
 8007e34:	e006      	b.n	8007e44 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007e36:	2300      	movs	r3, #0
 8007e38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007e3a:	231e      	movs	r3, #30
 8007e3c:	18fb      	adds	r3, r7, r3
 8007e3e:	2201      	movs	r2, #1
 8007e40:	701a      	strb	r2, [r3, #0]
        break;
 8007e42:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007e44:	69bb      	ldr	r3, [r7, #24]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d01e      	beq.n	8007e88 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	085a      	lsrs	r2, r3, #1
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	18d2      	adds	r2, r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	0019      	movs	r1, r3
 8007e5a:	0010      	movs	r0, r2
 8007e5c:	f7f8 f97a 	bl	8000154 <__udivsi3>
 8007e60:	0003      	movs	r3, r0
 8007e62:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	2b0f      	cmp	r3, #15
 8007e68:	d90a      	bls.n	8007e80 <UART_SetConfig+0x240>
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	2380      	movs	r3, #128	@ 0x80
 8007e6e:	025b      	lsls	r3, r3, #9
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d205      	bcs.n	8007e80 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	b29a      	uxth	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	60da      	str	r2, [r3, #12]
 8007e7e:	e003      	b.n	8007e88 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8007e80:	231e      	movs	r3, #30
 8007e82:	18fb      	adds	r3, r7, r3
 8007e84:	2201      	movs	r2, #1
 8007e86:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007e94:	231e      	movs	r3, #30
 8007e96:	18fb      	adds	r3, r7, r3
 8007e98:	781b      	ldrb	r3, [r3, #0]
}
 8007e9a:	0018      	movs	r0, r3
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	b008      	add	sp, #32
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	46c0      	nop			@ (mov r8, r8)
 8007ea4:	ffff69f3 	.word	0xffff69f3
 8007ea8:	ffffcfff 	.word	0xffffcfff
 8007eac:	fffff4ff 	.word	0xfffff4ff
 8007eb0:	40013800 	.word	0x40013800
 8007eb4:	40021000 	.word	0x40021000
 8007eb8:	40004400 	.word	0x40004400
 8007ebc:	007a1200 	.word	0x007a1200

08007ec0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b082      	sub	sp, #8
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ecc:	2208      	movs	r2, #8
 8007ece:	4013      	ands	r3, r2
 8007ed0:	d00b      	beq.n	8007eea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	4a4a      	ldr	r2, [pc, #296]	@ (8008004 <UART_AdvFeatureConfig+0x144>)
 8007eda:	4013      	ands	r3, r2
 8007edc:	0019      	movs	r1, r3
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	430a      	orrs	r2, r1
 8007ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eee:	2201      	movs	r2, #1
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	d00b      	beq.n	8007f0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	4a43      	ldr	r2, [pc, #268]	@ (8008008 <UART_AdvFeatureConfig+0x148>)
 8007efc:	4013      	ands	r3, r2
 8007efe:	0019      	movs	r1, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	430a      	orrs	r2, r1
 8007f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f10:	2202      	movs	r2, #2
 8007f12:	4013      	ands	r3, r2
 8007f14:	d00b      	beq.n	8007f2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	4a3b      	ldr	r2, [pc, #236]	@ (800800c <UART_AdvFeatureConfig+0x14c>)
 8007f1e:	4013      	ands	r3, r2
 8007f20:	0019      	movs	r1, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f32:	2204      	movs	r2, #4
 8007f34:	4013      	ands	r3, r2
 8007f36:	d00b      	beq.n	8007f50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	4a34      	ldr	r2, [pc, #208]	@ (8008010 <UART_AdvFeatureConfig+0x150>)
 8007f40:	4013      	ands	r3, r2
 8007f42:	0019      	movs	r1, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	430a      	orrs	r2, r1
 8007f4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f54:	2210      	movs	r2, #16
 8007f56:	4013      	ands	r3, r2
 8007f58:	d00b      	beq.n	8007f72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	4a2c      	ldr	r2, [pc, #176]	@ (8008014 <UART_AdvFeatureConfig+0x154>)
 8007f62:	4013      	ands	r3, r2
 8007f64:	0019      	movs	r1, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	430a      	orrs	r2, r1
 8007f70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f76:	2220      	movs	r2, #32
 8007f78:	4013      	ands	r3, r2
 8007f7a:	d00b      	beq.n	8007f94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	4a25      	ldr	r2, [pc, #148]	@ (8008018 <UART_AdvFeatureConfig+0x158>)
 8007f84:	4013      	ands	r3, r2
 8007f86:	0019      	movs	r1, r3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	430a      	orrs	r2, r1
 8007f92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f98:	2240      	movs	r2, #64	@ 0x40
 8007f9a:	4013      	ands	r3, r2
 8007f9c:	d01d      	beq.n	8007fda <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	4a1d      	ldr	r2, [pc, #116]	@ (800801c <UART_AdvFeatureConfig+0x15c>)
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	0019      	movs	r1, r3
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	430a      	orrs	r2, r1
 8007fb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007fba:	2380      	movs	r3, #128	@ 0x80
 8007fbc:	035b      	lsls	r3, r3, #13
 8007fbe:	429a      	cmp	r2, r3
 8007fc0:	d10b      	bne.n	8007fda <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	4a15      	ldr	r2, [pc, #84]	@ (8008020 <UART_AdvFeatureConfig+0x160>)
 8007fca:	4013      	ands	r3, r2
 8007fcc:	0019      	movs	r1, r3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	430a      	orrs	r2, r1
 8007fd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fde:	2280      	movs	r2, #128	@ 0x80
 8007fe0:	4013      	ands	r3, r2
 8007fe2:	d00b      	beq.n	8007ffc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	4a0e      	ldr	r2, [pc, #56]	@ (8008024 <UART_AdvFeatureConfig+0x164>)
 8007fec:	4013      	ands	r3, r2
 8007fee:	0019      	movs	r1, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	430a      	orrs	r2, r1
 8007ffa:	605a      	str	r2, [r3, #4]
  }
}
 8007ffc:	46c0      	nop			@ (mov r8, r8)
 8007ffe:	46bd      	mov	sp, r7
 8008000:	b002      	add	sp, #8
 8008002:	bd80      	pop	{r7, pc}
 8008004:	ffff7fff 	.word	0xffff7fff
 8008008:	fffdffff 	.word	0xfffdffff
 800800c:	fffeffff 	.word	0xfffeffff
 8008010:	fffbffff 	.word	0xfffbffff
 8008014:	ffffefff 	.word	0xffffefff
 8008018:	ffffdfff 	.word	0xffffdfff
 800801c:	ffefffff 	.word	0xffefffff
 8008020:	ff9fffff 	.word	0xff9fffff
 8008024:	fff7ffff 	.word	0xfff7ffff

08008028 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	b092      	sub	sp, #72	@ 0x48
 800802c:	af02      	add	r7, sp, #8
 800802e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2284      	movs	r2, #132	@ 0x84
 8008034:	2100      	movs	r1, #0
 8008036:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008038:	f7fc f928 	bl	800428c <HAL_GetTick>
 800803c:	0003      	movs	r3, r0
 800803e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	2208      	movs	r2, #8
 8008048:	4013      	ands	r3, r2
 800804a:	2b08      	cmp	r3, #8
 800804c:	d12c      	bne.n	80080a8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800804e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008050:	2280      	movs	r2, #128	@ 0x80
 8008052:	0391      	lsls	r1, r2, #14
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	4a46      	ldr	r2, [pc, #280]	@ (8008170 <UART_CheckIdleState+0x148>)
 8008058:	9200      	str	r2, [sp, #0]
 800805a:	2200      	movs	r2, #0
 800805c:	f000 f88c 	bl	8008178 <UART_WaitOnFlagUntilTimeout>
 8008060:	1e03      	subs	r3, r0, #0
 8008062:	d021      	beq.n	80080a8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008064:	f3ef 8310 	mrs	r3, PRIMASK
 8008068:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800806a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800806c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800806e:	2301      	movs	r3, #1
 8008070:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008074:	f383 8810 	msr	PRIMASK, r3
}
 8008078:	46c0      	nop			@ (mov r8, r8)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2180      	movs	r1, #128	@ 0x80
 8008086:	438a      	bics	r2, r1
 8008088:	601a      	str	r2, [r3, #0]
 800808a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800808c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800808e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008090:	f383 8810 	msr	PRIMASK, r3
}
 8008094:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2220      	movs	r2, #32
 800809a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2278      	movs	r2, #120	@ 0x78
 80080a0:	2100      	movs	r1, #0
 80080a2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e05f      	b.n	8008168 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2204      	movs	r2, #4
 80080b0:	4013      	ands	r3, r2
 80080b2:	2b04      	cmp	r3, #4
 80080b4:	d146      	bne.n	8008144 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080b8:	2280      	movs	r2, #128	@ 0x80
 80080ba:	03d1      	lsls	r1, r2, #15
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	4a2c      	ldr	r2, [pc, #176]	@ (8008170 <UART_CheckIdleState+0x148>)
 80080c0:	9200      	str	r2, [sp, #0]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f000 f858 	bl	8008178 <UART_WaitOnFlagUntilTimeout>
 80080c8:	1e03      	subs	r3, r0, #0
 80080ca:	d03b      	beq.n	8008144 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080cc:	f3ef 8310 	mrs	r3, PRIMASK
 80080d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80080d2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80080d6:	2301      	movs	r3, #1
 80080d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	f383 8810 	msr	PRIMASK, r3
}
 80080e0:	46c0      	nop			@ (mov r8, r8)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4921      	ldr	r1, [pc, #132]	@ (8008174 <UART_CheckIdleState+0x14c>)
 80080ee:	400a      	ands	r2, r1
 80080f0:	601a      	str	r2, [r3, #0]
 80080f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f383 8810 	msr	PRIMASK, r3
}
 80080fc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080fe:	f3ef 8310 	mrs	r3, PRIMASK
 8008102:	61bb      	str	r3, [r7, #24]
  return(result);
 8008104:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008106:	633b      	str	r3, [r7, #48]	@ 0x30
 8008108:	2301      	movs	r3, #1
 800810a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f383 8810 	msr	PRIMASK, r3
}
 8008112:	46c0      	nop			@ (mov r8, r8)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	689a      	ldr	r2, [r3, #8]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2101      	movs	r1, #1
 8008120:	438a      	bics	r2, r1
 8008122:	609a      	str	r2, [r3, #8]
 8008124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008126:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008128:	6a3b      	ldr	r3, [r7, #32]
 800812a:	f383 8810 	msr	PRIMASK, r3
}
 800812e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2280      	movs	r2, #128	@ 0x80
 8008134:	2120      	movs	r1, #32
 8008136:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2278      	movs	r2, #120	@ 0x78
 800813c:	2100      	movs	r1, #0
 800813e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008140:	2303      	movs	r3, #3
 8008142:	e011      	b.n	8008168 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2220      	movs	r2, #32
 8008148:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2280      	movs	r2, #128	@ 0x80
 800814e:	2120      	movs	r1, #32
 8008150:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2200      	movs	r2, #0
 800815c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2278      	movs	r2, #120	@ 0x78
 8008162:	2100      	movs	r1, #0
 8008164:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008166:	2300      	movs	r3, #0
}
 8008168:	0018      	movs	r0, r3
 800816a:	46bd      	mov	sp, r7
 800816c:	b010      	add	sp, #64	@ 0x40
 800816e:	bd80      	pop	{r7, pc}
 8008170:	01ffffff 	.word	0x01ffffff
 8008174:	fffffedf 	.word	0xfffffedf

08008178 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	603b      	str	r3, [r7, #0]
 8008184:	1dfb      	adds	r3, r7, #7
 8008186:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008188:	e051      	b.n	800822e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	3301      	adds	r3, #1
 800818e:	d04e      	beq.n	800822e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008190:	f7fc f87c 	bl	800428c <HAL_GetTick>
 8008194:	0002      	movs	r2, r0
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	1ad3      	subs	r3, r2, r3
 800819a:	69ba      	ldr	r2, [r7, #24]
 800819c:	429a      	cmp	r2, r3
 800819e:	d302      	bcc.n	80081a6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80081a0:	69bb      	ldr	r3, [r7, #24]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d101      	bne.n	80081aa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e051      	b.n	800824e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2204      	movs	r2, #4
 80081b2:	4013      	ands	r3, r2
 80081b4:	d03b      	beq.n	800822e <UART_WaitOnFlagUntilTimeout+0xb6>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	2b80      	cmp	r3, #128	@ 0x80
 80081ba:	d038      	beq.n	800822e <UART_WaitOnFlagUntilTimeout+0xb6>
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	2b40      	cmp	r3, #64	@ 0x40
 80081c0:	d035      	beq.n	800822e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	69db      	ldr	r3, [r3, #28]
 80081c8:	2208      	movs	r2, #8
 80081ca:	4013      	ands	r3, r2
 80081cc:	2b08      	cmp	r3, #8
 80081ce:	d111      	bne.n	80081f4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2208      	movs	r2, #8
 80081d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	0018      	movs	r0, r3
 80081dc:	f000 f8f2 	bl	80083c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2284      	movs	r2, #132	@ 0x84
 80081e4:	2108      	movs	r1, #8
 80081e6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	2278      	movs	r2, #120	@ 0x78
 80081ec:	2100      	movs	r1, #0
 80081ee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e02c      	b.n	800824e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	69da      	ldr	r2, [r3, #28]
 80081fa:	2380      	movs	r3, #128	@ 0x80
 80081fc:	011b      	lsls	r3, r3, #4
 80081fe:	401a      	ands	r2, r3
 8008200:	2380      	movs	r3, #128	@ 0x80
 8008202:	011b      	lsls	r3, r3, #4
 8008204:	429a      	cmp	r2, r3
 8008206:	d112      	bne.n	800822e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	2280      	movs	r2, #128	@ 0x80
 800820e:	0112      	lsls	r2, r2, #4
 8008210:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	0018      	movs	r0, r3
 8008216:	f000 f8d5 	bl	80083c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2284      	movs	r2, #132	@ 0x84
 800821e:	2120      	movs	r1, #32
 8008220:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2278      	movs	r2, #120	@ 0x78
 8008226:	2100      	movs	r1, #0
 8008228:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800822a:	2303      	movs	r3, #3
 800822c:	e00f      	b.n	800824e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	69db      	ldr	r3, [r3, #28]
 8008234:	68ba      	ldr	r2, [r7, #8]
 8008236:	4013      	ands	r3, r2
 8008238:	68ba      	ldr	r2, [r7, #8]
 800823a:	1ad3      	subs	r3, r2, r3
 800823c:	425a      	negs	r2, r3
 800823e:	4153      	adcs	r3, r2
 8008240:	b2db      	uxtb	r3, r3
 8008242:	001a      	movs	r2, r3
 8008244:	1dfb      	adds	r3, r7, #7
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	429a      	cmp	r2, r3
 800824a:	d09e      	beq.n	800818a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800824c:	2300      	movs	r3, #0
}
 800824e:	0018      	movs	r0, r3
 8008250:	46bd      	mov	sp, r7
 8008252:	b004      	add	sp, #16
 8008254:	bd80      	pop	{r7, pc}
	...

08008258 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b090      	sub	sp, #64	@ 0x40
 800825c:	af00      	add	r7, sp, #0
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	60b9      	str	r1, [r7, #8]
 8008262:	1dbb      	adds	r3, r7, #6
 8008264:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	68ba      	ldr	r2, [r7, #8]
 800826a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	1dba      	adds	r2, r7, #6
 8008270:	2158      	movs	r1, #88	@ 0x58
 8008272:	8812      	ldrh	r2, [r2, #0]
 8008274:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	1dba      	adds	r2, r7, #6
 800827a:	215a      	movs	r1, #90	@ 0x5a
 800827c:	8812      	ldrh	r2, [r2, #0]
 800827e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	689a      	ldr	r2, [r3, #8]
 800828a:	2380      	movs	r3, #128	@ 0x80
 800828c:	015b      	lsls	r3, r3, #5
 800828e:	429a      	cmp	r2, r3
 8008290:	d10d      	bne.n	80082ae <UART_Start_Receive_IT+0x56>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d104      	bne.n	80082a4 <UART_Start_Receive_IT+0x4c>
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	225c      	movs	r2, #92	@ 0x5c
 800829e:	4946      	ldr	r1, [pc, #280]	@ (80083b8 <UART_Start_Receive_IT+0x160>)
 80082a0:	5299      	strh	r1, [r3, r2]
 80082a2:	e01a      	b.n	80082da <UART_Start_Receive_IT+0x82>
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	225c      	movs	r2, #92	@ 0x5c
 80082a8:	21ff      	movs	r1, #255	@ 0xff
 80082aa:	5299      	strh	r1, [r3, r2]
 80082ac:	e015      	b.n	80082da <UART_Start_Receive_IT+0x82>
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	689b      	ldr	r3, [r3, #8]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10d      	bne.n	80082d2 <UART_Start_Receive_IT+0x7a>
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	691b      	ldr	r3, [r3, #16]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d104      	bne.n	80082c8 <UART_Start_Receive_IT+0x70>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	225c      	movs	r2, #92	@ 0x5c
 80082c2:	21ff      	movs	r1, #255	@ 0xff
 80082c4:	5299      	strh	r1, [r3, r2]
 80082c6:	e008      	b.n	80082da <UART_Start_Receive_IT+0x82>
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	225c      	movs	r2, #92	@ 0x5c
 80082cc:	217f      	movs	r1, #127	@ 0x7f
 80082ce:	5299      	strh	r1, [r3, r2]
 80082d0:	e003      	b.n	80082da <UART_Start_Receive_IT+0x82>
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	225c      	movs	r2, #92	@ 0x5c
 80082d6:	2100      	movs	r1, #0
 80082d8:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2284      	movs	r2, #132	@ 0x84
 80082de:	2100      	movs	r1, #0
 80082e0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2280      	movs	r2, #128	@ 0x80
 80082e6:	2122      	movs	r1, #34	@ 0x22
 80082e8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082ea:	f3ef 8310 	mrs	r3, PRIMASK
 80082ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80082f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082f4:	2301      	movs	r3, #1
 80082f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082fa:	f383 8810 	msr	PRIMASK, r3
}
 80082fe:	46c0      	nop			@ (mov r8, r8)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	689a      	ldr	r2, [r3, #8]
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2101      	movs	r1, #1
 800830c:	430a      	orrs	r2, r1
 800830e:	609a      	str	r2, [r3, #8]
 8008310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008312:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008316:	f383 8810 	msr	PRIMASK, r3
}
 800831a:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	689a      	ldr	r2, [r3, #8]
 8008320:	2380      	movs	r3, #128	@ 0x80
 8008322:	015b      	lsls	r3, r3, #5
 8008324:	429a      	cmp	r2, r3
 8008326:	d107      	bne.n	8008338 <UART_Start_Receive_IT+0xe0>
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	691b      	ldr	r3, [r3, #16]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d103      	bne.n	8008338 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	4a22      	ldr	r2, [pc, #136]	@ (80083bc <UART_Start_Receive_IT+0x164>)
 8008334:	669a      	str	r2, [r3, #104]	@ 0x68
 8008336:	e002      	b.n	800833e <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	4a21      	ldr	r2, [pc, #132]	@ (80083c0 <UART_Start_Receive_IT+0x168>)
 800833c:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d019      	beq.n	800837a <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008346:	f3ef 8310 	mrs	r3, PRIMASK
 800834a:	61fb      	str	r3, [r7, #28]
  return(result);
 800834c:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800834e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008350:	2301      	movs	r3, #1
 8008352:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008354:	6a3b      	ldr	r3, [r7, #32]
 8008356:	f383 8810 	msr	PRIMASK, r3
}
 800835a:	46c0      	nop			@ (mov r8, r8)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	2190      	movs	r1, #144	@ 0x90
 8008368:	0049      	lsls	r1, r1, #1
 800836a:	430a      	orrs	r2, r1
 800836c:	601a      	str	r2, [r3, #0]
 800836e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008370:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008374:	f383 8810 	msr	PRIMASK, r3
}
 8008378:	e018      	b.n	80083ac <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800837a:	f3ef 8310 	mrs	r3, PRIMASK
 800837e:	613b      	str	r3, [r7, #16]
  return(result);
 8008380:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008382:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008384:	2301      	movs	r3, #1
 8008386:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	f383 8810 	msr	PRIMASK, r3
}
 800838e:	46c0      	nop			@ (mov r8, r8)
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681a      	ldr	r2, [r3, #0]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	2120      	movs	r1, #32
 800839c:	430a      	orrs	r2, r1
 800839e:	601a      	str	r2, [r3, #0]
 80083a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	f383 8810 	msr	PRIMASK, r3
}
 80083aa:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	0018      	movs	r0, r3
 80083b0:	46bd      	mov	sp, r7
 80083b2:	b010      	add	sp, #64	@ 0x40
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	46c0      	nop			@ (mov r8, r8)
 80083b8:	000001ff 	.word	0x000001ff
 80083bc:	080086c9 	.word	0x080086c9
 80083c0:	08008511 	.word	0x08008511

080083c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b08e      	sub	sp, #56	@ 0x38
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083cc:	f3ef 8310 	mrs	r3, PRIMASK
 80083d0:	617b      	str	r3, [r7, #20]
  return(result);
 80083d2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80083d6:	2301      	movs	r3, #1
 80083d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	f383 8810 	msr	PRIMASK, r3
}
 80083e0:	46c0      	nop			@ (mov r8, r8)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4926      	ldr	r1, [pc, #152]	@ (8008488 <UART_EndRxTransfer+0xc4>)
 80083ee:	400a      	ands	r2, r1
 80083f0:	601a      	str	r2, [r3, #0]
 80083f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083f6:	69fb      	ldr	r3, [r7, #28]
 80083f8:	f383 8810 	msr	PRIMASK, r3
}
 80083fc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083fe:	f3ef 8310 	mrs	r3, PRIMASK
 8008402:	623b      	str	r3, [r7, #32]
  return(result);
 8008404:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008406:	633b      	str	r3, [r7, #48]	@ 0x30
 8008408:	2301      	movs	r3, #1
 800840a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800840c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840e:	f383 8810 	msr	PRIMASK, r3
}
 8008412:	46c0      	nop			@ (mov r8, r8)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	689a      	ldr	r2, [r3, #8]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2101      	movs	r1, #1
 8008420:	438a      	bics	r2, r1
 8008422:	609a      	str	r2, [r3, #8]
 8008424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008426:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842a:	f383 8810 	msr	PRIMASK, r3
}
 800842e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008434:	2b01      	cmp	r3, #1
 8008436:	d118      	bne.n	800846a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008438:	f3ef 8310 	mrs	r3, PRIMASK
 800843c:	60bb      	str	r3, [r7, #8]
  return(result);
 800843e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008440:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008442:	2301      	movs	r3, #1
 8008444:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f383 8810 	msr	PRIMASK, r3
}
 800844c:	46c0      	nop			@ (mov r8, r8)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2110      	movs	r1, #16
 800845a:	438a      	bics	r2, r1
 800845c:	601a      	str	r2, [r3, #0]
 800845e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008460:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	f383 8810 	msr	PRIMASK, r3
}
 8008468:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2280      	movs	r2, #128	@ 0x80
 800846e:	2120      	movs	r1, #32
 8008470:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2200      	movs	r2, #0
 8008476:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800847e:	46c0      	nop			@ (mov r8, r8)
 8008480:	46bd      	mov	sp, r7
 8008482:	b00e      	add	sp, #56	@ 0x38
 8008484:	bd80      	pop	{r7, pc}
 8008486:	46c0      	nop			@ (mov r8, r8)
 8008488:	fffffedf 	.word	0xfffffedf

0800848c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008498:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	225a      	movs	r2, #90	@ 0x5a
 800849e:	2100      	movs	r1, #0
 80084a0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2252      	movs	r2, #82	@ 0x52
 80084a6:	2100      	movs	r1, #0
 80084a8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	0018      	movs	r0, r3
 80084ae:	f7ff fbb3 	bl	8007c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084b2:	46c0      	nop			@ (mov r8, r8)
 80084b4:	46bd      	mov	sp, r7
 80084b6:	b004      	add	sp, #16
 80084b8:	bd80      	pop	{r7, pc}

080084ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b086      	sub	sp, #24
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084c2:	f3ef 8310 	mrs	r3, PRIMASK
 80084c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80084c8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80084ca:	617b      	str	r3, [r7, #20]
 80084cc:	2301      	movs	r3, #1
 80084ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f383 8810 	msr	PRIMASK, r3
}
 80084d6:	46c0      	nop			@ (mov r8, r8)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2140      	movs	r1, #64	@ 0x40
 80084e4:	438a      	bics	r2, r1
 80084e6:	601a      	str	r2, [r3, #0]
 80084e8:	697b      	ldr	r3, [r7, #20]
 80084ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	f383 8810 	msr	PRIMASK, r3
}
 80084f2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2220      	movs	r2, #32
 80084f8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	0018      	movs	r0, r3
 8008504:	f7ff fb80 	bl	8007c08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008508:	46c0      	nop			@ (mov r8, r8)
 800850a:	46bd      	mov	sp, r7
 800850c:	b006      	add	sp, #24
 800850e:	bd80      	pop	{r7, pc}

08008510 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b094      	sub	sp, #80	@ 0x50
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008518:	204e      	movs	r0, #78	@ 0x4e
 800851a:	183b      	adds	r3, r7, r0
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	215c      	movs	r1, #92	@ 0x5c
 8008520:	5a52      	ldrh	r2, [r2, r1]
 8008522:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2280      	movs	r2, #128	@ 0x80
 8008528:	589b      	ldr	r3, [r3, r2]
 800852a:	2b22      	cmp	r3, #34	@ 0x22
 800852c:	d000      	beq.n	8008530 <UART_RxISR_8BIT+0x20>
 800852e:	e0ba      	b.n	80086a6 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	214c      	movs	r1, #76	@ 0x4c
 8008536:	187b      	adds	r3, r7, r1
 8008538:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 800853a:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800853c:	187b      	adds	r3, r7, r1
 800853e:	881b      	ldrh	r3, [r3, #0]
 8008540:	b2da      	uxtb	r2, r3
 8008542:	183b      	adds	r3, r7, r0
 8008544:	881b      	ldrh	r3, [r3, #0]
 8008546:	b2d9      	uxtb	r1, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800854c:	400a      	ands	r2, r1
 800854e:	b2d2      	uxtb	r2, r2
 8008550:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008556:	1c5a      	adds	r2, r3, #1
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	225a      	movs	r2, #90	@ 0x5a
 8008560:	5a9b      	ldrh	r3, [r3, r2]
 8008562:	b29b      	uxth	r3, r3
 8008564:	3b01      	subs	r3, #1
 8008566:	b299      	uxth	r1, r3
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	225a      	movs	r2, #90	@ 0x5a
 800856c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	225a      	movs	r2, #90	@ 0x5a
 8008572:	5a9b      	ldrh	r3, [r3, r2]
 8008574:	b29b      	uxth	r3, r3
 8008576:	2b00      	cmp	r3, #0
 8008578:	d000      	beq.n	800857c <UART_RxISR_8BIT+0x6c>
 800857a:	e09c      	b.n	80086b6 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800857c:	f3ef 8310 	mrs	r3, PRIMASK
 8008580:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008584:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008586:	2301      	movs	r3, #1
 8008588:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800858a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800858c:	f383 8810 	msr	PRIMASK, r3
}
 8008590:	46c0      	nop			@ (mov r8, r8)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4948      	ldr	r1, [pc, #288]	@ (80086c0 <UART_RxISR_8BIT+0x1b0>)
 800859e:	400a      	ands	r2, r1
 80085a0:	601a      	str	r2, [r3, #0]
 80085a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a8:	f383 8810 	msr	PRIMASK, r3
}
 80085ac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085ae:	f3ef 8310 	mrs	r3, PRIMASK
 80085b2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80085b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80085b8:	2301      	movs	r3, #1
 80085ba:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085be:	f383 8810 	msr	PRIMASK, r3
}
 80085c2:	46c0      	nop			@ (mov r8, r8)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	689a      	ldr	r2, [r3, #8]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	2101      	movs	r1, #1
 80085d0:	438a      	bics	r2, r1
 80085d2:	609a      	str	r2, [r3, #8]
 80085d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80085d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085da:	f383 8810 	msr	PRIMASK, r3
}
 80085de:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2280      	movs	r2, #128	@ 0x80
 80085e4:	2120      	movs	r1, #32
 80085e6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	685a      	ldr	r2, [r3, #4]
 80085fa:	2380      	movs	r3, #128	@ 0x80
 80085fc:	041b      	lsls	r3, r3, #16
 80085fe:	4013      	ands	r3, r2
 8008600:	d018      	beq.n	8008634 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008602:	f3ef 8310 	mrs	r3, PRIMASK
 8008606:	61bb      	str	r3, [r7, #24]
  return(result);
 8008608:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800860a:	643b      	str	r3, [r7, #64]	@ 0x40
 800860c:	2301      	movs	r3, #1
 800860e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	f383 8810 	msr	PRIMASK, r3
}
 8008616:	46c0      	nop			@ (mov r8, r8)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4928      	ldr	r1, [pc, #160]	@ (80086c4 <UART_RxISR_8BIT+0x1b4>)
 8008624:	400a      	ands	r2, r1
 8008626:	601a      	str	r2, [r3, #0]
 8008628:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800862a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800862c:	6a3b      	ldr	r3, [r7, #32]
 800862e:	f383 8810 	msr	PRIMASK, r3
}
 8008632:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008638:	2b01      	cmp	r3, #1
 800863a:	d12f      	bne.n	800869c <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2200      	movs	r2, #0
 8008640:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008642:	f3ef 8310 	mrs	r3, PRIMASK
 8008646:	60fb      	str	r3, [r7, #12]
  return(result);
 8008648:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800864a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800864c:	2301      	movs	r3, #1
 800864e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	f383 8810 	msr	PRIMASK, r3
}
 8008656:	46c0      	nop			@ (mov r8, r8)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	2110      	movs	r1, #16
 8008664:	438a      	bics	r2, r1
 8008666:	601a      	str	r2, [r3, #0]
 8008668:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800866a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	f383 8810 	msr	PRIMASK, r3
}
 8008672:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	69db      	ldr	r3, [r3, #28]
 800867a:	2210      	movs	r2, #16
 800867c:	4013      	ands	r3, r2
 800867e:	2b10      	cmp	r3, #16
 8008680:	d103      	bne.n	800868a <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2210      	movs	r2, #16
 8008688:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2258      	movs	r2, #88	@ 0x58
 800868e:	5a9a      	ldrh	r2, [r3, r2]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	0011      	movs	r1, r2
 8008694:	0018      	movs	r0, r3
 8008696:	f7ff fac7 	bl	8007c28 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800869a:	e00c      	b.n	80086b6 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	0018      	movs	r0, r3
 80086a0:	f7fb f93e 	bl	8003920 <HAL_UART_RxCpltCallback>
}
 80086a4:	e007      	b.n	80086b6 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	699a      	ldr	r2, [r3, #24]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2108      	movs	r1, #8
 80086b2:	430a      	orrs	r2, r1
 80086b4:	619a      	str	r2, [r3, #24]
}
 80086b6:	46c0      	nop			@ (mov r8, r8)
 80086b8:	46bd      	mov	sp, r7
 80086ba:	b014      	add	sp, #80	@ 0x50
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	46c0      	nop			@ (mov r8, r8)
 80086c0:	fffffedf 	.word	0xfffffedf
 80086c4:	fbffffff 	.word	0xfbffffff

080086c8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b094      	sub	sp, #80	@ 0x50
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80086d0:	204e      	movs	r0, #78	@ 0x4e
 80086d2:	183b      	adds	r3, r7, r0
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	215c      	movs	r1, #92	@ 0x5c
 80086d8:	5a52      	ldrh	r2, [r2, r1]
 80086da:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2280      	movs	r2, #128	@ 0x80
 80086e0:	589b      	ldr	r3, [r3, r2]
 80086e2:	2b22      	cmp	r3, #34	@ 0x22
 80086e4:	d000      	beq.n	80086e8 <UART_RxISR_16BIT+0x20>
 80086e6:	e0ba      	b.n	800885e <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	214c      	movs	r1, #76	@ 0x4c
 80086ee:	187b      	adds	r3, r7, r1
 80086f0:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80086f2:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086f8:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80086fa:	187b      	adds	r3, r7, r1
 80086fc:	183a      	adds	r2, r7, r0
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	8812      	ldrh	r2, [r2, #0]
 8008702:	4013      	ands	r3, r2
 8008704:	b29a      	uxth	r2, r3
 8008706:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008708:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800870e:	1c9a      	adds	r2, r3, #2
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	225a      	movs	r2, #90	@ 0x5a
 8008718:	5a9b      	ldrh	r3, [r3, r2]
 800871a:	b29b      	uxth	r3, r3
 800871c:	3b01      	subs	r3, #1
 800871e:	b299      	uxth	r1, r3
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	225a      	movs	r2, #90	@ 0x5a
 8008724:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	225a      	movs	r2, #90	@ 0x5a
 800872a:	5a9b      	ldrh	r3, [r3, r2]
 800872c:	b29b      	uxth	r3, r3
 800872e:	2b00      	cmp	r3, #0
 8008730:	d000      	beq.n	8008734 <UART_RxISR_16BIT+0x6c>
 8008732:	e09c      	b.n	800886e <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008734:	f3ef 8310 	mrs	r3, PRIMASK
 8008738:	623b      	str	r3, [r7, #32]
  return(result);
 800873a:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800873c:	647b      	str	r3, [r7, #68]	@ 0x44
 800873e:	2301      	movs	r3, #1
 8008740:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008744:	f383 8810 	msr	PRIMASK, r3
}
 8008748:	46c0      	nop			@ (mov r8, r8)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	4948      	ldr	r1, [pc, #288]	@ (8008878 <UART_RxISR_16BIT+0x1b0>)
 8008756:	400a      	ands	r2, r1
 8008758:	601a      	str	r2, [r3, #0]
 800875a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800875c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800875e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008760:	f383 8810 	msr	PRIMASK, r3
}
 8008764:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008766:	f3ef 8310 	mrs	r3, PRIMASK
 800876a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800876c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800876e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008770:	2301      	movs	r3, #1
 8008772:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008776:	f383 8810 	msr	PRIMASK, r3
}
 800877a:	46c0      	nop			@ (mov r8, r8)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	689a      	ldr	r2, [r3, #8]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	2101      	movs	r1, #1
 8008788:	438a      	bics	r2, r1
 800878a:	609a      	str	r2, [r3, #8]
 800878c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800878e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008792:	f383 8810 	msr	PRIMASK, r3
}
 8008796:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2280      	movs	r2, #128	@ 0x80
 800879c:	2120      	movs	r1, #32
 800879e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2200      	movs	r2, #0
 80087aa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	685a      	ldr	r2, [r3, #4]
 80087b2:	2380      	movs	r3, #128	@ 0x80
 80087b4:	041b      	lsls	r3, r3, #16
 80087b6:	4013      	ands	r3, r2
 80087b8:	d018      	beq.n	80087ec <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087ba:	f3ef 8310 	mrs	r3, PRIMASK
 80087be:	617b      	str	r3, [r7, #20]
  return(result);
 80087c0:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80087c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087c4:	2301      	movs	r3, #1
 80087c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	f383 8810 	msr	PRIMASK, r3
}
 80087ce:	46c0      	nop			@ (mov r8, r8)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4928      	ldr	r1, [pc, #160]	@ (800887c <UART_RxISR_16BIT+0x1b4>)
 80087dc:	400a      	ands	r2, r1
 80087de:	601a      	str	r2, [r3, #0]
 80087e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087e2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	f383 8810 	msr	PRIMASK, r3
}
 80087ea:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d12f      	bne.n	8008854 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087fa:	f3ef 8310 	mrs	r3, PRIMASK
 80087fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8008800:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008802:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008804:	2301      	movs	r3, #1
 8008806:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f383 8810 	msr	PRIMASK, r3
}
 800880e:	46c0      	nop			@ (mov r8, r8)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	2110      	movs	r1, #16
 800881c:	438a      	bics	r2, r1
 800881e:	601a      	str	r2, [r3, #0]
 8008820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008822:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f383 8810 	msr	PRIMASK, r3
}
 800882a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	69db      	ldr	r3, [r3, #28]
 8008832:	2210      	movs	r2, #16
 8008834:	4013      	ands	r3, r2
 8008836:	2b10      	cmp	r3, #16
 8008838:	d103      	bne.n	8008842 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2210      	movs	r2, #16
 8008840:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2258      	movs	r2, #88	@ 0x58
 8008846:	5a9a      	ldrh	r2, [r3, r2]
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	0011      	movs	r1, r2
 800884c:	0018      	movs	r0, r3
 800884e:	f7ff f9eb 	bl	8007c28 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008852:	e00c      	b.n	800886e <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	0018      	movs	r0, r3
 8008858:	f7fb f862 	bl	8003920 <HAL_UART_RxCpltCallback>
}
 800885c:	e007      	b.n	800886e <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	699a      	ldr	r2, [r3, #24]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2108      	movs	r1, #8
 800886a:	430a      	orrs	r2, r1
 800886c:	619a      	str	r2, [r3, #24]
}
 800886e:	46c0      	nop			@ (mov r8, r8)
 8008870:	46bd      	mov	sp, r7
 8008872:	b014      	add	sp, #80	@ 0x50
 8008874:	bd80      	pop	{r7, pc}
 8008876:	46c0      	nop			@ (mov r8, r8)
 8008878:	fffffedf 	.word	0xfffffedf
 800887c:	fbffffff 	.word	0xfbffffff

08008880 <malloc>:
 8008880:	b510      	push	{r4, lr}
 8008882:	4b03      	ldr	r3, [pc, #12]	@ (8008890 <malloc+0x10>)
 8008884:	0001      	movs	r1, r0
 8008886:	6818      	ldr	r0, [r3, #0]
 8008888:	f000 f830 	bl	80088ec <_malloc_r>
 800888c:	bd10      	pop	{r4, pc}
 800888e:	46c0      	nop			@ (mov r8, r8)
 8008890:	20000030 	.word	0x20000030

08008894 <free>:
 8008894:	b510      	push	{r4, lr}
 8008896:	4b03      	ldr	r3, [pc, #12]	@ (80088a4 <free+0x10>)
 8008898:	0001      	movs	r1, r0
 800889a:	6818      	ldr	r0, [r3, #0]
 800889c:	f002 f982 	bl	800aba4 <_free_r>
 80088a0:	bd10      	pop	{r4, pc}
 80088a2:	46c0      	nop			@ (mov r8, r8)
 80088a4:	20000030 	.word	0x20000030

080088a8 <sbrk_aligned>:
 80088a8:	b570      	push	{r4, r5, r6, lr}
 80088aa:	4e0f      	ldr	r6, [pc, #60]	@ (80088e8 <sbrk_aligned+0x40>)
 80088ac:	000d      	movs	r5, r1
 80088ae:	6831      	ldr	r1, [r6, #0]
 80088b0:	0004      	movs	r4, r0
 80088b2:	2900      	cmp	r1, #0
 80088b4:	d102      	bne.n	80088bc <sbrk_aligned+0x14>
 80088b6:	f001 fa93 	bl	8009de0 <_sbrk_r>
 80088ba:	6030      	str	r0, [r6, #0]
 80088bc:	0029      	movs	r1, r5
 80088be:	0020      	movs	r0, r4
 80088c0:	f001 fa8e 	bl	8009de0 <_sbrk_r>
 80088c4:	1c43      	adds	r3, r0, #1
 80088c6:	d103      	bne.n	80088d0 <sbrk_aligned+0x28>
 80088c8:	2501      	movs	r5, #1
 80088ca:	426d      	negs	r5, r5
 80088cc:	0028      	movs	r0, r5
 80088ce:	bd70      	pop	{r4, r5, r6, pc}
 80088d0:	2303      	movs	r3, #3
 80088d2:	1cc5      	adds	r5, r0, #3
 80088d4:	439d      	bics	r5, r3
 80088d6:	42a8      	cmp	r0, r5
 80088d8:	d0f8      	beq.n	80088cc <sbrk_aligned+0x24>
 80088da:	1a29      	subs	r1, r5, r0
 80088dc:	0020      	movs	r0, r4
 80088de:	f001 fa7f 	bl	8009de0 <_sbrk_r>
 80088e2:	3001      	adds	r0, #1
 80088e4:	d1f2      	bne.n	80088cc <sbrk_aligned+0x24>
 80088e6:	e7ef      	b.n	80088c8 <sbrk_aligned+0x20>
 80088e8:	20001300 	.word	0x20001300

080088ec <_malloc_r>:
 80088ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80088ee:	2203      	movs	r2, #3
 80088f0:	1ccb      	adds	r3, r1, #3
 80088f2:	4393      	bics	r3, r2
 80088f4:	3308      	adds	r3, #8
 80088f6:	0005      	movs	r5, r0
 80088f8:	001f      	movs	r7, r3
 80088fa:	2b0c      	cmp	r3, #12
 80088fc:	d234      	bcs.n	8008968 <_malloc_r+0x7c>
 80088fe:	270c      	movs	r7, #12
 8008900:	42b9      	cmp	r1, r7
 8008902:	d833      	bhi.n	800896c <_malloc_r+0x80>
 8008904:	0028      	movs	r0, r5
 8008906:	f000 f871 	bl	80089ec <__malloc_lock>
 800890a:	4e37      	ldr	r6, [pc, #220]	@ (80089e8 <_malloc_r+0xfc>)
 800890c:	6833      	ldr	r3, [r6, #0]
 800890e:	001c      	movs	r4, r3
 8008910:	2c00      	cmp	r4, #0
 8008912:	d12f      	bne.n	8008974 <_malloc_r+0x88>
 8008914:	0039      	movs	r1, r7
 8008916:	0028      	movs	r0, r5
 8008918:	f7ff ffc6 	bl	80088a8 <sbrk_aligned>
 800891c:	0004      	movs	r4, r0
 800891e:	1c43      	adds	r3, r0, #1
 8008920:	d15f      	bne.n	80089e2 <_malloc_r+0xf6>
 8008922:	6834      	ldr	r4, [r6, #0]
 8008924:	9400      	str	r4, [sp, #0]
 8008926:	9b00      	ldr	r3, [sp, #0]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d14a      	bne.n	80089c2 <_malloc_r+0xd6>
 800892c:	2c00      	cmp	r4, #0
 800892e:	d052      	beq.n	80089d6 <_malloc_r+0xea>
 8008930:	6823      	ldr	r3, [r4, #0]
 8008932:	0028      	movs	r0, r5
 8008934:	18e3      	adds	r3, r4, r3
 8008936:	9900      	ldr	r1, [sp, #0]
 8008938:	9301      	str	r3, [sp, #4]
 800893a:	f001 fa51 	bl	8009de0 <_sbrk_r>
 800893e:	9b01      	ldr	r3, [sp, #4]
 8008940:	4283      	cmp	r3, r0
 8008942:	d148      	bne.n	80089d6 <_malloc_r+0xea>
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	0028      	movs	r0, r5
 8008948:	1aff      	subs	r7, r7, r3
 800894a:	0039      	movs	r1, r7
 800894c:	f7ff ffac 	bl	80088a8 <sbrk_aligned>
 8008950:	3001      	adds	r0, #1
 8008952:	d040      	beq.n	80089d6 <_malloc_r+0xea>
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	19db      	adds	r3, r3, r7
 8008958:	6023      	str	r3, [r4, #0]
 800895a:	6833      	ldr	r3, [r6, #0]
 800895c:	685a      	ldr	r2, [r3, #4]
 800895e:	2a00      	cmp	r2, #0
 8008960:	d133      	bne.n	80089ca <_malloc_r+0xde>
 8008962:	9b00      	ldr	r3, [sp, #0]
 8008964:	6033      	str	r3, [r6, #0]
 8008966:	e019      	b.n	800899c <_malloc_r+0xb0>
 8008968:	2b00      	cmp	r3, #0
 800896a:	dac9      	bge.n	8008900 <_malloc_r+0x14>
 800896c:	230c      	movs	r3, #12
 800896e:	602b      	str	r3, [r5, #0]
 8008970:	2000      	movs	r0, #0
 8008972:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008974:	6821      	ldr	r1, [r4, #0]
 8008976:	1bc9      	subs	r1, r1, r7
 8008978:	d420      	bmi.n	80089bc <_malloc_r+0xd0>
 800897a:	290b      	cmp	r1, #11
 800897c:	d90a      	bls.n	8008994 <_malloc_r+0xa8>
 800897e:	19e2      	adds	r2, r4, r7
 8008980:	6027      	str	r7, [r4, #0]
 8008982:	42a3      	cmp	r3, r4
 8008984:	d104      	bne.n	8008990 <_malloc_r+0xa4>
 8008986:	6032      	str	r2, [r6, #0]
 8008988:	6863      	ldr	r3, [r4, #4]
 800898a:	6011      	str	r1, [r2, #0]
 800898c:	6053      	str	r3, [r2, #4]
 800898e:	e005      	b.n	800899c <_malloc_r+0xb0>
 8008990:	605a      	str	r2, [r3, #4]
 8008992:	e7f9      	b.n	8008988 <_malloc_r+0x9c>
 8008994:	6862      	ldr	r2, [r4, #4]
 8008996:	42a3      	cmp	r3, r4
 8008998:	d10e      	bne.n	80089b8 <_malloc_r+0xcc>
 800899a:	6032      	str	r2, [r6, #0]
 800899c:	0028      	movs	r0, r5
 800899e:	f000 f82d 	bl	80089fc <__malloc_unlock>
 80089a2:	0020      	movs	r0, r4
 80089a4:	2207      	movs	r2, #7
 80089a6:	300b      	adds	r0, #11
 80089a8:	1d23      	adds	r3, r4, #4
 80089aa:	4390      	bics	r0, r2
 80089ac:	1ac2      	subs	r2, r0, r3
 80089ae:	4298      	cmp	r0, r3
 80089b0:	d0df      	beq.n	8008972 <_malloc_r+0x86>
 80089b2:	1a1b      	subs	r3, r3, r0
 80089b4:	50a3      	str	r3, [r4, r2]
 80089b6:	e7dc      	b.n	8008972 <_malloc_r+0x86>
 80089b8:	605a      	str	r2, [r3, #4]
 80089ba:	e7ef      	b.n	800899c <_malloc_r+0xb0>
 80089bc:	0023      	movs	r3, r4
 80089be:	6864      	ldr	r4, [r4, #4]
 80089c0:	e7a6      	b.n	8008910 <_malloc_r+0x24>
 80089c2:	9c00      	ldr	r4, [sp, #0]
 80089c4:	6863      	ldr	r3, [r4, #4]
 80089c6:	9300      	str	r3, [sp, #0]
 80089c8:	e7ad      	b.n	8008926 <_malloc_r+0x3a>
 80089ca:	001a      	movs	r2, r3
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	42a3      	cmp	r3, r4
 80089d0:	d1fb      	bne.n	80089ca <_malloc_r+0xde>
 80089d2:	2300      	movs	r3, #0
 80089d4:	e7da      	b.n	800898c <_malloc_r+0xa0>
 80089d6:	230c      	movs	r3, #12
 80089d8:	0028      	movs	r0, r5
 80089da:	602b      	str	r3, [r5, #0]
 80089dc:	f000 f80e 	bl	80089fc <__malloc_unlock>
 80089e0:	e7c6      	b.n	8008970 <_malloc_r+0x84>
 80089e2:	6007      	str	r7, [r0, #0]
 80089e4:	e7da      	b.n	800899c <_malloc_r+0xb0>
 80089e6:	46c0      	nop			@ (mov r8, r8)
 80089e8:	20001304 	.word	0x20001304

080089ec <__malloc_lock>:
 80089ec:	b510      	push	{r4, lr}
 80089ee:	4802      	ldr	r0, [pc, #8]	@ (80089f8 <__malloc_lock+0xc>)
 80089f0:	f001 fa47 	bl	8009e82 <__retarget_lock_acquire_recursive>
 80089f4:	bd10      	pop	{r4, pc}
 80089f6:	46c0      	nop			@ (mov r8, r8)
 80089f8:	20001448 	.word	0x20001448

080089fc <__malloc_unlock>:
 80089fc:	b510      	push	{r4, lr}
 80089fe:	4802      	ldr	r0, [pc, #8]	@ (8008a08 <__malloc_unlock+0xc>)
 8008a00:	f001 fa40 	bl	8009e84 <__retarget_lock_release_recursive>
 8008a04:	bd10      	pop	{r4, pc}
 8008a06:	46c0      	nop			@ (mov r8, r8)
 8008a08:	20001448 	.word	0x20001448

08008a0c <realloc>:
 8008a0c:	b510      	push	{r4, lr}
 8008a0e:	4b03      	ldr	r3, [pc, #12]	@ (8008a1c <realloc+0x10>)
 8008a10:	000a      	movs	r2, r1
 8008a12:	0001      	movs	r1, r0
 8008a14:	6818      	ldr	r0, [r3, #0]
 8008a16:	f000 f803 	bl	8008a20 <_realloc_r>
 8008a1a:	bd10      	pop	{r4, pc}
 8008a1c:	20000030 	.word	0x20000030

08008a20 <_realloc_r>:
 8008a20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a22:	0006      	movs	r6, r0
 8008a24:	000c      	movs	r4, r1
 8008a26:	0015      	movs	r5, r2
 8008a28:	2900      	cmp	r1, #0
 8008a2a:	d105      	bne.n	8008a38 <_realloc_r+0x18>
 8008a2c:	0011      	movs	r1, r2
 8008a2e:	f7ff ff5d 	bl	80088ec <_malloc_r>
 8008a32:	0004      	movs	r4, r0
 8008a34:	0020      	movs	r0, r4
 8008a36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008a38:	2a00      	cmp	r2, #0
 8008a3a:	d103      	bne.n	8008a44 <_realloc_r+0x24>
 8008a3c:	f002 f8b2 	bl	800aba4 <_free_r>
 8008a40:	002c      	movs	r4, r5
 8008a42:	e7f7      	b.n	8008a34 <_realloc_r+0x14>
 8008a44:	f002 fdba 	bl	800b5bc <_malloc_usable_size_r>
 8008a48:	0007      	movs	r7, r0
 8008a4a:	4285      	cmp	r5, r0
 8008a4c:	d802      	bhi.n	8008a54 <_realloc_r+0x34>
 8008a4e:	0843      	lsrs	r3, r0, #1
 8008a50:	42ab      	cmp	r3, r5
 8008a52:	d3ef      	bcc.n	8008a34 <_realloc_r+0x14>
 8008a54:	0029      	movs	r1, r5
 8008a56:	0030      	movs	r0, r6
 8008a58:	f7ff ff48 	bl	80088ec <_malloc_r>
 8008a5c:	9001      	str	r0, [sp, #4]
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	d101      	bne.n	8008a66 <_realloc_r+0x46>
 8008a62:	9c01      	ldr	r4, [sp, #4]
 8008a64:	e7e6      	b.n	8008a34 <_realloc_r+0x14>
 8008a66:	002a      	movs	r2, r5
 8008a68:	42bd      	cmp	r5, r7
 8008a6a:	d900      	bls.n	8008a6e <_realloc_r+0x4e>
 8008a6c:	003a      	movs	r2, r7
 8008a6e:	0021      	movs	r1, r4
 8008a70:	9801      	ldr	r0, [sp, #4]
 8008a72:	f001 fa13 	bl	8009e9c <memcpy>
 8008a76:	0021      	movs	r1, r4
 8008a78:	0030      	movs	r0, r6
 8008a7a:	f002 f893 	bl	800aba4 <_free_r>
 8008a7e:	e7f0      	b.n	8008a62 <_realloc_r+0x42>

08008a80 <_strtol_l.isra.0>:
 8008a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a82:	b085      	sub	sp, #20
 8008a84:	0017      	movs	r7, r2
 8008a86:	001e      	movs	r6, r3
 8008a88:	9003      	str	r0, [sp, #12]
 8008a8a:	9101      	str	r1, [sp, #4]
 8008a8c:	2b24      	cmp	r3, #36	@ 0x24
 8008a8e:	d823      	bhi.n	8008ad8 <_strtol_l.isra.0+0x58>
 8008a90:	000c      	movs	r4, r1
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d020      	beq.n	8008ad8 <_strtol_l.isra.0+0x58>
 8008a96:	4b3d      	ldr	r3, [pc, #244]	@ (8008b8c <_strtol_l.isra.0+0x10c>)
 8008a98:	2208      	movs	r2, #8
 8008a9a:	469c      	mov	ip, r3
 8008a9c:	0023      	movs	r3, r4
 8008a9e:	4661      	mov	r1, ip
 8008aa0:	781d      	ldrb	r5, [r3, #0]
 8008aa2:	3401      	adds	r4, #1
 8008aa4:	5d48      	ldrb	r0, [r1, r5]
 8008aa6:	0001      	movs	r1, r0
 8008aa8:	4011      	ands	r1, r2
 8008aaa:	4210      	tst	r0, r2
 8008aac:	d1f6      	bne.n	8008a9c <_strtol_l.isra.0+0x1c>
 8008aae:	2d2d      	cmp	r5, #45	@ 0x2d
 8008ab0:	d119      	bne.n	8008ae6 <_strtol_l.isra.0+0x66>
 8008ab2:	7825      	ldrb	r5, [r4, #0]
 8008ab4:	1c9c      	adds	r4, r3, #2
 8008ab6:	2301      	movs	r3, #1
 8008ab8:	9300      	str	r3, [sp, #0]
 8008aba:	2210      	movs	r2, #16
 8008abc:	0033      	movs	r3, r6
 8008abe:	4393      	bics	r3, r2
 8008ac0:	d11d      	bne.n	8008afe <_strtol_l.isra.0+0x7e>
 8008ac2:	2d30      	cmp	r5, #48	@ 0x30
 8008ac4:	d115      	bne.n	8008af2 <_strtol_l.isra.0+0x72>
 8008ac6:	2120      	movs	r1, #32
 8008ac8:	7823      	ldrb	r3, [r4, #0]
 8008aca:	438b      	bics	r3, r1
 8008acc:	2b58      	cmp	r3, #88	@ 0x58
 8008ace:	d110      	bne.n	8008af2 <_strtol_l.isra.0+0x72>
 8008ad0:	7865      	ldrb	r5, [r4, #1]
 8008ad2:	3402      	adds	r4, #2
 8008ad4:	2610      	movs	r6, #16
 8008ad6:	e012      	b.n	8008afe <_strtol_l.isra.0+0x7e>
 8008ad8:	f001 f9a8 	bl	8009e2c <__errno>
 8008adc:	2316      	movs	r3, #22
 8008ade:	6003      	str	r3, [r0, #0]
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	b005      	add	sp, #20
 8008ae4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ae6:	9100      	str	r1, [sp, #0]
 8008ae8:	2d2b      	cmp	r5, #43	@ 0x2b
 8008aea:	d1e6      	bne.n	8008aba <_strtol_l.isra.0+0x3a>
 8008aec:	7825      	ldrb	r5, [r4, #0]
 8008aee:	1c9c      	adds	r4, r3, #2
 8008af0:	e7e3      	b.n	8008aba <_strtol_l.isra.0+0x3a>
 8008af2:	2e00      	cmp	r6, #0
 8008af4:	d1ee      	bne.n	8008ad4 <_strtol_l.isra.0+0x54>
 8008af6:	360a      	adds	r6, #10
 8008af8:	2d30      	cmp	r5, #48	@ 0x30
 8008afa:	d100      	bne.n	8008afe <_strtol_l.isra.0+0x7e>
 8008afc:	3e02      	subs	r6, #2
 8008afe:	4a24      	ldr	r2, [pc, #144]	@ (8008b90 <_strtol_l.isra.0+0x110>)
 8008b00:	9b00      	ldr	r3, [sp, #0]
 8008b02:	4694      	mov	ip, r2
 8008b04:	4463      	add	r3, ip
 8008b06:	0031      	movs	r1, r6
 8008b08:	0018      	movs	r0, r3
 8008b0a:	9302      	str	r3, [sp, #8]
 8008b0c:	f7f7 fba8 	bl	8000260 <__aeabi_uidivmod>
 8008b10:	2200      	movs	r2, #0
 8008b12:	4684      	mov	ip, r0
 8008b14:	0010      	movs	r0, r2
 8008b16:	002b      	movs	r3, r5
 8008b18:	3b30      	subs	r3, #48	@ 0x30
 8008b1a:	2b09      	cmp	r3, #9
 8008b1c:	d811      	bhi.n	8008b42 <_strtol_l.isra.0+0xc2>
 8008b1e:	001d      	movs	r5, r3
 8008b20:	42ae      	cmp	r6, r5
 8008b22:	dd1d      	ble.n	8008b60 <_strtol_l.isra.0+0xe0>
 8008b24:	1c53      	adds	r3, r2, #1
 8008b26:	d009      	beq.n	8008b3c <_strtol_l.isra.0+0xbc>
 8008b28:	2201      	movs	r2, #1
 8008b2a:	4252      	negs	r2, r2
 8008b2c:	4584      	cmp	ip, r0
 8008b2e:	d305      	bcc.n	8008b3c <_strtol_l.isra.0+0xbc>
 8008b30:	d101      	bne.n	8008b36 <_strtol_l.isra.0+0xb6>
 8008b32:	42a9      	cmp	r1, r5
 8008b34:	db11      	blt.n	8008b5a <_strtol_l.isra.0+0xda>
 8008b36:	2201      	movs	r2, #1
 8008b38:	4370      	muls	r0, r6
 8008b3a:	1828      	adds	r0, r5, r0
 8008b3c:	7825      	ldrb	r5, [r4, #0]
 8008b3e:	3401      	adds	r4, #1
 8008b40:	e7e9      	b.n	8008b16 <_strtol_l.isra.0+0x96>
 8008b42:	002b      	movs	r3, r5
 8008b44:	3b41      	subs	r3, #65	@ 0x41
 8008b46:	2b19      	cmp	r3, #25
 8008b48:	d801      	bhi.n	8008b4e <_strtol_l.isra.0+0xce>
 8008b4a:	3d37      	subs	r5, #55	@ 0x37
 8008b4c:	e7e8      	b.n	8008b20 <_strtol_l.isra.0+0xa0>
 8008b4e:	002b      	movs	r3, r5
 8008b50:	3b61      	subs	r3, #97	@ 0x61
 8008b52:	2b19      	cmp	r3, #25
 8008b54:	d804      	bhi.n	8008b60 <_strtol_l.isra.0+0xe0>
 8008b56:	3d57      	subs	r5, #87	@ 0x57
 8008b58:	e7e2      	b.n	8008b20 <_strtol_l.isra.0+0xa0>
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	4252      	negs	r2, r2
 8008b5e:	e7ed      	b.n	8008b3c <_strtol_l.isra.0+0xbc>
 8008b60:	1c53      	adds	r3, r2, #1
 8008b62:	d108      	bne.n	8008b76 <_strtol_l.isra.0+0xf6>
 8008b64:	2322      	movs	r3, #34	@ 0x22
 8008b66:	9a03      	ldr	r2, [sp, #12]
 8008b68:	9802      	ldr	r0, [sp, #8]
 8008b6a:	6013      	str	r3, [r2, #0]
 8008b6c:	2f00      	cmp	r7, #0
 8008b6e:	d0b8      	beq.n	8008ae2 <_strtol_l.isra.0+0x62>
 8008b70:	1e63      	subs	r3, r4, #1
 8008b72:	9301      	str	r3, [sp, #4]
 8008b74:	e007      	b.n	8008b86 <_strtol_l.isra.0+0x106>
 8008b76:	9b00      	ldr	r3, [sp, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d000      	beq.n	8008b7e <_strtol_l.isra.0+0xfe>
 8008b7c:	4240      	negs	r0, r0
 8008b7e:	2f00      	cmp	r7, #0
 8008b80:	d0af      	beq.n	8008ae2 <_strtol_l.isra.0+0x62>
 8008b82:	2a00      	cmp	r2, #0
 8008b84:	d1f4      	bne.n	8008b70 <_strtol_l.isra.0+0xf0>
 8008b86:	9b01      	ldr	r3, [sp, #4]
 8008b88:	603b      	str	r3, [r7, #0]
 8008b8a:	e7aa      	b.n	8008ae2 <_strtol_l.isra.0+0x62>
 8008b8c:	0800d37d 	.word	0x0800d37d
 8008b90:	7fffffff 	.word	0x7fffffff

08008b94 <_strtol_r>:
 8008b94:	b510      	push	{r4, lr}
 8008b96:	f7ff ff73 	bl	8008a80 <_strtol_l.isra.0>
 8008b9a:	bd10      	pop	{r4, pc}

08008b9c <strtol>:
 8008b9c:	b510      	push	{r4, lr}
 8008b9e:	4c04      	ldr	r4, [pc, #16]	@ (8008bb0 <strtol+0x14>)
 8008ba0:	0013      	movs	r3, r2
 8008ba2:	000a      	movs	r2, r1
 8008ba4:	0001      	movs	r1, r0
 8008ba6:	6820      	ldr	r0, [r4, #0]
 8008ba8:	f7ff ff6a 	bl	8008a80 <_strtol_l.isra.0>
 8008bac:	bd10      	pop	{r4, pc}
 8008bae:	46c0      	nop			@ (mov r8, r8)
 8008bb0:	20000030 	.word	0x20000030

08008bb4 <__cvt>:
 8008bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bb6:	001f      	movs	r7, r3
 8008bb8:	2300      	movs	r3, #0
 8008bba:	0016      	movs	r6, r2
 8008bbc:	b08b      	sub	sp, #44	@ 0x2c
 8008bbe:	429f      	cmp	r7, r3
 8008bc0:	da04      	bge.n	8008bcc <__cvt+0x18>
 8008bc2:	2180      	movs	r1, #128	@ 0x80
 8008bc4:	0609      	lsls	r1, r1, #24
 8008bc6:	187b      	adds	r3, r7, r1
 8008bc8:	001f      	movs	r7, r3
 8008bca:	232d      	movs	r3, #45	@ 0x2d
 8008bcc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008bce:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008bd0:	7013      	strb	r3, [r2, #0]
 8008bd2:	2320      	movs	r3, #32
 8008bd4:	2203      	movs	r2, #3
 8008bd6:	439d      	bics	r5, r3
 8008bd8:	2d46      	cmp	r5, #70	@ 0x46
 8008bda:	d007      	beq.n	8008bec <__cvt+0x38>
 8008bdc:	002b      	movs	r3, r5
 8008bde:	3b45      	subs	r3, #69	@ 0x45
 8008be0:	4259      	negs	r1, r3
 8008be2:	414b      	adcs	r3, r1
 8008be4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008be6:	3a01      	subs	r2, #1
 8008be8:	18cb      	adds	r3, r1, r3
 8008bea:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bec:	ab09      	add	r3, sp, #36	@ 0x24
 8008bee:	9304      	str	r3, [sp, #16]
 8008bf0:	ab08      	add	r3, sp, #32
 8008bf2:	9303      	str	r3, [sp, #12]
 8008bf4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008bf6:	9200      	str	r2, [sp, #0]
 8008bf8:	9302      	str	r3, [sp, #8]
 8008bfa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bfc:	0032      	movs	r2, r6
 8008bfe:	9301      	str	r3, [sp, #4]
 8008c00:	003b      	movs	r3, r7
 8008c02:	f001 f9df 	bl	8009fc4 <_dtoa_r>
 8008c06:	0004      	movs	r4, r0
 8008c08:	2d47      	cmp	r5, #71	@ 0x47
 8008c0a:	d11b      	bne.n	8008c44 <__cvt+0x90>
 8008c0c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c0e:	07db      	lsls	r3, r3, #31
 8008c10:	d511      	bpl.n	8008c36 <__cvt+0x82>
 8008c12:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c14:	18c3      	adds	r3, r0, r3
 8008c16:	9307      	str	r3, [sp, #28]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	0030      	movs	r0, r6
 8008c1e:	0039      	movs	r1, r7
 8008c20:	f7f7 fc1e 	bl	8000460 <__aeabi_dcmpeq>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d001      	beq.n	8008c2c <__cvt+0x78>
 8008c28:	9b07      	ldr	r3, [sp, #28]
 8008c2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c2c:	2230      	movs	r2, #48	@ 0x30
 8008c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c30:	9907      	ldr	r1, [sp, #28]
 8008c32:	428b      	cmp	r3, r1
 8008c34:	d320      	bcc.n	8008c78 <__cvt+0xc4>
 8008c36:	0020      	movs	r0, r4
 8008c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c3a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008c3c:	1b1b      	subs	r3, r3, r4
 8008c3e:	6013      	str	r3, [r2, #0]
 8008c40:	b00b      	add	sp, #44	@ 0x2c
 8008c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c46:	18c3      	adds	r3, r0, r3
 8008c48:	9307      	str	r3, [sp, #28]
 8008c4a:	2d46      	cmp	r5, #70	@ 0x46
 8008c4c:	d1e4      	bne.n	8008c18 <__cvt+0x64>
 8008c4e:	7803      	ldrb	r3, [r0, #0]
 8008c50:	2b30      	cmp	r3, #48	@ 0x30
 8008c52:	d10c      	bne.n	8008c6e <__cvt+0xba>
 8008c54:	2200      	movs	r2, #0
 8008c56:	2300      	movs	r3, #0
 8008c58:	0030      	movs	r0, r6
 8008c5a:	0039      	movs	r1, r7
 8008c5c:	f7f7 fc00 	bl	8000460 <__aeabi_dcmpeq>
 8008c60:	2800      	cmp	r0, #0
 8008c62:	d104      	bne.n	8008c6e <__cvt+0xba>
 8008c64:	2301      	movs	r3, #1
 8008c66:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008c68:	1a9b      	subs	r3, r3, r2
 8008c6a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008c6c:	6013      	str	r3, [r2, #0]
 8008c6e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008c70:	9a07      	ldr	r2, [sp, #28]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	18d3      	adds	r3, r2, r3
 8008c76:	e7ce      	b.n	8008c16 <__cvt+0x62>
 8008c78:	1c59      	adds	r1, r3, #1
 8008c7a:	9109      	str	r1, [sp, #36]	@ 0x24
 8008c7c:	701a      	strb	r2, [r3, #0]
 8008c7e:	e7d6      	b.n	8008c2e <__cvt+0x7a>

08008c80 <__exponent>:
 8008c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c82:	232b      	movs	r3, #43	@ 0x2b
 8008c84:	b085      	sub	sp, #20
 8008c86:	0005      	movs	r5, r0
 8008c88:	1e0c      	subs	r4, r1, #0
 8008c8a:	7002      	strb	r2, [r0, #0]
 8008c8c:	da01      	bge.n	8008c92 <__exponent+0x12>
 8008c8e:	424c      	negs	r4, r1
 8008c90:	3302      	adds	r3, #2
 8008c92:	706b      	strb	r3, [r5, #1]
 8008c94:	2c09      	cmp	r4, #9
 8008c96:	dd2c      	ble.n	8008cf2 <__exponent+0x72>
 8008c98:	ab02      	add	r3, sp, #8
 8008c9a:	1dde      	adds	r6, r3, #7
 8008c9c:	0020      	movs	r0, r4
 8008c9e:	210a      	movs	r1, #10
 8008ca0:	f7f7 fbc8 	bl	8000434 <__aeabi_idivmod>
 8008ca4:	0037      	movs	r7, r6
 8008ca6:	3130      	adds	r1, #48	@ 0x30
 8008ca8:	3e01      	subs	r6, #1
 8008caa:	0020      	movs	r0, r4
 8008cac:	7031      	strb	r1, [r6, #0]
 8008cae:	210a      	movs	r1, #10
 8008cb0:	9401      	str	r4, [sp, #4]
 8008cb2:	f7f7 fad9 	bl	8000268 <__divsi3>
 8008cb6:	9b01      	ldr	r3, [sp, #4]
 8008cb8:	0004      	movs	r4, r0
 8008cba:	2b63      	cmp	r3, #99	@ 0x63
 8008cbc:	dcee      	bgt.n	8008c9c <__exponent+0x1c>
 8008cbe:	1eba      	subs	r2, r7, #2
 8008cc0:	1ca8      	adds	r0, r5, #2
 8008cc2:	0001      	movs	r1, r0
 8008cc4:	0013      	movs	r3, r2
 8008cc6:	3430      	adds	r4, #48	@ 0x30
 8008cc8:	7014      	strb	r4, [r2, #0]
 8008cca:	ac02      	add	r4, sp, #8
 8008ccc:	3407      	adds	r4, #7
 8008cce:	429c      	cmp	r4, r3
 8008cd0:	d80a      	bhi.n	8008ce8 <__exponent+0x68>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	4294      	cmp	r4, r2
 8008cd6:	d303      	bcc.n	8008ce0 <__exponent+0x60>
 8008cd8:	3309      	adds	r3, #9
 8008cda:	aa02      	add	r2, sp, #8
 8008cdc:	189b      	adds	r3, r3, r2
 8008cde:	1bdb      	subs	r3, r3, r7
 8008ce0:	18c0      	adds	r0, r0, r3
 8008ce2:	1b40      	subs	r0, r0, r5
 8008ce4:	b005      	add	sp, #20
 8008ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ce8:	781c      	ldrb	r4, [r3, #0]
 8008cea:	3301      	adds	r3, #1
 8008cec:	700c      	strb	r4, [r1, #0]
 8008cee:	3101      	adds	r1, #1
 8008cf0:	e7eb      	b.n	8008cca <__exponent+0x4a>
 8008cf2:	2330      	movs	r3, #48	@ 0x30
 8008cf4:	18e4      	adds	r4, r4, r3
 8008cf6:	70ab      	strb	r3, [r5, #2]
 8008cf8:	1d28      	adds	r0, r5, #4
 8008cfa:	70ec      	strb	r4, [r5, #3]
 8008cfc:	e7f1      	b.n	8008ce2 <__exponent+0x62>
	...

08008d00 <_printf_float>:
 8008d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d02:	b097      	sub	sp, #92	@ 0x5c
 8008d04:	000d      	movs	r5, r1
 8008d06:	920a      	str	r2, [sp, #40]	@ 0x28
 8008d08:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008d0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d0c:	9009      	str	r0, [sp, #36]	@ 0x24
 8008d0e:	f001 f829 	bl	8009d64 <_localeconv_r>
 8008d12:	6803      	ldr	r3, [r0, #0]
 8008d14:	0018      	movs	r0, r3
 8008d16:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d18:	f7f7 fa00 	bl	800011c <strlen>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008d20:	9314      	str	r3, [sp, #80]	@ 0x50
 8008d22:	7e2b      	ldrb	r3, [r5, #24]
 8008d24:	2207      	movs	r2, #7
 8008d26:	930c      	str	r3, [sp, #48]	@ 0x30
 8008d28:	682b      	ldr	r3, [r5, #0]
 8008d2a:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d2c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008d2e:	6823      	ldr	r3, [r4, #0]
 8008d30:	05c9      	lsls	r1, r1, #23
 8008d32:	d545      	bpl.n	8008dc0 <_printf_float+0xc0>
 8008d34:	189b      	adds	r3, r3, r2
 8008d36:	4393      	bics	r3, r2
 8008d38:	001a      	movs	r2, r3
 8008d3a:	3208      	adds	r2, #8
 8008d3c:	6022      	str	r2, [r4, #0]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	681e      	ldr	r6, [r3, #0]
 8008d42:	685f      	ldr	r7, [r3, #4]
 8008d44:	007b      	lsls	r3, r7, #1
 8008d46:	085b      	lsrs	r3, r3, #1
 8008d48:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d4a:	9610      	str	r6, [sp, #64]	@ 0x40
 8008d4c:	64ae      	str	r6, [r5, #72]	@ 0x48
 8008d4e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8008d50:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008d52:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008d54:	4ba7      	ldr	r3, [pc, #668]	@ (8008ff4 <_printf_float+0x2f4>)
 8008d56:	4252      	negs	r2, r2
 8008d58:	f7f9 fdaa 	bl	80028b0 <__aeabi_dcmpun>
 8008d5c:	2800      	cmp	r0, #0
 8008d5e:	d131      	bne.n	8008dc4 <_printf_float+0xc4>
 8008d60:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008d62:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8008d64:	2201      	movs	r2, #1
 8008d66:	4ba3      	ldr	r3, [pc, #652]	@ (8008ff4 <_printf_float+0x2f4>)
 8008d68:	4252      	negs	r2, r2
 8008d6a:	f7f7 fb89 	bl	8000480 <__aeabi_dcmple>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d128      	bne.n	8008dc4 <_printf_float+0xc4>
 8008d72:	2200      	movs	r2, #0
 8008d74:	2300      	movs	r3, #0
 8008d76:	0030      	movs	r0, r6
 8008d78:	0039      	movs	r1, r7
 8008d7a:	f7f7 fb77 	bl	800046c <__aeabi_dcmplt>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d003      	beq.n	8008d8a <_printf_float+0x8a>
 8008d82:	002b      	movs	r3, r5
 8008d84:	222d      	movs	r2, #45	@ 0x2d
 8008d86:	3343      	adds	r3, #67	@ 0x43
 8008d88:	701a      	strb	r2, [r3, #0]
 8008d8a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008d8c:	4f9a      	ldr	r7, [pc, #616]	@ (8008ff8 <_printf_float+0x2f8>)
 8008d8e:	2b47      	cmp	r3, #71	@ 0x47
 8008d90:	d800      	bhi.n	8008d94 <_printf_float+0x94>
 8008d92:	4f9a      	ldr	r7, [pc, #616]	@ (8008ffc <_printf_float+0x2fc>)
 8008d94:	2303      	movs	r3, #3
 8008d96:	2400      	movs	r4, #0
 8008d98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d9a:	612b      	str	r3, [r5, #16]
 8008d9c:	3301      	adds	r3, #1
 8008d9e:	439a      	bics	r2, r3
 8008da0:	602a      	str	r2, [r5, #0]
 8008da2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008da4:	0029      	movs	r1, r5
 8008da6:	9300      	str	r3, [sp, #0]
 8008da8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008daa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008dac:	aa15      	add	r2, sp, #84	@ 0x54
 8008dae:	f000 f9e5 	bl	800917c <_printf_common>
 8008db2:	3001      	adds	r0, #1
 8008db4:	d000      	beq.n	8008db8 <_printf_float+0xb8>
 8008db6:	e09e      	b.n	8008ef6 <_printf_float+0x1f6>
 8008db8:	2001      	movs	r0, #1
 8008dba:	4240      	negs	r0, r0
 8008dbc:	b017      	add	sp, #92	@ 0x5c
 8008dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dc0:	3307      	adds	r3, #7
 8008dc2:	e7b8      	b.n	8008d36 <_printf_float+0x36>
 8008dc4:	0032      	movs	r2, r6
 8008dc6:	003b      	movs	r3, r7
 8008dc8:	0030      	movs	r0, r6
 8008dca:	0039      	movs	r1, r7
 8008dcc:	f7f9 fd70 	bl	80028b0 <__aeabi_dcmpun>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	d00b      	beq.n	8008dec <_printf_float+0xec>
 8008dd4:	2f00      	cmp	r7, #0
 8008dd6:	da03      	bge.n	8008de0 <_printf_float+0xe0>
 8008dd8:	002b      	movs	r3, r5
 8008dda:	222d      	movs	r2, #45	@ 0x2d
 8008ddc:	3343      	adds	r3, #67	@ 0x43
 8008dde:	701a      	strb	r2, [r3, #0]
 8008de0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008de2:	4f87      	ldr	r7, [pc, #540]	@ (8009000 <_printf_float+0x300>)
 8008de4:	2b47      	cmp	r3, #71	@ 0x47
 8008de6:	d8d5      	bhi.n	8008d94 <_printf_float+0x94>
 8008de8:	4f86      	ldr	r7, [pc, #536]	@ (8009004 <_printf_float+0x304>)
 8008dea:	e7d3      	b.n	8008d94 <_printf_float+0x94>
 8008dec:	2220      	movs	r2, #32
 8008dee:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008df0:	686b      	ldr	r3, [r5, #4]
 8008df2:	4394      	bics	r4, r2
 8008df4:	1c5a      	adds	r2, r3, #1
 8008df6:	d146      	bne.n	8008e86 <_printf_float+0x186>
 8008df8:	3307      	adds	r3, #7
 8008dfa:	606b      	str	r3, [r5, #4]
 8008dfc:	2380      	movs	r3, #128	@ 0x80
 8008dfe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e00:	00db      	lsls	r3, r3, #3
 8008e02:	4313      	orrs	r3, r2
 8008e04:	2200      	movs	r2, #0
 8008e06:	602b      	str	r3, [r5, #0]
 8008e08:	9206      	str	r2, [sp, #24]
 8008e0a:	aa14      	add	r2, sp, #80	@ 0x50
 8008e0c:	9205      	str	r2, [sp, #20]
 8008e0e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008e10:	a90a      	add	r1, sp, #40	@ 0x28
 8008e12:	9204      	str	r2, [sp, #16]
 8008e14:	aa13      	add	r2, sp, #76	@ 0x4c
 8008e16:	9203      	str	r2, [sp, #12]
 8008e18:	2223      	movs	r2, #35	@ 0x23
 8008e1a:	1852      	adds	r2, r2, r1
 8008e1c:	9202      	str	r2, [sp, #8]
 8008e1e:	9301      	str	r3, [sp, #4]
 8008e20:	686b      	ldr	r3, [r5, #4]
 8008e22:	0032      	movs	r2, r6
 8008e24:	9300      	str	r3, [sp, #0]
 8008e26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e28:	003b      	movs	r3, r7
 8008e2a:	f7ff fec3 	bl	8008bb4 <__cvt>
 8008e2e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008e30:	0007      	movs	r7, r0
 8008e32:	2c47      	cmp	r4, #71	@ 0x47
 8008e34:	d12d      	bne.n	8008e92 <_printf_float+0x192>
 8008e36:	1cd3      	adds	r3, r2, #3
 8008e38:	db02      	blt.n	8008e40 <_printf_float+0x140>
 8008e3a:	686b      	ldr	r3, [r5, #4]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	dd47      	ble.n	8008ed0 <_printf_float+0x1d0>
 8008e40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e42:	3b02      	subs	r3, #2
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e48:	0028      	movs	r0, r5
 8008e4a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008e4c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008e4e:	3901      	subs	r1, #1
 8008e50:	3050      	adds	r0, #80	@ 0x50
 8008e52:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008e54:	f7ff ff14 	bl	8008c80 <__exponent>
 8008e58:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008e5a:	0004      	movs	r4, r0
 8008e5c:	1813      	adds	r3, r2, r0
 8008e5e:	612b      	str	r3, [r5, #16]
 8008e60:	2a01      	cmp	r2, #1
 8008e62:	dc02      	bgt.n	8008e6a <_printf_float+0x16a>
 8008e64:	682a      	ldr	r2, [r5, #0]
 8008e66:	07d2      	lsls	r2, r2, #31
 8008e68:	d501      	bpl.n	8008e6e <_printf_float+0x16e>
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	612b      	str	r3, [r5, #16]
 8008e6e:	2323      	movs	r3, #35	@ 0x23
 8008e70:	aa0a      	add	r2, sp, #40	@ 0x28
 8008e72:	189b      	adds	r3, r3, r2
 8008e74:	781b      	ldrb	r3, [r3, #0]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d100      	bne.n	8008e7c <_printf_float+0x17c>
 8008e7a:	e792      	b.n	8008da2 <_printf_float+0xa2>
 8008e7c:	002b      	movs	r3, r5
 8008e7e:	222d      	movs	r2, #45	@ 0x2d
 8008e80:	3343      	adds	r3, #67	@ 0x43
 8008e82:	701a      	strb	r2, [r3, #0]
 8008e84:	e78d      	b.n	8008da2 <_printf_float+0xa2>
 8008e86:	2c47      	cmp	r4, #71	@ 0x47
 8008e88:	d1b8      	bne.n	8008dfc <_printf_float+0xfc>
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d1b6      	bne.n	8008dfc <_printf_float+0xfc>
 8008e8e:	3301      	adds	r3, #1
 8008e90:	e7b3      	b.n	8008dfa <_printf_float+0xfa>
 8008e92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e94:	2b65      	cmp	r3, #101	@ 0x65
 8008e96:	d9d7      	bls.n	8008e48 <_printf_float+0x148>
 8008e98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e9a:	2b66      	cmp	r3, #102	@ 0x66
 8008e9c:	d11a      	bne.n	8008ed4 <_printf_float+0x1d4>
 8008e9e:	686b      	ldr	r3, [r5, #4]
 8008ea0:	2a00      	cmp	r2, #0
 8008ea2:	dd09      	ble.n	8008eb8 <_printf_float+0x1b8>
 8008ea4:	612a      	str	r2, [r5, #16]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d102      	bne.n	8008eb0 <_printf_float+0x1b0>
 8008eaa:	6829      	ldr	r1, [r5, #0]
 8008eac:	07c9      	lsls	r1, r1, #31
 8008eae:	d50b      	bpl.n	8008ec8 <_printf_float+0x1c8>
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	189b      	adds	r3, r3, r2
 8008eb4:	612b      	str	r3, [r5, #16]
 8008eb6:	e007      	b.n	8008ec8 <_printf_float+0x1c8>
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d103      	bne.n	8008ec4 <_printf_float+0x1c4>
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	6829      	ldr	r1, [r5, #0]
 8008ec0:	4211      	tst	r1, r2
 8008ec2:	d000      	beq.n	8008ec6 <_printf_float+0x1c6>
 8008ec4:	1c9a      	adds	r2, r3, #2
 8008ec6:	612a      	str	r2, [r5, #16]
 8008ec8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008eca:	2400      	movs	r4, #0
 8008ecc:	65ab      	str	r3, [r5, #88]	@ 0x58
 8008ece:	e7ce      	b.n	8008e6e <_printf_float+0x16e>
 8008ed0:	2367      	movs	r3, #103	@ 0x67
 8008ed2:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ed4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008ed6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ed8:	4299      	cmp	r1, r3
 8008eda:	db06      	blt.n	8008eea <_printf_float+0x1ea>
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	6129      	str	r1, [r5, #16]
 8008ee0:	07db      	lsls	r3, r3, #31
 8008ee2:	d5f1      	bpl.n	8008ec8 <_printf_float+0x1c8>
 8008ee4:	3101      	adds	r1, #1
 8008ee6:	6129      	str	r1, [r5, #16]
 8008ee8:	e7ee      	b.n	8008ec8 <_printf_float+0x1c8>
 8008eea:	2201      	movs	r2, #1
 8008eec:	2900      	cmp	r1, #0
 8008eee:	dce0      	bgt.n	8008eb2 <_printf_float+0x1b2>
 8008ef0:	1892      	adds	r2, r2, r2
 8008ef2:	1a52      	subs	r2, r2, r1
 8008ef4:	e7dd      	b.n	8008eb2 <_printf_float+0x1b2>
 8008ef6:	682a      	ldr	r2, [r5, #0]
 8008ef8:	0553      	lsls	r3, r2, #21
 8008efa:	d408      	bmi.n	8008f0e <_printf_float+0x20e>
 8008efc:	692b      	ldr	r3, [r5, #16]
 8008efe:	003a      	movs	r2, r7
 8008f00:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f04:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008f06:	47a0      	blx	r4
 8008f08:	3001      	adds	r0, #1
 8008f0a:	d129      	bne.n	8008f60 <_printf_float+0x260>
 8008f0c:	e754      	b.n	8008db8 <_printf_float+0xb8>
 8008f0e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f10:	2b65      	cmp	r3, #101	@ 0x65
 8008f12:	d800      	bhi.n	8008f16 <_printf_float+0x216>
 8008f14:	e0db      	b.n	80090ce <_printf_float+0x3ce>
 8008f16:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8008f18:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	f7f7 fa9f 	bl	8000460 <__aeabi_dcmpeq>
 8008f22:	2800      	cmp	r0, #0
 8008f24:	d033      	beq.n	8008f8e <_printf_float+0x28e>
 8008f26:	2301      	movs	r3, #1
 8008f28:	4a37      	ldr	r2, [pc, #220]	@ (8009008 <_printf_float+0x308>)
 8008f2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f2c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f2e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008f30:	47a0      	blx	r4
 8008f32:	3001      	adds	r0, #1
 8008f34:	d100      	bne.n	8008f38 <_printf_float+0x238>
 8008f36:	e73f      	b.n	8008db8 <_printf_float+0xb8>
 8008f38:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008f3a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f3c:	42b3      	cmp	r3, r6
 8008f3e:	db02      	blt.n	8008f46 <_printf_float+0x246>
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	07db      	lsls	r3, r3, #31
 8008f44:	d50c      	bpl.n	8008f60 <_printf_float+0x260>
 8008f46:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008f48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f4a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f50:	47a0      	blx	r4
 8008f52:	2400      	movs	r4, #0
 8008f54:	3001      	adds	r0, #1
 8008f56:	d100      	bne.n	8008f5a <_printf_float+0x25a>
 8008f58:	e72e      	b.n	8008db8 <_printf_float+0xb8>
 8008f5a:	1e73      	subs	r3, r6, #1
 8008f5c:	42a3      	cmp	r3, r4
 8008f5e:	dc0a      	bgt.n	8008f76 <_printf_float+0x276>
 8008f60:	682b      	ldr	r3, [r5, #0]
 8008f62:	079b      	lsls	r3, r3, #30
 8008f64:	d500      	bpl.n	8008f68 <_printf_float+0x268>
 8008f66:	e106      	b.n	8009176 <_printf_float+0x476>
 8008f68:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008f6a:	68e8      	ldr	r0, [r5, #12]
 8008f6c:	4298      	cmp	r0, r3
 8008f6e:	db00      	blt.n	8008f72 <_printf_float+0x272>
 8008f70:	e724      	b.n	8008dbc <_printf_float+0xbc>
 8008f72:	0018      	movs	r0, r3
 8008f74:	e722      	b.n	8008dbc <_printf_float+0xbc>
 8008f76:	002a      	movs	r2, r5
 8008f78:	2301      	movs	r3, #1
 8008f7a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f7c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f7e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008f80:	321a      	adds	r2, #26
 8008f82:	47b8      	blx	r7
 8008f84:	3001      	adds	r0, #1
 8008f86:	d100      	bne.n	8008f8a <_printf_float+0x28a>
 8008f88:	e716      	b.n	8008db8 <_printf_float+0xb8>
 8008f8a:	3401      	adds	r4, #1
 8008f8c:	e7e5      	b.n	8008f5a <_printf_float+0x25a>
 8008f8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	dc3b      	bgt.n	800900c <_printf_float+0x30c>
 8008f94:	2301      	movs	r3, #1
 8008f96:	4a1c      	ldr	r2, [pc, #112]	@ (8009008 <_printf_float+0x308>)
 8008f98:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008f9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f9c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008f9e:	47a0      	blx	r4
 8008fa0:	3001      	adds	r0, #1
 8008fa2:	d100      	bne.n	8008fa6 <_printf_float+0x2a6>
 8008fa4:	e708      	b.n	8008db8 <_printf_float+0xb8>
 8008fa6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8008fa8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008faa:	4333      	orrs	r3, r6
 8008fac:	d102      	bne.n	8008fb4 <_printf_float+0x2b4>
 8008fae:	682b      	ldr	r3, [r5, #0]
 8008fb0:	07db      	lsls	r3, r3, #31
 8008fb2:	d5d5      	bpl.n	8008f60 <_printf_float+0x260>
 8008fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fb6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008fb8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008fba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fbc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008fbe:	47a0      	blx	r4
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	3001      	adds	r0, #1
 8008fc4:	d100      	bne.n	8008fc8 <_printf_float+0x2c8>
 8008fc6:	e6f7      	b.n	8008db8 <_printf_float+0xb8>
 8008fc8:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fca:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008fcc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008fce:	425b      	negs	r3, r3
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	dc01      	bgt.n	8008fd8 <_printf_float+0x2d8>
 8008fd4:	0033      	movs	r3, r6
 8008fd6:	e792      	b.n	8008efe <_printf_float+0x1fe>
 8008fd8:	002a      	movs	r2, r5
 8008fda:	2301      	movs	r3, #1
 8008fdc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008fde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008fe0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008fe2:	321a      	adds	r2, #26
 8008fe4:	47a0      	blx	r4
 8008fe6:	3001      	adds	r0, #1
 8008fe8:	d100      	bne.n	8008fec <_printf_float+0x2ec>
 8008fea:	e6e5      	b.n	8008db8 <_printf_float+0xb8>
 8008fec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008fee:	3301      	adds	r3, #1
 8008ff0:	e7ea      	b.n	8008fc8 <_printf_float+0x2c8>
 8008ff2:	46c0      	nop			@ (mov r8, r8)
 8008ff4:	7fefffff 	.word	0x7fefffff
 8008ff8:	0800d481 	.word	0x0800d481
 8008ffc:	0800d47d 	.word	0x0800d47d
 8009000:	0800d489 	.word	0x0800d489
 8009004:	0800d485 	.word	0x0800d485
 8009008:	0800d48d 	.word	0x0800d48d
 800900c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800900e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009010:	930c      	str	r3, [sp, #48]	@ 0x30
 8009012:	429e      	cmp	r6, r3
 8009014:	dd00      	ble.n	8009018 <_printf_float+0x318>
 8009016:	001e      	movs	r6, r3
 8009018:	2e00      	cmp	r6, #0
 800901a:	dc31      	bgt.n	8009080 <_printf_float+0x380>
 800901c:	43f3      	mvns	r3, r6
 800901e:	2400      	movs	r4, #0
 8009020:	17db      	asrs	r3, r3, #31
 8009022:	4033      	ands	r3, r6
 8009024:	930e      	str	r3, [sp, #56]	@ 0x38
 8009026:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009028:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800902a:	1af3      	subs	r3, r6, r3
 800902c:	42a3      	cmp	r3, r4
 800902e:	dc30      	bgt.n	8009092 <_printf_float+0x392>
 8009030:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009032:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009034:	429a      	cmp	r2, r3
 8009036:	dc38      	bgt.n	80090aa <_printf_float+0x3aa>
 8009038:	682b      	ldr	r3, [r5, #0]
 800903a:	07db      	lsls	r3, r3, #31
 800903c:	d435      	bmi.n	80090aa <_printf_float+0x3aa>
 800903e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009040:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009042:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009044:	1b9b      	subs	r3, r3, r6
 8009046:	1b14      	subs	r4, r2, r4
 8009048:	429c      	cmp	r4, r3
 800904a:	dd00      	ble.n	800904e <_printf_float+0x34e>
 800904c:	001c      	movs	r4, r3
 800904e:	2c00      	cmp	r4, #0
 8009050:	dc34      	bgt.n	80090bc <_printf_float+0x3bc>
 8009052:	43e3      	mvns	r3, r4
 8009054:	2600      	movs	r6, #0
 8009056:	17db      	asrs	r3, r3, #31
 8009058:	401c      	ands	r4, r3
 800905a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800905c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800905e:	1ad3      	subs	r3, r2, r3
 8009060:	1b1b      	subs	r3, r3, r4
 8009062:	42b3      	cmp	r3, r6
 8009064:	dc00      	bgt.n	8009068 <_printf_float+0x368>
 8009066:	e77b      	b.n	8008f60 <_printf_float+0x260>
 8009068:	002a      	movs	r2, r5
 800906a:	2301      	movs	r3, #1
 800906c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800906e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009070:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009072:	321a      	adds	r2, #26
 8009074:	47b8      	blx	r7
 8009076:	3001      	adds	r0, #1
 8009078:	d100      	bne.n	800907c <_printf_float+0x37c>
 800907a:	e69d      	b.n	8008db8 <_printf_float+0xb8>
 800907c:	3601      	adds	r6, #1
 800907e:	e7ec      	b.n	800905a <_printf_float+0x35a>
 8009080:	0033      	movs	r3, r6
 8009082:	003a      	movs	r2, r7
 8009084:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009086:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009088:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800908a:	47a0      	blx	r4
 800908c:	3001      	adds	r0, #1
 800908e:	d1c5      	bne.n	800901c <_printf_float+0x31c>
 8009090:	e692      	b.n	8008db8 <_printf_float+0xb8>
 8009092:	002a      	movs	r2, r5
 8009094:	2301      	movs	r3, #1
 8009096:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009098:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800909a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800909c:	321a      	adds	r2, #26
 800909e:	47b0      	blx	r6
 80090a0:	3001      	adds	r0, #1
 80090a2:	d100      	bne.n	80090a6 <_printf_float+0x3a6>
 80090a4:	e688      	b.n	8008db8 <_printf_float+0xb8>
 80090a6:	3401      	adds	r4, #1
 80090a8:	e7bd      	b.n	8009026 <_printf_float+0x326>
 80090aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090ae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090b0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090b2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80090b4:	47a0      	blx	r4
 80090b6:	3001      	adds	r0, #1
 80090b8:	d1c1      	bne.n	800903e <_printf_float+0x33e>
 80090ba:	e67d      	b.n	8008db8 <_printf_float+0xb8>
 80090bc:	19ba      	adds	r2, r7, r6
 80090be:	0023      	movs	r3, r4
 80090c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090c4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80090c6:	47b0      	blx	r6
 80090c8:	3001      	adds	r0, #1
 80090ca:	d1c2      	bne.n	8009052 <_printf_float+0x352>
 80090cc:	e674      	b.n	8008db8 <_printf_float+0xb8>
 80090ce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80090d0:	930c      	str	r3, [sp, #48]	@ 0x30
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	dc02      	bgt.n	80090dc <_printf_float+0x3dc>
 80090d6:	2301      	movs	r3, #1
 80090d8:	421a      	tst	r2, r3
 80090da:	d039      	beq.n	8009150 <_printf_float+0x450>
 80090dc:	2301      	movs	r3, #1
 80090de:	003a      	movs	r2, r7
 80090e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090e4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80090e6:	47b0      	blx	r6
 80090e8:	3001      	adds	r0, #1
 80090ea:	d100      	bne.n	80090ee <_printf_float+0x3ee>
 80090ec:	e664      	b.n	8008db8 <_printf_float+0xb8>
 80090ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80090f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80090f4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090f6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80090f8:	47b0      	blx	r6
 80090fa:	3001      	adds	r0, #1
 80090fc:	d100      	bne.n	8009100 <_printf_float+0x400>
 80090fe:	e65b      	b.n	8008db8 <_printf_float+0xb8>
 8009100:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009102:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009104:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009106:	2200      	movs	r2, #0
 8009108:	3b01      	subs	r3, #1
 800910a:	930c      	str	r3, [sp, #48]	@ 0x30
 800910c:	2300      	movs	r3, #0
 800910e:	f7f7 f9a7 	bl	8000460 <__aeabi_dcmpeq>
 8009112:	2800      	cmp	r0, #0
 8009114:	d11a      	bne.n	800914c <_printf_float+0x44c>
 8009116:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009118:	1c7a      	adds	r2, r7, #1
 800911a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800911c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800911e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009120:	47b0      	blx	r6
 8009122:	3001      	adds	r0, #1
 8009124:	d10e      	bne.n	8009144 <_printf_float+0x444>
 8009126:	e647      	b.n	8008db8 <_printf_float+0xb8>
 8009128:	002a      	movs	r2, r5
 800912a:	2301      	movs	r3, #1
 800912c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800912e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009130:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009132:	321a      	adds	r2, #26
 8009134:	47b8      	blx	r7
 8009136:	3001      	adds	r0, #1
 8009138:	d100      	bne.n	800913c <_printf_float+0x43c>
 800913a:	e63d      	b.n	8008db8 <_printf_float+0xb8>
 800913c:	3601      	adds	r6, #1
 800913e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009140:	429e      	cmp	r6, r3
 8009142:	dbf1      	blt.n	8009128 <_printf_float+0x428>
 8009144:	002a      	movs	r2, r5
 8009146:	0023      	movs	r3, r4
 8009148:	3250      	adds	r2, #80	@ 0x50
 800914a:	e6d9      	b.n	8008f00 <_printf_float+0x200>
 800914c:	2600      	movs	r6, #0
 800914e:	e7f6      	b.n	800913e <_printf_float+0x43e>
 8009150:	003a      	movs	r2, r7
 8009152:	e7e2      	b.n	800911a <_printf_float+0x41a>
 8009154:	002a      	movs	r2, r5
 8009156:	2301      	movs	r3, #1
 8009158:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800915a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800915c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800915e:	3219      	adds	r2, #25
 8009160:	47b0      	blx	r6
 8009162:	3001      	adds	r0, #1
 8009164:	d100      	bne.n	8009168 <_printf_float+0x468>
 8009166:	e627      	b.n	8008db8 <_printf_float+0xb8>
 8009168:	3401      	adds	r4, #1
 800916a:	68eb      	ldr	r3, [r5, #12]
 800916c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800916e:	1a9b      	subs	r3, r3, r2
 8009170:	42a3      	cmp	r3, r4
 8009172:	dcef      	bgt.n	8009154 <_printf_float+0x454>
 8009174:	e6f8      	b.n	8008f68 <_printf_float+0x268>
 8009176:	2400      	movs	r4, #0
 8009178:	e7f7      	b.n	800916a <_printf_float+0x46a>
 800917a:	46c0      	nop			@ (mov r8, r8)

0800917c <_printf_common>:
 800917c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800917e:	0016      	movs	r6, r2
 8009180:	9301      	str	r3, [sp, #4]
 8009182:	688a      	ldr	r2, [r1, #8]
 8009184:	690b      	ldr	r3, [r1, #16]
 8009186:	000c      	movs	r4, r1
 8009188:	9000      	str	r0, [sp, #0]
 800918a:	4293      	cmp	r3, r2
 800918c:	da00      	bge.n	8009190 <_printf_common+0x14>
 800918e:	0013      	movs	r3, r2
 8009190:	0022      	movs	r2, r4
 8009192:	6033      	str	r3, [r6, #0]
 8009194:	3243      	adds	r2, #67	@ 0x43
 8009196:	7812      	ldrb	r2, [r2, #0]
 8009198:	2a00      	cmp	r2, #0
 800919a:	d001      	beq.n	80091a0 <_printf_common+0x24>
 800919c:	3301      	adds	r3, #1
 800919e:	6033      	str	r3, [r6, #0]
 80091a0:	6823      	ldr	r3, [r4, #0]
 80091a2:	069b      	lsls	r3, r3, #26
 80091a4:	d502      	bpl.n	80091ac <_printf_common+0x30>
 80091a6:	6833      	ldr	r3, [r6, #0]
 80091a8:	3302      	adds	r3, #2
 80091aa:	6033      	str	r3, [r6, #0]
 80091ac:	6822      	ldr	r2, [r4, #0]
 80091ae:	2306      	movs	r3, #6
 80091b0:	0015      	movs	r5, r2
 80091b2:	401d      	ands	r5, r3
 80091b4:	421a      	tst	r2, r3
 80091b6:	d027      	beq.n	8009208 <_printf_common+0x8c>
 80091b8:	0023      	movs	r3, r4
 80091ba:	3343      	adds	r3, #67	@ 0x43
 80091bc:	781b      	ldrb	r3, [r3, #0]
 80091be:	1e5a      	subs	r2, r3, #1
 80091c0:	4193      	sbcs	r3, r2
 80091c2:	6822      	ldr	r2, [r4, #0]
 80091c4:	0692      	lsls	r2, r2, #26
 80091c6:	d430      	bmi.n	800922a <_printf_common+0xae>
 80091c8:	0022      	movs	r2, r4
 80091ca:	9901      	ldr	r1, [sp, #4]
 80091cc:	9800      	ldr	r0, [sp, #0]
 80091ce:	9d08      	ldr	r5, [sp, #32]
 80091d0:	3243      	adds	r2, #67	@ 0x43
 80091d2:	47a8      	blx	r5
 80091d4:	3001      	adds	r0, #1
 80091d6:	d025      	beq.n	8009224 <_printf_common+0xa8>
 80091d8:	2206      	movs	r2, #6
 80091da:	6823      	ldr	r3, [r4, #0]
 80091dc:	2500      	movs	r5, #0
 80091de:	4013      	ands	r3, r2
 80091e0:	2b04      	cmp	r3, #4
 80091e2:	d105      	bne.n	80091f0 <_printf_common+0x74>
 80091e4:	6833      	ldr	r3, [r6, #0]
 80091e6:	68e5      	ldr	r5, [r4, #12]
 80091e8:	1aed      	subs	r5, r5, r3
 80091ea:	43eb      	mvns	r3, r5
 80091ec:	17db      	asrs	r3, r3, #31
 80091ee:	401d      	ands	r5, r3
 80091f0:	68a3      	ldr	r3, [r4, #8]
 80091f2:	6922      	ldr	r2, [r4, #16]
 80091f4:	4293      	cmp	r3, r2
 80091f6:	dd01      	ble.n	80091fc <_printf_common+0x80>
 80091f8:	1a9b      	subs	r3, r3, r2
 80091fa:	18ed      	adds	r5, r5, r3
 80091fc:	2600      	movs	r6, #0
 80091fe:	42b5      	cmp	r5, r6
 8009200:	d120      	bne.n	8009244 <_printf_common+0xc8>
 8009202:	2000      	movs	r0, #0
 8009204:	e010      	b.n	8009228 <_printf_common+0xac>
 8009206:	3501      	adds	r5, #1
 8009208:	68e3      	ldr	r3, [r4, #12]
 800920a:	6832      	ldr	r2, [r6, #0]
 800920c:	1a9b      	subs	r3, r3, r2
 800920e:	42ab      	cmp	r3, r5
 8009210:	ddd2      	ble.n	80091b8 <_printf_common+0x3c>
 8009212:	0022      	movs	r2, r4
 8009214:	2301      	movs	r3, #1
 8009216:	9901      	ldr	r1, [sp, #4]
 8009218:	9800      	ldr	r0, [sp, #0]
 800921a:	9f08      	ldr	r7, [sp, #32]
 800921c:	3219      	adds	r2, #25
 800921e:	47b8      	blx	r7
 8009220:	3001      	adds	r0, #1
 8009222:	d1f0      	bne.n	8009206 <_printf_common+0x8a>
 8009224:	2001      	movs	r0, #1
 8009226:	4240      	negs	r0, r0
 8009228:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800922a:	2030      	movs	r0, #48	@ 0x30
 800922c:	18e1      	adds	r1, r4, r3
 800922e:	3143      	adds	r1, #67	@ 0x43
 8009230:	7008      	strb	r0, [r1, #0]
 8009232:	0021      	movs	r1, r4
 8009234:	1c5a      	adds	r2, r3, #1
 8009236:	3145      	adds	r1, #69	@ 0x45
 8009238:	7809      	ldrb	r1, [r1, #0]
 800923a:	18a2      	adds	r2, r4, r2
 800923c:	3243      	adds	r2, #67	@ 0x43
 800923e:	3302      	adds	r3, #2
 8009240:	7011      	strb	r1, [r2, #0]
 8009242:	e7c1      	b.n	80091c8 <_printf_common+0x4c>
 8009244:	0022      	movs	r2, r4
 8009246:	2301      	movs	r3, #1
 8009248:	9901      	ldr	r1, [sp, #4]
 800924a:	9800      	ldr	r0, [sp, #0]
 800924c:	9f08      	ldr	r7, [sp, #32]
 800924e:	321a      	adds	r2, #26
 8009250:	47b8      	blx	r7
 8009252:	3001      	adds	r0, #1
 8009254:	d0e6      	beq.n	8009224 <_printf_common+0xa8>
 8009256:	3601      	adds	r6, #1
 8009258:	e7d1      	b.n	80091fe <_printf_common+0x82>
	...

0800925c <_printf_i>:
 800925c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800925e:	b08b      	sub	sp, #44	@ 0x2c
 8009260:	9206      	str	r2, [sp, #24]
 8009262:	000a      	movs	r2, r1
 8009264:	3243      	adds	r2, #67	@ 0x43
 8009266:	9307      	str	r3, [sp, #28]
 8009268:	9005      	str	r0, [sp, #20]
 800926a:	9203      	str	r2, [sp, #12]
 800926c:	7e0a      	ldrb	r2, [r1, #24]
 800926e:	000c      	movs	r4, r1
 8009270:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009272:	2a78      	cmp	r2, #120	@ 0x78
 8009274:	d809      	bhi.n	800928a <_printf_i+0x2e>
 8009276:	2a62      	cmp	r2, #98	@ 0x62
 8009278:	d80b      	bhi.n	8009292 <_printf_i+0x36>
 800927a:	2a00      	cmp	r2, #0
 800927c:	d100      	bne.n	8009280 <_printf_i+0x24>
 800927e:	e0ba      	b.n	80093f6 <_printf_i+0x19a>
 8009280:	497a      	ldr	r1, [pc, #488]	@ (800946c <_printf_i+0x210>)
 8009282:	9104      	str	r1, [sp, #16]
 8009284:	2a58      	cmp	r2, #88	@ 0x58
 8009286:	d100      	bne.n	800928a <_printf_i+0x2e>
 8009288:	e08e      	b.n	80093a8 <_printf_i+0x14c>
 800928a:	0025      	movs	r5, r4
 800928c:	3542      	adds	r5, #66	@ 0x42
 800928e:	702a      	strb	r2, [r5, #0]
 8009290:	e022      	b.n	80092d8 <_printf_i+0x7c>
 8009292:	0010      	movs	r0, r2
 8009294:	3863      	subs	r0, #99	@ 0x63
 8009296:	2815      	cmp	r0, #21
 8009298:	d8f7      	bhi.n	800928a <_printf_i+0x2e>
 800929a:	f7f6 ff51 	bl	8000140 <__gnu_thumb1_case_shi>
 800929e:	0016      	.short	0x0016
 80092a0:	fff6001f 	.word	0xfff6001f
 80092a4:	fff6fff6 	.word	0xfff6fff6
 80092a8:	001ffff6 	.word	0x001ffff6
 80092ac:	fff6fff6 	.word	0xfff6fff6
 80092b0:	fff6fff6 	.word	0xfff6fff6
 80092b4:	0036009f 	.word	0x0036009f
 80092b8:	fff6007e 	.word	0xfff6007e
 80092bc:	00b0fff6 	.word	0x00b0fff6
 80092c0:	0036fff6 	.word	0x0036fff6
 80092c4:	fff6fff6 	.word	0xfff6fff6
 80092c8:	0082      	.short	0x0082
 80092ca:	0025      	movs	r5, r4
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	3542      	adds	r5, #66	@ 0x42
 80092d0:	1d11      	adds	r1, r2, #4
 80092d2:	6019      	str	r1, [r3, #0]
 80092d4:	6813      	ldr	r3, [r2, #0]
 80092d6:	702b      	strb	r3, [r5, #0]
 80092d8:	2301      	movs	r3, #1
 80092da:	e09e      	b.n	800941a <_printf_i+0x1be>
 80092dc:	6818      	ldr	r0, [r3, #0]
 80092de:	6809      	ldr	r1, [r1, #0]
 80092e0:	1d02      	adds	r2, r0, #4
 80092e2:	060d      	lsls	r5, r1, #24
 80092e4:	d50b      	bpl.n	80092fe <_printf_i+0xa2>
 80092e6:	6806      	ldr	r6, [r0, #0]
 80092e8:	601a      	str	r2, [r3, #0]
 80092ea:	2e00      	cmp	r6, #0
 80092ec:	da03      	bge.n	80092f6 <_printf_i+0x9a>
 80092ee:	232d      	movs	r3, #45	@ 0x2d
 80092f0:	9a03      	ldr	r2, [sp, #12]
 80092f2:	4276      	negs	r6, r6
 80092f4:	7013      	strb	r3, [r2, #0]
 80092f6:	4b5d      	ldr	r3, [pc, #372]	@ (800946c <_printf_i+0x210>)
 80092f8:	270a      	movs	r7, #10
 80092fa:	9304      	str	r3, [sp, #16]
 80092fc:	e018      	b.n	8009330 <_printf_i+0xd4>
 80092fe:	6806      	ldr	r6, [r0, #0]
 8009300:	601a      	str	r2, [r3, #0]
 8009302:	0649      	lsls	r1, r1, #25
 8009304:	d5f1      	bpl.n	80092ea <_printf_i+0x8e>
 8009306:	b236      	sxth	r6, r6
 8009308:	e7ef      	b.n	80092ea <_printf_i+0x8e>
 800930a:	6808      	ldr	r0, [r1, #0]
 800930c:	6819      	ldr	r1, [r3, #0]
 800930e:	c940      	ldmia	r1!, {r6}
 8009310:	0605      	lsls	r5, r0, #24
 8009312:	d402      	bmi.n	800931a <_printf_i+0xbe>
 8009314:	0640      	lsls	r0, r0, #25
 8009316:	d500      	bpl.n	800931a <_printf_i+0xbe>
 8009318:	b2b6      	uxth	r6, r6
 800931a:	6019      	str	r1, [r3, #0]
 800931c:	4b53      	ldr	r3, [pc, #332]	@ (800946c <_printf_i+0x210>)
 800931e:	270a      	movs	r7, #10
 8009320:	9304      	str	r3, [sp, #16]
 8009322:	2a6f      	cmp	r2, #111	@ 0x6f
 8009324:	d100      	bne.n	8009328 <_printf_i+0xcc>
 8009326:	3f02      	subs	r7, #2
 8009328:	0023      	movs	r3, r4
 800932a:	2200      	movs	r2, #0
 800932c:	3343      	adds	r3, #67	@ 0x43
 800932e:	701a      	strb	r2, [r3, #0]
 8009330:	6863      	ldr	r3, [r4, #4]
 8009332:	60a3      	str	r3, [r4, #8]
 8009334:	2b00      	cmp	r3, #0
 8009336:	db06      	blt.n	8009346 <_printf_i+0xea>
 8009338:	2104      	movs	r1, #4
 800933a:	6822      	ldr	r2, [r4, #0]
 800933c:	9d03      	ldr	r5, [sp, #12]
 800933e:	438a      	bics	r2, r1
 8009340:	6022      	str	r2, [r4, #0]
 8009342:	4333      	orrs	r3, r6
 8009344:	d00c      	beq.n	8009360 <_printf_i+0x104>
 8009346:	9d03      	ldr	r5, [sp, #12]
 8009348:	0030      	movs	r0, r6
 800934a:	0039      	movs	r1, r7
 800934c:	f7f6 ff88 	bl	8000260 <__aeabi_uidivmod>
 8009350:	9b04      	ldr	r3, [sp, #16]
 8009352:	3d01      	subs	r5, #1
 8009354:	5c5b      	ldrb	r3, [r3, r1]
 8009356:	702b      	strb	r3, [r5, #0]
 8009358:	0033      	movs	r3, r6
 800935a:	0006      	movs	r6, r0
 800935c:	429f      	cmp	r7, r3
 800935e:	d9f3      	bls.n	8009348 <_printf_i+0xec>
 8009360:	2f08      	cmp	r7, #8
 8009362:	d109      	bne.n	8009378 <_printf_i+0x11c>
 8009364:	6823      	ldr	r3, [r4, #0]
 8009366:	07db      	lsls	r3, r3, #31
 8009368:	d506      	bpl.n	8009378 <_printf_i+0x11c>
 800936a:	6862      	ldr	r2, [r4, #4]
 800936c:	6923      	ldr	r3, [r4, #16]
 800936e:	429a      	cmp	r2, r3
 8009370:	dc02      	bgt.n	8009378 <_printf_i+0x11c>
 8009372:	2330      	movs	r3, #48	@ 0x30
 8009374:	3d01      	subs	r5, #1
 8009376:	702b      	strb	r3, [r5, #0]
 8009378:	9b03      	ldr	r3, [sp, #12]
 800937a:	1b5b      	subs	r3, r3, r5
 800937c:	6123      	str	r3, [r4, #16]
 800937e:	9b07      	ldr	r3, [sp, #28]
 8009380:	0021      	movs	r1, r4
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	9805      	ldr	r0, [sp, #20]
 8009386:	9b06      	ldr	r3, [sp, #24]
 8009388:	aa09      	add	r2, sp, #36	@ 0x24
 800938a:	f7ff fef7 	bl	800917c <_printf_common>
 800938e:	3001      	adds	r0, #1
 8009390:	d148      	bne.n	8009424 <_printf_i+0x1c8>
 8009392:	2001      	movs	r0, #1
 8009394:	4240      	negs	r0, r0
 8009396:	b00b      	add	sp, #44	@ 0x2c
 8009398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800939a:	2220      	movs	r2, #32
 800939c:	6809      	ldr	r1, [r1, #0]
 800939e:	430a      	orrs	r2, r1
 80093a0:	6022      	str	r2, [r4, #0]
 80093a2:	2278      	movs	r2, #120	@ 0x78
 80093a4:	4932      	ldr	r1, [pc, #200]	@ (8009470 <_printf_i+0x214>)
 80093a6:	9104      	str	r1, [sp, #16]
 80093a8:	0021      	movs	r1, r4
 80093aa:	3145      	adds	r1, #69	@ 0x45
 80093ac:	700a      	strb	r2, [r1, #0]
 80093ae:	6819      	ldr	r1, [r3, #0]
 80093b0:	6822      	ldr	r2, [r4, #0]
 80093b2:	c940      	ldmia	r1!, {r6}
 80093b4:	0610      	lsls	r0, r2, #24
 80093b6:	d402      	bmi.n	80093be <_printf_i+0x162>
 80093b8:	0650      	lsls	r0, r2, #25
 80093ba:	d500      	bpl.n	80093be <_printf_i+0x162>
 80093bc:	b2b6      	uxth	r6, r6
 80093be:	6019      	str	r1, [r3, #0]
 80093c0:	07d3      	lsls	r3, r2, #31
 80093c2:	d502      	bpl.n	80093ca <_printf_i+0x16e>
 80093c4:	2320      	movs	r3, #32
 80093c6:	4313      	orrs	r3, r2
 80093c8:	6023      	str	r3, [r4, #0]
 80093ca:	2e00      	cmp	r6, #0
 80093cc:	d001      	beq.n	80093d2 <_printf_i+0x176>
 80093ce:	2710      	movs	r7, #16
 80093d0:	e7aa      	b.n	8009328 <_printf_i+0xcc>
 80093d2:	2220      	movs	r2, #32
 80093d4:	6823      	ldr	r3, [r4, #0]
 80093d6:	4393      	bics	r3, r2
 80093d8:	6023      	str	r3, [r4, #0]
 80093da:	e7f8      	b.n	80093ce <_printf_i+0x172>
 80093dc:	681a      	ldr	r2, [r3, #0]
 80093de:	680d      	ldr	r5, [r1, #0]
 80093e0:	1d10      	adds	r0, r2, #4
 80093e2:	6949      	ldr	r1, [r1, #20]
 80093e4:	6018      	str	r0, [r3, #0]
 80093e6:	6813      	ldr	r3, [r2, #0]
 80093e8:	062e      	lsls	r6, r5, #24
 80093ea:	d501      	bpl.n	80093f0 <_printf_i+0x194>
 80093ec:	6019      	str	r1, [r3, #0]
 80093ee:	e002      	b.n	80093f6 <_printf_i+0x19a>
 80093f0:	066d      	lsls	r5, r5, #25
 80093f2:	d5fb      	bpl.n	80093ec <_printf_i+0x190>
 80093f4:	8019      	strh	r1, [r3, #0]
 80093f6:	2300      	movs	r3, #0
 80093f8:	9d03      	ldr	r5, [sp, #12]
 80093fa:	6123      	str	r3, [r4, #16]
 80093fc:	e7bf      	b.n	800937e <_printf_i+0x122>
 80093fe:	681a      	ldr	r2, [r3, #0]
 8009400:	1d11      	adds	r1, r2, #4
 8009402:	6019      	str	r1, [r3, #0]
 8009404:	6815      	ldr	r5, [r2, #0]
 8009406:	2100      	movs	r1, #0
 8009408:	0028      	movs	r0, r5
 800940a:	6862      	ldr	r2, [r4, #4]
 800940c:	f000 fd3b 	bl	8009e86 <memchr>
 8009410:	2800      	cmp	r0, #0
 8009412:	d001      	beq.n	8009418 <_printf_i+0x1bc>
 8009414:	1b40      	subs	r0, r0, r5
 8009416:	6060      	str	r0, [r4, #4]
 8009418:	6863      	ldr	r3, [r4, #4]
 800941a:	6123      	str	r3, [r4, #16]
 800941c:	2300      	movs	r3, #0
 800941e:	9a03      	ldr	r2, [sp, #12]
 8009420:	7013      	strb	r3, [r2, #0]
 8009422:	e7ac      	b.n	800937e <_printf_i+0x122>
 8009424:	002a      	movs	r2, r5
 8009426:	6923      	ldr	r3, [r4, #16]
 8009428:	9906      	ldr	r1, [sp, #24]
 800942a:	9805      	ldr	r0, [sp, #20]
 800942c:	9d07      	ldr	r5, [sp, #28]
 800942e:	47a8      	blx	r5
 8009430:	3001      	adds	r0, #1
 8009432:	d0ae      	beq.n	8009392 <_printf_i+0x136>
 8009434:	6823      	ldr	r3, [r4, #0]
 8009436:	079b      	lsls	r3, r3, #30
 8009438:	d415      	bmi.n	8009466 <_printf_i+0x20a>
 800943a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800943c:	68e0      	ldr	r0, [r4, #12]
 800943e:	4298      	cmp	r0, r3
 8009440:	daa9      	bge.n	8009396 <_printf_i+0x13a>
 8009442:	0018      	movs	r0, r3
 8009444:	e7a7      	b.n	8009396 <_printf_i+0x13a>
 8009446:	0022      	movs	r2, r4
 8009448:	2301      	movs	r3, #1
 800944a:	9906      	ldr	r1, [sp, #24]
 800944c:	9805      	ldr	r0, [sp, #20]
 800944e:	9e07      	ldr	r6, [sp, #28]
 8009450:	3219      	adds	r2, #25
 8009452:	47b0      	blx	r6
 8009454:	3001      	adds	r0, #1
 8009456:	d09c      	beq.n	8009392 <_printf_i+0x136>
 8009458:	3501      	adds	r5, #1
 800945a:	68e3      	ldr	r3, [r4, #12]
 800945c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800945e:	1a9b      	subs	r3, r3, r2
 8009460:	42ab      	cmp	r3, r5
 8009462:	dcf0      	bgt.n	8009446 <_printf_i+0x1ea>
 8009464:	e7e9      	b.n	800943a <_printf_i+0x1de>
 8009466:	2500      	movs	r5, #0
 8009468:	e7f7      	b.n	800945a <_printf_i+0x1fe>
 800946a:	46c0      	nop			@ (mov r8, r8)
 800946c:	0800d48f 	.word	0x0800d48f
 8009470:	0800d4a0 	.word	0x0800d4a0

08009474 <_scanf_float>:
 8009474:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009476:	b08b      	sub	sp, #44	@ 0x2c
 8009478:	0016      	movs	r6, r2
 800947a:	9003      	str	r0, [sp, #12]
 800947c:	22ae      	movs	r2, #174	@ 0xae
 800947e:	2000      	movs	r0, #0
 8009480:	9307      	str	r3, [sp, #28]
 8009482:	688b      	ldr	r3, [r1, #8]
 8009484:	000c      	movs	r4, r1
 8009486:	1e59      	subs	r1, r3, #1
 8009488:	0052      	lsls	r2, r2, #1
 800948a:	9006      	str	r0, [sp, #24]
 800948c:	4291      	cmp	r1, r2
 800948e:	d905      	bls.n	800949c <_scanf_float+0x28>
 8009490:	3b5e      	subs	r3, #94	@ 0x5e
 8009492:	3bff      	subs	r3, #255	@ 0xff
 8009494:	9306      	str	r3, [sp, #24]
 8009496:	235e      	movs	r3, #94	@ 0x5e
 8009498:	33ff      	adds	r3, #255	@ 0xff
 800949a:	60a3      	str	r3, [r4, #8]
 800949c:	23f0      	movs	r3, #240	@ 0xf0
 800949e:	6822      	ldr	r2, [r4, #0]
 80094a0:	00db      	lsls	r3, r3, #3
 80094a2:	4313      	orrs	r3, r2
 80094a4:	6023      	str	r3, [r4, #0]
 80094a6:	0023      	movs	r3, r4
 80094a8:	2500      	movs	r5, #0
 80094aa:	331c      	adds	r3, #28
 80094ac:	001f      	movs	r7, r3
 80094ae:	9304      	str	r3, [sp, #16]
 80094b0:	9502      	str	r5, [sp, #8]
 80094b2:	9509      	str	r5, [sp, #36]	@ 0x24
 80094b4:	9508      	str	r5, [sp, #32]
 80094b6:	9501      	str	r5, [sp, #4]
 80094b8:	9505      	str	r5, [sp, #20]
 80094ba:	68a2      	ldr	r2, [r4, #8]
 80094bc:	2a00      	cmp	r2, #0
 80094be:	d00a      	beq.n	80094d6 <_scanf_float+0x62>
 80094c0:	6833      	ldr	r3, [r6, #0]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	2b4e      	cmp	r3, #78	@ 0x4e
 80094c6:	d844      	bhi.n	8009552 <_scanf_float+0xde>
 80094c8:	0018      	movs	r0, r3
 80094ca:	2b40      	cmp	r3, #64	@ 0x40
 80094cc:	d82c      	bhi.n	8009528 <_scanf_float+0xb4>
 80094ce:	382b      	subs	r0, #43	@ 0x2b
 80094d0:	b2c1      	uxtb	r1, r0
 80094d2:	290e      	cmp	r1, #14
 80094d4:	d92a      	bls.n	800952c <_scanf_float+0xb8>
 80094d6:	9b01      	ldr	r3, [sp, #4]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d003      	beq.n	80094e4 <_scanf_float+0x70>
 80094dc:	6823      	ldr	r3, [r4, #0]
 80094de:	4aa6      	ldr	r2, [pc, #664]	@ (8009778 <_scanf_float+0x304>)
 80094e0:	4013      	ands	r3, r2
 80094e2:	6023      	str	r3, [r4, #0]
 80094e4:	9b02      	ldr	r3, [sp, #8]
 80094e6:	3b01      	subs	r3, #1
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d900      	bls.n	80094ee <_scanf_float+0x7a>
 80094ec:	e0fe      	b.n	80096ec <_scanf_float+0x278>
 80094ee:	25be      	movs	r5, #190	@ 0xbe
 80094f0:	006d      	lsls	r5, r5, #1
 80094f2:	9b04      	ldr	r3, [sp, #16]
 80094f4:	429f      	cmp	r7, r3
 80094f6:	d900      	bls.n	80094fa <_scanf_float+0x86>
 80094f8:	e0ee      	b.n	80096d8 <_scanf_float+0x264>
 80094fa:	2001      	movs	r0, #1
 80094fc:	b00b      	add	sp, #44	@ 0x2c
 80094fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009500:	0018      	movs	r0, r3
 8009502:	3861      	subs	r0, #97	@ 0x61
 8009504:	280d      	cmp	r0, #13
 8009506:	d8e6      	bhi.n	80094d6 <_scanf_float+0x62>
 8009508:	f7f6 fe1a 	bl	8000140 <__gnu_thumb1_case_shi>
 800950c:	ffe50089 	.word	0xffe50089
 8009510:	ffe5ffe5 	.word	0xffe5ffe5
 8009514:	00a700bb 	.word	0x00a700bb
 8009518:	ffe5ffe5 	.word	0xffe5ffe5
 800951c:	ffe5008f 	.word	0xffe5008f
 8009520:	ffe5ffe5 	.word	0xffe5ffe5
 8009524:	006bffe5 	.word	0x006bffe5
 8009528:	3841      	subs	r0, #65	@ 0x41
 800952a:	e7eb      	b.n	8009504 <_scanf_float+0x90>
 800952c:	280e      	cmp	r0, #14
 800952e:	d8d2      	bhi.n	80094d6 <_scanf_float+0x62>
 8009530:	f7f6 fe06 	bl	8000140 <__gnu_thumb1_case_shi>
 8009534:	ffd1004f 	.word	0xffd1004f
 8009538:	009d004f 	.word	0x009d004f
 800953c:	0021ffd1 	.word	0x0021ffd1
 8009540:	00410041 	.word	0x00410041
 8009544:	00410041 	.word	0x00410041
 8009548:	00410041 	.word	0x00410041
 800954c:	00410041 	.word	0x00410041
 8009550:	0041      	.short	0x0041
 8009552:	2b6e      	cmp	r3, #110	@ 0x6e
 8009554:	d80a      	bhi.n	800956c <_scanf_float+0xf8>
 8009556:	2b60      	cmp	r3, #96	@ 0x60
 8009558:	d8d2      	bhi.n	8009500 <_scanf_float+0x8c>
 800955a:	2b54      	cmp	r3, #84	@ 0x54
 800955c:	d100      	bne.n	8009560 <_scanf_float+0xec>
 800955e:	e081      	b.n	8009664 <_scanf_float+0x1f0>
 8009560:	2b59      	cmp	r3, #89	@ 0x59
 8009562:	d1b8      	bne.n	80094d6 <_scanf_float+0x62>
 8009564:	2d07      	cmp	r5, #7
 8009566:	d1b6      	bne.n	80094d6 <_scanf_float+0x62>
 8009568:	2508      	movs	r5, #8
 800956a:	e02f      	b.n	80095cc <_scanf_float+0x158>
 800956c:	2b74      	cmp	r3, #116	@ 0x74
 800956e:	d079      	beq.n	8009664 <_scanf_float+0x1f0>
 8009570:	2b79      	cmp	r3, #121	@ 0x79
 8009572:	d0f7      	beq.n	8009564 <_scanf_float+0xf0>
 8009574:	e7af      	b.n	80094d6 <_scanf_float+0x62>
 8009576:	6821      	ldr	r1, [r4, #0]
 8009578:	05c8      	lsls	r0, r1, #23
 800957a:	d51c      	bpl.n	80095b6 <_scanf_float+0x142>
 800957c:	2380      	movs	r3, #128	@ 0x80
 800957e:	4399      	bics	r1, r3
 8009580:	9b01      	ldr	r3, [sp, #4]
 8009582:	6021      	str	r1, [r4, #0]
 8009584:	3301      	adds	r3, #1
 8009586:	9301      	str	r3, [sp, #4]
 8009588:	9b06      	ldr	r3, [sp, #24]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d003      	beq.n	8009596 <_scanf_float+0x122>
 800958e:	3b01      	subs	r3, #1
 8009590:	3201      	adds	r2, #1
 8009592:	9306      	str	r3, [sp, #24]
 8009594:	60a2      	str	r2, [r4, #8]
 8009596:	68a3      	ldr	r3, [r4, #8]
 8009598:	3b01      	subs	r3, #1
 800959a:	60a3      	str	r3, [r4, #8]
 800959c:	6923      	ldr	r3, [r4, #16]
 800959e:	3301      	adds	r3, #1
 80095a0:	6123      	str	r3, [r4, #16]
 80095a2:	6873      	ldr	r3, [r6, #4]
 80095a4:	3b01      	subs	r3, #1
 80095a6:	6073      	str	r3, [r6, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	dc00      	bgt.n	80095ae <_scanf_float+0x13a>
 80095ac:	e08a      	b.n	80096c4 <_scanf_float+0x250>
 80095ae:	6833      	ldr	r3, [r6, #0]
 80095b0:	3301      	adds	r3, #1
 80095b2:	6033      	str	r3, [r6, #0]
 80095b4:	e781      	b.n	80094ba <_scanf_float+0x46>
 80095b6:	9a02      	ldr	r2, [sp, #8]
 80095b8:	1951      	adds	r1, r2, r5
 80095ba:	2900      	cmp	r1, #0
 80095bc:	d000      	beq.n	80095c0 <_scanf_float+0x14c>
 80095be:	e78a      	b.n	80094d6 <_scanf_float+0x62>
 80095c0:	000d      	movs	r5, r1
 80095c2:	6822      	ldr	r2, [r4, #0]
 80095c4:	486d      	ldr	r0, [pc, #436]	@ (800977c <_scanf_float+0x308>)
 80095c6:	9102      	str	r1, [sp, #8]
 80095c8:	4002      	ands	r2, r0
 80095ca:	6022      	str	r2, [r4, #0]
 80095cc:	703b      	strb	r3, [r7, #0]
 80095ce:	3701      	adds	r7, #1
 80095d0:	e7e1      	b.n	8009596 <_scanf_float+0x122>
 80095d2:	2180      	movs	r1, #128	@ 0x80
 80095d4:	6822      	ldr	r2, [r4, #0]
 80095d6:	420a      	tst	r2, r1
 80095d8:	d100      	bne.n	80095dc <_scanf_float+0x168>
 80095da:	e77c      	b.n	80094d6 <_scanf_float+0x62>
 80095dc:	438a      	bics	r2, r1
 80095de:	6022      	str	r2, [r4, #0]
 80095e0:	e7f4      	b.n	80095cc <_scanf_float+0x158>
 80095e2:	9a02      	ldr	r2, [sp, #8]
 80095e4:	2a00      	cmp	r2, #0
 80095e6:	d10f      	bne.n	8009608 <_scanf_float+0x194>
 80095e8:	9a01      	ldr	r2, [sp, #4]
 80095ea:	2a00      	cmp	r2, #0
 80095ec:	d10f      	bne.n	800960e <_scanf_float+0x19a>
 80095ee:	6822      	ldr	r2, [r4, #0]
 80095f0:	21e0      	movs	r1, #224	@ 0xe0
 80095f2:	0010      	movs	r0, r2
 80095f4:	00c9      	lsls	r1, r1, #3
 80095f6:	4008      	ands	r0, r1
 80095f8:	4288      	cmp	r0, r1
 80095fa:	d108      	bne.n	800960e <_scanf_float+0x19a>
 80095fc:	4960      	ldr	r1, [pc, #384]	@ (8009780 <_scanf_float+0x30c>)
 80095fe:	400a      	ands	r2, r1
 8009600:	6022      	str	r2, [r4, #0]
 8009602:	2201      	movs	r2, #1
 8009604:	9202      	str	r2, [sp, #8]
 8009606:	e7e1      	b.n	80095cc <_scanf_float+0x158>
 8009608:	9a02      	ldr	r2, [sp, #8]
 800960a:	2a02      	cmp	r2, #2
 800960c:	d058      	beq.n	80096c0 <_scanf_float+0x24c>
 800960e:	2d01      	cmp	r5, #1
 8009610:	d002      	beq.n	8009618 <_scanf_float+0x1a4>
 8009612:	2d04      	cmp	r5, #4
 8009614:	d000      	beq.n	8009618 <_scanf_float+0x1a4>
 8009616:	e75e      	b.n	80094d6 <_scanf_float+0x62>
 8009618:	3501      	adds	r5, #1
 800961a:	b2ed      	uxtb	r5, r5
 800961c:	e7d6      	b.n	80095cc <_scanf_float+0x158>
 800961e:	9a02      	ldr	r2, [sp, #8]
 8009620:	2a01      	cmp	r2, #1
 8009622:	d000      	beq.n	8009626 <_scanf_float+0x1b2>
 8009624:	e757      	b.n	80094d6 <_scanf_float+0x62>
 8009626:	2202      	movs	r2, #2
 8009628:	e7ec      	b.n	8009604 <_scanf_float+0x190>
 800962a:	2d00      	cmp	r5, #0
 800962c:	d110      	bne.n	8009650 <_scanf_float+0x1dc>
 800962e:	9a01      	ldr	r2, [sp, #4]
 8009630:	2a00      	cmp	r2, #0
 8009632:	d000      	beq.n	8009636 <_scanf_float+0x1c2>
 8009634:	e752      	b.n	80094dc <_scanf_float+0x68>
 8009636:	6822      	ldr	r2, [r4, #0]
 8009638:	21e0      	movs	r1, #224	@ 0xe0
 800963a:	0010      	movs	r0, r2
 800963c:	00c9      	lsls	r1, r1, #3
 800963e:	4008      	ands	r0, r1
 8009640:	4288      	cmp	r0, r1
 8009642:	d000      	beq.n	8009646 <_scanf_float+0x1d2>
 8009644:	e11b      	b.n	800987e <_scanf_float+0x40a>
 8009646:	494e      	ldr	r1, [pc, #312]	@ (8009780 <_scanf_float+0x30c>)
 8009648:	3501      	adds	r5, #1
 800964a:	400a      	ands	r2, r1
 800964c:	6022      	str	r2, [r4, #0]
 800964e:	e7bd      	b.n	80095cc <_scanf_float+0x158>
 8009650:	21fd      	movs	r1, #253	@ 0xfd
 8009652:	1eea      	subs	r2, r5, #3
 8009654:	420a      	tst	r2, r1
 8009656:	d0df      	beq.n	8009618 <_scanf_float+0x1a4>
 8009658:	e73d      	b.n	80094d6 <_scanf_float+0x62>
 800965a:	2d02      	cmp	r5, #2
 800965c:	d000      	beq.n	8009660 <_scanf_float+0x1ec>
 800965e:	e73a      	b.n	80094d6 <_scanf_float+0x62>
 8009660:	2503      	movs	r5, #3
 8009662:	e7b3      	b.n	80095cc <_scanf_float+0x158>
 8009664:	2d06      	cmp	r5, #6
 8009666:	d000      	beq.n	800966a <_scanf_float+0x1f6>
 8009668:	e735      	b.n	80094d6 <_scanf_float+0x62>
 800966a:	2507      	movs	r5, #7
 800966c:	e7ae      	b.n	80095cc <_scanf_float+0x158>
 800966e:	6822      	ldr	r2, [r4, #0]
 8009670:	0591      	lsls	r1, r2, #22
 8009672:	d400      	bmi.n	8009676 <_scanf_float+0x202>
 8009674:	e72f      	b.n	80094d6 <_scanf_float+0x62>
 8009676:	4943      	ldr	r1, [pc, #268]	@ (8009784 <_scanf_float+0x310>)
 8009678:	400a      	ands	r2, r1
 800967a:	6022      	str	r2, [r4, #0]
 800967c:	9a01      	ldr	r2, [sp, #4]
 800967e:	9205      	str	r2, [sp, #20]
 8009680:	e7a4      	b.n	80095cc <_scanf_float+0x158>
 8009682:	21a0      	movs	r1, #160	@ 0xa0
 8009684:	2080      	movs	r0, #128	@ 0x80
 8009686:	6822      	ldr	r2, [r4, #0]
 8009688:	00c9      	lsls	r1, r1, #3
 800968a:	4011      	ands	r1, r2
 800968c:	00c0      	lsls	r0, r0, #3
 800968e:	4281      	cmp	r1, r0
 8009690:	d006      	beq.n	80096a0 <_scanf_float+0x22c>
 8009692:	4202      	tst	r2, r0
 8009694:	d100      	bne.n	8009698 <_scanf_float+0x224>
 8009696:	e71e      	b.n	80094d6 <_scanf_float+0x62>
 8009698:	9901      	ldr	r1, [sp, #4]
 800969a:	2900      	cmp	r1, #0
 800969c:	d100      	bne.n	80096a0 <_scanf_float+0x22c>
 800969e:	e0ee      	b.n	800987e <_scanf_float+0x40a>
 80096a0:	0591      	lsls	r1, r2, #22
 80096a2:	d404      	bmi.n	80096ae <_scanf_float+0x23a>
 80096a4:	9901      	ldr	r1, [sp, #4]
 80096a6:	9805      	ldr	r0, [sp, #20]
 80096a8:	9709      	str	r7, [sp, #36]	@ 0x24
 80096aa:	1a09      	subs	r1, r1, r0
 80096ac:	9108      	str	r1, [sp, #32]
 80096ae:	4934      	ldr	r1, [pc, #208]	@ (8009780 <_scanf_float+0x30c>)
 80096b0:	400a      	ands	r2, r1
 80096b2:	21c0      	movs	r1, #192	@ 0xc0
 80096b4:	0049      	lsls	r1, r1, #1
 80096b6:	430a      	orrs	r2, r1
 80096b8:	6022      	str	r2, [r4, #0]
 80096ba:	2200      	movs	r2, #0
 80096bc:	9201      	str	r2, [sp, #4]
 80096be:	e785      	b.n	80095cc <_scanf_float+0x158>
 80096c0:	2203      	movs	r2, #3
 80096c2:	e79f      	b.n	8009604 <_scanf_float+0x190>
 80096c4:	23c0      	movs	r3, #192	@ 0xc0
 80096c6:	005b      	lsls	r3, r3, #1
 80096c8:	0031      	movs	r1, r6
 80096ca:	58e3      	ldr	r3, [r4, r3]
 80096cc:	9803      	ldr	r0, [sp, #12]
 80096ce:	4798      	blx	r3
 80096d0:	2800      	cmp	r0, #0
 80096d2:	d100      	bne.n	80096d6 <_scanf_float+0x262>
 80096d4:	e6f1      	b.n	80094ba <_scanf_float+0x46>
 80096d6:	e6fe      	b.n	80094d6 <_scanf_float+0x62>
 80096d8:	3f01      	subs	r7, #1
 80096da:	5963      	ldr	r3, [r4, r5]
 80096dc:	0032      	movs	r2, r6
 80096de:	7839      	ldrb	r1, [r7, #0]
 80096e0:	9803      	ldr	r0, [sp, #12]
 80096e2:	4798      	blx	r3
 80096e4:	6923      	ldr	r3, [r4, #16]
 80096e6:	3b01      	subs	r3, #1
 80096e8:	6123      	str	r3, [r4, #16]
 80096ea:	e702      	b.n	80094f2 <_scanf_float+0x7e>
 80096ec:	1e6b      	subs	r3, r5, #1
 80096ee:	2b06      	cmp	r3, #6
 80096f0:	d80e      	bhi.n	8009710 <_scanf_float+0x29c>
 80096f2:	9702      	str	r7, [sp, #8]
 80096f4:	2d02      	cmp	r5, #2
 80096f6:	d920      	bls.n	800973a <_scanf_float+0x2c6>
 80096f8:	1beb      	subs	r3, r5, r7
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	9306      	str	r3, [sp, #24]
 80096fe:	9b02      	ldr	r3, [sp, #8]
 8009700:	9a06      	ldr	r2, [sp, #24]
 8009702:	189b      	adds	r3, r3, r2
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b03      	cmp	r3, #3
 8009708:	d127      	bne.n	800975a <_scanf_float+0x2e6>
 800970a:	3d03      	subs	r5, #3
 800970c:	b2ed      	uxtb	r5, r5
 800970e:	1b7f      	subs	r7, r7, r5
 8009710:	6823      	ldr	r3, [r4, #0]
 8009712:	05da      	lsls	r2, r3, #23
 8009714:	d553      	bpl.n	80097be <_scanf_float+0x34a>
 8009716:	055b      	lsls	r3, r3, #21
 8009718:	d536      	bpl.n	8009788 <_scanf_float+0x314>
 800971a:	25be      	movs	r5, #190	@ 0xbe
 800971c:	006d      	lsls	r5, r5, #1
 800971e:	9b04      	ldr	r3, [sp, #16]
 8009720:	429f      	cmp	r7, r3
 8009722:	d800      	bhi.n	8009726 <_scanf_float+0x2b2>
 8009724:	e6e9      	b.n	80094fa <_scanf_float+0x86>
 8009726:	3f01      	subs	r7, #1
 8009728:	5963      	ldr	r3, [r4, r5]
 800972a:	0032      	movs	r2, r6
 800972c:	7839      	ldrb	r1, [r7, #0]
 800972e:	9803      	ldr	r0, [sp, #12]
 8009730:	4798      	blx	r3
 8009732:	6923      	ldr	r3, [r4, #16]
 8009734:	3b01      	subs	r3, #1
 8009736:	6123      	str	r3, [r4, #16]
 8009738:	e7f1      	b.n	800971e <_scanf_float+0x2aa>
 800973a:	25be      	movs	r5, #190	@ 0xbe
 800973c:	006d      	lsls	r5, r5, #1
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	429f      	cmp	r7, r3
 8009742:	d800      	bhi.n	8009746 <_scanf_float+0x2d2>
 8009744:	e6d9      	b.n	80094fa <_scanf_float+0x86>
 8009746:	3f01      	subs	r7, #1
 8009748:	5963      	ldr	r3, [r4, r5]
 800974a:	0032      	movs	r2, r6
 800974c:	7839      	ldrb	r1, [r7, #0]
 800974e:	9803      	ldr	r0, [sp, #12]
 8009750:	4798      	blx	r3
 8009752:	6923      	ldr	r3, [r4, #16]
 8009754:	3b01      	subs	r3, #1
 8009756:	6123      	str	r3, [r4, #16]
 8009758:	e7f1      	b.n	800973e <_scanf_float+0x2ca>
 800975a:	9b02      	ldr	r3, [sp, #8]
 800975c:	0032      	movs	r2, r6
 800975e:	3b01      	subs	r3, #1
 8009760:	7819      	ldrb	r1, [r3, #0]
 8009762:	9302      	str	r3, [sp, #8]
 8009764:	23be      	movs	r3, #190	@ 0xbe
 8009766:	005b      	lsls	r3, r3, #1
 8009768:	58e3      	ldr	r3, [r4, r3]
 800976a:	9803      	ldr	r0, [sp, #12]
 800976c:	4798      	blx	r3
 800976e:	6923      	ldr	r3, [r4, #16]
 8009770:	3b01      	subs	r3, #1
 8009772:	6123      	str	r3, [r4, #16]
 8009774:	e7c3      	b.n	80096fe <_scanf_float+0x28a>
 8009776:	46c0      	nop			@ (mov r8, r8)
 8009778:	fffffeff 	.word	0xfffffeff
 800977c:	fffffe7f 	.word	0xfffffe7f
 8009780:	fffff87f 	.word	0xfffff87f
 8009784:	fffffd7f 	.word	0xfffffd7f
 8009788:	6923      	ldr	r3, [r4, #16]
 800978a:	1e7d      	subs	r5, r7, #1
 800978c:	7829      	ldrb	r1, [r5, #0]
 800978e:	3b01      	subs	r3, #1
 8009790:	6123      	str	r3, [r4, #16]
 8009792:	2965      	cmp	r1, #101	@ 0x65
 8009794:	d00c      	beq.n	80097b0 <_scanf_float+0x33c>
 8009796:	2945      	cmp	r1, #69	@ 0x45
 8009798:	d00a      	beq.n	80097b0 <_scanf_float+0x33c>
 800979a:	23be      	movs	r3, #190	@ 0xbe
 800979c:	005b      	lsls	r3, r3, #1
 800979e:	58e3      	ldr	r3, [r4, r3]
 80097a0:	0032      	movs	r2, r6
 80097a2:	9803      	ldr	r0, [sp, #12]
 80097a4:	4798      	blx	r3
 80097a6:	6923      	ldr	r3, [r4, #16]
 80097a8:	1ebd      	subs	r5, r7, #2
 80097aa:	3b01      	subs	r3, #1
 80097ac:	7829      	ldrb	r1, [r5, #0]
 80097ae:	6123      	str	r3, [r4, #16]
 80097b0:	23be      	movs	r3, #190	@ 0xbe
 80097b2:	005b      	lsls	r3, r3, #1
 80097b4:	0032      	movs	r2, r6
 80097b6:	58e3      	ldr	r3, [r4, r3]
 80097b8:	9803      	ldr	r0, [sp, #12]
 80097ba:	4798      	blx	r3
 80097bc:	002f      	movs	r7, r5
 80097be:	6821      	ldr	r1, [r4, #0]
 80097c0:	2310      	movs	r3, #16
 80097c2:	000a      	movs	r2, r1
 80097c4:	401a      	ands	r2, r3
 80097c6:	4219      	tst	r1, r3
 80097c8:	d001      	beq.n	80097ce <_scanf_float+0x35a>
 80097ca:	2000      	movs	r0, #0
 80097cc:	e696      	b.n	80094fc <_scanf_float+0x88>
 80097ce:	21c0      	movs	r1, #192	@ 0xc0
 80097d0:	703a      	strb	r2, [r7, #0]
 80097d2:	6823      	ldr	r3, [r4, #0]
 80097d4:	00c9      	lsls	r1, r1, #3
 80097d6:	400b      	ands	r3, r1
 80097d8:	2180      	movs	r1, #128	@ 0x80
 80097da:	00c9      	lsls	r1, r1, #3
 80097dc:	428b      	cmp	r3, r1
 80097de:	d126      	bne.n	800982e <_scanf_float+0x3ba>
 80097e0:	9b05      	ldr	r3, [sp, #20]
 80097e2:	9a01      	ldr	r2, [sp, #4]
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d00c      	beq.n	8009802 <_scanf_float+0x38e>
 80097e8:	1a9a      	subs	r2, r3, r2
 80097ea:	0023      	movs	r3, r4
 80097ec:	3370      	adds	r3, #112	@ 0x70
 80097ee:	33ff      	adds	r3, #255	@ 0xff
 80097f0:	429f      	cmp	r7, r3
 80097f2:	d302      	bcc.n	80097fa <_scanf_float+0x386>
 80097f4:	0027      	movs	r7, r4
 80097f6:	376f      	adds	r7, #111	@ 0x6f
 80097f8:	37ff      	adds	r7, #255	@ 0xff
 80097fa:	0038      	movs	r0, r7
 80097fc:	4921      	ldr	r1, [pc, #132]	@ (8009884 <_scanf_float+0x410>)
 80097fe:	f000 f99b 	bl	8009b38 <siprintf>
 8009802:	2200      	movs	r2, #0
 8009804:	9904      	ldr	r1, [sp, #16]
 8009806:	9803      	ldr	r0, [sp, #12]
 8009808:	f002 fcf6 	bl	800c1f8 <_strtod_r>
 800980c:	9b07      	ldr	r3, [sp, #28]
 800980e:	6822      	ldr	r2, [r4, #0]
 8009810:	0006      	movs	r6, r0
 8009812:	000f      	movs	r7, r1
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	0791      	lsls	r1, r2, #30
 8009818:	d516      	bpl.n	8009848 <_scanf_float+0x3d4>
 800981a:	9907      	ldr	r1, [sp, #28]
 800981c:	1d1a      	adds	r2, r3, #4
 800981e:	600a      	str	r2, [r1, #0]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	601e      	str	r6, [r3, #0]
 8009824:	605f      	str	r7, [r3, #4]
 8009826:	68e3      	ldr	r3, [r4, #12]
 8009828:	3301      	adds	r3, #1
 800982a:	60e3      	str	r3, [r4, #12]
 800982c:	e7cd      	b.n	80097ca <_scanf_float+0x356>
 800982e:	9b08      	ldr	r3, [sp, #32]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d0e6      	beq.n	8009802 <_scanf_float+0x38e>
 8009834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009836:	9803      	ldr	r0, [sp, #12]
 8009838:	1c59      	adds	r1, r3, #1
 800983a:	230a      	movs	r3, #10
 800983c:	f7ff f9aa 	bl	8008b94 <_strtol_r>
 8009840:	9b08      	ldr	r3, [sp, #32]
 8009842:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8009844:	1ac2      	subs	r2, r0, r3
 8009846:	e7d0      	b.n	80097ea <_scanf_float+0x376>
 8009848:	1d19      	adds	r1, r3, #4
 800984a:	0752      	lsls	r2, r2, #29
 800984c:	d502      	bpl.n	8009854 <_scanf_float+0x3e0>
 800984e:	9a07      	ldr	r2, [sp, #28]
 8009850:	6011      	str	r1, [r2, #0]
 8009852:	e7e5      	b.n	8009820 <_scanf_float+0x3ac>
 8009854:	9a07      	ldr	r2, [sp, #28]
 8009856:	0030      	movs	r0, r6
 8009858:	6011      	str	r1, [r2, #0]
 800985a:	681d      	ldr	r5, [r3, #0]
 800985c:	0032      	movs	r2, r6
 800985e:	003b      	movs	r3, r7
 8009860:	0039      	movs	r1, r7
 8009862:	f7f9 f825 	bl	80028b0 <__aeabi_dcmpun>
 8009866:	2800      	cmp	r0, #0
 8009868:	d004      	beq.n	8009874 <_scanf_float+0x400>
 800986a:	4807      	ldr	r0, [pc, #28]	@ (8009888 <_scanf_float+0x414>)
 800986c:	f000 fb20 	bl	8009eb0 <nanf>
 8009870:	6028      	str	r0, [r5, #0]
 8009872:	e7d8      	b.n	8009826 <_scanf_float+0x3b2>
 8009874:	0030      	movs	r0, r6
 8009876:	0039      	movs	r1, r7
 8009878:	f7f9 f912 	bl	8002aa0 <__aeabi_d2f>
 800987c:	e7f8      	b.n	8009870 <_scanf_float+0x3fc>
 800987e:	2300      	movs	r3, #0
 8009880:	9301      	str	r3, [sp, #4]
 8009882:	e62f      	b.n	80094e4 <_scanf_float+0x70>
 8009884:	0800d4b1 	.word	0x0800d4b1
 8009888:	0800d5f2 	.word	0x0800d5f2

0800988c <std>:
 800988c:	2300      	movs	r3, #0
 800988e:	b510      	push	{r4, lr}
 8009890:	0004      	movs	r4, r0
 8009892:	6003      	str	r3, [r0, #0]
 8009894:	6043      	str	r3, [r0, #4]
 8009896:	6083      	str	r3, [r0, #8]
 8009898:	8181      	strh	r1, [r0, #12]
 800989a:	6643      	str	r3, [r0, #100]	@ 0x64
 800989c:	81c2      	strh	r2, [r0, #14]
 800989e:	6103      	str	r3, [r0, #16]
 80098a0:	6143      	str	r3, [r0, #20]
 80098a2:	6183      	str	r3, [r0, #24]
 80098a4:	0019      	movs	r1, r3
 80098a6:	2208      	movs	r2, #8
 80098a8:	305c      	adds	r0, #92	@ 0x5c
 80098aa:	f000 fa53 	bl	8009d54 <memset>
 80098ae:	4b0b      	ldr	r3, [pc, #44]	@ (80098dc <std+0x50>)
 80098b0:	6224      	str	r4, [r4, #32]
 80098b2:	6263      	str	r3, [r4, #36]	@ 0x24
 80098b4:	4b0a      	ldr	r3, [pc, #40]	@ (80098e0 <std+0x54>)
 80098b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80098b8:	4b0a      	ldr	r3, [pc, #40]	@ (80098e4 <std+0x58>)
 80098ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80098bc:	4b0a      	ldr	r3, [pc, #40]	@ (80098e8 <std+0x5c>)
 80098be:	6323      	str	r3, [r4, #48]	@ 0x30
 80098c0:	4b0a      	ldr	r3, [pc, #40]	@ (80098ec <std+0x60>)
 80098c2:	429c      	cmp	r4, r3
 80098c4:	d005      	beq.n	80098d2 <std+0x46>
 80098c6:	4b0a      	ldr	r3, [pc, #40]	@ (80098f0 <std+0x64>)
 80098c8:	429c      	cmp	r4, r3
 80098ca:	d002      	beq.n	80098d2 <std+0x46>
 80098cc:	4b09      	ldr	r3, [pc, #36]	@ (80098f4 <std+0x68>)
 80098ce:	429c      	cmp	r4, r3
 80098d0:	d103      	bne.n	80098da <std+0x4e>
 80098d2:	0020      	movs	r0, r4
 80098d4:	3058      	adds	r0, #88	@ 0x58
 80098d6:	f000 fad3 	bl	8009e80 <__retarget_lock_init_recursive>
 80098da:	bd10      	pop	{r4, pc}
 80098dc:	08009b7d 	.word	0x08009b7d
 80098e0:	08009ba5 	.word	0x08009ba5
 80098e4:	08009bdd 	.word	0x08009bdd
 80098e8:	08009c09 	.word	0x08009c09
 80098ec:	20001308 	.word	0x20001308
 80098f0:	20001370 	.word	0x20001370
 80098f4:	200013d8 	.word	0x200013d8

080098f8 <stdio_exit_handler>:
 80098f8:	b510      	push	{r4, lr}
 80098fa:	4a03      	ldr	r2, [pc, #12]	@ (8009908 <stdio_exit_handler+0x10>)
 80098fc:	4903      	ldr	r1, [pc, #12]	@ (800990c <stdio_exit_handler+0x14>)
 80098fe:	4804      	ldr	r0, [pc, #16]	@ (8009910 <stdio_exit_handler+0x18>)
 8009900:	f000 f86c 	bl	80099dc <_fwalk_sglue>
 8009904:	bd10      	pop	{r4, pc}
 8009906:	46c0      	nop			@ (mov r8, r8)
 8009908:	20000024 	.word	0x20000024
 800990c:	0800c5d1 	.word	0x0800c5d1
 8009910:	20000034 	.word	0x20000034

08009914 <cleanup_stdio>:
 8009914:	6841      	ldr	r1, [r0, #4]
 8009916:	4b0b      	ldr	r3, [pc, #44]	@ (8009944 <cleanup_stdio+0x30>)
 8009918:	b510      	push	{r4, lr}
 800991a:	0004      	movs	r4, r0
 800991c:	4299      	cmp	r1, r3
 800991e:	d001      	beq.n	8009924 <cleanup_stdio+0x10>
 8009920:	f002 fe56 	bl	800c5d0 <_fflush_r>
 8009924:	68a1      	ldr	r1, [r4, #8]
 8009926:	4b08      	ldr	r3, [pc, #32]	@ (8009948 <cleanup_stdio+0x34>)
 8009928:	4299      	cmp	r1, r3
 800992a:	d002      	beq.n	8009932 <cleanup_stdio+0x1e>
 800992c:	0020      	movs	r0, r4
 800992e:	f002 fe4f 	bl	800c5d0 <_fflush_r>
 8009932:	68e1      	ldr	r1, [r4, #12]
 8009934:	4b05      	ldr	r3, [pc, #20]	@ (800994c <cleanup_stdio+0x38>)
 8009936:	4299      	cmp	r1, r3
 8009938:	d002      	beq.n	8009940 <cleanup_stdio+0x2c>
 800993a:	0020      	movs	r0, r4
 800993c:	f002 fe48 	bl	800c5d0 <_fflush_r>
 8009940:	bd10      	pop	{r4, pc}
 8009942:	46c0      	nop			@ (mov r8, r8)
 8009944:	20001308 	.word	0x20001308
 8009948:	20001370 	.word	0x20001370
 800994c:	200013d8 	.word	0x200013d8

08009950 <global_stdio_init.part.0>:
 8009950:	b510      	push	{r4, lr}
 8009952:	4b09      	ldr	r3, [pc, #36]	@ (8009978 <global_stdio_init.part.0+0x28>)
 8009954:	4a09      	ldr	r2, [pc, #36]	@ (800997c <global_stdio_init.part.0+0x2c>)
 8009956:	2104      	movs	r1, #4
 8009958:	601a      	str	r2, [r3, #0]
 800995a:	4809      	ldr	r0, [pc, #36]	@ (8009980 <global_stdio_init.part.0+0x30>)
 800995c:	2200      	movs	r2, #0
 800995e:	f7ff ff95 	bl	800988c <std>
 8009962:	2201      	movs	r2, #1
 8009964:	2109      	movs	r1, #9
 8009966:	4807      	ldr	r0, [pc, #28]	@ (8009984 <global_stdio_init.part.0+0x34>)
 8009968:	f7ff ff90 	bl	800988c <std>
 800996c:	2202      	movs	r2, #2
 800996e:	2112      	movs	r1, #18
 8009970:	4805      	ldr	r0, [pc, #20]	@ (8009988 <global_stdio_init.part.0+0x38>)
 8009972:	f7ff ff8b 	bl	800988c <std>
 8009976:	bd10      	pop	{r4, pc}
 8009978:	20001440 	.word	0x20001440
 800997c:	080098f9 	.word	0x080098f9
 8009980:	20001308 	.word	0x20001308
 8009984:	20001370 	.word	0x20001370
 8009988:	200013d8 	.word	0x200013d8

0800998c <__sfp_lock_acquire>:
 800998c:	b510      	push	{r4, lr}
 800998e:	4802      	ldr	r0, [pc, #8]	@ (8009998 <__sfp_lock_acquire+0xc>)
 8009990:	f000 fa77 	bl	8009e82 <__retarget_lock_acquire_recursive>
 8009994:	bd10      	pop	{r4, pc}
 8009996:	46c0      	nop			@ (mov r8, r8)
 8009998:	20001449 	.word	0x20001449

0800999c <__sfp_lock_release>:
 800999c:	b510      	push	{r4, lr}
 800999e:	4802      	ldr	r0, [pc, #8]	@ (80099a8 <__sfp_lock_release+0xc>)
 80099a0:	f000 fa70 	bl	8009e84 <__retarget_lock_release_recursive>
 80099a4:	bd10      	pop	{r4, pc}
 80099a6:	46c0      	nop			@ (mov r8, r8)
 80099a8:	20001449 	.word	0x20001449

080099ac <__sinit>:
 80099ac:	b510      	push	{r4, lr}
 80099ae:	0004      	movs	r4, r0
 80099b0:	f7ff ffec 	bl	800998c <__sfp_lock_acquire>
 80099b4:	6a23      	ldr	r3, [r4, #32]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d002      	beq.n	80099c0 <__sinit+0x14>
 80099ba:	f7ff ffef 	bl	800999c <__sfp_lock_release>
 80099be:	bd10      	pop	{r4, pc}
 80099c0:	4b04      	ldr	r3, [pc, #16]	@ (80099d4 <__sinit+0x28>)
 80099c2:	6223      	str	r3, [r4, #32]
 80099c4:	4b04      	ldr	r3, [pc, #16]	@ (80099d8 <__sinit+0x2c>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1f6      	bne.n	80099ba <__sinit+0xe>
 80099cc:	f7ff ffc0 	bl	8009950 <global_stdio_init.part.0>
 80099d0:	e7f3      	b.n	80099ba <__sinit+0xe>
 80099d2:	46c0      	nop			@ (mov r8, r8)
 80099d4:	08009915 	.word	0x08009915
 80099d8:	20001440 	.word	0x20001440

080099dc <_fwalk_sglue>:
 80099dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099de:	0014      	movs	r4, r2
 80099e0:	2600      	movs	r6, #0
 80099e2:	9000      	str	r0, [sp, #0]
 80099e4:	9101      	str	r1, [sp, #4]
 80099e6:	68a5      	ldr	r5, [r4, #8]
 80099e8:	6867      	ldr	r7, [r4, #4]
 80099ea:	3f01      	subs	r7, #1
 80099ec:	d504      	bpl.n	80099f8 <_fwalk_sglue+0x1c>
 80099ee:	6824      	ldr	r4, [r4, #0]
 80099f0:	2c00      	cmp	r4, #0
 80099f2:	d1f8      	bne.n	80099e6 <_fwalk_sglue+0xa>
 80099f4:	0030      	movs	r0, r6
 80099f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80099f8:	89ab      	ldrh	r3, [r5, #12]
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d908      	bls.n	8009a10 <_fwalk_sglue+0x34>
 80099fe:	220e      	movs	r2, #14
 8009a00:	5eab      	ldrsh	r3, [r5, r2]
 8009a02:	3301      	adds	r3, #1
 8009a04:	d004      	beq.n	8009a10 <_fwalk_sglue+0x34>
 8009a06:	0029      	movs	r1, r5
 8009a08:	9800      	ldr	r0, [sp, #0]
 8009a0a:	9b01      	ldr	r3, [sp, #4]
 8009a0c:	4798      	blx	r3
 8009a0e:	4306      	orrs	r6, r0
 8009a10:	3568      	adds	r5, #104	@ 0x68
 8009a12:	e7ea      	b.n	80099ea <_fwalk_sglue+0xe>

08009a14 <_fwrite_r>:
 8009a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a16:	4353      	muls	r3, r2
 8009a18:	0005      	movs	r5, r0
 8009a1a:	0017      	movs	r7, r2
 8009a1c:	9c08      	ldr	r4, [sp, #32]
 8009a1e:	9101      	str	r1, [sp, #4]
 8009a20:	9300      	str	r3, [sp, #0]
 8009a22:	2800      	cmp	r0, #0
 8009a24:	d004      	beq.n	8009a30 <_fwrite_r+0x1c>
 8009a26:	6a03      	ldr	r3, [r0, #32]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d101      	bne.n	8009a30 <_fwrite_r+0x1c>
 8009a2c:	f7ff ffbe 	bl	80099ac <__sinit>
 8009a30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a32:	07db      	lsls	r3, r3, #31
 8009a34:	d405      	bmi.n	8009a42 <_fwrite_r+0x2e>
 8009a36:	89a3      	ldrh	r3, [r4, #12]
 8009a38:	059b      	lsls	r3, r3, #22
 8009a3a:	d402      	bmi.n	8009a42 <_fwrite_r+0x2e>
 8009a3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a3e:	f000 fa20 	bl	8009e82 <__retarget_lock_acquire_recursive>
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	071b      	lsls	r3, r3, #28
 8009a46:	d518      	bpl.n	8009a7a <_fwrite_r+0x66>
 8009a48:	6923      	ldr	r3, [r4, #16]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d015      	beq.n	8009a7a <_fwrite_r+0x66>
 8009a4e:	2600      	movs	r6, #0
 8009a50:	9b00      	ldr	r3, [sp, #0]
 8009a52:	429e      	cmp	r6, r3
 8009a54:	d018      	beq.n	8009a88 <_fwrite_r+0x74>
 8009a56:	9b01      	ldr	r3, [sp, #4]
 8009a58:	5d99      	ldrb	r1, [r3, r6]
 8009a5a:	68a3      	ldr	r3, [r4, #8]
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	60a3      	str	r3, [r4, #8]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	da04      	bge.n	8009a6e <_fwrite_r+0x5a>
 8009a64:	69a2      	ldr	r2, [r4, #24]
 8009a66:	4293      	cmp	r3, r2
 8009a68:	db1c      	blt.n	8009aa4 <_fwrite_r+0x90>
 8009a6a:	290a      	cmp	r1, #10
 8009a6c:	d01a      	beq.n	8009aa4 <_fwrite_r+0x90>
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	1c5a      	adds	r2, r3, #1
 8009a72:	6022      	str	r2, [r4, #0]
 8009a74:	7019      	strb	r1, [r3, #0]
 8009a76:	3601      	adds	r6, #1
 8009a78:	e7ea      	b.n	8009a50 <_fwrite_r+0x3c>
 8009a7a:	0021      	movs	r1, r4
 8009a7c:	0028      	movs	r0, r5
 8009a7e:	f000 f90b 	bl	8009c98 <__swsetup_r>
 8009a82:	2600      	movs	r6, #0
 8009a84:	42b0      	cmp	r0, r6
 8009a86:	d0e2      	beq.n	8009a4e <_fwrite_r+0x3a>
 8009a88:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009a8a:	07db      	lsls	r3, r3, #31
 8009a8c:	d405      	bmi.n	8009a9a <_fwrite_r+0x86>
 8009a8e:	89a3      	ldrh	r3, [r4, #12]
 8009a90:	059b      	lsls	r3, r3, #22
 8009a92:	d402      	bmi.n	8009a9a <_fwrite_r+0x86>
 8009a94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009a96:	f000 f9f5 	bl	8009e84 <__retarget_lock_release_recursive>
 8009a9a:	0039      	movs	r1, r7
 8009a9c:	0030      	movs	r0, r6
 8009a9e:	f7f6 fb59 	bl	8000154 <__udivsi3>
 8009aa2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009aa4:	0022      	movs	r2, r4
 8009aa6:	0028      	movs	r0, r5
 8009aa8:	f000 f8b4 	bl	8009c14 <__swbuf_r>
 8009aac:	3001      	adds	r0, #1
 8009aae:	d1e2      	bne.n	8009a76 <_fwrite_r+0x62>
 8009ab0:	e7ea      	b.n	8009a88 <_fwrite_r+0x74>
	...

08009ab4 <fwrite>:
 8009ab4:	b513      	push	{r0, r1, r4, lr}
 8009ab6:	4c04      	ldr	r4, [pc, #16]	@ (8009ac8 <fwrite+0x14>)
 8009ab8:	9300      	str	r3, [sp, #0]
 8009aba:	0013      	movs	r3, r2
 8009abc:	000a      	movs	r2, r1
 8009abe:	0001      	movs	r1, r0
 8009ac0:	6820      	ldr	r0, [r4, #0]
 8009ac2:	f7ff ffa7 	bl	8009a14 <_fwrite_r>
 8009ac6:	bd16      	pop	{r1, r2, r4, pc}
 8009ac8:	20000030 	.word	0x20000030

08009acc <sniprintf>:
 8009acc:	b40c      	push	{r2, r3}
 8009ace:	b530      	push	{r4, r5, lr}
 8009ad0:	4b18      	ldr	r3, [pc, #96]	@ (8009b34 <sniprintf+0x68>)
 8009ad2:	000c      	movs	r4, r1
 8009ad4:	681d      	ldr	r5, [r3, #0]
 8009ad6:	b09d      	sub	sp, #116	@ 0x74
 8009ad8:	2900      	cmp	r1, #0
 8009ada:	da08      	bge.n	8009aee <sniprintf+0x22>
 8009adc:	238b      	movs	r3, #139	@ 0x8b
 8009ade:	2001      	movs	r0, #1
 8009ae0:	602b      	str	r3, [r5, #0]
 8009ae2:	4240      	negs	r0, r0
 8009ae4:	b01d      	add	sp, #116	@ 0x74
 8009ae6:	bc30      	pop	{r4, r5}
 8009ae8:	bc08      	pop	{r3}
 8009aea:	b002      	add	sp, #8
 8009aec:	4718      	bx	r3
 8009aee:	2382      	movs	r3, #130	@ 0x82
 8009af0:	466a      	mov	r2, sp
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	8293      	strh	r3, [r2, #20]
 8009af6:	2300      	movs	r3, #0
 8009af8:	9002      	str	r0, [sp, #8]
 8009afa:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009afc:	9006      	str	r0, [sp, #24]
 8009afe:	4299      	cmp	r1, r3
 8009b00:	d000      	beq.n	8009b04 <sniprintf+0x38>
 8009b02:	1e4b      	subs	r3, r1, #1
 8009b04:	9304      	str	r3, [sp, #16]
 8009b06:	9307      	str	r3, [sp, #28]
 8009b08:	2301      	movs	r3, #1
 8009b0a:	466a      	mov	r2, sp
 8009b0c:	425b      	negs	r3, r3
 8009b0e:	82d3      	strh	r3, [r2, #22]
 8009b10:	0028      	movs	r0, r5
 8009b12:	ab21      	add	r3, sp, #132	@ 0x84
 8009b14:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009b16:	a902      	add	r1, sp, #8
 8009b18:	9301      	str	r3, [sp, #4]
 8009b1a:	f002 fbd5 	bl	800c2c8 <_svfiprintf_r>
 8009b1e:	1c43      	adds	r3, r0, #1
 8009b20:	da01      	bge.n	8009b26 <sniprintf+0x5a>
 8009b22:	238b      	movs	r3, #139	@ 0x8b
 8009b24:	602b      	str	r3, [r5, #0]
 8009b26:	2c00      	cmp	r4, #0
 8009b28:	d0dc      	beq.n	8009ae4 <sniprintf+0x18>
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	9b02      	ldr	r3, [sp, #8]
 8009b2e:	701a      	strb	r2, [r3, #0]
 8009b30:	e7d8      	b.n	8009ae4 <sniprintf+0x18>
 8009b32:	46c0      	nop			@ (mov r8, r8)
 8009b34:	20000030 	.word	0x20000030

08009b38 <siprintf>:
 8009b38:	b40e      	push	{r1, r2, r3}
 8009b3a:	b510      	push	{r4, lr}
 8009b3c:	2400      	movs	r4, #0
 8009b3e:	490c      	ldr	r1, [pc, #48]	@ (8009b70 <siprintf+0x38>)
 8009b40:	b09d      	sub	sp, #116	@ 0x74
 8009b42:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009b44:	9002      	str	r0, [sp, #8]
 8009b46:	9006      	str	r0, [sp, #24]
 8009b48:	9107      	str	r1, [sp, #28]
 8009b4a:	9104      	str	r1, [sp, #16]
 8009b4c:	4809      	ldr	r0, [pc, #36]	@ (8009b74 <siprintf+0x3c>)
 8009b4e:	490a      	ldr	r1, [pc, #40]	@ (8009b78 <siprintf+0x40>)
 8009b50:	cb04      	ldmia	r3!, {r2}
 8009b52:	9105      	str	r1, [sp, #20]
 8009b54:	6800      	ldr	r0, [r0, #0]
 8009b56:	a902      	add	r1, sp, #8
 8009b58:	9301      	str	r3, [sp, #4]
 8009b5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009b5c:	f002 fbb4 	bl	800c2c8 <_svfiprintf_r>
 8009b60:	9b02      	ldr	r3, [sp, #8]
 8009b62:	701c      	strb	r4, [r3, #0]
 8009b64:	b01d      	add	sp, #116	@ 0x74
 8009b66:	bc10      	pop	{r4}
 8009b68:	bc08      	pop	{r3}
 8009b6a:	b003      	add	sp, #12
 8009b6c:	4718      	bx	r3
 8009b6e:	46c0      	nop			@ (mov r8, r8)
 8009b70:	7fffffff 	.word	0x7fffffff
 8009b74:	20000030 	.word	0x20000030
 8009b78:	ffff0208 	.word	0xffff0208

08009b7c <__sread>:
 8009b7c:	b570      	push	{r4, r5, r6, lr}
 8009b7e:	000c      	movs	r4, r1
 8009b80:	250e      	movs	r5, #14
 8009b82:	5f49      	ldrsh	r1, [r1, r5]
 8009b84:	f000 f918 	bl	8009db8 <_read_r>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	db03      	blt.n	8009b94 <__sread+0x18>
 8009b8c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009b8e:	181b      	adds	r3, r3, r0
 8009b90:	6563      	str	r3, [r4, #84]	@ 0x54
 8009b92:	bd70      	pop	{r4, r5, r6, pc}
 8009b94:	89a3      	ldrh	r3, [r4, #12]
 8009b96:	4a02      	ldr	r2, [pc, #8]	@ (8009ba0 <__sread+0x24>)
 8009b98:	4013      	ands	r3, r2
 8009b9a:	81a3      	strh	r3, [r4, #12]
 8009b9c:	e7f9      	b.n	8009b92 <__sread+0x16>
 8009b9e:	46c0      	nop			@ (mov r8, r8)
 8009ba0:	ffffefff 	.word	0xffffefff

08009ba4 <__swrite>:
 8009ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba6:	001f      	movs	r7, r3
 8009ba8:	898b      	ldrh	r3, [r1, #12]
 8009baa:	0005      	movs	r5, r0
 8009bac:	000c      	movs	r4, r1
 8009bae:	0016      	movs	r6, r2
 8009bb0:	05db      	lsls	r3, r3, #23
 8009bb2:	d505      	bpl.n	8009bc0 <__swrite+0x1c>
 8009bb4:	230e      	movs	r3, #14
 8009bb6:	5ec9      	ldrsh	r1, [r1, r3]
 8009bb8:	2200      	movs	r2, #0
 8009bba:	2302      	movs	r3, #2
 8009bbc:	f000 f8e8 	bl	8009d90 <_lseek_r>
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	4a05      	ldr	r2, [pc, #20]	@ (8009bd8 <__swrite+0x34>)
 8009bc4:	0028      	movs	r0, r5
 8009bc6:	4013      	ands	r3, r2
 8009bc8:	81a3      	strh	r3, [r4, #12]
 8009bca:	0032      	movs	r2, r6
 8009bcc:	230e      	movs	r3, #14
 8009bce:	5ee1      	ldrsh	r1, [r4, r3]
 8009bd0:	003b      	movs	r3, r7
 8009bd2:	f000 f917 	bl	8009e04 <_write_r>
 8009bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bd8:	ffffefff 	.word	0xffffefff

08009bdc <__sseek>:
 8009bdc:	b570      	push	{r4, r5, r6, lr}
 8009bde:	000c      	movs	r4, r1
 8009be0:	250e      	movs	r5, #14
 8009be2:	5f49      	ldrsh	r1, [r1, r5]
 8009be4:	f000 f8d4 	bl	8009d90 <_lseek_r>
 8009be8:	89a3      	ldrh	r3, [r4, #12]
 8009bea:	1c42      	adds	r2, r0, #1
 8009bec:	d103      	bne.n	8009bf6 <__sseek+0x1a>
 8009bee:	4a05      	ldr	r2, [pc, #20]	@ (8009c04 <__sseek+0x28>)
 8009bf0:	4013      	ands	r3, r2
 8009bf2:	81a3      	strh	r3, [r4, #12]
 8009bf4:	bd70      	pop	{r4, r5, r6, pc}
 8009bf6:	2280      	movs	r2, #128	@ 0x80
 8009bf8:	0152      	lsls	r2, r2, #5
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	81a3      	strh	r3, [r4, #12]
 8009bfe:	6560      	str	r0, [r4, #84]	@ 0x54
 8009c00:	e7f8      	b.n	8009bf4 <__sseek+0x18>
 8009c02:	46c0      	nop			@ (mov r8, r8)
 8009c04:	ffffefff 	.word	0xffffefff

08009c08 <__sclose>:
 8009c08:	b510      	push	{r4, lr}
 8009c0a:	230e      	movs	r3, #14
 8009c0c:	5ec9      	ldrsh	r1, [r1, r3]
 8009c0e:	f000 f8ad 	bl	8009d6c <_close_r>
 8009c12:	bd10      	pop	{r4, pc}

08009c14 <__swbuf_r>:
 8009c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c16:	0006      	movs	r6, r0
 8009c18:	000d      	movs	r5, r1
 8009c1a:	0014      	movs	r4, r2
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	d004      	beq.n	8009c2a <__swbuf_r+0x16>
 8009c20:	6a03      	ldr	r3, [r0, #32]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <__swbuf_r+0x16>
 8009c26:	f7ff fec1 	bl	80099ac <__sinit>
 8009c2a:	69a3      	ldr	r3, [r4, #24]
 8009c2c:	60a3      	str	r3, [r4, #8]
 8009c2e:	89a3      	ldrh	r3, [r4, #12]
 8009c30:	071b      	lsls	r3, r3, #28
 8009c32:	d502      	bpl.n	8009c3a <__swbuf_r+0x26>
 8009c34:	6923      	ldr	r3, [r4, #16]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d109      	bne.n	8009c4e <__swbuf_r+0x3a>
 8009c3a:	0021      	movs	r1, r4
 8009c3c:	0030      	movs	r0, r6
 8009c3e:	f000 f82b 	bl	8009c98 <__swsetup_r>
 8009c42:	2800      	cmp	r0, #0
 8009c44:	d003      	beq.n	8009c4e <__swbuf_r+0x3a>
 8009c46:	2501      	movs	r5, #1
 8009c48:	426d      	negs	r5, r5
 8009c4a:	0028      	movs	r0, r5
 8009c4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c4e:	6923      	ldr	r3, [r4, #16]
 8009c50:	6820      	ldr	r0, [r4, #0]
 8009c52:	b2ef      	uxtb	r7, r5
 8009c54:	1ac0      	subs	r0, r0, r3
 8009c56:	6963      	ldr	r3, [r4, #20]
 8009c58:	b2ed      	uxtb	r5, r5
 8009c5a:	4283      	cmp	r3, r0
 8009c5c:	dc05      	bgt.n	8009c6a <__swbuf_r+0x56>
 8009c5e:	0021      	movs	r1, r4
 8009c60:	0030      	movs	r0, r6
 8009c62:	f002 fcb5 	bl	800c5d0 <_fflush_r>
 8009c66:	2800      	cmp	r0, #0
 8009c68:	d1ed      	bne.n	8009c46 <__swbuf_r+0x32>
 8009c6a:	68a3      	ldr	r3, [r4, #8]
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	60a3      	str	r3, [r4, #8]
 8009c72:	6823      	ldr	r3, [r4, #0]
 8009c74:	1c5a      	adds	r2, r3, #1
 8009c76:	6022      	str	r2, [r4, #0]
 8009c78:	701f      	strb	r7, [r3, #0]
 8009c7a:	6963      	ldr	r3, [r4, #20]
 8009c7c:	4283      	cmp	r3, r0
 8009c7e:	d004      	beq.n	8009c8a <__swbuf_r+0x76>
 8009c80:	89a3      	ldrh	r3, [r4, #12]
 8009c82:	07db      	lsls	r3, r3, #31
 8009c84:	d5e1      	bpl.n	8009c4a <__swbuf_r+0x36>
 8009c86:	2d0a      	cmp	r5, #10
 8009c88:	d1df      	bne.n	8009c4a <__swbuf_r+0x36>
 8009c8a:	0021      	movs	r1, r4
 8009c8c:	0030      	movs	r0, r6
 8009c8e:	f002 fc9f 	bl	800c5d0 <_fflush_r>
 8009c92:	2800      	cmp	r0, #0
 8009c94:	d0d9      	beq.n	8009c4a <__swbuf_r+0x36>
 8009c96:	e7d6      	b.n	8009c46 <__swbuf_r+0x32>

08009c98 <__swsetup_r>:
 8009c98:	4b2d      	ldr	r3, [pc, #180]	@ (8009d50 <__swsetup_r+0xb8>)
 8009c9a:	b570      	push	{r4, r5, r6, lr}
 8009c9c:	0005      	movs	r5, r0
 8009c9e:	6818      	ldr	r0, [r3, #0]
 8009ca0:	000c      	movs	r4, r1
 8009ca2:	2800      	cmp	r0, #0
 8009ca4:	d004      	beq.n	8009cb0 <__swsetup_r+0x18>
 8009ca6:	6a03      	ldr	r3, [r0, #32]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d101      	bne.n	8009cb0 <__swsetup_r+0x18>
 8009cac:	f7ff fe7e 	bl	80099ac <__sinit>
 8009cb0:	220c      	movs	r2, #12
 8009cb2:	5ea3      	ldrsh	r3, [r4, r2]
 8009cb4:	071a      	lsls	r2, r3, #28
 8009cb6:	d423      	bmi.n	8009d00 <__swsetup_r+0x68>
 8009cb8:	06da      	lsls	r2, r3, #27
 8009cba:	d407      	bmi.n	8009ccc <__swsetup_r+0x34>
 8009cbc:	2209      	movs	r2, #9
 8009cbe:	602a      	str	r2, [r5, #0]
 8009cc0:	2240      	movs	r2, #64	@ 0x40
 8009cc2:	2001      	movs	r0, #1
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	81a3      	strh	r3, [r4, #12]
 8009cc8:	4240      	negs	r0, r0
 8009cca:	e03a      	b.n	8009d42 <__swsetup_r+0xaa>
 8009ccc:	075b      	lsls	r3, r3, #29
 8009cce:	d513      	bpl.n	8009cf8 <__swsetup_r+0x60>
 8009cd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cd2:	2900      	cmp	r1, #0
 8009cd4:	d008      	beq.n	8009ce8 <__swsetup_r+0x50>
 8009cd6:	0023      	movs	r3, r4
 8009cd8:	3344      	adds	r3, #68	@ 0x44
 8009cda:	4299      	cmp	r1, r3
 8009cdc:	d002      	beq.n	8009ce4 <__swsetup_r+0x4c>
 8009cde:	0028      	movs	r0, r5
 8009ce0:	f000 ff60 	bl	800aba4 <_free_r>
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ce8:	2224      	movs	r2, #36	@ 0x24
 8009cea:	89a3      	ldrh	r3, [r4, #12]
 8009cec:	4393      	bics	r3, r2
 8009cee:	81a3      	strh	r3, [r4, #12]
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	6063      	str	r3, [r4, #4]
 8009cf4:	6923      	ldr	r3, [r4, #16]
 8009cf6:	6023      	str	r3, [r4, #0]
 8009cf8:	2308      	movs	r3, #8
 8009cfa:	89a2      	ldrh	r2, [r4, #12]
 8009cfc:	4313      	orrs	r3, r2
 8009cfe:	81a3      	strh	r3, [r4, #12]
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d10b      	bne.n	8009d1e <__swsetup_r+0x86>
 8009d06:	21a0      	movs	r1, #160	@ 0xa0
 8009d08:	2280      	movs	r2, #128	@ 0x80
 8009d0a:	89a3      	ldrh	r3, [r4, #12]
 8009d0c:	0089      	lsls	r1, r1, #2
 8009d0e:	0092      	lsls	r2, r2, #2
 8009d10:	400b      	ands	r3, r1
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d003      	beq.n	8009d1e <__swsetup_r+0x86>
 8009d16:	0021      	movs	r1, r4
 8009d18:	0028      	movs	r0, r5
 8009d1a:	f002 fcaf 	bl	800c67c <__smakebuf_r>
 8009d1e:	220c      	movs	r2, #12
 8009d20:	5ea3      	ldrsh	r3, [r4, r2]
 8009d22:	2101      	movs	r1, #1
 8009d24:	001a      	movs	r2, r3
 8009d26:	400a      	ands	r2, r1
 8009d28:	420b      	tst	r3, r1
 8009d2a:	d00b      	beq.n	8009d44 <__swsetup_r+0xac>
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	60a2      	str	r2, [r4, #8]
 8009d30:	6962      	ldr	r2, [r4, #20]
 8009d32:	4252      	negs	r2, r2
 8009d34:	61a2      	str	r2, [r4, #24]
 8009d36:	2000      	movs	r0, #0
 8009d38:	6922      	ldr	r2, [r4, #16]
 8009d3a:	4282      	cmp	r2, r0
 8009d3c:	d101      	bne.n	8009d42 <__swsetup_r+0xaa>
 8009d3e:	061a      	lsls	r2, r3, #24
 8009d40:	d4be      	bmi.n	8009cc0 <__swsetup_r+0x28>
 8009d42:	bd70      	pop	{r4, r5, r6, pc}
 8009d44:	0799      	lsls	r1, r3, #30
 8009d46:	d400      	bmi.n	8009d4a <__swsetup_r+0xb2>
 8009d48:	6962      	ldr	r2, [r4, #20]
 8009d4a:	60a2      	str	r2, [r4, #8]
 8009d4c:	e7f3      	b.n	8009d36 <__swsetup_r+0x9e>
 8009d4e:	46c0      	nop			@ (mov r8, r8)
 8009d50:	20000030 	.word	0x20000030

08009d54 <memset>:
 8009d54:	0003      	movs	r3, r0
 8009d56:	1882      	adds	r2, r0, r2
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d100      	bne.n	8009d5e <memset+0xa>
 8009d5c:	4770      	bx	lr
 8009d5e:	7019      	strb	r1, [r3, #0]
 8009d60:	3301      	adds	r3, #1
 8009d62:	e7f9      	b.n	8009d58 <memset+0x4>

08009d64 <_localeconv_r>:
 8009d64:	4800      	ldr	r0, [pc, #0]	@ (8009d68 <_localeconv_r+0x4>)
 8009d66:	4770      	bx	lr
 8009d68:	20000170 	.word	0x20000170

08009d6c <_close_r>:
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	b570      	push	{r4, r5, r6, lr}
 8009d70:	4d06      	ldr	r5, [pc, #24]	@ (8009d8c <_close_r+0x20>)
 8009d72:	0004      	movs	r4, r0
 8009d74:	0008      	movs	r0, r1
 8009d76:	602b      	str	r3, [r5, #0]
 8009d78:	f7fa f99c 	bl	80040b4 <_close>
 8009d7c:	1c43      	adds	r3, r0, #1
 8009d7e:	d103      	bne.n	8009d88 <_close_r+0x1c>
 8009d80:	682b      	ldr	r3, [r5, #0]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d000      	beq.n	8009d88 <_close_r+0x1c>
 8009d86:	6023      	str	r3, [r4, #0]
 8009d88:	bd70      	pop	{r4, r5, r6, pc}
 8009d8a:	46c0      	nop			@ (mov r8, r8)
 8009d8c:	20001444 	.word	0x20001444

08009d90 <_lseek_r>:
 8009d90:	b570      	push	{r4, r5, r6, lr}
 8009d92:	0004      	movs	r4, r0
 8009d94:	0008      	movs	r0, r1
 8009d96:	0011      	movs	r1, r2
 8009d98:	001a      	movs	r2, r3
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	4d05      	ldr	r5, [pc, #20]	@ (8009db4 <_lseek_r+0x24>)
 8009d9e:	602b      	str	r3, [r5, #0]
 8009da0:	f7fa f9a9 	bl	80040f6 <_lseek>
 8009da4:	1c43      	adds	r3, r0, #1
 8009da6:	d103      	bne.n	8009db0 <_lseek_r+0x20>
 8009da8:	682b      	ldr	r3, [r5, #0]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d000      	beq.n	8009db0 <_lseek_r+0x20>
 8009dae:	6023      	str	r3, [r4, #0]
 8009db0:	bd70      	pop	{r4, r5, r6, pc}
 8009db2:	46c0      	nop			@ (mov r8, r8)
 8009db4:	20001444 	.word	0x20001444

08009db8 <_read_r>:
 8009db8:	b570      	push	{r4, r5, r6, lr}
 8009dba:	0004      	movs	r4, r0
 8009dbc:	0008      	movs	r0, r1
 8009dbe:	0011      	movs	r1, r2
 8009dc0:	001a      	movs	r2, r3
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	4d05      	ldr	r5, [pc, #20]	@ (8009ddc <_read_r+0x24>)
 8009dc6:	602b      	str	r3, [r5, #0]
 8009dc8:	f7fa f93b 	bl	8004042 <_read>
 8009dcc:	1c43      	adds	r3, r0, #1
 8009dce:	d103      	bne.n	8009dd8 <_read_r+0x20>
 8009dd0:	682b      	ldr	r3, [r5, #0]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d000      	beq.n	8009dd8 <_read_r+0x20>
 8009dd6:	6023      	str	r3, [r4, #0]
 8009dd8:	bd70      	pop	{r4, r5, r6, pc}
 8009dda:	46c0      	nop			@ (mov r8, r8)
 8009ddc:	20001444 	.word	0x20001444

08009de0 <_sbrk_r>:
 8009de0:	2300      	movs	r3, #0
 8009de2:	b570      	push	{r4, r5, r6, lr}
 8009de4:	4d06      	ldr	r5, [pc, #24]	@ (8009e00 <_sbrk_r+0x20>)
 8009de6:	0004      	movs	r4, r0
 8009de8:	0008      	movs	r0, r1
 8009dea:	602b      	str	r3, [r5, #0]
 8009dec:	f7fa f98e 	bl	800410c <_sbrk>
 8009df0:	1c43      	adds	r3, r0, #1
 8009df2:	d103      	bne.n	8009dfc <_sbrk_r+0x1c>
 8009df4:	682b      	ldr	r3, [r5, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d000      	beq.n	8009dfc <_sbrk_r+0x1c>
 8009dfa:	6023      	str	r3, [r4, #0]
 8009dfc:	bd70      	pop	{r4, r5, r6, pc}
 8009dfe:	46c0      	nop			@ (mov r8, r8)
 8009e00:	20001444 	.word	0x20001444

08009e04 <_write_r>:
 8009e04:	b570      	push	{r4, r5, r6, lr}
 8009e06:	0004      	movs	r4, r0
 8009e08:	0008      	movs	r0, r1
 8009e0a:	0011      	movs	r1, r2
 8009e0c:	001a      	movs	r2, r3
 8009e0e:	2300      	movs	r3, #0
 8009e10:	4d05      	ldr	r5, [pc, #20]	@ (8009e28 <_write_r+0x24>)
 8009e12:	602b      	str	r3, [r5, #0]
 8009e14:	f7fa f932 	bl	800407c <_write>
 8009e18:	1c43      	adds	r3, r0, #1
 8009e1a:	d103      	bne.n	8009e24 <_write_r+0x20>
 8009e1c:	682b      	ldr	r3, [r5, #0]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d000      	beq.n	8009e24 <_write_r+0x20>
 8009e22:	6023      	str	r3, [r4, #0]
 8009e24:	bd70      	pop	{r4, r5, r6, pc}
 8009e26:	46c0      	nop			@ (mov r8, r8)
 8009e28:	20001444 	.word	0x20001444

08009e2c <__errno>:
 8009e2c:	4b01      	ldr	r3, [pc, #4]	@ (8009e34 <__errno+0x8>)
 8009e2e:	6818      	ldr	r0, [r3, #0]
 8009e30:	4770      	bx	lr
 8009e32:	46c0      	nop			@ (mov r8, r8)
 8009e34:	20000030 	.word	0x20000030

08009e38 <__libc_init_array>:
 8009e38:	b570      	push	{r4, r5, r6, lr}
 8009e3a:	2600      	movs	r6, #0
 8009e3c:	4c0c      	ldr	r4, [pc, #48]	@ (8009e70 <__libc_init_array+0x38>)
 8009e3e:	4d0d      	ldr	r5, [pc, #52]	@ (8009e74 <__libc_init_array+0x3c>)
 8009e40:	1b64      	subs	r4, r4, r5
 8009e42:	10a4      	asrs	r4, r4, #2
 8009e44:	42a6      	cmp	r6, r4
 8009e46:	d109      	bne.n	8009e5c <__libc_init_array+0x24>
 8009e48:	2600      	movs	r6, #0
 8009e4a:	f003 fa0f 	bl	800d26c <_init>
 8009e4e:	4c0a      	ldr	r4, [pc, #40]	@ (8009e78 <__libc_init_array+0x40>)
 8009e50:	4d0a      	ldr	r5, [pc, #40]	@ (8009e7c <__libc_init_array+0x44>)
 8009e52:	1b64      	subs	r4, r4, r5
 8009e54:	10a4      	asrs	r4, r4, #2
 8009e56:	42a6      	cmp	r6, r4
 8009e58:	d105      	bne.n	8009e66 <__libc_init_array+0x2e>
 8009e5a:	bd70      	pop	{r4, r5, r6, pc}
 8009e5c:	00b3      	lsls	r3, r6, #2
 8009e5e:	58eb      	ldr	r3, [r5, r3]
 8009e60:	4798      	blx	r3
 8009e62:	3601      	adds	r6, #1
 8009e64:	e7ee      	b.n	8009e44 <__libc_init_array+0xc>
 8009e66:	00b3      	lsls	r3, r6, #2
 8009e68:	58eb      	ldr	r3, [r5, r3]
 8009e6a:	4798      	blx	r3
 8009e6c:	3601      	adds	r6, #1
 8009e6e:	e7f2      	b.n	8009e56 <__libc_init_array+0x1e>
 8009e70:	0800d7a0 	.word	0x0800d7a0
 8009e74:	0800d7a0 	.word	0x0800d7a0
 8009e78:	0800d7a4 	.word	0x0800d7a4
 8009e7c:	0800d7a0 	.word	0x0800d7a0

08009e80 <__retarget_lock_init_recursive>:
 8009e80:	4770      	bx	lr

08009e82 <__retarget_lock_acquire_recursive>:
 8009e82:	4770      	bx	lr

08009e84 <__retarget_lock_release_recursive>:
 8009e84:	4770      	bx	lr

08009e86 <memchr>:
 8009e86:	b2c9      	uxtb	r1, r1
 8009e88:	1882      	adds	r2, r0, r2
 8009e8a:	4290      	cmp	r0, r2
 8009e8c:	d101      	bne.n	8009e92 <memchr+0xc>
 8009e8e:	2000      	movs	r0, #0
 8009e90:	4770      	bx	lr
 8009e92:	7803      	ldrb	r3, [r0, #0]
 8009e94:	428b      	cmp	r3, r1
 8009e96:	d0fb      	beq.n	8009e90 <memchr+0xa>
 8009e98:	3001      	adds	r0, #1
 8009e9a:	e7f6      	b.n	8009e8a <memchr+0x4>

08009e9c <memcpy>:
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	b510      	push	{r4, lr}
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	d100      	bne.n	8009ea6 <memcpy+0xa>
 8009ea4:	bd10      	pop	{r4, pc}
 8009ea6:	5ccc      	ldrb	r4, [r1, r3]
 8009ea8:	54c4      	strb	r4, [r0, r3]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	e7f8      	b.n	8009ea0 <memcpy+0x4>
	...

08009eb0 <nanf>:
 8009eb0:	4800      	ldr	r0, [pc, #0]	@ (8009eb4 <nanf+0x4>)
 8009eb2:	4770      	bx	lr
 8009eb4:	7fc00000 	.word	0x7fc00000

08009eb8 <quorem>:
 8009eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009eba:	6903      	ldr	r3, [r0, #16]
 8009ebc:	690c      	ldr	r4, [r1, #16]
 8009ebe:	b089      	sub	sp, #36	@ 0x24
 8009ec0:	9003      	str	r0, [sp, #12]
 8009ec2:	9106      	str	r1, [sp, #24]
 8009ec4:	2000      	movs	r0, #0
 8009ec6:	42a3      	cmp	r3, r4
 8009ec8:	db63      	blt.n	8009f92 <quorem+0xda>
 8009eca:	000b      	movs	r3, r1
 8009ecc:	3c01      	subs	r4, #1
 8009ece:	3314      	adds	r3, #20
 8009ed0:	00a5      	lsls	r5, r4, #2
 8009ed2:	9304      	str	r3, [sp, #16]
 8009ed4:	195b      	adds	r3, r3, r5
 8009ed6:	9305      	str	r3, [sp, #20]
 8009ed8:	9b03      	ldr	r3, [sp, #12]
 8009eda:	3314      	adds	r3, #20
 8009edc:	9301      	str	r3, [sp, #4]
 8009ede:	195d      	adds	r5, r3, r5
 8009ee0:	9b05      	ldr	r3, [sp, #20]
 8009ee2:	682f      	ldr	r7, [r5, #0]
 8009ee4:	681e      	ldr	r6, [r3, #0]
 8009ee6:	0038      	movs	r0, r7
 8009ee8:	3601      	adds	r6, #1
 8009eea:	0031      	movs	r1, r6
 8009eec:	f7f6 f932 	bl	8000154 <__udivsi3>
 8009ef0:	9002      	str	r0, [sp, #8]
 8009ef2:	42b7      	cmp	r7, r6
 8009ef4:	d327      	bcc.n	8009f46 <quorem+0x8e>
 8009ef6:	9b04      	ldr	r3, [sp, #16]
 8009ef8:	2700      	movs	r7, #0
 8009efa:	469c      	mov	ip, r3
 8009efc:	9e01      	ldr	r6, [sp, #4]
 8009efe:	9707      	str	r7, [sp, #28]
 8009f00:	4662      	mov	r2, ip
 8009f02:	ca08      	ldmia	r2!, {r3}
 8009f04:	6830      	ldr	r0, [r6, #0]
 8009f06:	4694      	mov	ip, r2
 8009f08:	9a02      	ldr	r2, [sp, #8]
 8009f0a:	b299      	uxth	r1, r3
 8009f0c:	4351      	muls	r1, r2
 8009f0e:	0c1b      	lsrs	r3, r3, #16
 8009f10:	4353      	muls	r3, r2
 8009f12:	19c9      	adds	r1, r1, r7
 8009f14:	0c0a      	lsrs	r2, r1, #16
 8009f16:	189b      	adds	r3, r3, r2
 8009f18:	b289      	uxth	r1, r1
 8009f1a:	b282      	uxth	r2, r0
 8009f1c:	1a52      	subs	r2, r2, r1
 8009f1e:	9907      	ldr	r1, [sp, #28]
 8009f20:	0c1f      	lsrs	r7, r3, #16
 8009f22:	1852      	adds	r2, r2, r1
 8009f24:	0c00      	lsrs	r0, r0, #16
 8009f26:	b29b      	uxth	r3, r3
 8009f28:	1411      	asrs	r1, r2, #16
 8009f2a:	1ac3      	subs	r3, r0, r3
 8009f2c:	185b      	adds	r3, r3, r1
 8009f2e:	1419      	asrs	r1, r3, #16
 8009f30:	b292      	uxth	r2, r2
 8009f32:	041b      	lsls	r3, r3, #16
 8009f34:	431a      	orrs	r2, r3
 8009f36:	9b05      	ldr	r3, [sp, #20]
 8009f38:	9107      	str	r1, [sp, #28]
 8009f3a:	c604      	stmia	r6!, {r2}
 8009f3c:	4563      	cmp	r3, ip
 8009f3e:	d2df      	bcs.n	8009f00 <quorem+0x48>
 8009f40:	682b      	ldr	r3, [r5, #0]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d02b      	beq.n	8009f9e <quorem+0xe6>
 8009f46:	9906      	ldr	r1, [sp, #24]
 8009f48:	9803      	ldr	r0, [sp, #12]
 8009f4a:	f001 f947 	bl	800b1dc <__mcmp>
 8009f4e:	2800      	cmp	r0, #0
 8009f50:	db1e      	blt.n	8009f90 <quorem+0xd8>
 8009f52:	2600      	movs	r6, #0
 8009f54:	9d01      	ldr	r5, [sp, #4]
 8009f56:	9904      	ldr	r1, [sp, #16]
 8009f58:	c901      	ldmia	r1!, {r0}
 8009f5a:	682b      	ldr	r3, [r5, #0]
 8009f5c:	b287      	uxth	r7, r0
 8009f5e:	b29a      	uxth	r2, r3
 8009f60:	1bd2      	subs	r2, r2, r7
 8009f62:	1992      	adds	r2, r2, r6
 8009f64:	0c00      	lsrs	r0, r0, #16
 8009f66:	0c1b      	lsrs	r3, r3, #16
 8009f68:	1a1b      	subs	r3, r3, r0
 8009f6a:	1410      	asrs	r0, r2, #16
 8009f6c:	181b      	adds	r3, r3, r0
 8009f6e:	141e      	asrs	r6, r3, #16
 8009f70:	b292      	uxth	r2, r2
 8009f72:	041b      	lsls	r3, r3, #16
 8009f74:	431a      	orrs	r2, r3
 8009f76:	9b05      	ldr	r3, [sp, #20]
 8009f78:	c504      	stmia	r5!, {r2}
 8009f7a:	428b      	cmp	r3, r1
 8009f7c:	d2ec      	bcs.n	8009f58 <quorem+0xa0>
 8009f7e:	9a01      	ldr	r2, [sp, #4]
 8009f80:	00a3      	lsls	r3, r4, #2
 8009f82:	18d3      	adds	r3, r2, r3
 8009f84:	681a      	ldr	r2, [r3, #0]
 8009f86:	2a00      	cmp	r2, #0
 8009f88:	d014      	beq.n	8009fb4 <quorem+0xfc>
 8009f8a:	9b02      	ldr	r3, [sp, #8]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	9302      	str	r3, [sp, #8]
 8009f90:	9802      	ldr	r0, [sp, #8]
 8009f92:	b009      	add	sp, #36	@ 0x24
 8009f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f96:	682b      	ldr	r3, [r5, #0]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d104      	bne.n	8009fa6 <quorem+0xee>
 8009f9c:	3c01      	subs	r4, #1
 8009f9e:	9b01      	ldr	r3, [sp, #4]
 8009fa0:	3d04      	subs	r5, #4
 8009fa2:	42ab      	cmp	r3, r5
 8009fa4:	d3f7      	bcc.n	8009f96 <quorem+0xde>
 8009fa6:	9b03      	ldr	r3, [sp, #12]
 8009fa8:	611c      	str	r4, [r3, #16]
 8009faa:	e7cc      	b.n	8009f46 <quorem+0x8e>
 8009fac:	681a      	ldr	r2, [r3, #0]
 8009fae:	2a00      	cmp	r2, #0
 8009fb0:	d104      	bne.n	8009fbc <quorem+0x104>
 8009fb2:	3c01      	subs	r4, #1
 8009fb4:	9a01      	ldr	r2, [sp, #4]
 8009fb6:	3b04      	subs	r3, #4
 8009fb8:	429a      	cmp	r2, r3
 8009fba:	d3f7      	bcc.n	8009fac <quorem+0xf4>
 8009fbc:	9b03      	ldr	r3, [sp, #12]
 8009fbe:	611c      	str	r4, [r3, #16]
 8009fc0:	e7e3      	b.n	8009f8a <quorem+0xd2>
	...

08009fc4 <_dtoa_r>:
 8009fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fc6:	0014      	movs	r4, r2
 8009fc8:	001d      	movs	r5, r3
 8009fca:	69c6      	ldr	r6, [r0, #28]
 8009fcc:	b09d      	sub	sp, #116	@ 0x74
 8009fce:	940a      	str	r4, [sp, #40]	@ 0x28
 8009fd0:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009fd2:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009fd4:	9003      	str	r0, [sp, #12]
 8009fd6:	2e00      	cmp	r6, #0
 8009fd8:	d10f      	bne.n	8009ffa <_dtoa_r+0x36>
 8009fda:	2010      	movs	r0, #16
 8009fdc:	f7fe fc50 	bl	8008880 <malloc>
 8009fe0:	9b03      	ldr	r3, [sp, #12]
 8009fe2:	1e02      	subs	r2, r0, #0
 8009fe4:	61d8      	str	r0, [r3, #28]
 8009fe6:	d104      	bne.n	8009ff2 <_dtoa_r+0x2e>
 8009fe8:	21ef      	movs	r1, #239	@ 0xef
 8009fea:	4bc7      	ldr	r3, [pc, #796]	@ (800a308 <_dtoa_r+0x344>)
 8009fec:	48c7      	ldr	r0, [pc, #796]	@ (800a30c <_dtoa_r+0x348>)
 8009fee:	f002 fbd3 	bl	800c798 <__assert_func>
 8009ff2:	6046      	str	r6, [r0, #4]
 8009ff4:	6086      	str	r6, [r0, #8]
 8009ff6:	6006      	str	r6, [r0, #0]
 8009ff8:	60c6      	str	r6, [r0, #12]
 8009ffa:	9b03      	ldr	r3, [sp, #12]
 8009ffc:	69db      	ldr	r3, [r3, #28]
 8009ffe:	6819      	ldr	r1, [r3, #0]
 800a000:	2900      	cmp	r1, #0
 800a002:	d00b      	beq.n	800a01c <_dtoa_r+0x58>
 800a004:	685a      	ldr	r2, [r3, #4]
 800a006:	2301      	movs	r3, #1
 800a008:	4093      	lsls	r3, r2
 800a00a:	604a      	str	r2, [r1, #4]
 800a00c:	608b      	str	r3, [r1, #8]
 800a00e:	9803      	ldr	r0, [sp, #12]
 800a010:	f000 fe56 	bl	800acc0 <_Bfree>
 800a014:	2200      	movs	r2, #0
 800a016:	9b03      	ldr	r3, [sp, #12]
 800a018:	69db      	ldr	r3, [r3, #28]
 800a01a:	601a      	str	r2, [r3, #0]
 800a01c:	2d00      	cmp	r5, #0
 800a01e:	da1e      	bge.n	800a05e <_dtoa_r+0x9a>
 800a020:	2301      	movs	r3, #1
 800a022:	603b      	str	r3, [r7, #0]
 800a024:	006b      	lsls	r3, r5, #1
 800a026:	085b      	lsrs	r3, r3, #1
 800a028:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a02a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a02c:	4bb8      	ldr	r3, [pc, #736]	@ (800a310 <_dtoa_r+0x34c>)
 800a02e:	4ab8      	ldr	r2, [pc, #736]	@ (800a310 <_dtoa_r+0x34c>)
 800a030:	403b      	ands	r3, r7
 800a032:	4293      	cmp	r3, r2
 800a034:	d116      	bne.n	800a064 <_dtoa_r+0xa0>
 800a036:	4bb7      	ldr	r3, [pc, #732]	@ (800a314 <_dtoa_r+0x350>)
 800a038:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a03a:	6013      	str	r3, [r2, #0]
 800a03c:	033b      	lsls	r3, r7, #12
 800a03e:	0b1b      	lsrs	r3, r3, #12
 800a040:	4323      	orrs	r3, r4
 800a042:	d101      	bne.n	800a048 <_dtoa_r+0x84>
 800a044:	f000 fd80 	bl	800ab48 <_dtoa_r+0xb84>
 800a048:	4bb3      	ldr	r3, [pc, #716]	@ (800a318 <_dtoa_r+0x354>)
 800a04a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a04c:	9308      	str	r3, [sp, #32]
 800a04e:	2a00      	cmp	r2, #0
 800a050:	d002      	beq.n	800a058 <_dtoa_r+0x94>
 800a052:	4bb2      	ldr	r3, [pc, #712]	@ (800a31c <_dtoa_r+0x358>)
 800a054:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a056:	6013      	str	r3, [r2, #0]
 800a058:	9808      	ldr	r0, [sp, #32]
 800a05a:	b01d      	add	sp, #116	@ 0x74
 800a05c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a05e:	2300      	movs	r3, #0
 800a060:	603b      	str	r3, [r7, #0]
 800a062:	e7e2      	b.n	800a02a <_dtoa_r+0x66>
 800a064:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a068:	9212      	str	r2, [sp, #72]	@ 0x48
 800a06a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a06c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a06e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a070:	2200      	movs	r2, #0
 800a072:	2300      	movs	r3, #0
 800a074:	f7f6 f9f4 	bl	8000460 <__aeabi_dcmpeq>
 800a078:	1e06      	subs	r6, r0, #0
 800a07a:	d00b      	beq.n	800a094 <_dtoa_r+0xd0>
 800a07c:	2301      	movs	r3, #1
 800a07e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a080:	6013      	str	r3, [r2, #0]
 800a082:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a084:	2b00      	cmp	r3, #0
 800a086:	d002      	beq.n	800a08e <_dtoa_r+0xca>
 800a088:	4ba5      	ldr	r3, [pc, #660]	@ (800a320 <_dtoa_r+0x35c>)
 800a08a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a08c:	6013      	str	r3, [r2, #0]
 800a08e:	4ba5      	ldr	r3, [pc, #660]	@ (800a324 <_dtoa_r+0x360>)
 800a090:	9308      	str	r3, [sp, #32]
 800a092:	e7e1      	b.n	800a058 <_dtoa_r+0x94>
 800a094:	ab1a      	add	r3, sp, #104	@ 0x68
 800a096:	9301      	str	r3, [sp, #4]
 800a098:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a09a:	9300      	str	r3, [sp, #0]
 800a09c:	9803      	ldr	r0, [sp, #12]
 800a09e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a0a0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0a2:	f001 f9bd 	bl	800b420 <__d2b>
 800a0a6:	007a      	lsls	r2, r7, #1
 800a0a8:	9005      	str	r0, [sp, #20]
 800a0aa:	0d52      	lsrs	r2, r2, #21
 800a0ac:	d100      	bne.n	800a0b0 <_dtoa_r+0xec>
 800a0ae:	e07b      	b.n	800a1a8 <_dtoa_r+0x1e4>
 800a0b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0b2:	9618      	str	r6, [sp, #96]	@ 0x60
 800a0b4:	0319      	lsls	r1, r3, #12
 800a0b6:	4b9c      	ldr	r3, [pc, #624]	@ (800a328 <_dtoa_r+0x364>)
 800a0b8:	0b09      	lsrs	r1, r1, #12
 800a0ba:	430b      	orrs	r3, r1
 800a0bc:	499b      	ldr	r1, [pc, #620]	@ (800a32c <_dtoa_r+0x368>)
 800a0be:	1857      	adds	r7, r2, r1
 800a0c0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a0c2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a0c4:	0019      	movs	r1, r3
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	4b99      	ldr	r3, [pc, #612]	@ (800a330 <_dtoa_r+0x36c>)
 800a0ca:	f7f7 ffe7 	bl	800209c <__aeabi_dsub>
 800a0ce:	4a99      	ldr	r2, [pc, #612]	@ (800a334 <_dtoa_r+0x370>)
 800a0d0:	4b99      	ldr	r3, [pc, #612]	@ (800a338 <_dtoa_r+0x374>)
 800a0d2:	f7f7 fcfd 	bl	8001ad0 <__aeabi_dmul>
 800a0d6:	4a99      	ldr	r2, [pc, #612]	@ (800a33c <_dtoa_r+0x378>)
 800a0d8:	4b99      	ldr	r3, [pc, #612]	@ (800a340 <_dtoa_r+0x37c>)
 800a0da:	f7f6 fcf9 	bl	8000ad0 <__aeabi_dadd>
 800a0de:	0004      	movs	r4, r0
 800a0e0:	0038      	movs	r0, r7
 800a0e2:	000d      	movs	r5, r1
 800a0e4:	f7f8 fc42 	bl	800296c <__aeabi_i2d>
 800a0e8:	4a96      	ldr	r2, [pc, #600]	@ (800a344 <_dtoa_r+0x380>)
 800a0ea:	4b97      	ldr	r3, [pc, #604]	@ (800a348 <_dtoa_r+0x384>)
 800a0ec:	f7f7 fcf0 	bl	8001ad0 <__aeabi_dmul>
 800a0f0:	0002      	movs	r2, r0
 800a0f2:	000b      	movs	r3, r1
 800a0f4:	0020      	movs	r0, r4
 800a0f6:	0029      	movs	r1, r5
 800a0f8:	f7f6 fcea 	bl	8000ad0 <__aeabi_dadd>
 800a0fc:	0004      	movs	r4, r0
 800a0fe:	000d      	movs	r5, r1
 800a100:	f7f8 fbf8 	bl	80028f4 <__aeabi_d2iz>
 800a104:	2200      	movs	r2, #0
 800a106:	9004      	str	r0, [sp, #16]
 800a108:	2300      	movs	r3, #0
 800a10a:	0020      	movs	r0, r4
 800a10c:	0029      	movs	r1, r5
 800a10e:	f7f6 f9ad 	bl	800046c <__aeabi_dcmplt>
 800a112:	2800      	cmp	r0, #0
 800a114:	d00b      	beq.n	800a12e <_dtoa_r+0x16a>
 800a116:	9804      	ldr	r0, [sp, #16]
 800a118:	f7f8 fc28 	bl	800296c <__aeabi_i2d>
 800a11c:	002b      	movs	r3, r5
 800a11e:	0022      	movs	r2, r4
 800a120:	f7f6 f99e 	bl	8000460 <__aeabi_dcmpeq>
 800a124:	4243      	negs	r3, r0
 800a126:	4158      	adcs	r0, r3
 800a128:	9b04      	ldr	r3, [sp, #16]
 800a12a:	1a1b      	subs	r3, r3, r0
 800a12c:	9304      	str	r3, [sp, #16]
 800a12e:	2301      	movs	r3, #1
 800a130:	9315      	str	r3, [sp, #84]	@ 0x54
 800a132:	9b04      	ldr	r3, [sp, #16]
 800a134:	2b16      	cmp	r3, #22
 800a136:	d810      	bhi.n	800a15a <_dtoa_r+0x196>
 800a138:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a13a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a13c:	9a04      	ldr	r2, [sp, #16]
 800a13e:	4b83      	ldr	r3, [pc, #524]	@ (800a34c <_dtoa_r+0x388>)
 800a140:	00d2      	lsls	r2, r2, #3
 800a142:	189b      	adds	r3, r3, r2
 800a144:	681a      	ldr	r2, [r3, #0]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	f7f6 f990 	bl	800046c <__aeabi_dcmplt>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	d047      	beq.n	800a1e0 <_dtoa_r+0x21c>
 800a150:	9b04      	ldr	r3, [sp, #16]
 800a152:	3b01      	subs	r3, #1
 800a154:	9304      	str	r3, [sp, #16]
 800a156:	2300      	movs	r3, #0
 800a158:	9315      	str	r3, [sp, #84]	@ 0x54
 800a15a:	2200      	movs	r2, #0
 800a15c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800a15e:	9206      	str	r2, [sp, #24]
 800a160:	1bdb      	subs	r3, r3, r7
 800a162:	1e5a      	subs	r2, r3, #1
 800a164:	d53e      	bpl.n	800a1e4 <_dtoa_r+0x220>
 800a166:	2201      	movs	r2, #1
 800a168:	1ad3      	subs	r3, r2, r3
 800a16a:	9306      	str	r3, [sp, #24]
 800a16c:	2300      	movs	r3, #0
 800a16e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a170:	9b04      	ldr	r3, [sp, #16]
 800a172:	2b00      	cmp	r3, #0
 800a174:	db38      	blt.n	800a1e8 <_dtoa_r+0x224>
 800a176:	9a04      	ldr	r2, [sp, #16]
 800a178:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a17a:	4694      	mov	ip, r2
 800a17c:	4463      	add	r3, ip
 800a17e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a180:	2300      	movs	r3, #0
 800a182:	9214      	str	r2, [sp, #80]	@ 0x50
 800a184:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a186:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a188:	2401      	movs	r4, #1
 800a18a:	2b09      	cmp	r3, #9
 800a18c:	d862      	bhi.n	800a254 <_dtoa_r+0x290>
 800a18e:	2b05      	cmp	r3, #5
 800a190:	dd02      	ble.n	800a198 <_dtoa_r+0x1d4>
 800a192:	2400      	movs	r4, #0
 800a194:	3b04      	subs	r3, #4
 800a196:	9322      	str	r3, [sp, #136]	@ 0x88
 800a198:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a19a:	1e98      	subs	r0, r3, #2
 800a19c:	2803      	cmp	r0, #3
 800a19e:	d863      	bhi.n	800a268 <_dtoa_r+0x2a4>
 800a1a0:	f7f5 ffc4 	bl	800012c <__gnu_thumb1_case_uqi>
 800a1a4:	2b385654 	.word	0x2b385654
 800a1a8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a1aa:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800a1ac:	18f6      	adds	r6, r6, r3
 800a1ae:	4b68      	ldr	r3, [pc, #416]	@ (800a350 <_dtoa_r+0x38c>)
 800a1b0:	18f2      	adds	r2, r6, r3
 800a1b2:	2a20      	cmp	r2, #32
 800a1b4:	dd0f      	ble.n	800a1d6 <_dtoa_r+0x212>
 800a1b6:	2340      	movs	r3, #64	@ 0x40
 800a1b8:	1a9b      	subs	r3, r3, r2
 800a1ba:	409f      	lsls	r7, r3
 800a1bc:	4b65      	ldr	r3, [pc, #404]	@ (800a354 <_dtoa_r+0x390>)
 800a1be:	0038      	movs	r0, r7
 800a1c0:	18f3      	adds	r3, r6, r3
 800a1c2:	40dc      	lsrs	r4, r3
 800a1c4:	4320      	orrs	r0, r4
 800a1c6:	f7f8 fbff 	bl	80029c8 <__aeabi_ui2d>
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	4b62      	ldr	r3, [pc, #392]	@ (800a358 <_dtoa_r+0x394>)
 800a1ce:	1e77      	subs	r7, r6, #1
 800a1d0:	18cb      	adds	r3, r1, r3
 800a1d2:	9218      	str	r2, [sp, #96]	@ 0x60
 800a1d4:	e776      	b.n	800a0c4 <_dtoa_r+0x100>
 800a1d6:	2320      	movs	r3, #32
 800a1d8:	0020      	movs	r0, r4
 800a1da:	1a9b      	subs	r3, r3, r2
 800a1dc:	4098      	lsls	r0, r3
 800a1de:	e7f2      	b.n	800a1c6 <_dtoa_r+0x202>
 800a1e0:	9015      	str	r0, [sp, #84]	@ 0x54
 800a1e2:	e7ba      	b.n	800a15a <_dtoa_r+0x196>
 800a1e4:	920d      	str	r2, [sp, #52]	@ 0x34
 800a1e6:	e7c3      	b.n	800a170 <_dtoa_r+0x1ac>
 800a1e8:	9b06      	ldr	r3, [sp, #24]
 800a1ea:	9a04      	ldr	r2, [sp, #16]
 800a1ec:	1a9b      	subs	r3, r3, r2
 800a1ee:	9306      	str	r3, [sp, #24]
 800a1f0:	4253      	negs	r3, r2
 800a1f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	9314      	str	r3, [sp, #80]	@ 0x50
 800a1f8:	e7c5      	b.n	800a186 <_dtoa_r+0x1c2>
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a1fe:	9310      	str	r3, [sp, #64]	@ 0x40
 800a200:	4694      	mov	ip, r2
 800a202:	9b04      	ldr	r3, [sp, #16]
 800a204:	4463      	add	r3, ip
 800a206:	930e      	str	r3, [sp, #56]	@ 0x38
 800a208:	3301      	adds	r3, #1
 800a20a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	dc08      	bgt.n	800a222 <_dtoa_r+0x25e>
 800a210:	2301      	movs	r3, #1
 800a212:	e006      	b.n	800a222 <_dtoa_r+0x25e>
 800a214:	2301      	movs	r3, #1
 800a216:	9310      	str	r3, [sp, #64]	@ 0x40
 800a218:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	dd28      	ble.n	800a270 <_dtoa_r+0x2ac>
 800a21e:	930e      	str	r3, [sp, #56]	@ 0x38
 800a220:	9309      	str	r3, [sp, #36]	@ 0x24
 800a222:	9a03      	ldr	r2, [sp, #12]
 800a224:	2100      	movs	r1, #0
 800a226:	69d0      	ldr	r0, [r2, #28]
 800a228:	2204      	movs	r2, #4
 800a22a:	0015      	movs	r5, r2
 800a22c:	3514      	adds	r5, #20
 800a22e:	429d      	cmp	r5, r3
 800a230:	d923      	bls.n	800a27a <_dtoa_r+0x2b6>
 800a232:	6041      	str	r1, [r0, #4]
 800a234:	9803      	ldr	r0, [sp, #12]
 800a236:	f000 fcff 	bl	800ac38 <_Balloc>
 800a23a:	9008      	str	r0, [sp, #32]
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d11f      	bne.n	800a280 <_dtoa_r+0x2bc>
 800a240:	21b0      	movs	r1, #176	@ 0xb0
 800a242:	4b46      	ldr	r3, [pc, #280]	@ (800a35c <_dtoa_r+0x398>)
 800a244:	4831      	ldr	r0, [pc, #196]	@ (800a30c <_dtoa_r+0x348>)
 800a246:	9a08      	ldr	r2, [sp, #32]
 800a248:	31ff      	adds	r1, #255	@ 0xff
 800a24a:	e6d0      	b.n	8009fee <_dtoa_r+0x2a>
 800a24c:	2300      	movs	r3, #0
 800a24e:	e7e2      	b.n	800a216 <_dtoa_r+0x252>
 800a250:	2300      	movs	r3, #0
 800a252:	e7d3      	b.n	800a1fc <_dtoa_r+0x238>
 800a254:	2300      	movs	r3, #0
 800a256:	9410      	str	r4, [sp, #64]	@ 0x40
 800a258:	9322      	str	r3, [sp, #136]	@ 0x88
 800a25a:	3b01      	subs	r3, #1
 800a25c:	2200      	movs	r2, #0
 800a25e:	930e      	str	r3, [sp, #56]	@ 0x38
 800a260:	9309      	str	r3, [sp, #36]	@ 0x24
 800a262:	3313      	adds	r3, #19
 800a264:	9223      	str	r2, [sp, #140]	@ 0x8c
 800a266:	e7dc      	b.n	800a222 <_dtoa_r+0x25e>
 800a268:	2301      	movs	r3, #1
 800a26a:	9310      	str	r3, [sp, #64]	@ 0x40
 800a26c:	3b02      	subs	r3, #2
 800a26e:	e7f5      	b.n	800a25c <_dtoa_r+0x298>
 800a270:	2301      	movs	r3, #1
 800a272:	001a      	movs	r2, r3
 800a274:	930e      	str	r3, [sp, #56]	@ 0x38
 800a276:	9309      	str	r3, [sp, #36]	@ 0x24
 800a278:	e7f4      	b.n	800a264 <_dtoa_r+0x2a0>
 800a27a:	3101      	adds	r1, #1
 800a27c:	0052      	lsls	r2, r2, #1
 800a27e:	e7d4      	b.n	800a22a <_dtoa_r+0x266>
 800a280:	9b03      	ldr	r3, [sp, #12]
 800a282:	9a08      	ldr	r2, [sp, #32]
 800a284:	69db      	ldr	r3, [r3, #28]
 800a286:	601a      	str	r2, [r3, #0]
 800a288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a28a:	2b0e      	cmp	r3, #14
 800a28c:	d900      	bls.n	800a290 <_dtoa_r+0x2cc>
 800a28e:	e0d6      	b.n	800a43e <_dtoa_r+0x47a>
 800a290:	2c00      	cmp	r4, #0
 800a292:	d100      	bne.n	800a296 <_dtoa_r+0x2d2>
 800a294:	e0d3      	b.n	800a43e <_dtoa_r+0x47a>
 800a296:	9b04      	ldr	r3, [sp, #16]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	dd63      	ble.n	800a364 <_dtoa_r+0x3a0>
 800a29c:	210f      	movs	r1, #15
 800a29e:	9a04      	ldr	r2, [sp, #16]
 800a2a0:	4b2a      	ldr	r3, [pc, #168]	@ (800a34c <_dtoa_r+0x388>)
 800a2a2:	400a      	ands	r2, r1
 800a2a4:	00d2      	lsls	r2, r2, #3
 800a2a6:	189b      	adds	r3, r3, r2
 800a2a8:	681e      	ldr	r6, [r3, #0]
 800a2aa:	685f      	ldr	r7, [r3, #4]
 800a2ac:	9b04      	ldr	r3, [sp, #16]
 800a2ae:	2402      	movs	r4, #2
 800a2b0:	111d      	asrs	r5, r3, #4
 800a2b2:	05db      	lsls	r3, r3, #23
 800a2b4:	d50a      	bpl.n	800a2cc <_dtoa_r+0x308>
 800a2b6:	4b2a      	ldr	r3, [pc, #168]	@ (800a360 <_dtoa_r+0x39c>)
 800a2b8:	400d      	ands	r5, r1
 800a2ba:	6a1a      	ldr	r2, [r3, #32]
 800a2bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2be:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a2c0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a2c2:	f7f6 ffcb 	bl	800125c <__aeabi_ddiv>
 800a2c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800a2c8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a2ca:	3401      	adds	r4, #1
 800a2cc:	4b24      	ldr	r3, [pc, #144]	@ (800a360 <_dtoa_r+0x39c>)
 800a2ce:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2d0:	2d00      	cmp	r5, #0
 800a2d2:	d108      	bne.n	800a2e6 <_dtoa_r+0x322>
 800a2d4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a2d6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2d8:	0032      	movs	r2, r6
 800a2da:	003b      	movs	r3, r7
 800a2dc:	f7f6 ffbe 	bl	800125c <__aeabi_ddiv>
 800a2e0:	900a      	str	r0, [sp, #40]	@ 0x28
 800a2e2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a2e4:	e059      	b.n	800a39a <_dtoa_r+0x3d6>
 800a2e6:	2301      	movs	r3, #1
 800a2e8:	421d      	tst	r5, r3
 800a2ea:	d009      	beq.n	800a300 <_dtoa_r+0x33c>
 800a2ec:	18e4      	adds	r4, r4, r3
 800a2ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a2f0:	0030      	movs	r0, r6
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	0039      	movs	r1, r7
 800a2f8:	f7f7 fbea 	bl	8001ad0 <__aeabi_dmul>
 800a2fc:	0006      	movs	r6, r0
 800a2fe:	000f      	movs	r7, r1
 800a300:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a302:	106d      	asrs	r5, r5, #1
 800a304:	3308      	adds	r3, #8
 800a306:	e7e2      	b.n	800a2ce <_dtoa_r+0x30a>
 800a308:	0800d4c3 	.word	0x0800d4c3
 800a30c:	0800d4da 	.word	0x0800d4da
 800a310:	7ff00000 	.word	0x7ff00000
 800a314:	0000270f 	.word	0x0000270f
 800a318:	0800d4bf 	.word	0x0800d4bf
 800a31c:	0800d4c2 	.word	0x0800d4c2
 800a320:	0800d48e 	.word	0x0800d48e
 800a324:	0800d48d 	.word	0x0800d48d
 800a328:	3ff00000 	.word	0x3ff00000
 800a32c:	fffffc01 	.word	0xfffffc01
 800a330:	3ff80000 	.word	0x3ff80000
 800a334:	636f4361 	.word	0x636f4361
 800a338:	3fd287a7 	.word	0x3fd287a7
 800a33c:	8b60c8b3 	.word	0x8b60c8b3
 800a340:	3fc68a28 	.word	0x3fc68a28
 800a344:	509f79fb 	.word	0x509f79fb
 800a348:	3fd34413 	.word	0x3fd34413
 800a34c:	0800d688 	.word	0x0800d688
 800a350:	00000432 	.word	0x00000432
 800a354:	00000412 	.word	0x00000412
 800a358:	fe100000 	.word	0xfe100000
 800a35c:	0800d532 	.word	0x0800d532
 800a360:	0800d660 	.word	0x0800d660
 800a364:	9b04      	ldr	r3, [sp, #16]
 800a366:	2402      	movs	r4, #2
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d016      	beq.n	800a39a <_dtoa_r+0x3d6>
 800a36c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a36e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a370:	220f      	movs	r2, #15
 800a372:	425d      	negs	r5, r3
 800a374:	402a      	ands	r2, r5
 800a376:	4bd5      	ldr	r3, [pc, #852]	@ (800a6cc <_dtoa_r+0x708>)
 800a378:	00d2      	lsls	r2, r2, #3
 800a37a:	189b      	adds	r3, r3, r2
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	f7f7 fba6 	bl	8001ad0 <__aeabi_dmul>
 800a384:	2701      	movs	r7, #1
 800a386:	2300      	movs	r3, #0
 800a388:	900a      	str	r0, [sp, #40]	@ 0x28
 800a38a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a38c:	4ed0      	ldr	r6, [pc, #832]	@ (800a6d0 <_dtoa_r+0x70c>)
 800a38e:	112d      	asrs	r5, r5, #4
 800a390:	2d00      	cmp	r5, #0
 800a392:	d000      	beq.n	800a396 <_dtoa_r+0x3d2>
 800a394:	e095      	b.n	800a4c2 <_dtoa_r+0x4fe>
 800a396:	2b00      	cmp	r3, #0
 800a398:	d1a2      	bne.n	800a2e0 <_dtoa_r+0x31c>
 800a39a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a39c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a39e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d100      	bne.n	800a3a6 <_dtoa_r+0x3e2>
 800a3a4:	e098      	b.n	800a4d8 <_dtoa_r+0x514>
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	0030      	movs	r0, r6
 800a3aa:	0039      	movs	r1, r7
 800a3ac:	4bc9      	ldr	r3, [pc, #804]	@ (800a6d4 <_dtoa_r+0x710>)
 800a3ae:	f7f6 f85d 	bl	800046c <__aeabi_dcmplt>
 800a3b2:	2800      	cmp	r0, #0
 800a3b4:	d100      	bne.n	800a3b8 <_dtoa_r+0x3f4>
 800a3b6:	e08f      	b.n	800a4d8 <_dtoa_r+0x514>
 800a3b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d100      	bne.n	800a3c0 <_dtoa_r+0x3fc>
 800a3be:	e08b      	b.n	800a4d8 <_dtoa_r+0x514>
 800a3c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	dd37      	ble.n	800a436 <_dtoa_r+0x472>
 800a3c6:	9b04      	ldr	r3, [sp, #16]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	930c      	str	r3, [sp, #48]	@ 0x30
 800a3ce:	0030      	movs	r0, r6
 800a3d0:	4bc1      	ldr	r3, [pc, #772]	@ (800a6d8 <_dtoa_r+0x714>)
 800a3d2:	0039      	movs	r1, r7
 800a3d4:	f7f7 fb7c 	bl	8001ad0 <__aeabi_dmul>
 800a3d8:	900a      	str	r0, [sp, #40]	@ 0x28
 800a3da:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a3dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a3de:	3401      	adds	r4, #1
 800a3e0:	0020      	movs	r0, r4
 800a3e2:	9311      	str	r3, [sp, #68]	@ 0x44
 800a3e4:	f7f8 fac2 	bl	800296c <__aeabi_i2d>
 800a3e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a3ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a3ec:	f7f7 fb70 	bl	8001ad0 <__aeabi_dmul>
 800a3f0:	4bba      	ldr	r3, [pc, #744]	@ (800a6dc <_dtoa_r+0x718>)
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f7f6 fb6c 	bl	8000ad0 <__aeabi_dadd>
 800a3f8:	4bb9      	ldr	r3, [pc, #740]	@ (800a6e0 <_dtoa_r+0x71c>)
 800a3fa:	0006      	movs	r6, r0
 800a3fc:	18cf      	adds	r7, r1, r3
 800a3fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a400:	2b00      	cmp	r3, #0
 800a402:	d16d      	bne.n	800a4e0 <_dtoa_r+0x51c>
 800a404:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a406:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a408:	2200      	movs	r2, #0
 800a40a:	4bb6      	ldr	r3, [pc, #728]	@ (800a6e4 <_dtoa_r+0x720>)
 800a40c:	f7f7 fe46 	bl	800209c <__aeabi_dsub>
 800a410:	0032      	movs	r2, r6
 800a412:	003b      	movs	r3, r7
 800a414:	0004      	movs	r4, r0
 800a416:	000d      	movs	r5, r1
 800a418:	f7f6 f83c 	bl	8000494 <__aeabi_dcmpgt>
 800a41c:	2800      	cmp	r0, #0
 800a41e:	d000      	beq.n	800a422 <_dtoa_r+0x45e>
 800a420:	e2b6      	b.n	800a990 <_dtoa_r+0x9cc>
 800a422:	2180      	movs	r1, #128	@ 0x80
 800a424:	0609      	lsls	r1, r1, #24
 800a426:	187b      	adds	r3, r7, r1
 800a428:	0032      	movs	r2, r6
 800a42a:	0020      	movs	r0, r4
 800a42c:	0029      	movs	r1, r5
 800a42e:	f7f6 f81d 	bl	800046c <__aeabi_dcmplt>
 800a432:	2800      	cmp	r0, #0
 800a434:	d128      	bne.n	800a488 <_dtoa_r+0x4c4>
 800a436:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a438:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a43a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a43c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a43e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a440:	2b00      	cmp	r3, #0
 800a442:	da00      	bge.n	800a446 <_dtoa_r+0x482>
 800a444:	e174      	b.n	800a730 <_dtoa_r+0x76c>
 800a446:	9a04      	ldr	r2, [sp, #16]
 800a448:	2a0e      	cmp	r2, #14
 800a44a:	dd00      	ble.n	800a44e <_dtoa_r+0x48a>
 800a44c:	e170      	b.n	800a730 <_dtoa_r+0x76c>
 800a44e:	4b9f      	ldr	r3, [pc, #636]	@ (800a6cc <_dtoa_r+0x708>)
 800a450:	00d2      	lsls	r2, r2, #3
 800a452:	189b      	adds	r3, r3, r2
 800a454:	685c      	ldr	r4, [r3, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	9306      	str	r3, [sp, #24]
 800a45a:	9407      	str	r4, [sp, #28]
 800a45c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a45e:	2b00      	cmp	r3, #0
 800a460:	db00      	blt.n	800a464 <_dtoa_r+0x4a0>
 800a462:	e0e7      	b.n	800a634 <_dtoa_r+0x670>
 800a464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a466:	2b00      	cmp	r3, #0
 800a468:	dd00      	ble.n	800a46c <_dtoa_r+0x4a8>
 800a46a:	e0e3      	b.n	800a634 <_dtoa_r+0x670>
 800a46c:	d10c      	bne.n	800a488 <_dtoa_r+0x4c4>
 800a46e:	9806      	ldr	r0, [sp, #24]
 800a470:	9907      	ldr	r1, [sp, #28]
 800a472:	2200      	movs	r2, #0
 800a474:	4b9b      	ldr	r3, [pc, #620]	@ (800a6e4 <_dtoa_r+0x720>)
 800a476:	f7f7 fb2b 	bl	8001ad0 <__aeabi_dmul>
 800a47a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a47c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a47e:	f7f6 f813 	bl	80004a8 <__aeabi_dcmpge>
 800a482:	2800      	cmp	r0, #0
 800a484:	d100      	bne.n	800a488 <_dtoa_r+0x4c4>
 800a486:	e286      	b.n	800a996 <_dtoa_r+0x9d2>
 800a488:	2600      	movs	r6, #0
 800a48a:	0037      	movs	r7, r6
 800a48c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a48e:	9c08      	ldr	r4, [sp, #32]
 800a490:	43db      	mvns	r3, r3
 800a492:	930c      	str	r3, [sp, #48]	@ 0x30
 800a494:	9704      	str	r7, [sp, #16]
 800a496:	2700      	movs	r7, #0
 800a498:	0031      	movs	r1, r6
 800a49a:	9803      	ldr	r0, [sp, #12]
 800a49c:	f000 fc10 	bl	800acc0 <_Bfree>
 800a4a0:	9b04      	ldr	r3, [sp, #16]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d100      	bne.n	800a4a8 <_dtoa_r+0x4e4>
 800a4a6:	e0bb      	b.n	800a620 <_dtoa_r+0x65c>
 800a4a8:	2f00      	cmp	r7, #0
 800a4aa:	d005      	beq.n	800a4b8 <_dtoa_r+0x4f4>
 800a4ac:	429f      	cmp	r7, r3
 800a4ae:	d003      	beq.n	800a4b8 <_dtoa_r+0x4f4>
 800a4b0:	0039      	movs	r1, r7
 800a4b2:	9803      	ldr	r0, [sp, #12]
 800a4b4:	f000 fc04 	bl	800acc0 <_Bfree>
 800a4b8:	9904      	ldr	r1, [sp, #16]
 800a4ba:	9803      	ldr	r0, [sp, #12]
 800a4bc:	f000 fc00 	bl	800acc0 <_Bfree>
 800a4c0:	e0ae      	b.n	800a620 <_dtoa_r+0x65c>
 800a4c2:	423d      	tst	r5, r7
 800a4c4:	d005      	beq.n	800a4d2 <_dtoa_r+0x50e>
 800a4c6:	6832      	ldr	r2, [r6, #0]
 800a4c8:	6873      	ldr	r3, [r6, #4]
 800a4ca:	f7f7 fb01 	bl	8001ad0 <__aeabi_dmul>
 800a4ce:	003b      	movs	r3, r7
 800a4d0:	3401      	adds	r4, #1
 800a4d2:	106d      	asrs	r5, r5, #1
 800a4d4:	3608      	adds	r6, #8
 800a4d6:	e75b      	b.n	800a390 <_dtoa_r+0x3cc>
 800a4d8:	9b04      	ldr	r3, [sp, #16]
 800a4da:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4de:	e77f      	b.n	800a3e0 <_dtoa_r+0x41c>
 800a4e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a4e2:	4b7a      	ldr	r3, [pc, #488]	@ (800a6cc <_dtoa_r+0x708>)
 800a4e4:	3a01      	subs	r2, #1
 800a4e6:	00d2      	lsls	r2, r2, #3
 800a4e8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a4ea:	189b      	adds	r3, r3, r2
 800a4ec:	681a      	ldr	r2, [r3, #0]
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	2900      	cmp	r1, #0
 800a4f2:	d04c      	beq.n	800a58e <_dtoa_r+0x5ca>
 800a4f4:	2000      	movs	r0, #0
 800a4f6:	497c      	ldr	r1, [pc, #496]	@ (800a6e8 <_dtoa_r+0x724>)
 800a4f8:	f7f6 feb0 	bl	800125c <__aeabi_ddiv>
 800a4fc:	0032      	movs	r2, r6
 800a4fe:	003b      	movs	r3, r7
 800a500:	f7f7 fdcc 	bl	800209c <__aeabi_dsub>
 800a504:	9a08      	ldr	r2, [sp, #32]
 800a506:	0006      	movs	r6, r0
 800a508:	4694      	mov	ip, r2
 800a50a:	000f      	movs	r7, r1
 800a50c:	9b08      	ldr	r3, [sp, #32]
 800a50e:	9316      	str	r3, [sp, #88]	@ 0x58
 800a510:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a512:	4463      	add	r3, ip
 800a514:	9311      	str	r3, [sp, #68]	@ 0x44
 800a516:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a51a:	f7f8 f9eb 	bl	80028f4 <__aeabi_d2iz>
 800a51e:	0005      	movs	r5, r0
 800a520:	f7f8 fa24 	bl	800296c <__aeabi_i2d>
 800a524:	0002      	movs	r2, r0
 800a526:	000b      	movs	r3, r1
 800a528:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a52a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a52c:	f7f7 fdb6 	bl	800209c <__aeabi_dsub>
 800a530:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a532:	3530      	adds	r5, #48	@ 0x30
 800a534:	1c5c      	adds	r4, r3, #1
 800a536:	701d      	strb	r5, [r3, #0]
 800a538:	0032      	movs	r2, r6
 800a53a:	003b      	movs	r3, r7
 800a53c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a53e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a540:	f7f5 ff94 	bl	800046c <__aeabi_dcmplt>
 800a544:	2800      	cmp	r0, #0
 800a546:	d16b      	bne.n	800a620 <_dtoa_r+0x65c>
 800a548:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a54a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a54c:	2000      	movs	r0, #0
 800a54e:	4961      	ldr	r1, [pc, #388]	@ (800a6d4 <_dtoa_r+0x710>)
 800a550:	f7f7 fda4 	bl	800209c <__aeabi_dsub>
 800a554:	0032      	movs	r2, r6
 800a556:	003b      	movs	r3, r7
 800a558:	f7f5 ff88 	bl	800046c <__aeabi_dcmplt>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	d000      	beq.n	800a562 <_dtoa_r+0x59e>
 800a560:	e0c6      	b.n	800a6f0 <_dtoa_r+0x72c>
 800a562:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a564:	42a3      	cmp	r3, r4
 800a566:	d100      	bne.n	800a56a <_dtoa_r+0x5a6>
 800a568:	e765      	b.n	800a436 <_dtoa_r+0x472>
 800a56a:	2200      	movs	r2, #0
 800a56c:	0030      	movs	r0, r6
 800a56e:	0039      	movs	r1, r7
 800a570:	4b59      	ldr	r3, [pc, #356]	@ (800a6d8 <_dtoa_r+0x714>)
 800a572:	f7f7 faad 	bl	8001ad0 <__aeabi_dmul>
 800a576:	2200      	movs	r2, #0
 800a578:	0006      	movs	r6, r0
 800a57a:	000f      	movs	r7, r1
 800a57c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a57e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a580:	4b55      	ldr	r3, [pc, #340]	@ (800a6d8 <_dtoa_r+0x714>)
 800a582:	f7f7 faa5 	bl	8001ad0 <__aeabi_dmul>
 800a586:	9416      	str	r4, [sp, #88]	@ 0x58
 800a588:	900a      	str	r0, [sp, #40]	@ 0x28
 800a58a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a58c:	e7c3      	b.n	800a516 <_dtoa_r+0x552>
 800a58e:	0030      	movs	r0, r6
 800a590:	0039      	movs	r1, r7
 800a592:	f7f7 fa9d 	bl	8001ad0 <__aeabi_dmul>
 800a596:	9d08      	ldr	r5, [sp, #32]
 800a598:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a59a:	002b      	movs	r3, r5
 800a59c:	4694      	mov	ip, r2
 800a59e:	9016      	str	r0, [sp, #88]	@ 0x58
 800a5a0:	9117      	str	r1, [sp, #92]	@ 0x5c
 800a5a2:	4463      	add	r3, ip
 800a5a4:	9319      	str	r3, [sp, #100]	@ 0x64
 800a5a6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a5a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5aa:	f7f8 f9a3 	bl	80028f4 <__aeabi_d2iz>
 800a5ae:	0004      	movs	r4, r0
 800a5b0:	f7f8 f9dc 	bl	800296c <__aeabi_i2d>
 800a5b4:	000b      	movs	r3, r1
 800a5b6:	0002      	movs	r2, r0
 800a5b8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a5ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5bc:	f7f7 fd6e 	bl	800209c <__aeabi_dsub>
 800a5c0:	3430      	adds	r4, #48	@ 0x30
 800a5c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a5c4:	702c      	strb	r4, [r5, #0]
 800a5c6:	3501      	adds	r5, #1
 800a5c8:	0006      	movs	r6, r0
 800a5ca:	000f      	movs	r7, r1
 800a5cc:	42ab      	cmp	r3, r5
 800a5ce:	d12a      	bne.n	800a626 <_dtoa_r+0x662>
 800a5d0:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a5d2:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800a5d4:	9b08      	ldr	r3, [sp, #32]
 800a5d6:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a5d8:	469c      	mov	ip, r3
 800a5da:	2200      	movs	r2, #0
 800a5dc:	4b42      	ldr	r3, [pc, #264]	@ (800a6e8 <_dtoa_r+0x724>)
 800a5de:	4464      	add	r4, ip
 800a5e0:	f7f6 fa76 	bl	8000ad0 <__aeabi_dadd>
 800a5e4:	0002      	movs	r2, r0
 800a5e6:	000b      	movs	r3, r1
 800a5e8:	0030      	movs	r0, r6
 800a5ea:	0039      	movs	r1, r7
 800a5ec:	f7f5 ff52 	bl	8000494 <__aeabi_dcmpgt>
 800a5f0:	2800      	cmp	r0, #0
 800a5f2:	d000      	beq.n	800a5f6 <_dtoa_r+0x632>
 800a5f4:	e07c      	b.n	800a6f0 <_dtoa_r+0x72c>
 800a5f6:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a5f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a5fa:	2000      	movs	r0, #0
 800a5fc:	493a      	ldr	r1, [pc, #232]	@ (800a6e8 <_dtoa_r+0x724>)
 800a5fe:	f7f7 fd4d 	bl	800209c <__aeabi_dsub>
 800a602:	0002      	movs	r2, r0
 800a604:	000b      	movs	r3, r1
 800a606:	0030      	movs	r0, r6
 800a608:	0039      	movs	r1, r7
 800a60a:	f7f5 ff2f 	bl	800046c <__aeabi_dcmplt>
 800a60e:	2800      	cmp	r0, #0
 800a610:	d100      	bne.n	800a614 <_dtoa_r+0x650>
 800a612:	e710      	b.n	800a436 <_dtoa_r+0x472>
 800a614:	0023      	movs	r3, r4
 800a616:	3c01      	subs	r4, #1
 800a618:	7822      	ldrb	r2, [r4, #0]
 800a61a:	2a30      	cmp	r2, #48	@ 0x30
 800a61c:	d0fa      	beq.n	800a614 <_dtoa_r+0x650>
 800a61e:	001c      	movs	r4, r3
 800a620:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a622:	9304      	str	r3, [sp, #16]
 800a624:	e042      	b.n	800a6ac <_dtoa_r+0x6e8>
 800a626:	2200      	movs	r2, #0
 800a628:	4b2b      	ldr	r3, [pc, #172]	@ (800a6d8 <_dtoa_r+0x714>)
 800a62a:	f7f7 fa51 	bl	8001ad0 <__aeabi_dmul>
 800a62e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a630:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a632:	e7b8      	b.n	800a5a6 <_dtoa_r+0x5e2>
 800a634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a636:	9d08      	ldr	r5, [sp, #32]
 800a638:	3b01      	subs	r3, #1
 800a63a:	195b      	adds	r3, r3, r5
 800a63c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a63e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a640:	930a      	str	r3, [sp, #40]	@ 0x28
 800a642:	9a06      	ldr	r2, [sp, #24]
 800a644:	9b07      	ldr	r3, [sp, #28]
 800a646:	0030      	movs	r0, r6
 800a648:	0039      	movs	r1, r7
 800a64a:	f7f6 fe07 	bl	800125c <__aeabi_ddiv>
 800a64e:	f7f8 f951 	bl	80028f4 <__aeabi_d2iz>
 800a652:	9009      	str	r0, [sp, #36]	@ 0x24
 800a654:	f7f8 f98a 	bl	800296c <__aeabi_i2d>
 800a658:	9a06      	ldr	r2, [sp, #24]
 800a65a:	9b07      	ldr	r3, [sp, #28]
 800a65c:	f7f7 fa38 	bl	8001ad0 <__aeabi_dmul>
 800a660:	0002      	movs	r2, r0
 800a662:	000b      	movs	r3, r1
 800a664:	0030      	movs	r0, r6
 800a666:	0039      	movs	r1, r7
 800a668:	f7f7 fd18 	bl	800209c <__aeabi_dsub>
 800a66c:	002b      	movs	r3, r5
 800a66e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a670:	3501      	adds	r5, #1
 800a672:	3230      	adds	r2, #48	@ 0x30
 800a674:	701a      	strb	r2, [r3, #0]
 800a676:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a678:	002c      	movs	r4, r5
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d14b      	bne.n	800a716 <_dtoa_r+0x752>
 800a67e:	0002      	movs	r2, r0
 800a680:	000b      	movs	r3, r1
 800a682:	f7f6 fa25 	bl	8000ad0 <__aeabi_dadd>
 800a686:	9a06      	ldr	r2, [sp, #24]
 800a688:	9b07      	ldr	r3, [sp, #28]
 800a68a:	0006      	movs	r6, r0
 800a68c:	000f      	movs	r7, r1
 800a68e:	f7f5 ff01 	bl	8000494 <__aeabi_dcmpgt>
 800a692:	2800      	cmp	r0, #0
 800a694:	d12a      	bne.n	800a6ec <_dtoa_r+0x728>
 800a696:	9a06      	ldr	r2, [sp, #24]
 800a698:	9b07      	ldr	r3, [sp, #28]
 800a69a:	0030      	movs	r0, r6
 800a69c:	0039      	movs	r1, r7
 800a69e:	f7f5 fedf 	bl	8000460 <__aeabi_dcmpeq>
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	d002      	beq.n	800a6ac <_dtoa_r+0x6e8>
 800a6a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6a8:	07dd      	lsls	r5, r3, #31
 800a6aa:	d41f      	bmi.n	800a6ec <_dtoa_r+0x728>
 800a6ac:	9905      	ldr	r1, [sp, #20]
 800a6ae:	9803      	ldr	r0, [sp, #12]
 800a6b0:	f000 fb06 	bl	800acc0 <_Bfree>
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	7023      	strb	r3, [r4, #0]
 800a6b8:	9b04      	ldr	r3, [sp, #16]
 800a6ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a6bc:	3301      	adds	r3, #1
 800a6be:	6013      	str	r3, [r2, #0]
 800a6c0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d100      	bne.n	800a6c8 <_dtoa_r+0x704>
 800a6c6:	e4c7      	b.n	800a058 <_dtoa_r+0x94>
 800a6c8:	601c      	str	r4, [r3, #0]
 800a6ca:	e4c5      	b.n	800a058 <_dtoa_r+0x94>
 800a6cc:	0800d688 	.word	0x0800d688
 800a6d0:	0800d660 	.word	0x0800d660
 800a6d4:	3ff00000 	.word	0x3ff00000
 800a6d8:	40240000 	.word	0x40240000
 800a6dc:	401c0000 	.word	0x401c0000
 800a6e0:	fcc00000 	.word	0xfcc00000
 800a6e4:	40140000 	.word	0x40140000
 800a6e8:	3fe00000 	.word	0x3fe00000
 800a6ec:	9b04      	ldr	r3, [sp, #16]
 800a6ee:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6f0:	0023      	movs	r3, r4
 800a6f2:	001c      	movs	r4, r3
 800a6f4:	3b01      	subs	r3, #1
 800a6f6:	781a      	ldrb	r2, [r3, #0]
 800a6f8:	2a39      	cmp	r2, #57	@ 0x39
 800a6fa:	d108      	bne.n	800a70e <_dtoa_r+0x74a>
 800a6fc:	9a08      	ldr	r2, [sp, #32]
 800a6fe:	429a      	cmp	r2, r3
 800a700:	d1f7      	bne.n	800a6f2 <_dtoa_r+0x72e>
 800a702:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a704:	9908      	ldr	r1, [sp, #32]
 800a706:	3201      	adds	r2, #1
 800a708:	920c      	str	r2, [sp, #48]	@ 0x30
 800a70a:	2230      	movs	r2, #48	@ 0x30
 800a70c:	700a      	strb	r2, [r1, #0]
 800a70e:	781a      	ldrb	r2, [r3, #0]
 800a710:	3201      	adds	r2, #1
 800a712:	701a      	strb	r2, [r3, #0]
 800a714:	e784      	b.n	800a620 <_dtoa_r+0x65c>
 800a716:	2200      	movs	r2, #0
 800a718:	4bc6      	ldr	r3, [pc, #792]	@ (800aa34 <_dtoa_r+0xa70>)
 800a71a:	f7f7 f9d9 	bl	8001ad0 <__aeabi_dmul>
 800a71e:	2200      	movs	r2, #0
 800a720:	2300      	movs	r3, #0
 800a722:	0006      	movs	r6, r0
 800a724:	000f      	movs	r7, r1
 800a726:	f7f5 fe9b 	bl	8000460 <__aeabi_dcmpeq>
 800a72a:	2800      	cmp	r0, #0
 800a72c:	d089      	beq.n	800a642 <_dtoa_r+0x67e>
 800a72e:	e7bd      	b.n	800a6ac <_dtoa_r+0x6e8>
 800a730:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a732:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a734:	9c06      	ldr	r4, [sp, #24]
 800a736:	2f00      	cmp	r7, #0
 800a738:	d014      	beq.n	800a764 <_dtoa_r+0x7a0>
 800a73a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a73c:	2a01      	cmp	r2, #1
 800a73e:	dd00      	ble.n	800a742 <_dtoa_r+0x77e>
 800a740:	e0e4      	b.n	800a90c <_dtoa_r+0x948>
 800a742:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a744:	2a00      	cmp	r2, #0
 800a746:	d100      	bne.n	800a74a <_dtoa_r+0x786>
 800a748:	e0da      	b.n	800a900 <_dtoa_r+0x93c>
 800a74a:	4abb      	ldr	r2, [pc, #748]	@ (800aa38 <_dtoa_r+0xa74>)
 800a74c:	189b      	adds	r3, r3, r2
 800a74e:	9a06      	ldr	r2, [sp, #24]
 800a750:	2101      	movs	r1, #1
 800a752:	18d2      	adds	r2, r2, r3
 800a754:	9206      	str	r2, [sp, #24]
 800a756:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a758:	9803      	ldr	r0, [sp, #12]
 800a75a:	18d3      	adds	r3, r2, r3
 800a75c:	930d      	str	r3, [sp, #52]	@ 0x34
 800a75e:	f000 fbb3 	bl	800aec8 <__i2b>
 800a762:	0007      	movs	r7, r0
 800a764:	2c00      	cmp	r4, #0
 800a766:	d00e      	beq.n	800a786 <_dtoa_r+0x7c2>
 800a768:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	dd0b      	ble.n	800a786 <_dtoa_r+0x7c2>
 800a76e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a770:	0023      	movs	r3, r4
 800a772:	4294      	cmp	r4, r2
 800a774:	dd00      	ble.n	800a778 <_dtoa_r+0x7b4>
 800a776:	0013      	movs	r3, r2
 800a778:	9a06      	ldr	r2, [sp, #24]
 800a77a:	1ae4      	subs	r4, r4, r3
 800a77c:	1ad2      	subs	r2, r2, r3
 800a77e:	9206      	str	r2, [sp, #24]
 800a780:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a782:	1ad3      	subs	r3, r2, r3
 800a784:	930d      	str	r3, [sp, #52]	@ 0x34
 800a786:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d021      	beq.n	800a7d0 <_dtoa_r+0x80c>
 800a78c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d100      	bne.n	800a794 <_dtoa_r+0x7d0>
 800a792:	e0d3      	b.n	800a93c <_dtoa_r+0x978>
 800a794:	9e05      	ldr	r6, [sp, #20]
 800a796:	2d00      	cmp	r5, #0
 800a798:	d014      	beq.n	800a7c4 <_dtoa_r+0x800>
 800a79a:	0039      	movs	r1, r7
 800a79c:	002a      	movs	r2, r5
 800a79e:	9803      	ldr	r0, [sp, #12]
 800a7a0:	f000 fc54 	bl	800b04c <__pow5mult>
 800a7a4:	9a05      	ldr	r2, [sp, #20]
 800a7a6:	0001      	movs	r1, r0
 800a7a8:	0007      	movs	r7, r0
 800a7aa:	9803      	ldr	r0, [sp, #12]
 800a7ac:	f000 fba4 	bl	800aef8 <__multiply>
 800a7b0:	0006      	movs	r6, r0
 800a7b2:	9905      	ldr	r1, [sp, #20]
 800a7b4:	9803      	ldr	r0, [sp, #12]
 800a7b6:	f000 fa83 	bl	800acc0 <_Bfree>
 800a7ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a7bc:	9605      	str	r6, [sp, #20]
 800a7be:	1b5b      	subs	r3, r3, r5
 800a7c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a7c2:	d005      	beq.n	800a7d0 <_dtoa_r+0x80c>
 800a7c4:	0031      	movs	r1, r6
 800a7c6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a7c8:	9803      	ldr	r0, [sp, #12]
 800a7ca:	f000 fc3f 	bl	800b04c <__pow5mult>
 800a7ce:	9005      	str	r0, [sp, #20]
 800a7d0:	2101      	movs	r1, #1
 800a7d2:	9803      	ldr	r0, [sp, #12]
 800a7d4:	f000 fb78 	bl	800aec8 <__i2b>
 800a7d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a7da:	0006      	movs	r6, r0
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d100      	bne.n	800a7e2 <_dtoa_r+0x81e>
 800a7e0:	e1bc      	b.n	800ab5c <_dtoa_r+0xb98>
 800a7e2:	001a      	movs	r2, r3
 800a7e4:	0001      	movs	r1, r0
 800a7e6:	9803      	ldr	r0, [sp, #12]
 800a7e8:	f000 fc30 	bl	800b04c <__pow5mult>
 800a7ec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a7ee:	0006      	movs	r6, r0
 800a7f0:	2500      	movs	r5, #0
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	dc16      	bgt.n	800a824 <_dtoa_r+0x860>
 800a7f6:	2500      	movs	r5, #0
 800a7f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7fa:	42ab      	cmp	r3, r5
 800a7fc:	d10e      	bne.n	800a81c <_dtoa_r+0x858>
 800a7fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a800:	031b      	lsls	r3, r3, #12
 800a802:	42ab      	cmp	r3, r5
 800a804:	d10a      	bne.n	800a81c <_dtoa_r+0x858>
 800a806:	4b8d      	ldr	r3, [pc, #564]	@ (800aa3c <_dtoa_r+0xa78>)
 800a808:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a80a:	4213      	tst	r3, r2
 800a80c:	d006      	beq.n	800a81c <_dtoa_r+0x858>
 800a80e:	9b06      	ldr	r3, [sp, #24]
 800a810:	3501      	adds	r5, #1
 800a812:	3301      	adds	r3, #1
 800a814:	9306      	str	r3, [sp, #24]
 800a816:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a818:	3301      	adds	r3, #1
 800a81a:	930d      	str	r3, [sp, #52]	@ 0x34
 800a81c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a81e:	2001      	movs	r0, #1
 800a820:	2b00      	cmp	r3, #0
 800a822:	d008      	beq.n	800a836 <_dtoa_r+0x872>
 800a824:	6933      	ldr	r3, [r6, #16]
 800a826:	3303      	adds	r3, #3
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	18f3      	adds	r3, r6, r3
 800a82c:	6858      	ldr	r0, [r3, #4]
 800a82e:	f000 fafb 	bl	800ae28 <__hi0bits>
 800a832:	2320      	movs	r3, #32
 800a834:	1a18      	subs	r0, r3, r0
 800a836:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a838:	1818      	adds	r0, r3, r0
 800a83a:	0002      	movs	r2, r0
 800a83c:	231f      	movs	r3, #31
 800a83e:	401a      	ands	r2, r3
 800a840:	4218      	tst	r0, r3
 800a842:	d100      	bne.n	800a846 <_dtoa_r+0x882>
 800a844:	e081      	b.n	800a94a <_dtoa_r+0x986>
 800a846:	3301      	adds	r3, #1
 800a848:	1a9b      	subs	r3, r3, r2
 800a84a:	2b04      	cmp	r3, #4
 800a84c:	dd79      	ble.n	800a942 <_dtoa_r+0x97e>
 800a84e:	231c      	movs	r3, #28
 800a850:	1a9b      	subs	r3, r3, r2
 800a852:	9a06      	ldr	r2, [sp, #24]
 800a854:	18e4      	adds	r4, r4, r3
 800a856:	18d2      	adds	r2, r2, r3
 800a858:	9206      	str	r2, [sp, #24]
 800a85a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a85c:	18d3      	adds	r3, r2, r3
 800a85e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a860:	9b06      	ldr	r3, [sp, #24]
 800a862:	2b00      	cmp	r3, #0
 800a864:	dd05      	ble.n	800a872 <_dtoa_r+0x8ae>
 800a866:	001a      	movs	r2, r3
 800a868:	9905      	ldr	r1, [sp, #20]
 800a86a:	9803      	ldr	r0, [sp, #12]
 800a86c:	f000 fc4a 	bl	800b104 <__lshift>
 800a870:	9005      	str	r0, [sp, #20]
 800a872:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a874:	2b00      	cmp	r3, #0
 800a876:	dd05      	ble.n	800a884 <_dtoa_r+0x8c0>
 800a878:	0031      	movs	r1, r6
 800a87a:	001a      	movs	r2, r3
 800a87c:	9803      	ldr	r0, [sp, #12]
 800a87e:	f000 fc41 	bl	800b104 <__lshift>
 800a882:	0006      	movs	r6, r0
 800a884:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a886:	2b00      	cmp	r3, #0
 800a888:	d061      	beq.n	800a94e <_dtoa_r+0x98a>
 800a88a:	0031      	movs	r1, r6
 800a88c:	9805      	ldr	r0, [sp, #20]
 800a88e:	f000 fca5 	bl	800b1dc <__mcmp>
 800a892:	2800      	cmp	r0, #0
 800a894:	da5b      	bge.n	800a94e <_dtoa_r+0x98a>
 800a896:	9b04      	ldr	r3, [sp, #16]
 800a898:	220a      	movs	r2, #10
 800a89a:	3b01      	subs	r3, #1
 800a89c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a89e:	9905      	ldr	r1, [sp, #20]
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	9803      	ldr	r0, [sp, #12]
 800a8a4:	f000 fa30 	bl	800ad08 <__multadd>
 800a8a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a8aa:	9005      	str	r0, [sp, #20]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d100      	bne.n	800a8b2 <_dtoa_r+0x8ee>
 800a8b0:	e15b      	b.n	800ab6a <_dtoa_r+0xba6>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	0039      	movs	r1, r7
 800a8b6:	220a      	movs	r2, #10
 800a8b8:	9803      	ldr	r0, [sp, #12]
 800a8ba:	f000 fa25 	bl	800ad08 <__multadd>
 800a8be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8c0:	0007      	movs	r7, r0
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	dc4d      	bgt.n	800a962 <_dtoa_r+0x99e>
 800a8c6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a8c8:	2b02      	cmp	r3, #2
 800a8ca:	dd46      	ble.n	800a95a <_dtoa_r+0x996>
 800a8cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d000      	beq.n	800a8d4 <_dtoa_r+0x910>
 800a8d2:	e5db      	b.n	800a48c <_dtoa_r+0x4c8>
 800a8d4:	0031      	movs	r1, r6
 800a8d6:	2205      	movs	r2, #5
 800a8d8:	9803      	ldr	r0, [sp, #12]
 800a8da:	f000 fa15 	bl	800ad08 <__multadd>
 800a8de:	0006      	movs	r6, r0
 800a8e0:	0001      	movs	r1, r0
 800a8e2:	9805      	ldr	r0, [sp, #20]
 800a8e4:	f000 fc7a 	bl	800b1dc <__mcmp>
 800a8e8:	2800      	cmp	r0, #0
 800a8ea:	dc00      	bgt.n	800a8ee <_dtoa_r+0x92a>
 800a8ec:	e5ce      	b.n	800a48c <_dtoa_r+0x4c8>
 800a8ee:	9b08      	ldr	r3, [sp, #32]
 800a8f0:	9a08      	ldr	r2, [sp, #32]
 800a8f2:	1c5c      	adds	r4, r3, #1
 800a8f4:	2331      	movs	r3, #49	@ 0x31
 800a8f6:	7013      	strb	r3, [r2, #0]
 800a8f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800a8fe:	e5c9      	b.n	800a494 <_dtoa_r+0x4d0>
 800a900:	2336      	movs	r3, #54	@ 0x36
 800a902:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a904:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a906:	1a9b      	subs	r3, r3, r2
 800a908:	9c06      	ldr	r4, [sp, #24]
 800a90a:	e720      	b.n	800a74e <_dtoa_r+0x78a>
 800a90c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90e:	1e5d      	subs	r5, r3, #1
 800a910:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a912:	42ab      	cmp	r3, r5
 800a914:	db08      	blt.n	800a928 <_dtoa_r+0x964>
 800a916:	1b5d      	subs	r5, r3, r5
 800a918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	daf4      	bge.n	800a908 <_dtoa_r+0x944>
 800a91e:	9b06      	ldr	r3, [sp, #24]
 800a920:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a922:	1a9c      	subs	r4, r3, r2
 800a924:	2300      	movs	r3, #0
 800a926:	e712      	b.n	800a74e <_dtoa_r+0x78a>
 800a928:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a92a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a92c:	1aeb      	subs	r3, r5, r3
 800a92e:	18d3      	adds	r3, r2, r3
 800a930:	9314      	str	r3, [sp, #80]	@ 0x50
 800a932:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a934:	9c06      	ldr	r4, [sp, #24]
 800a936:	2500      	movs	r5, #0
 800a938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a93a:	e708      	b.n	800a74e <_dtoa_r+0x78a>
 800a93c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a93e:	9905      	ldr	r1, [sp, #20]
 800a940:	e742      	b.n	800a7c8 <_dtoa_r+0x804>
 800a942:	2b04      	cmp	r3, #4
 800a944:	d08c      	beq.n	800a860 <_dtoa_r+0x89c>
 800a946:	331c      	adds	r3, #28
 800a948:	e783      	b.n	800a852 <_dtoa_r+0x88e>
 800a94a:	0013      	movs	r3, r2
 800a94c:	e7fb      	b.n	800a946 <_dtoa_r+0x982>
 800a94e:	9b04      	ldr	r3, [sp, #16]
 800a950:	930c      	str	r3, [sp, #48]	@ 0x30
 800a952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a954:	930e      	str	r3, [sp, #56]	@ 0x38
 800a956:	2b00      	cmp	r3, #0
 800a958:	ddb5      	ble.n	800a8c6 <_dtoa_r+0x902>
 800a95a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d100      	bne.n	800a962 <_dtoa_r+0x99e>
 800a960:	e107      	b.n	800ab72 <_dtoa_r+0xbae>
 800a962:	2c00      	cmp	r4, #0
 800a964:	dd05      	ble.n	800a972 <_dtoa_r+0x9ae>
 800a966:	0039      	movs	r1, r7
 800a968:	0022      	movs	r2, r4
 800a96a:	9803      	ldr	r0, [sp, #12]
 800a96c:	f000 fbca 	bl	800b104 <__lshift>
 800a970:	0007      	movs	r7, r0
 800a972:	9704      	str	r7, [sp, #16]
 800a974:	2d00      	cmp	r5, #0
 800a976:	d020      	beq.n	800a9ba <_dtoa_r+0x9f6>
 800a978:	6879      	ldr	r1, [r7, #4]
 800a97a:	9803      	ldr	r0, [sp, #12]
 800a97c:	f000 f95c 	bl	800ac38 <_Balloc>
 800a980:	1e04      	subs	r4, r0, #0
 800a982:	d10c      	bne.n	800a99e <_dtoa_r+0x9da>
 800a984:	0022      	movs	r2, r4
 800a986:	4b2e      	ldr	r3, [pc, #184]	@ (800aa40 <_dtoa_r+0xa7c>)
 800a988:	482e      	ldr	r0, [pc, #184]	@ (800aa44 <_dtoa_r+0xa80>)
 800a98a:	492f      	ldr	r1, [pc, #188]	@ (800aa48 <_dtoa_r+0xa84>)
 800a98c:	f7ff fb2f 	bl	8009fee <_dtoa_r+0x2a>
 800a990:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800a992:	0037      	movs	r7, r6
 800a994:	e7ab      	b.n	800a8ee <_dtoa_r+0x92a>
 800a996:	9b04      	ldr	r3, [sp, #16]
 800a998:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a99a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a99c:	e7f9      	b.n	800a992 <_dtoa_r+0x9ce>
 800a99e:	0039      	movs	r1, r7
 800a9a0:	693a      	ldr	r2, [r7, #16]
 800a9a2:	310c      	adds	r1, #12
 800a9a4:	3202      	adds	r2, #2
 800a9a6:	0092      	lsls	r2, r2, #2
 800a9a8:	300c      	adds	r0, #12
 800a9aa:	f7ff fa77 	bl	8009e9c <memcpy>
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	0021      	movs	r1, r4
 800a9b2:	9803      	ldr	r0, [sp, #12]
 800a9b4:	f000 fba6 	bl	800b104 <__lshift>
 800a9b8:	9004      	str	r0, [sp, #16]
 800a9ba:	9b08      	ldr	r3, [sp, #32]
 800a9bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9be:	9306      	str	r3, [sp, #24]
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	189b      	adds	r3, r3, r2
 800a9c4:	2201      	movs	r2, #1
 800a9c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a9c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9ca:	4013      	ands	r3, r2
 800a9cc:	930e      	str	r3, [sp, #56]	@ 0x38
 800a9ce:	0031      	movs	r1, r6
 800a9d0:	9805      	ldr	r0, [sp, #20]
 800a9d2:	f7ff fa71 	bl	8009eb8 <quorem>
 800a9d6:	0039      	movs	r1, r7
 800a9d8:	0005      	movs	r5, r0
 800a9da:	900a      	str	r0, [sp, #40]	@ 0x28
 800a9dc:	9805      	ldr	r0, [sp, #20]
 800a9de:	f000 fbfd 	bl	800b1dc <__mcmp>
 800a9e2:	9a04      	ldr	r2, [sp, #16]
 800a9e4:	900d      	str	r0, [sp, #52]	@ 0x34
 800a9e6:	0031      	movs	r1, r6
 800a9e8:	9803      	ldr	r0, [sp, #12]
 800a9ea:	f000 fc13 	bl	800b214 <__mdiff>
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	68c3      	ldr	r3, [r0, #12]
 800a9f2:	0004      	movs	r4, r0
 800a9f4:	3530      	adds	r5, #48	@ 0x30
 800a9f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d104      	bne.n	800aa06 <_dtoa_r+0xa42>
 800a9fc:	0001      	movs	r1, r0
 800a9fe:	9805      	ldr	r0, [sp, #20]
 800aa00:	f000 fbec 	bl	800b1dc <__mcmp>
 800aa04:	9009      	str	r0, [sp, #36]	@ 0x24
 800aa06:	0021      	movs	r1, r4
 800aa08:	9803      	ldr	r0, [sp, #12]
 800aa0a:	f000 f959 	bl	800acc0 <_Bfree>
 800aa0e:	9b06      	ldr	r3, [sp, #24]
 800aa10:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aa12:	1c5c      	adds	r4, r3, #1
 800aa14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa16:	4313      	orrs	r3, r2
 800aa18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa1a:	4313      	orrs	r3, r2
 800aa1c:	d116      	bne.n	800aa4c <_dtoa_r+0xa88>
 800aa1e:	2d39      	cmp	r5, #57	@ 0x39
 800aa20:	d02f      	beq.n	800aa82 <_dtoa_r+0xabe>
 800aa22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	dd01      	ble.n	800aa2c <_dtoa_r+0xa68>
 800aa28:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800aa2a:	3531      	adds	r5, #49	@ 0x31
 800aa2c:	9b06      	ldr	r3, [sp, #24]
 800aa2e:	701d      	strb	r5, [r3, #0]
 800aa30:	e532      	b.n	800a498 <_dtoa_r+0x4d4>
 800aa32:	46c0      	nop			@ (mov r8, r8)
 800aa34:	40240000 	.word	0x40240000
 800aa38:	00000433 	.word	0x00000433
 800aa3c:	7ff00000 	.word	0x7ff00000
 800aa40:	0800d532 	.word	0x0800d532
 800aa44:	0800d4da 	.word	0x0800d4da
 800aa48:	000002ef 	.word	0x000002ef
 800aa4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	db04      	blt.n	800aa5c <_dtoa_r+0xa98>
 800aa52:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800aa54:	4313      	orrs	r3, r2
 800aa56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	d11e      	bne.n	800aa9a <_dtoa_r+0xad6>
 800aa5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	dde4      	ble.n	800aa2c <_dtoa_r+0xa68>
 800aa62:	9905      	ldr	r1, [sp, #20]
 800aa64:	2201      	movs	r2, #1
 800aa66:	9803      	ldr	r0, [sp, #12]
 800aa68:	f000 fb4c 	bl	800b104 <__lshift>
 800aa6c:	0031      	movs	r1, r6
 800aa6e:	9005      	str	r0, [sp, #20]
 800aa70:	f000 fbb4 	bl	800b1dc <__mcmp>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	dc02      	bgt.n	800aa7e <_dtoa_r+0xaba>
 800aa78:	d1d8      	bne.n	800aa2c <_dtoa_r+0xa68>
 800aa7a:	07eb      	lsls	r3, r5, #31
 800aa7c:	d5d6      	bpl.n	800aa2c <_dtoa_r+0xa68>
 800aa7e:	2d39      	cmp	r5, #57	@ 0x39
 800aa80:	d1d2      	bne.n	800aa28 <_dtoa_r+0xa64>
 800aa82:	2339      	movs	r3, #57	@ 0x39
 800aa84:	9a06      	ldr	r2, [sp, #24]
 800aa86:	7013      	strb	r3, [r2, #0]
 800aa88:	0023      	movs	r3, r4
 800aa8a:	001c      	movs	r4, r3
 800aa8c:	3b01      	subs	r3, #1
 800aa8e:	781a      	ldrb	r2, [r3, #0]
 800aa90:	2a39      	cmp	r2, #57	@ 0x39
 800aa92:	d050      	beq.n	800ab36 <_dtoa_r+0xb72>
 800aa94:	3201      	adds	r2, #1
 800aa96:	701a      	strb	r2, [r3, #0]
 800aa98:	e4fe      	b.n	800a498 <_dtoa_r+0x4d4>
 800aa9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	dd03      	ble.n	800aaa8 <_dtoa_r+0xae4>
 800aaa0:	2d39      	cmp	r5, #57	@ 0x39
 800aaa2:	d0ee      	beq.n	800aa82 <_dtoa_r+0xabe>
 800aaa4:	3501      	adds	r5, #1
 800aaa6:	e7c1      	b.n	800aa2c <_dtoa_r+0xa68>
 800aaa8:	9b06      	ldr	r3, [sp, #24]
 800aaaa:	9a06      	ldr	r2, [sp, #24]
 800aaac:	701d      	strb	r5, [r3, #0]
 800aaae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d02b      	beq.n	800ab0c <_dtoa_r+0xb48>
 800aab4:	2300      	movs	r3, #0
 800aab6:	220a      	movs	r2, #10
 800aab8:	9905      	ldr	r1, [sp, #20]
 800aaba:	9803      	ldr	r0, [sp, #12]
 800aabc:	f000 f924 	bl	800ad08 <__multadd>
 800aac0:	9b04      	ldr	r3, [sp, #16]
 800aac2:	9005      	str	r0, [sp, #20]
 800aac4:	429f      	cmp	r7, r3
 800aac6:	d109      	bne.n	800aadc <_dtoa_r+0xb18>
 800aac8:	0039      	movs	r1, r7
 800aaca:	2300      	movs	r3, #0
 800aacc:	220a      	movs	r2, #10
 800aace:	9803      	ldr	r0, [sp, #12]
 800aad0:	f000 f91a 	bl	800ad08 <__multadd>
 800aad4:	0007      	movs	r7, r0
 800aad6:	9004      	str	r0, [sp, #16]
 800aad8:	9406      	str	r4, [sp, #24]
 800aada:	e778      	b.n	800a9ce <_dtoa_r+0xa0a>
 800aadc:	0039      	movs	r1, r7
 800aade:	2300      	movs	r3, #0
 800aae0:	220a      	movs	r2, #10
 800aae2:	9803      	ldr	r0, [sp, #12]
 800aae4:	f000 f910 	bl	800ad08 <__multadd>
 800aae8:	2300      	movs	r3, #0
 800aaea:	0007      	movs	r7, r0
 800aaec:	220a      	movs	r2, #10
 800aaee:	9904      	ldr	r1, [sp, #16]
 800aaf0:	9803      	ldr	r0, [sp, #12]
 800aaf2:	f000 f909 	bl	800ad08 <__multadd>
 800aaf6:	9004      	str	r0, [sp, #16]
 800aaf8:	e7ee      	b.n	800aad8 <_dtoa_r+0xb14>
 800aafa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aafc:	2401      	movs	r4, #1
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	dd00      	ble.n	800ab04 <_dtoa_r+0xb40>
 800ab02:	001c      	movs	r4, r3
 800ab04:	9704      	str	r7, [sp, #16]
 800ab06:	2700      	movs	r7, #0
 800ab08:	9b08      	ldr	r3, [sp, #32]
 800ab0a:	191c      	adds	r4, r3, r4
 800ab0c:	9905      	ldr	r1, [sp, #20]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	9803      	ldr	r0, [sp, #12]
 800ab12:	f000 faf7 	bl	800b104 <__lshift>
 800ab16:	0031      	movs	r1, r6
 800ab18:	9005      	str	r0, [sp, #20]
 800ab1a:	f000 fb5f 	bl	800b1dc <__mcmp>
 800ab1e:	2800      	cmp	r0, #0
 800ab20:	dcb2      	bgt.n	800aa88 <_dtoa_r+0xac4>
 800ab22:	d101      	bne.n	800ab28 <_dtoa_r+0xb64>
 800ab24:	07ed      	lsls	r5, r5, #31
 800ab26:	d4af      	bmi.n	800aa88 <_dtoa_r+0xac4>
 800ab28:	0023      	movs	r3, r4
 800ab2a:	001c      	movs	r4, r3
 800ab2c:	3b01      	subs	r3, #1
 800ab2e:	781a      	ldrb	r2, [r3, #0]
 800ab30:	2a30      	cmp	r2, #48	@ 0x30
 800ab32:	d0fa      	beq.n	800ab2a <_dtoa_r+0xb66>
 800ab34:	e4b0      	b.n	800a498 <_dtoa_r+0x4d4>
 800ab36:	9a08      	ldr	r2, [sp, #32]
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d1a6      	bne.n	800aa8a <_dtoa_r+0xac6>
 800ab3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab3e:	3301      	adds	r3, #1
 800ab40:	930c      	str	r3, [sp, #48]	@ 0x30
 800ab42:	2331      	movs	r3, #49	@ 0x31
 800ab44:	7013      	strb	r3, [r2, #0]
 800ab46:	e4a7      	b.n	800a498 <_dtoa_r+0x4d4>
 800ab48:	4b14      	ldr	r3, [pc, #80]	@ (800ab9c <_dtoa_r+0xbd8>)
 800ab4a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ab4c:	9308      	str	r3, [sp, #32]
 800ab4e:	4b14      	ldr	r3, [pc, #80]	@ (800aba0 <_dtoa_r+0xbdc>)
 800ab50:	2a00      	cmp	r2, #0
 800ab52:	d001      	beq.n	800ab58 <_dtoa_r+0xb94>
 800ab54:	f7ff fa7e 	bl	800a054 <_dtoa_r+0x90>
 800ab58:	f7ff fa7e 	bl	800a058 <_dtoa_r+0x94>
 800ab5c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	dc00      	bgt.n	800ab64 <_dtoa_r+0xba0>
 800ab62:	e648      	b.n	800a7f6 <_dtoa_r+0x832>
 800ab64:	2001      	movs	r0, #1
 800ab66:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ab68:	e665      	b.n	800a836 <_dtoa_r+0x872>
 800ab6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	dc00      	bgt.n	800ab72 <_dtoa_r+0xbae>
 800ab70:	e6a9      	b.n	800a8c6 <_dtoa_r+0x902>
 800ab72:	2400      	movs	r4, #0
 800ab74:	0031      	movs	r1, r6
 800ab76:	9805      	ldr	r0, [sp, #20]
 800ab78:	f7ff f99e 	bl	8009eb8 <quorem>
 800ab7c:	9b08      	ldr	r3, [sp, #32]
 800ab7e:	3030      	adds	r0, #48	@ 0x30
 800ab80:	5518      	strb	r0, [r3, r4]
 800ab82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab84:	3401      	adds	r4, #1
 800ab86:	0005      	movs	r5, r0
 800ab88:	42a3      	cmp	r3, r4
 800ab8a:	ddb6      	ble.n	800aafa <_dtoa_r+0xb36>
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	220a      	movs	r2, #10
 800ab90:	9905      	ldr	r1, [sp, #20]
 800ab92:	9803      	ldr	r0, [sp, #12]
 800ab94:	f000 f8b8 	bl	800ad08 <__multadd>
 800ab98:	9005      	str	r0, [sp, #20]
 800ab9a:	e7eb      	b.n	800ab74 <_dtoa_r+0xbb0>
 800ab9c:	0800d4b6 	.word	0x0800d4b6
 800aba0:	0800d4be 	.word	0x0800d4be

0800aba4 <_free_r>:
 800aba4:	b570      	push	{r4, r5, r6, lr}
 800aba6:	0005      	movs	r5, r0
 800aba8:	1e0c      	subs	r4, r1, #0
 800abaa:	d010      	beq.n	800abce <_free_r+0x2a>
 800abac:	3c04      	subs	r4, #4
 800abae:	6823      	ldr	r3, [r4, #0]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	da00      	bge.n	800abb6 <_free_r+0x12>
 800abb4:	18e4      	adds	r4, r4, r3
 800abb6:	0028      	movs	r0, r5
 800abb8:	f7fd ff18 	bl	80089ec <__malloc_lock>
 800abbc:	4a1d      	ldr	r2, [pc, #116]	@ (800ac34 <_free_r+0x90>)
 800abbe:	6813      	ldr	r3, [r2, #0]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d105      	bne.n	800abd0 <_free_r+0x2c>
 800abc4:	6063      	str	r3, [r4, #4]
 800abc6:	6014      	str	r4, [r2, #0]
 800abc8:	0028      	movs	r0, r5
 800abca:	f7fd ff17 	bl	80089fc <__malloc_unlock>
 800abce:	bd70      	pop	{r4, r5, r6, pc}
 800abd0:	42a3      	cmp	r3, r4
 800abd2:	d908      	bls.n	800abe6 <_free_r+0x42>
 800abd4:	6820      	ldr	r0, [r4, #0]
 800abd6:	1821      	adds	r1, r4, r0
 800abd8:	428b      	cmp	r3, r1
 800abda:	d1f3      	bne.n	800abc4 <_free_r+0x20>
 800abdc:	6819      	ldr	r1, [r3, #0]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	1809      	adds	r1, r1, r0
 800abe2:	6021      	str	r1, [r4, #0]
 800abe4:	e7ee      	b.n	800abc4 <_free_r+0x20>
 800abe6:	001a      	movs	r2, r3
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d001      	beq.n	800abf2 <_free_r+0x4e>
 800abee:	42a3      	cmp	r3, r4
 800abf0:	d9f9      	bls.n	800abe6 <_free_r+0x42>
 800abf2:	6811      	ldr	r1, [r2, #0]
 800abf4:	1850      	adds	r0, r2, r1
 800abf6:	42a0      	cmp	r0, r4
 800abf8:	d10b      	bne.n	800ac12 <_free_r+0x6e>
 800abfa:	6820      	ldr	r0, [r4, #0]
 800abfc:	1809      	adds	r1, r1, r0
 800abfe:	1850      	adds	r0, r2, r1
 800ac00:	6011      	str	r1, [r2, #0]
 800ac02:	4283      	cmp	r3, r0
 800ac04:	d1e0      	bne.n	800abc8 <_free_r+0x24>
 800ac06:	6818      	ldr	r0, [r3, #0]
 800ac08:	685b      	ldr	r3, [r3, #4]
 800ac0a:	1841      	adds	r1, r0, r1
 800ac0c:	6011      	str	r1, [r2, #0]
 800ac0e:	6053      	str	r3, [r2, #4]
 800ac10:	e7da      	b.n	800abc8 <_free_r+0x24>
 800ac12:	42a0      	cmp	r0, r4
 800ac14:	d902      	bls.n	800ac1c <_free_r+0x78>
 800ac16:	230c      	movs	r3, #12
 800ac18:	602b      	str	r3, [r5, #0]
 800ac1a:	e7d5      	b.n	800abc8 <_free_r+0x24>
 800ac1c:	6820      	ldr	r0, [r4, #0]
 800ac1e:	1821      	adds	r1, r4, r0
 800ac20:	428b      	cmp	r3, r1
 800ac22:	d103      	bne.n	800ac2c <_free_r+0x88>
 800ac24:	6819      	ldr	r1, [r3, #0]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	1809      	adds	r1, r1, r0
 800ac2a:	6021      	str	r1, [r4, #0]
 800ac2c:	6063      	str	r3, [r4, #4]
 800ac2e:	6054      	str	r4, [r2, #4]
 800ac30:	e7ca      	b.n	800abc8 <_free_r+0x24>
 800ac32:	46c0      	nop			@ (mov r8, r8)
 800ac34:	20001304 	.word	0x20001304

0800ac38 <_Balloc>:
 800ac38:	b570      	push	{r4, r5, r6, lr}
 800ac3a:	69c5      	ldr	r5, [r0, #28]
 800ac3c:	0006      	movs	r6, r0
 800ac3e:	000c      	movs	r4, r1
 800ac40:	2d00      	cmp	r5, #0
 800ac42:	d10e      	bne.n	800ac62 <_Balloc+0x2a>
 800ac44:	2010      	movs	r0, #16
 800ac46:	f7fd fe1b 	bl	8008880 <malloc>
 800ac4a:	1e02      	subs	r2, r0, #0
 800ac4c:	61f0      	str	r0, [r6, #28]
 800ac4e:	d104      	bne.n	800ac5a <_Balloc+0x22>
 800ac50:	216b      	movs	r1, #107	@ 0x6b
 800ac52:	4b19      	ldr	r3, [pc, #100]	@ (800acb8 <_Balloc+0x80>)
 800ac54:	4819      	ldr	r0, [pc, #100]	@ (800acbc <_Balloc+0x84>)
 800ac56:	f001 fd9f 	bl	800c798 <__assert_func>
 800ac5a:	6045      	str	r5, [r0, #4]
 800ac5c:	6085      	str	r5, [r0, #8]
 800ac5e:	6005      	str	r5, [r0, #0]
 800ac60:	60c5      	str	r5, [r0, #12]
 800ac62:	69f5      	ldr	r5, [r6, #28]
 800ac64:	68eb      	ldr	r3, [r5, #12]
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d013      	beq.n	800ac92 <_Balloc+0x5a>
 800ac6a:	69f3      	ldr	r3, [r6, #28]
 800ac6c:	00a2      	lsls	r2, r4, #2
 800ac6e:	68db      	ldr	r3, [r3, #12]
 800ac70:	189b      	adds	r3, r3, r2
 800ac72:	6818      	ldr	r0, [r3, #0]
 800ac74:	2800      	cmp	r0, #0
 800ac76:	d118      	bne.n	800acaa <_Balloc+0x72>
 800ac78:	2101      	movs	r1, #1
 800ac7a:	000d      	movs	r5, r1
 800ac7c:	40a5      	lsls	r5, r4
 800ac7e:	1d6a      	adds	r2, r5, #5
 800ac80:	0030      	movs	r0, r6
 800ac82:	0092      	lsls	r2, r2, #2
 800ac84:	f001 fda6 	bl	800c7d4 <_calloc_r>
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	d00c      	beq.n	800aca6 <_Balloc+0x6e>
 800ac8c:	6044      	str	r4, [r0, #4]
 800ac8e:	6085      	str	r5, [r0, #8]
 800ac90:	e00d      	b.n	800acae <_Balloc+0x76>
 800ac92:	2221      	movs	r2, #33	@ 0x21
 800ac94:	2104      	movs	r1, #4
 800ac96:	0030      	movs	r0, r6
 800ac98:	f001 fd9c 	bl	800c7d4 <_calloc_r>
 800ac9c:	69f3      	ldr	r3, [r6, #28]
 800ac9e:	60e8      	str	r0, [r5, #12]
 800aca0:	68db      	ldr	r3, [r3, #12]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d1e1      	bne.n	800ac6a <_Balloc+0x32>
 800aca6:	2000      	movs	r0, #0
 800aca8:	bd70      	pop	{r4, r5, r6, pc}
 800acaa:	6802      	ldr	r2, [r0, #0]
 800acac:	601a      	str	r2, [r3, #0]
 800acae:	2300      	movs	r3, #0
 800acb0:	6103      	str	r3, [r0, #16]
 800acb2:	60c3      	str	r3, [r0, #12]
 800acb4:	e7f8      	b.n	800aca8 <_Balloc+0x70>
 800acb6:	46c0      	nop			@ (mov r8, r8)
 800acb8:	0800d4c3 	.word	0x0800d4c3
 800acbc:	0800d543 	.word	0x0800d543

0800acc0 <_Bfree>:
 800acc0:	b570      	push	{r4, r5, r6, lr}
 800acc2:	69c6      	ldr	r6, [r0, #28]
 800acc4:	0005      	movs	r5, r0
 800acc6:	000c      	movs	r4, r1
 800acc8:	2e00      	cmp	r6, #0
 800acca:	d10e      	bne.n	800acea <_Bfree+0x2a>
 800accc:	2010      	movs	r0, #16
 800acce:	f7fd fdd7 	bl	8008880 <malloc>
 800acd2:	1e02      	subs	r2, r0, #0
 800acd4:	61e8      	str	r0, [r5, #28]
 800acd6:	d104      	bne.n	800ace2 <_Bfree+0x22>
 800acd8:	218f      	movs	r1, #143	@ 0x8f
 800acda:	4b09      	ldr	r3, [pc, #36]	@ (800ad00 <_Bfree+0x40>)
 800acdc:	4809      	ldr	r0, [pc, #36]	@ (800ad04 <_Bfree+0x44>)
 800acde:	f001 fd5b 	bl	800c798 <__assert_func>
 800ace2:	6046      	str	r6, [r0, #4]
 800ace4:	6086      	str	r6, [r0, #8]
 800ace6:	6006      	str	r6, [r0, #0]
 800ace8:	60c6      	str	r6, [r0, #12]
 800acea:	2c00      	cmp	r4, #0
 800acec:	d007      	beq.n	800acfe <_Bfree+0x3e>
 800acee:	69eb      	ldr	r3, [r5, #28]
 800acf0:	6862      	ldr	r2, [r4, #4]
 800acf2:	68db      	ldr	r3, [r3, #12]
 800acf4:	0092      	lsls	r2, r2, #2
 800acf6:	189b      	adds	r3, r3, r2
 800acf8:	681a      	ldr	r2, [r3, #0]
 800acfa:	6022      	str	r2, [r4, #0]
 800acfc:	601c      	str	r4, [r3, #0]
 800acfe:	bd70      	pop	{r4, r5, r6, pc}
 800ad00:	0800d4c3 	.word	0x0800d4c3
 800ad04:	0800d543 	.word	0x0800d543

0800ad08 <__multadd>:
 800ad08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad0a:	000f      	movs	r7, r1
 800ad0c:	9001      	str	r0, [sp, #4]
 800ad0e:	000c      	movs	r4, r1
 800ad10:	001e      	movs	r6, r3
 800ad12:	2000      	movs	r0, #0
 800ad14:	690d      	ldr	r5, [r1, #16]
 800ad16:	3714      	adds	r7, #20
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	3001      	adds	r0, #1
 800ad1c:	b299      	uxth	r1, r3
 800ad1e:	4351      	muls	r1, r2
 800ad20:	0c1b      	lsrs	r3, r3, #16
 800ad22:	4353      	muls	r3, r2
 800ad24:	1989      	adds	r1, r1, r6
 800ad26:	0c0e      	lsrs	r6, r1, #16
 800ad28:	199b      	adds	r3, r3, r6
 800ad2a:	0c1e      	lsrs	r6, r3, #16
 800ad2c:	b289      	uxth	r1, r1
 800ad2e:	041b      	lsls	r3, r3, #16
 800ad30:	185b      	adds	r3, r3, r1
 800ad32:	c708      	stmia	r7!, {r3}
 800ad34:	4285      	cmp	r5, r0
 800ad36:	dcef      	bgt.n	800ad18 <__multadd+0x10>
 800ad38:	2e00      	cmp	r6, #0
 800ad3a:	d022      	beq.n	800ad82 <__multadd+0x7a>
 800ad3c:	68a3      	ldr	r3, [r4, #8]
 800ad3e:	42ab      	cmp	r3, r5
 800ad40:	dc19      	bgt.n	800ad76 <__multadd+0x6e>
 800ad42:	6861      	ldr	r1, [r4, #4]
 800ad44:	9801      	ldr	r0, [sp, #4]
 800ad46:	3101      	adds	r1, #1
 800ad48:	f7ff ff76 	bl	800ac38 <_Balloc>
 800ad4c:	1e07      	subs	r7, r0, #0
 800ad4e:	d105      	bne.n	800ad5c <__multadd+0x54>
 800ad50:	003a      	movs	r2, r7
 800ad52:	21ba      	movs	r1, #186	@ 0xba
 800ad54:	4b0c      	ldr	r3, [pc, #48]	@ (800ad88 <__multadd+0x80>)
 800ad56:	480d      	ldr	r0, [pc, #52]	@ (800ad8c <__multadd+0x84>)
 800ad58:	f001 fd1e 	bl	800c798 <__assert_func>
 800ad5c:	0021      	movs	r1, r4
 800ad5e:	6922      	ldr	r2, [r4, #16]
 800ad60:	310c      	adds	r1, #12
 800ad62:	3202      	adds	r2, #2
 800ad64:	0092      	lsls	r2, r2, #2
 800ad66:	300c      	adds	r0, #12
 800ad68:	f7ff f898 	bl	8009e9c <memcpy>
 800ad6c:	0021      	movs	r1, r4
 800ad6e:	9801      	ldr	r0, [sp, #4]
 800ad70:	f7ff ffa6 	bl	800acc0 <_Bfree>
 800ad74:	003c      	movs	r4, r7
 800ad76:	1d2b      	adds	r3, r5, #4
 800ad78:	009b      	lsls	r3, r3, #2
 800ad7a:	18e3      	adds	r3, r4, r3
 800ad7c:	3501      	adds	r5, #1
 800ad7e:	605e      	str	r6, [r3, #4]
 800ad80:	6125      	str	r5, [r4, #16]
 800ad82:	0020      	movs	r0, r4
 800ad84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad86:	46c0      	nop			@ (mov r8, r8)
 800ad88:	0800d532 	.word	0x0800d532
 800ad8c:	0800d543 	.word	0x0800d543

0800ad90 <__s2b>:
 800ad90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad92:	0007      	movs	r7, r0
 800ad94:	0018      	movs	r0, r3
 800ad96:	000c      	movs	r4, r1
 800ad98:	3008      	adds	r0, #8
 800ad9a:	2109      	movs	r1, #9
 800ad9c:	9301      	str	r3, [sp, #4]
 800ad9e:	0015      	movs	r5, r2
 800ada0:	f7f5 fa62 	bl	8000268 <__divsi3>
 800ada4:	2301      	movs	r3, #1
 800ada6:	2100      	movs	r1, #0
 800ada8:	4283      	cmp	r3, r0
 800adaa:	db0a      	blt.n	800adc2 <__s2b+0x32>
 800adac:	0038      	movs	r0, r7
 800adae:	f7ff ff43 	bl	800ac38 <_Balloc>
 800adb2:	1e01      	subs	r1, r0, #0
 800adb4:	d108      	bne.n	800adc8 <__s2b+0x38>
 800adb6:	000a      	movs	r2, r1
 800adb8:	4b19      	ldr	r3, [pc, #100]	@ (800ae20 <__s2b+0x90>)
 800adba:	481a      	ldr	r0, [pc, #104]	@ (800ae24 <__s2b+0x94>)
 800adbc:	31d3      	adds	r1, #211	@ 0xd3
 800adbe:	f001 fceb 	bl	800c798 <__assert_func>
 800adc2:	005b      	lsls	r3, r3, #1
 800adc4:	3101      	adds	r1, #1
 800adc6:	e7ef      	b.n	800ada8 <__s2b+0x18>
 800adc8:	9b08      	ldr	r3, [sp, #32]
 800adca:	6143      	str	r3, [r0, #20]
 800adcc:	2301      	movs	r3, #1
 800adce:	6103      	str	r3, [r0, #16]
 800add0:	2d09      	cmp	r5, #9
 800add2:	dd18      	ble.n	800ae06 <__s2b+0x76>
 800add4:	0023      	movs	r3, r4
 800add6:	3309      	adds	r3, #9
 800add8:	001e      	movs	r6, r3
 800adda:	9300      	str	r3, [sp, #0]
 800addc:	1964      	adds	r4, r4, r5
 800adde:	7833      	ldrb	r3, [r6, #0]
 800ade0:	220a      	movs	r2, #10
 800ade2:	0038      	movs	r0, r7
 800ade4:	3b30      	subs	r3, #48	@ 0x30
 800ade6:	f7ff ff8f 	bl	800ad08 <__multadd>
 800adea:	3601      	adds	r6, #1
 800adec:	0001      	movs	r1, r0
 800adee:	42a6      	cmp	r6, r4
 800adf0:	d1f5      	bne.n	800adde <__s2b+0x4e>
 800adf2:	002c      	movs	r4, r5
 800adf4:	9b00      	ldr	r3, [sp, #0]
 800adf6:	3c08      	subs	r4, #8
 800adf8:	191c      	adds	r4, r3, r4
 800adfa:	002e      	movs	r6, r5
 800adfc:	9b01      	ldr	r3, [sp, #4]
 800adfe:	429e      	cmp	r6, r3
 800ae00:	db04      	blt.n	800ae0c <__s2b+0x7c>
 800ae02:	0008      	movs	r0, r1
 800ae04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ae06:	2509      	movs	r5, #9
 800ae08:	340a      	adds	r4, #10
 800ae0a:	e7f6      	b.n	800adfa <__s2b+0x6a>
 800ae0c:	1b63      	subs	r3, r4, r5
 800ae0e:	5d9b      	ldrb	r3, [r3, r6]
 800ae10:	220a      	movs	r2, #10
 800ae12:	0038      	movs	r0, r7
 800ae14:	3b30      	subs	r3, #48	@ 0x30
 800ae16:	f7ff ff77 	bl	800ad08 <__multadd>
 800ae1a:	3601      	adds	r6, #1
 800ae1c:	0001      	movs	r1, r0
 800ae1e:	e7ed      	b.n	800adfc <__s2b+0x6c>
 800ae20:	0800d532 	.word	0x0800d532
 800ae24:	0800d543 	.word	0x0800d543

0800ae28 <__hi0bits>:
 800ae28:	2280      	movs	r2, #128	@ 0x80
 800ae2a:	0003      	movs	r3, r0
 800ae2c:	0252      	lsls	r2, r2, #9
 800ae2e:	2000      	movs	r0, #0
 800ae30:	4293      	cmp	r3, r2
 800ae32:	d201      	bcs.n	800ae38 <__hi0bits+0x10>
 800ae34:	041b      	lsls	r3, r3, #16
 800ae36:	3010      	adds	r0, #16
 800ae38:	2280      	movs	r2, #128	@ 0x80
 800ae3a:	0452      	lsls	r2, r2, #17
 800ae3c:	4293      	cmp	r3, r2
 800ae3e:	d201      	bcs.n	800ae44 <__hi0bits+0x1c>
 800ae40:	3008      	adds	r0, #8
 800ae42:	021b      	lsls	r3, r3, #8
 800ae44:	2280      	movs	r2, #128	@ 0x80
 800ae46:	0552      	lsls	r2, r2, #21
 800ae48:	4293      	cmp	r3, r2
 800ae4a:	d201      	bcs.n	800ae50 <__hi0bits+0x28>
 800ae4c:	3004      	adds	r0, #4
 800ae4e:	011b      	lsls	r3, r3, #4
 800ae50:	2280      	movs	r2, #128	@ 0x80
 800ae52:	05d2      	lsls	r2, r2, #23
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d201      	bcs.n	800ae5c <__hi0bits+0x34>
 800ae58:	3002      	adds	r0, #2
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	db03      	blt.n	800ae68 <__hi0bits+0x40>
 800ae60:	3001      	adds	r0, #1
 800ae62:	4213      	tst	r3, r2
 800ae64:	d100      	bne.n	800ae68 <__hi0bits+0x40>
 800ae66:	2020      	movs	r0, #32
 800ae68:	4770      	bx	lr

0800ae6a <__lo0bits>:
 800ae6a:	6803      	ldr	r3, [r0, #0]
 800ae6c:	0001      	movs	r1, r0
 800ae6e:	2207      	movs	r2, #7
 800ae70:	0018      	movs	r0, r3
 800ae72:	4010      	ands	r0, r2
 800ae74:	4213      	tst	r3, r2
 800ae76:	d00d      	beq.n	800ae94 <__lo0bits+0x2a>
 800ae78:	3a06      	subs	r2, #6
 800ae7a:	2000      	movs	r0, #0
 800ae7c:	4213      	tst	r3, r2
 800ae7e:	d105      	bne.n	800ae8c <__lo0bits+0x22>
 800ae80:	3002      	adds	r0, #2
 800ae82:	4203      	tst	r3, r0
 800ae84:	d003      	beq.n	800ae8e <__lo0bits+0x24>
 800ae86:	40d3      	lsrs	r3, r2
 800ae88:	0010      	movs	r0, r2
 800ae8a:	600b      	str	r3, [r1, #0]
 800ae8c:	4770      	bx	lr
 800ae8e:	089b      	lsrs	r3, r3, #2
 800ae90:	600b      	str	r3, [r1, #0]
 800ae92:	e7fb      	b.n	800ae8c <__lo0bits+0x22>
 800ae94:	b29a      	uxth	r2, r3
 800ae96:	2a00      	cmp	r2, #0
 800ae98:	d101      	bne.n	800ae9e <__lo0bits+0x34>
 800ae9a:	2010      	movs	r0, #16
 800ae9c:	0c1b      	lsrs	r3, r3, #16
 800ae9e:	b2da      	uxtb	r2, r3
 800aea0:	2a00      	cmp	r2, #0
 800aea2:	d101      	bne.n	800aea8 <__lo0bits+0x3e>
 800aea4:	3008      	adds	r0, #8
 800aea6:	0a1b      	lsrs	r3, r3, #8
 800aea8:	071a      	lsls	r2, r3, #28
 800aeaa:	d101      	bne.n	800aeb0 <__lo0bits+0x46>
 800aeac:	3004      	adds	r0, #4
 800aeae:	091b      	lsrs	r3, r3, #4
 800aeb0:	079a      	lsls	r2, r3, #30
 800aeb2:	d101      	bne.n	800aeb8 <__lo0bits+0x4e>
 800aeb4:	3002      	adds	r0, #2
 800aeb6:	089b      	lsrs	r3, r3, #2
 800aeb8:	07da      	lsls	r2, r3, #31
 800aeba:	d4e9      	bmi.n	800ae90 <__lo0bits+0x26>
 800aebc:	3001      	adds	r0, #1
 800aebe:	085b      	lsrs	r3, r3, #1
 800aec0:	d1e6      	bne.n	800ae90 <__lo0bits+0x26>
 800aec2:	2020      	movs	r0, #32
 800aec4:	e7e2      	b.n	800ae8c <__lo0bits+0x22>
	...

0800aec8 <__i2b>:
 800aec8:	b510      	push	{r4, lr}
 800aeca:	000c      	movs	r4, r1
 800aecc:	2101      	movs	r1, #1
 800aece:	f7ff feb3 	bl	800ac38 <_Balloc>
 800aed2:	2800      	cmp	r0, #0
 800aed4:	d107      	bne.n	800aee6 <__i2b+0x1e>
 800aed6:	2146      	movs	r1, #70	@ 0x46
 800aed8:	4c05      	ldr	r4, [pc, #20]	@ (800aef0 <__i2b+0x28>)
 800aeda:	0002      	movs	r2, r0
 800aedc:	4b05      	ldr	r3, [pc, #20]	@ (800aef4 <__i2b+0x2c>)
 800aede:	0020      	movs	r0, r4
 800aee0:	31ff      	adds	r1, #255	@ 0xff
 800aee2:	f001 fc59 	bl	800c798 <__assert_func>
 800aee6:	2301      	movs	r3, #1
 800aee8:	6144      	str	r4, [r0, #20]
 800aeea:	6103      	str	r3, [r0, #16]
 800aeec:	bd10      	pop	{r4, pc}
 800aeee:	46c0      	nop			@ (mov r8, r8)
 800aef0:	0800d543 	.word	0x0800d543
 800aef4:	0800d532 	.word	0x0800d532

0800aef8 <__multiply>:
 800aef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aefa:	0014      	movs	r4, r2
 800aefc:	690a      	ldr	r2, [r1, #16]
 800aefe:	6923      	ldr	r3, [r4, #16]
 800af00:	000d      	movs	r5, r1
 800af02:	b089      	sub	sp, #36	@ 0x24
 800af04:	429a      	cmp	r2, r3
 800af06:	db02      	blt.n	800af0e <__multiply+0x16>
 800af08:	0023      	movs	r3, r4
 800af0a:	000c      	movs	r4, r1
 800af0c:	001d      	movs	r5, r3
 800af0e:	6927      	ldr	r7, [r4, #16]
 800af10:	692e      	ldr	r6, [r5, #16]
 800af12:	6861      	ldr	r1, [r4, #4]
 800af14:	19bb      	adds	r3, r7, r6
 800af16:	9300      	str	r3, [sp, #0]
 800af18:	68a3      	ldr	r3, [r4, #8]
 800af1a:	19ba      	adds	r2, r7, r6
 800af1c:	4293      	cmp	r3, r2
 800af1e:	da00      	bge.n	800af22 <__multiply+0x2a>
 800af20:	3101      	adds	r1, #1
 800af22:	f7ff fe89 	bl	800ac38 <_Balloc>
 800af26:	4684      	mov	ip, r0
 800af28:	2800      	cmp	r0, #0
 800af2a:	d106      	bne.n	800af3a <__multiply+0x42>
 800af2c:	21b1      	movs	r1, #177	@ 0xb1
 800af2e:	4662      	mov	r2, ip
 800af30:	4b44      	ldr	r3, [pc, #272]	@ (800b044 <__multiply+0x14c>)
 800af32:	4845      	ldr	r0, [pc, #276]	@ (800b048 <__multiply+0x150>)
 800af34:	0049      	lsls	r1, r1, #1
 800af36:	f001 fc2f 	bl	800c798 <__assert_func>
 800af3a:	0002      	movs	r2, r0
 800af3c:	19bb      	adds	r3, r7, r6
 800af3e:	3214      	adds	r2, #20
 800af40:	009b      	lsls	r3, r3, #2
 800af42:	18d3      	adds	r3, r2, r3
 800af44:	9301      	str	r3, [sp, #4]
 800af46:	2100      	movs	r1, #0
 800af48:	0013      	movs	r3, r2
 800af4a:	9801      	ldr	r0, [sp, #4]
 800af4c:	4283      	cmp	r3, r0
 800af4e:	d328      	bcc.n	800afa2 <__multiply+0xaa>
 800af50:	0023      	movs	r3, r4
 800af52:	00bf      	lsls	r7, r7, #2
 800af54:	3314      	adds	r3, #20
 800af56:	9304      	str	r3, [sp, #16]
 800af58:	3514      	adds	r5, #20
 800af5a:	19db      	adds	r3, r3, r7
 800af5c:	00b6      	lsls	r6, r6, #2
 800af5e:	9302      	str	r3, [sp, #8]
 800af60:	19ab      	adds	r3, r5, r6
 800af62:	9307      	str	r3, [sp, #28]
 800af64:	2304      	movs	r3, #4
 800af66:	9305      	str	r3, [sp, #20]
 800af68:	0023      	movs	r3, r4
 800af6a:	9902      	ldr	r1, [sp, #8]
 800af6c:	3315      	adds	r3, #21
 800af6e:	4299      	cmp	r1, r3
 800af70:	d305      	bcc.n	800af7e <__multiply+0x86>
 800af72:	1b0c      	subs	r4, r1, r4
 800af74:	3c15      	subs	r4, #21
 800af76:	08a4      	lsrs	r4, r4, #2
 800af78:	3401      	adds	r4, #1
 800af7a:	00a3      	lsls	r3, r4, #2
 800af7c:	9305      	str	r3, [sp, #20]
 800af7e:	9b07      	ldr	r3, [sp, #28]
 800af80:	429d      	cmp	r5, r3
 800af82:	d310      	bcc.n	800afa6 <__multiply+0xae>
 800af84:	9b00      	ldr	r3, [sp, #0]
 800af86:	2b00      	cmp	r3, #0
 800af88:	dd05      	ble.n	800af96 <__multiply+0x9e>
 800af8a:	9b01      	ldr	r3, [sp, #4]
 800af8c:	3b04      	subs	r3, #4
 800af8e:	9301      	str	r3, [sp, #4]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d052      	beq.n	800b03c <__multiply+0x144>
 800af96:	4663      	mov	r3, ip
 800af98:	4660      	mov	r0, ip
 800af9a:	9a00      	ldr	r2, [sp, #0]
 800af9c:	611a      	str	r2, [r3, #16]
 800af9e:	b009      	add	sp, #36	@ 0x24
 800afa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afa2:	c302      	stmia	r3!, {r1}
 800afa4:	e7d1      	b.n	800af4a <__multiply+0x52>
 800afa6:	682c      	ldr	r4, [r5, #0]
 800afa8:	b2a4      	uxth	r4, r4
 800afaa:	2c00      	cmp	r4, #0
 800afac:	d01f      	beq.n	800afee <__multiply+0xf6>
 800afae:	2300      	movs	r3, #0
 800afb0:	0017      	movs	r7, r2
 800afb2:	9e04      	ldr	r6, [sp, #16]
 800afb4:	9303      	str	r3, [sp, #12]
 800afb6:	ce08      	ldmia	r6!, {r3}
 800afb8:	6839      	ldr	r1, [r7, #0]
 800afba:	9306      	str	r3, [sp, #24]
 800afbc:	466b      	mov	r3, sp
 800afbe:	8b1b      	ldrh	r3, [r3, #24]
 800afc0:	b288      	uxth	r0, r1
 800afc2:	4363      	muls	r3, r4
 800afc4:	181b      	adds	r3, r3, r0
 800afc6:	9803      	ldr	r0, [sp, #12]
 800afc8:	0c09      	lsrs	r1, r1, #16
 800afca:	181b      	adds	r3, r3, r0
 800afcc:	9806      	ldr	r0, [sp, #24]
 800afce:	0c00      	lsrs	r0, r0, #16
 800afd0:	4360      	muls	r0, r4
 800afd2:	1840      	adds	r0, r0, r1
 800afd4:	0c19      	lsrs	r1, r3, #16
 800afd6:	1841      	adds	r1, r0, r1
 800afd8:	0c08      	lsrs	r0, r1, #16
 800afda:	b29b      	uxth	r3, r3
 800afdc:	0409      	lsls	r1, r1, #16
 800afde:	4319      	orrs	r1, r3
 800afe0:	9b02      	ldr	r3, [sp, #8]
 800afe2:	9003      	str	r0, [sp, #12]
 800afe4:	c702      	stmia	r7!, {r1}
 800afe6:	42b3      	cmp	r3, r6
 800afe8:	d8e5      	bhi.n	800afb6 <__multiply+0xbe>
 800afea:	9b05      	ldr	r3, [sp, #20]
 800afec:	50d0      	str	r0, [r2, r3]
 800afee:	682c      	ldr	r4, [r5, #0]
 800aff0:	0c24      	lsrs	r4, r4, #16
 800aff2:	d020      	beq.n	800b036 <__multiply+0x13e>
 800aff4:	2100      	movs	r1, #0
 800aff6:	0010      	movs	r0, r2
 800aff8:	6813      	ldr	r3, [r2, #0]
 800affa:	9e04      	ldr	r6, [sp, #16]
 800affc:	9103      	str	r1, [sp, #12]
 800affe:	6831      	ldr	r1, [r6, #0]
 800b000:	6807      	ldr	r7, [r0, #0]
 800b002:	b289      	uxth	r1, r1
 800b004:	4361      	muls	r1, r4
 800b006:	0c3f      	lsrs	r7, r7, #16
 800b008:	19c9      	adds	r1, r1, r7
 800b00a:	9f03      	ldr	r7, [sp, #12]
 800b00c:	b29b      	uxth	r3, r3
 800b00e:	19c9      	adds	r1, r1, r7
 800b010:	040f      	lsls	r7, r1, #16
 800b012:	431f      	orrs	r7, r3
 800b014:	6007      	str	r7, [r0, #0]
 800b016:	ce80      	ldmia	r6!, {r7}
 800b018:	6843      	ldr	r3, [r0, #4]
 800b01a:	0c3f      	lsrs	r7, r7, #16
 800b01c:	4367      	muls	r7, r4
 800b01e:	b29b      	uxth	r3, r3
 800b020:	0c09      	lsrs	r1, r1, #16
 800b022:	18fb      	adds	r3, r7, r3
 800b024:	185b      	adds	r3, r3, r1
 800b026:	0c19      	lsrs	r1, r3, #16
 800b028:	9103      	str	r1, [sp, #12]
 800b02a:	9902      	ldr	r1, [sp, #8]
 800b02c:	3004      	adds	r0, #4
 800b02e:	42b1      	cmp	r1, r6
 800b030:	d8e5      	bhi.n	800affe <__multiply+0x106>
 800b032:	9905      	ldr	r1, [sp, #20]
 800b034:	5053      	str	r3, [r2, r1]
 800b036:	3504      	adds	r5, #4
 800b038:	3204      	adds	r2, #4
 800b03a:	e7a0      	b.n	800af7e <__multiply+0x86>
 800b03c:	9b00      	ldr	r3, [sp, #0]
 800b03e:	3b01      	subs	r3, #1
 800b040:	9300      	str	r3, [sp, #0]
 800b042:	e79f      	b.n	800af84 <__multiply+0x8c>
 800b044:	0800d532 	.word	0x0800d532
 800b048:	0800d543 	.word	0x0800d543

0800b04c <__pow5mult>:
 800b04c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b04e:	2303      	movs	r3, #3
 800b050:	0015      	movs	r5, r2
 800b052:	0007      	movs	r7, r0
 800b054:	000e      	movs	r6, r1
 800b056:	401a      	ands	r2, r3
 800b058:	421d      	tst	r5, r3
 800b05a:	d008      	beq.n	800b06e <__pow5mult+0x22>
 800b05c:	4925      	ldr	r1, [pc, #148]	@ (800b0f4 <__pow5mult+0xa8>)
 800b05e:	3a01      	subs	r2, #1
 800b060:	0092      	lsls	r2, r2, #2
 800b062:	5852      	ldr	r2, [r2, r1]
 800b064:	2300      	movs	r3, #0
 800b066:	0031      	movs	r1, r6
 800b068:	f7ff fe4e 	bl	800ad08 <__multadd>
 800b06c:	0006      	movs	r6, r0
 800b06e:	10ad      	asrs	r5, r5, #2
 800b070:	d03d      	beq.n	800b0ee <__pow5mult+0xa2>
 800b072:	69fc      	ldr	r4, [r7, #28]
 800b074:	2c00      	cmp	r4, #0
 800b076:	d10f      	bne.n	800b098 <__pow5mult+0x4c>
 800b078:	2010      	movs	r0, #16
 800b07a:	f7fd fc01 	bl	8008880 <malloc>
 800b07e:	1e02      	subs	r2, r0, #0
 800b080:	61f8      	str	r0, [r7, #28]
 800b082:	d105      	bne.n	800b090 <__pow5mult+0x44>
 800b084:	21b4      	movs	r1, #180	@ 0xb4
 800b086:	4b1c      	ldr	r3, [pc, #112]	@ (800b0f8 <__pow5mult+0xac>)
 800b088:	481c      	ldr	r0, [pc, #112]	@ (800b0fc <__pow5mult+0xb0>)
 800b08a:	31ff      	adds	r1, #255	@ 0xff
 800b08c:	f001 fb84 	bl	800c798 <__assert_func>
 800b090:	6044      	str	r4, [r0, #4]
 800b092:	6084      	str	r4, [r0, #8]
 800b094:	6004      	str	r4, [r0, #0]
 800b096:	60c4      	str	r4, [r0, #12]
 800b098:	69fb      	ldr	r3, [r7, #28]
 800b09a:	689c      	ldr	r4, [r3, #8]
 800b09c:	9301      	str	r3, [sp, #4]
 800b09e:	2c00      	cmp	r4, #0
 800b0a0:	d108      	bne.n	800b0b4 <__pow5mult+0x68>
 800b0a2:	0038      	movs	r0, r7
 800b0a4:	4916      	ldr	r1, [pc, #88]	@ (800b100 <__pow5mult+0xb4>)
 800b0a6:	f7ff ff0f 	bl	800aec8 <__i2b>
 800b0aa:	9b01      	ldr	r3, [sp, #4]
 800b0ac:	0004      	movs	r4, r0
 800b0ae:	6098      	str	r0, [r3, #8]
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	6003      	str	r3, [r0, #0]
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	421d      	tst	r5, r3
 800b0b8:	d00a      	beq.n	800b0d0 <__pow5mult+0x84>
 800b0ba:	0031      	movs	r1, r6
 800b0bc:	0022      	movs	r2, r4
 800b0be:	0038      	movs	r0, r7
 800b0c0:	f7ff ff1a 	bl	800aef8 <__multiply>
 800b0c4:	0031      	movs	r1, r6
 800b0c6:	9001      	str	r0, [sp, #4]
 800b0c8:	0038      	movs	r0, r7
 800b0ca:	f7ff fdf9 	bl	800acc0 <_Bfree>
 800b0ce:	9e01      	ldr	r6, [sp, #4]
 800b0d0:	106d      	asrs	r5, r5, #1
 800b0d2:	d00c      	beq.n	800b0ee <__pow5mult+0xa2>
 800b0d4:	6820      	ldr	r0, [r4, #0]
 800b0d6:	2800      	cmp	r0, #0
 800b0d8:	d107      	bne.n	800b0ea <__pow5mult+0x9e>
 800b0da:	0022      	movs	r2, r4
 800b0dc:	0021      	movs	r1, r4
 800b0de:	0038      	movs	r0, r7
 800b0e0:	f7ff ff0a 	bl	800aef8 <__multiply>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	6020      	str	r0, [r4, #0]
 800b0e8:	6003      	str	r3, [r0, #0]
 800b0ea:	0004      	movs	r4, r0
 800b0ec:	e7e2      	b.n	800b0b4 <__pow5mult+0x68>
 800b0ee:	0030      	movs	r0, r6
 800b0f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b0f2:	46c0      	nop			@ (mov r8, r8)
 800b0f4:	0800d654 	.word	0x0800d654
 800b0f8:	0800d4c3 	.word	0x0800d4c3
 800b0fc:	0800d543 	.word	0x0800d543
 800b100:	00000271 	.word	0x00000271

0800b104 <__lshift>:
 800b104:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b106:	000c      	movs	r4, r1
 800b108:	0016      	movs	r6, r2
 800b10a:	6923      	ldr	r3, [r4, #16]
 800b10c:	1157      	asrs	r7, r2, #5
 800b10e:	b085      	sub	sp, #20
 800b110:	18fb      	adds	r3, r7, r3
 800b112:	9301      	str	r3, [sp, #4]
 800b114:	3301      	adds	r3, #1
 800b116:	9300      	str	r3, [sp, #0]
 800b118:	6849      	ldr	r1, [r1, #4]
 800b11a:	68a3      	ldr	r3, [r4, #8]
 800b11c:	9002      	str	r0, [sp, #8]
 800b11e:	9a00      	ldr	r2, [sp, #0]
 800b120:	4293      	cmp	r3, r2
 800b122:	db10      	blt.n	800b146 <__lshift+0x42>
 800b124:	9802      	ldr	r0, [sp, #8]
 800b126:	f7ff fd87 	bl	800ac38 <_Balloc>
 800b12a:	2300      	movs	r3, #0
 800b12c:	0001      	movs	r1, r0
 800b12e:	0005      	movs	r5, r0
 800b130:	001a      	movs	r2, r3
 800b132:	3114      	adds	r1, #20
 800b134:	4298      	cmp	r0, r3
 800b136:	d10c      	bne.n	800b152 <__lshift+0x4e>
 800b138:	21ef      	movs	r1, #239	@ 0xef
 800b13a:	002a      	movs	r2, r5
 800b13c:	4b25      	ldr	r3, [pc, #148]	@ (800b1d4 <__lshift+0xd0>)
 800b13e:	4826      	ldr	r0, [pc, #152]	@ (800b1d8 <__lshift+0xd4>)
 800b140:	0049      	lsls	r1, r1, #1
 800b142:	f001 fb29 	bl	800c798 <__assert_func>
 800b146:	3101      	adds	r1, #1
 800b148:	005b      	lsls	r3, r3, #1
 800b14a:	e7e8      	b.n	800b11e <__lshift+0x1a>
 800b14c:	0098      	lsls	r0, r3, #2
 800b14e:	500a      	str	r2, [r1, r0]
 800b150:	3301      	adds	r3, #1
 800b152:	42bb      	cmp	r3, r7
 800b154:	dbfa      	blt.n	800b14c <__lshift+0x48>
 800b156:	43fb      	mvns	r3, r7
 800b158:	17db      	asrs	r3, r3, #31
 800b15a:	401f      	ands	r7, r3
 800b15c:	00bf      	lsls	r7, r7, #2
 800b15e:	0023      	movs	r3, r4
 800b160:	201f      	movs	r0, #31
 800b162:	19c9      	adds	r1, r1, r7
 800b164:	0037      	movs	r7, r6
 800b166:	6922      	ldr	r2, [r4, #16]
 800b168:	3314      	adds	r3, #20
 800b16a:	0092      	lsls	r2, r2, #2
 800b16c:	189a      	adds	r2, r3, r2
 800b16e:	4007      	ands	r7, r0
 800b170:	4206      	tst	r6, r0
 800b172:	d029      	beq.n	800b1c8 <__lshift+0xc4>
 800b174:	3001      	adds	r0, #1
 800b176:	1bc0      	subs	r0, r0, r7
 800b178:	9003      	str	r0, [sp, #12]
 800b17a:	468c      	mov	ip, r1
 800b17c:	2000      	movs	r0, #0
 800b17e:	681e      	ldr	r6, [r3, #0]
 800b180:	40be      	lsls	r6, r7
 800b182:	4306      	orrs	r6, r0
 800b184:	4660      	mov	r0, ip
 800b186:	c040      	stmia	r0!, {r6}
 800b188:	4684      	mov	ip, r0
 800b18a:	9e03      	ldr	r6, [sp, #12]
 800b18c:	cb01      	ldmia	r3!, {r0}
 800b18e:	40f0      	lsrs	r0, r6
 800b190:	429a      	cmp	r2, r3
 800b192:	d8f4      	bhi.n	800b17e <__lshift+0x7a>
 800b194:	0026      	movs	r6, r4
 800b196:	3615      	adds	r6, #21
 800b198:	2304      	movs	r3, #4
 800b19a:	42b2      	cmp	r2, r6
 800b19c:	d304      	bcc.n	800b1a8 <__lshift+0xa4>
 800b19e:	1b13      	subs	r3, r2, r4
 800b1a0:	3b15      	subs	r3, #21
 800b1a2:	089b      	lsrs	r3, r3, #2
 800b1a4:	3301      	adds	r3, #1
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	50c8      	str	r0, [r1, r3]
 800b1aa:	2800      	cmp	r0, #0
 800b1ac:	d002      	beq.n	800b1b4 <__lshift+0xb0>
 800b1ae:	9b01      	ldr	r3, [sp, #4]
 800b1b0:	3302      	adds	r3, #2
 800b1b2:	9300      	str	r3, [sp, #0]
 800b1b4:	9b00      	ldr	r3, [sp, #0]
 800b1b6:	9802      	ldr	r0, [sp, #8]
 800b1b8:	3b01      	subs	r3, #1
 800b1ba:	0021      	movs	r1, r4
 800b1bc:	612b      	str	r3, [r5, #16]
 800b1be:	f7ff fd7f 	bl	800acc0 <_Bfree>
 800b1c2:	0028      	movs	r0, r5
 800b1c4:	b005      	add	sp, #20
 800b1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1c8:	cb01      	ldmia	r3!, {r0}
 800b1ca:	c101      	stmia	r1!, {r0}
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d8fb      	bhi.n	800b1c8 <__lshift+0xc4>
 800b1d0:	e7f0      	b.n	800b1b4 <__lshift+0xb0>
 800b1d2:	46c0      	nop			@ (mov r8, r8)
 800b1d4:	0800d532 	.word	0x0800d532
 800b1d8:	0800d543 	.word	0x0800d543

0800b1dc <__mcmp>:
 800b1dc:	b530      	push	{r4, r5, lr}
 800b1de:	690b      	ldr	r3, [r1, #16]
 800b1e0:	6904      	ldr	r4, [r0, #16]
 800b1e2:	0002      	movs	r2, r0
 800b1e4:	1ae0      	subs	r0, r4, r3
 800b1e6:	429c      	cmp	r4, r3
 800b1e8:	d10f      	bne.n	800b20a <__mcmp+0x2e>
 800b1ea:	3214      	adds	r2, #20
 800b1ec:	009b      	lsls	r3, r3, #2
 800b1ee:	3114      	adds	r1, #20
 800b1f0:	0014      	movs	r4, r2
 800b1f2:	18c9      	adds	r1, r1, r3
 800b1f4:	18d2      	adds	r2, r2, r3
 800b1f6:	3a04      	subs	r2, #4
 800b1f8:	3904      	subs	r1, #4
 800b1fa:	6815      	ldr	r5, [r2, #0]
 800b1fc:	680b      	ldr	r3, [r1, #0]
 800b1fe:	429d      	cmp	r5, r3
 800b200:	d004      	beq.n	800b20c <__mcmp+0x30>
 800b202:	2001      	movs	r0, #1
 800b204:	429d      	cmp	r5, r3
 800b206:	d200      	bcs.n	800b20a <__mcmp+0x2e>
 800b208:	3802      	subs	r0, #2
 800b20a:	bd30      	pop	{r4, r5, pc}
 800b20c:	4294      	cmp	r4, r2
 800b20e:	d3f2      	bcc.n	800b1f6 <__mcmp+0x1a>
 800b210:	e7fb      	b.n	800b20a <__mcmp+0x2e>
	...

0800b214 <__mdiff>:
 800b214:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b216:	000c      	movs	r4, r1
 800b218:	b087      	sub	sp, #28
 800b21a:	9000      	str	r0, [sp, #0]
 800b21c:	0011      	movs	r1, r2
 800b21e:	0020      	movs	r0, r4
 800b220:	0017      	movs	r7, r2
 800b222:	f7ff ffdb 	bl	800b1dc <__mcmp>
 800b226:	1e05      	subs	r5, r0, #0
 800b228:	d110      	bne.n	800b24c <__mdiff+0x38>
 800b22a:	0001      	movs	r1, r0
 800b22c:	9800      	ldr	r0, [sp, #0]
 800b22e:	f7ff fd03 	bl	800ac38 <_Balloc>
 800b232:	1e02      	subs	r2, r0, #0
 800b234:	d104      	bne.n	800b240 <__mdiff+0x2c>
 800b236:	4b40      	ldr	r3, [pc, #256]	@ (800b338 <__mdiff+0x124>)
 800b238:	4840      	ldr	r0, [pc, #256]	@ (800b33c <__mdiff+0x128>)
 800b23a:	4941      	ldr	r1, [pc, #260]	@ (800b340 <__mdiff+0x12c>)
 800b23c:	f001 faac 	bl	800c798 <__assert_func>
 800b240:	2301      	movs	r3, #1
 800b242:	6145      	str	r5, [r0, #20]
 800b244:	6103      	str	r3, [r0, #16]
 800b246:	0010      	movs	r0, r2
 800b248:	b007      	add	sp, #28
 800b24a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b24c:	2600      	movs	r6, #0
 800b24e:	42b0      	cmp	r0, r6
 800b250:	da03      	bge.n	800b25a <__mdiff+0x46>
 800b252:	0023      	movs	r3, r4
 800b254:	003c      	movs	r4, r7
 800b256:	001f      	movs	r7, r3
 800b258:	3601      	adds	r6, #1
 800b25a:	6861      	ldr	r1, [r4, #4]
 800b25c:	9800      	ldr	r0, [sp, #0]
 800b25e:	f7ff fceb 	bl	800ac38 <_Balloc>
 800b262:	1e02      	subs	r2, r0, #0
 800b264:	d103      	bne.n	800b26e <__mdiff+0x5a>
 800b266:	4b34      	ldr	r3, [pc, #208]	@ (800b338 <__mdiff+0x124>)
 800b268:	4834      	ldr	r0, [pc, #208]	@ (800b33c <__mdiff+0x128>)
 800b26a:	4936      	ldr	r1, [pc, #216]	@ (800b344 <__mdiff+0x130>)
 800b26c:	e7e6      	b.n	800b23c <__mdiff+0x28>
 800b26e:	6923      	ldr	r3, [r4, #16]
 800b270:	3414      	adds	r4, #20
 800b272:	9300      	str	r3, [sp, #0]
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	18e3      	adds	r3, r4, r3
 800b278:	0021      	movs	r1, r4
 800b27a:	9401      	str	r4, [sp, #4]
 800b27c:	003c      	movs	r4, r7
 800b27e:	9302      	str	r3, [sp, #8]
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	3414      	adds	r4, #20
 800b284:	009b      	lsls	r3, r3, #2
 800b286:	18e3      	adds	r3, r4, r3
 800b288:	9303      	str	r3, [sp, #12]
 800b28a:	0003      	movs	r3, r0
 800b28c:	60c6      	str	r6, [r0, #12]
 800b28e:	468c      	mov	ip, r1
 800b290:	2000      	movs	r0, #0
 800b292:	3314      	adds	r3, #20
 800b294:	9304      	str	r3, [sp, #16]
 800b296:	9305      	str	r3, [sp, #20]
 800b298:	4663      	mov	r3, ip
 800b29a:	cb20      	ldmia	r3!, {r5}
 800b29c:	b2a9      	uxth	r1, r5
 800b29e:	000e      	movs	r6, r1
 800b2a0:	469c      	mov	ip, r3
 800b2a2:	cc08      	ldmia	r4!, {r3}
 800b2a4:	0c2d      	lsrs	r5, r5, #16
 800b2a6:	b299      	uxth	r1, r3
 800b2a8:	1a71      	subs	r1, r6, r1
 800b2aa:	1809      	adds	r1, r1, r0
 800b2ac:	0c1b      	lsrs	r3, r3, #16
 800b2ae:	1408      	asrs	r0, r1, #16
 800b2b0:	1aeb      	subs	r3, r5, r3
 800b2b2:	181b      	adds	r3, r3, r0
 800b2b4:	1418      	asrs	r0, r3, #16
 800b2b6:	b289      	uxth	r1, r1
 800b2b8:	041b      	lsls	r3, r3, #16
 800b2ba:	4319      	orrs	r1, r3
 800b2bc:	9b05      	ldr	r3, [sp, #20]
 800b2be:	c302      	stmia	r3!, {r1}
 800b2c0:	9305      	str	r3, [sp, #20]
 800b2c2:	9b03      	ldr	r3, [sp, #12]
 800b2c4:	42a3      	cmp	r3, r4
 800b2c6:	d8e7      	bhi.n	800b298 <__mdiff+0x84>
 800b2c8:	0039      	movs	r1, r7
 800b2ca:	9c03      	ldr	r4, [sp, #12]
 800b2cc:	3115      	adds	r1, #21
 800b2ce:	2304      	movs	r3, #4
 800b2d0:	428c      	cmp	r4, r1
 800b2d2:	d304      	bcc.n	800b2de <__mdiff+0xca>
 800b2d4:	1be3      	subs	r3, r4, r7
 800b2d6:	3b15      	subs	r3, #21
 800b2d8:	089b      	lsrs	r3, r3, #2
 800b2da:	3301      	adds	r3, #1
 800b2dc:	009b      	lsls	r3, r3, #2
 800b2de:	9901      	ldr	r1, [sp, #4]
 800b2e0:	18cd      	adds	r5, r1, r3
 800b2e2:	9904      	ldr	r1, [sp, #16]
 800b2e4:	002e      	movs	r6, r5
 800b2e6:	18cb      	adds	r3, r1, r3
 800b2e8:	001f      	movs	r7, r3
 800b2ea:	9902      	ldr	r1, [sp, #8]
 800b2ec:	428e      	cmp	r6, r1
 800b2ee:	d311      	bcc.n	800b314 <__mdiff+0x100>
 800b2f0:	9c02      	ldr	r4, [sp, #8]
 800b2f2:	1ee9      	subs	r1, r5, #3
 800b2f4:	2000      	movs	r0, #0
 800b2f6:	428c      	cmp	r4, r1
 800b2f8:	d304      	bcc.n	800b304 <__mdiff+0xf0>
 800b2fa:	0021      	movs	r1, r4
 800b2fc:	3103      	adds	r1, #3
 800b2fe:	1b49      	subs	r1, r1, r5
 800b300:	0889      	lsrs	r1, r1, #2
 800b302:	0088      	lsls	r0, r1, #2
 800b304:	181b      	adds	r3, r3, r0
 800b306:	3b04      	subs	r3, #4
 800b308:	6819      	ldr	r1, [r3, #0]
 800b30a:	2900      	cmp	r1, #0
 800b30c:	d010      	beq.n	800b330 <__mdiff+0x11c>
 800b30e:	9b00      	ldr	r3, [sp, #0]
 800b310:	6113      	str	r3, [r2, #16]
 800b312:	e798      	b.n	800b246 <__mdiff+0x32>
 800b314:	4684      	mov	ip, r0
 800b316:	ce02      	ldmia	r6!, {r1}
 800b318:	b288      	uxth	r0, r1
 800b31a:	4460      	add	r0, ip
 800b31c:	1400      	asrs	r0, r0, #16
 800b31e:	0c0c      	lsrs	r4, r1, #16
 800b320:	1904      	adds	r4, r0, r4
 800b322:	4461      	add	r1, ip
 800b324:	1420      	asrs	r0, r4, #16
 800b326:	b289      	uxth	r1, r1
 800b328:	0424      	lsls	r4, r4, #16
 800b32a:	4321      	orrs	r1, r4
 800b32c:	c702      	stmia	r7!, {r1}
 800b32e:	e7dc      	b.n	800b2ea <__mdiff+0xd6>
 800b330:	9900      	ldr	r1, [sp, #0]
 800b332:	3901      	subs	r1, #1
 800b334:	9100      	str	r1, [sp, #0]
 800b336:	e7e6      	b.n	800b306 <__mdiff+0xf2>
 800b338:	0800d532 	.word	0x0800d532
 800b33c:	0800d543 	.word	0x0800d543
 800b340:	00000237 	.word	0x00000237
 800b344:	00000245 	.word	0x00000245

0800b348 <__ulp>:
 800b348:	b510      	push	{r4, lr}
 800b34a:	2400      	movs	r4, #0
 800b34c:	4b0c      	ldr	r3, [pc, #48]	@ (800b380 <__ulp+0x38>)
 800b34e:	4a0d      	ldr	r2, [pc, #52]	@ (800b384 <__ulp+0x3c>)
 800b350:	400b      	ands	r3, r1
 800b352:	189b      	adds	r3, r3, r2
 800b354:	42a3      	cmp	r3, r4
 800b356:	dc06      	bgt.n	800b366 <__ulp+0x1e>
 800b358:	425b      	negs	r3, r3
 800b35a:	151a      	asrs	r2, r3, #20
 800b35c:	2a13      	cmp	r2, #19
 800b35e:	dc05      	bgt.n	800b36c <__ulp+0x24>
 800b360:	2380      	movs	r3, #128	@ 0x80
 800b362:	031b      	lsls	r3, r3, #12
 800b364:	4113      	asrs	r3, r2
 800b366:	0019      	movs	r1, r3
 800b368:	0020      	movs	r0, r4
 800b36a:	bd10      	pop	{r4, pc}
 800b36c:	3a14      	subs	r2, #20
 800b36e:	2401      	movs	r4, #1
 800b370:	2a1e      	cmp	r2, #30
 800b372:	dc02      	bgt.n	800b37a <__ulp+0x32>
 800b374:	2480      	movs	r4, #128	@ 0x80
 800b376:	0624      	lsls	r4, r4, #24
 800b378:	40d4      	lsrs	r4, r2
 800b37a:	2300      	movs	r3, #0
 800b37c:	e7f3      	b.n	800b366 <__ulp+0x1e>
 800b37e:	46c0      	nop			@ (mov r8, r8)
 800b380:	7ff00000 	.word	0x7ff00000
 800b384:	fcc00000 	.word	0xfcc00000

0800b388 <__b2d>:
 800b388:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b38a:	0006      	movs	r6, r0
 800b38c:	6903      	ldr	r3, [r0, #16]
 800b38e:	3614      	adds	r6, #20
 800b390:	009b      	lsls	r3, r3, #2
 800b392:	18f3      	adds	r3, r6, r3
 800b394:	1f1d      	subs	r5, r3, #4
 800b396:	682c      	ldr	r4, [r5, #0]
 800b398:	000f      	movs	r7, r1
 800b39a:	0020      	movs	r0, r4
 800b39c:	9301      	str	r3, [sp, #4]
 800b39e:	f7ff fd43 	bl	800ae28 <__hi0bits>
 800b3a2:	2220      	movs	r2, #32
 800b3a4:	1a12      	subs	r2, r2, r0
 800b3a6:	603a      	str	r2, [r7, #0]
 800b3a8:	0003      	movs	r3, r0
 800b3aa:	4a1c      	ldr	r2, [pc, #112]	@ (800b41c <__b2d+0x94>)
 800b3ac:	280a      	cmp	r0, #10
 800b3ae:	dc15      	bgt.n	800b3dc <__b2d+0x54>
 800b3b0:	210b      	movs	r1, #11
 800b3b2:	0027      	movs	r7, r4
 800b3b4:	1a09      	subs	r1, r1, r0
 800b3b6:	40cf      	lsrs	r7, r1
 800b3b8:	433a      	orrs	r2, r7
 800b3ba:	468c      	mov	ip, r1
 800b3bc:	0011      	movs	r1, r2
 800b3be:	2200      	movs	r2, #0
 800b3c0:	42ae      	cmp	r6, r5
 800b3c2:	d202      	bcs.n	800b3ca <__b2d+0x42>
 800b3c4:	9a01      	ldr	r2, [sp, #4]
 800b3c6:	3a08      	subs	r2, #8
 800b3c8:	6812      	ldr	r2, [r2, #0]
 800b3ca:	3315      	adds	r3, #21
 800b3cc:	409c      	lsls	r4, r3
 800b3ce:	4663      	mov	r3, ip
 800b3d0:	0027      	movs	r7, r4
 800b3d2:	40da      	lsrs	r2, r3
 800b3d4:	4317      	orrs	r7, r2
 800b3d6:	0038      	movs	r0, r7
 800b3d8:	b003      	add	sp, #12
 800b3da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3dc:	2700      	movs	r7, #0
 800b3de:	42ae      	cmp	r6, r5
 800b3e0:	d202      	bcs.n	800b3e8 <__b2d+0x60>
 800b3e2:	9d01      	ldr	r5, [sp, #4]
 800b3e4:	3d08      	subs	r5, #8
 800b3e6:	682f      	ldr	r7, [r5, #0]
 800b3e8:	210b      	movs	r1, #11
 800b3ea:	4249      	negs	r1, r1
 800b3ec:	468c      	mov	ip, r1
 800b3ee:	449c      	add	ip, r3
 800b3f0:	2b0b      	cmp	r3, #11
 800b3f2:	d010      	beq.n	800b416 <__b2d+0x8e>
 800b3f4:	4661      	mov	r1, ip
 800b3f6:	2320      	movs	r3, #32
 800b3f8:	408c      	lsls	r4, r1
 800b3fa:	1a5b      	subs	r3, r3, r1
 800b3fc:	0039      	movs	r1, r7
 800b3fe:	40d9      	lsrs	r1, r3
 800b400:	430c      	orrs	r4, r1
 800b402:	4322      	orrs	r2, r4
 800b404:	0011      	movs	r1, r2
 800b406:	2200      	movs	r2, #0
 800b408:	42b5      	cmp	r5, r6
 800b40a:	d901      	bls.n	800b410 <__b2d+0x88>
 800b40c:	3d04      	subs	r5, #4
 800b40e:	682a      	ldr	r2, [r5, #0]
 800b410:	4664      	mov	r4, ip
 800b412:	40a7      	lsls	r7, r4
 800b414:	e7dd      	b.n	800b3d2 <__b2d+0x4a>
 800b416:	4322      	orrs	r2, r4
 800b418:	0011      	movs	r1, r2
 800b41a:	e7dc      	b.n	800b3d6 <__b2d+0x4e>
 800b41c:	3ff00000 	.word	0x3ff00000

0800b420 <__d2b>:
 800b420:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b422:	2101      	movs	r1, #1
 800b424:	0016      	movs	r6, r2
 800b426:	001f      	movs	r7, r3
 800b428:	f7ff fc06 	bl	800ac38 <_Balloc>
 800b42c:	1e04      	subs	r4, r0, #0
 800b42e:	d105      	bne.n	800b43c <__d2b+0x1c>
 800b430:	0022      	movs	r2, r4
 800b432:	4b25      	ldr	r3, [pc, #148]	@ (800b4c8 <__d2b+0xa8>)
 800b434:	4825      	ldr	r0, [pc, #148]	@ (800b4cc <__d2b+0xac>)
 800b436:	4926      	ldr	r1, [pc, #152]	@ (800b4d0 <__d2b+0xb0>)
 800b438:	f001 f9ae 	bl	800c798 <__assert_func>
 800b43c:	033b      	lsls	r3, r7, #12
 800b43e:	007d      	lsls	r5, r7, #1
 800b440:	0b1b      	lsrs	r3, r3, #12
 800b442:	0d6d      	lsrs	r5, r5, #21
 800b444:	d002      	beq.n	800b44c <__d2b+0x2c>
 800b446:	2280      	movs	r2, #128	@ 0x80
 800b448:	0352      	lsls	r2, r2, #13
 800b44a:	4313      	orrs	r3, r2
 800b44c:	9301      	str	r3, [sp, #4]
 800b44e:	2e00      	cmp	r6, #0
 800b450:	d025      	beq.n	800b49e <__d2b+0x7e>
 800b452:	4668      	mov	r0, sp
 800b454:	9600      	str	r6, [sp, #0]
 800b456:	f7ff fd08 	bl	800ae6a <__lo0bits>
 800b45a:	9b01      	ldr	r3, [sp, #4]
 800b45c:	9900      	ldr	r1, [sp, #0]
 800b45e:	2800      	cmp	r0, #0
 800b460:	d01b      	beq.n	800b49a <__d2b+0x7a>
 800b462:	2220      	movs	r2, #32
 800b464:	001e      	movs	r6, r3
 800b466:	1a12      	subs	r2, r2, r0
 800b468:	4096      	lsls	r6, r2
 800b46a:	0032      	movs	r2, r6
 800b46c:	40c3      	lsrs	r3, r0
 800b46e:	430a      	orrs	r2, r1
 800b470:	6162      	str	r2, [r4, #20]
 800b472:	9301      	str	r3, [sp, #4]
 800b474:	9e01      	ldr	r6, [sp, #4]
 800b476:	61a6      	str	r6, [r4, #24]
 800b478:	1e73      	subs	r3, r6, #1
 800b47a:	419e      	sbcs	r6, r3
 800b47c:	3601      	adds	r6, #1
 800b47e:	6126      	str	r6, [r4, #16]
 800b480:	2d00      	cmp	r5, #0
 800b482:	d014      	beq.n	800b4ae <__d2b+0x8e>
 800b484:	2635      	movs	r6, #53	@ 0x35
 800b486:	4b13      	ldr	r3, [pc, #76]	@ (800b4d4 <__d2b+0xb4>)
 800b488:	18ed      	adds	r5, r5, r3
 800b48a:	9b08      	ldr	r3, [sp, #32]
 800b48c:	182d      	adds	r5, r5, r0
 800b48e:	601d      	str	r5, [r3, #0]
 800b490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b492:	1a36      	subs	r6, r6, r0
 800b494:	601e      	str	r6, [r3, #0]
 800b496:	0020      	movs	r0, r4
 800b498:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b49a:	6161      	str	r1, [r4, #20]
 800b49c:	e7ea      	b.n	800b474 <__d2b+0x54>
 800b49e:	a801      	add	r0, sp, #4
 800b4a0:	f7ff fce3 	bl	800ae6a <__lo0bits>
 800b4a4:	9b01      	ldr	r3, [sp, #4]
 800b4a6:	2601      	movs	r6, #1
 800b4a8:	6163      	str	r3, [r4, #20]
 800b4aa:	3020      	adds	r0, #32
 800b4ac:	e7e7      	b.n	800b47e <__d2b+0x5e>
 800b4ae:	4b0a      	ldr	r3, [pc, #40]	@ (800b4d8 <__d2b+0xb8>)
 800b4b0:	18c0      	adds	r0, r0, r3
 800b4b2:	9b08      	ldr	r3, [sp, #32]
 800b4b4:	6018      	str	r0, [r3, #0]
 800b4b6:	4b09      	ldr	r3, [pc, #36]	@ (800b4dc <__d2b+0xbc>)
 800b4b8:	18f3      	adds	r3, r6, r3
 800b4ba:	009b      	lsls	r3, r3, #2
 800b4bc:	18e3      	adds	r3, r4, r3
 800b4be:	6958      	ldr	r0, [r3, #20]
 800b4c0:	f7ff fcb2 	bl	800ae28 <__hi0bits>
 800b4c4:	0176      	lsls	r6, r6, #5
 800b4c6:	e7e3      	b.n	800b490 <__d2b+0x70>
 800b4c8:	0800d532 	.word	0x0800d532
 800b4cc:	0800d543 	.word	0x0800d543
 800b4d0:	0000030f 	.word	0x0000030f
 800b4d4:	fffffbcd 	.word	0xfffffbcd
 800b4d8:	fffffbce 	.word	0xfffffbce
 800b4dc:	3fffffff 	.word	0x3fffffff

0800b4e0 <__ratio>:
 800b4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4e2:	b087      	sub	sp, #28
 800b4e4:	000f      	movs	r7, r1
 800b4e6:	a904      	add	r1, sp, #16
 800b4e8:	0006      	movs	r6, r0
 800b4ea:	f7ff ff4d 	bl	800b388 <__b2d>
 800b4ee:	9000      	str	r0, [sp, #0]
 800b4f0:	9101      	str	r1, [sp, #4]
 800b4f2:	9b00      	ldr	r3, [sp, #0]
 800b4f4:	9c01      	ldr	r4, [sp, #4]
 800b4f6:	0038      	movs	r0, r7
 800b4f8:	a905      	add	r1, sp, #20
 800b4fa:	9302      	str	r3, [sp, #8]
 800b4fc:	9403      	str	r4, [sp, #12]
 800b4fe:	f7ff ff43 	bl	800b388 <__b2d>
 800b502:	000d      	movs	r5, r1
 800b504:	0002      	movs	r2, r0
 800b506:	000b      	movs	r3, r1
 800b508:	6930      	ldr	r0, [r6, #16]
 800b50a:	6939      	ldr	r1, [r7, #16]
 800b50c:	9e04      	ldr	r6, [sp, #16]
 800b50e:	1a40      	subs	r0, r0, r1
 800b510:	9905      	ldr	r1, [sp, #20]
 800b512:	0140      	lsls	r0, r0, #5
 800b514:	1a71      	subs	r1, r6, r1
 800b516:	1841      	adds	r1, r0, r1
 800b518:	0508      	lsls	r0, r1, #20
 800b51a:	2900      	cmp	r1, #0
 800b51c:	dd08      	ble.n	800b530 <__ratio+0x50>
 800b51e:	9901      	ldr	r1, [sp, #4]
 800b520:	1841      	adds	r1, r0, r1
 800b522:	9103      	str	r1, [sp, #12]
 800b524:	9802      	ldr	r0, [sp, #8]
 800b526:	9903      	ldr	r1, [sp, #12]
 800b528:	f7f5 fe98 	bl	800125c <__aeabi_ddiv>
 800b52c:	b007      	add	sp, #28
 800b52e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b530:	1a2b      	subs	r3, r5, r0
 800b532:	e7f7      	b.n	800b524 <__ratio+0x44>

0800b534 <__copybits>:
 800b534:	b570      	push	{r4, r5, r6, lr}
 800b536:	0014      	movs	r4, r2
 800b538:	0005      	movs	r5, r0
 800b53a:	3901      	subs	r1, #1
 800b53c:	6913      	ldr	r3, [r2, #16]
 800b53e:	1149      	asrs	r1, r1, #5
 800b540:	3101      	adds	r1, #1
 800b542:	0089      	lsls	r1, r1, #2
 800b544:	3414      	adds	r4, #20
 800b546:	009b      	lsls	r3, r3, #2
 800b548:	1841      	adds	r1, r0, r1
 800b54a:	18e3      	adds	r3, r4, r3
 800b54c:	42a3      	cmp	r3, r4
 800b54e:	d80d      	bhi.n	800b56c <__copybits+0x38>
 800b550:	0014      	movs	r4, r2
 800b552:	3411      	adds	r4, #17
 800b554:	2500      	movs	r5, #0
 800b556:	42a3      	cmp	r3, r4
 800b558:	d303      	bcc.n	800b562 <__copybits+0x2e>
 800b55a:	1a9b      	subs	r3, r3, r2
 800b55c:	3b11      	subs	r3, #17
 800b55e:	089b      	lsrs	r3, r3, #2
 800b560:	009d      	lsls	r5, r3, #2
 800b562:	2300      	movs	r3, #0
 800b564:	1940      	adds	r0, r0, r5
 800b566:	4281      	cmp	r1, r0
 800b568:	d803      	bhi.n	800b572 <__copybits+0x3e>
 800b56a:	bd70      	pop	{r4, r5, r6, pc}
 800b56c:	cc40      	ldmia	r4!, {r6}
 800b56e:	c540      	stmia	r5!, {r6}
 800b570:	e7ec      	b.n	800b54c <__copybits+0x18>
 800b572:	c008      	stmia	r0!, {r3}
 800b574:	e7f7      	b.n	800b566 <__copybits+0x32>

0800b576 <__any_on>:
 800b576:	0002      	movs	r2, r0
 800b578:	6900      	ldr	r0, [r0, #16]
 800b57a:	b510      	push	{r4, lr}
 800b57c:	3214      	adds	r2, #20
 800b57e:	114b      	asrs	r3, r1, #5
 800b580:	4298      	cmp	r0, r3
 800b582:	db13      	blt.n	800b5ac <__any_on+0x36>
 800b584:	dd0c      	ble.n	800b5a0 <__any_on+0x2a>
 800b586:	241f      	movs	r4, #31
 800b588:	0008      	movs	r0, r1
 800b58a:	4020      	ands	r0, r4
 800b58c:	4221      	tst	r1, r4
 800b58e:	d007      	beq.n	800b5a0 <__any_on+0x2a>
 800b590:	0099      	lsls	r1, r3, #2
 800b592:	588c      	ldr	r4, [r1, r2]
 800b594:	0021      	movs	r1, r4
 800b596:	40c1      	lsrs	r1, r0
 800b598:	4081      	lsls	r1, r0
 800b59a:	2001      	movs	r0, #1
 800b59c:	428c      	cmp	r4, r1
 800b59e:	d104      	bne.n	800b5aa <__any_on+0x34>
 800b5a0:	009b      	lsls	r3, r3, #2
 800b5a2:	18d3      	adds	r3, r2, r3
 800b5a4:	4293      	cmp	r3, r2
 800b5a6:	d803      	bhi.n	800b5b0 <__any_on+0x3a>
 800b5a8:	2000      	movs	r0, #0
 800b5aa:	bd10      	pop	{r4, pc}
 800b5ac:	0003      	movs	r3, r0
 800b5ae:	e7f7      	b.n	800b5a0 <__any_on+0x2a>
 800b5b0:	3b04      	subs	r3, #4
 800b5b2:	6819      	ldr	r1, [r3, #0]
 800b5b4:	2900      	cmp	r1, #0
 800b5b6:	d0f5      	beq.n	800b5a4 <__any_on+0x2e>
 800b5b8:	2001      	movs	r0, #1
 800b5ba:	e7f6      	b.n	800b5aa <__any_on+0x34>

0800b5bc <_malloc_usable_size_r>:
 800b5bc:	1f0b      	subs	r3, r1, #4
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	1f18      	subs	r0, r3, #4
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	da01      	bge.n	800b5ca <_malloc_usable_size_r+0xe>
 800b5c6:	580b      	ldr	r3, [r1, r0]
 800b5c8:	18c0      	adds	r0, r0, r3
 800b5ca:	4770      	bx	lr

0800b5cc <sulp>:
 800b5cc:	b570      	push	{r4, r5, r6, lr}
 800b5ce:	0016      	movs	r6, r2
 800b5d0:	000d      	movs	r5, r1
 800b5d2:	f7ff feb9 	bl	800b348 <__ulp>
 800b5d6:	2e00      	cmp	r6, #0
 800b5d8:	d00d      	beq.n	800b5f6 <sulp+0x2a>
 800b5da:	236b      	movs	r3, #107	@ 0x6b
 800b5dc:	006a      	lsls	r2, r5, #1
 800b5de:	0d52      	lsrs	r2, r2, #21
 800b5e0:	1a9b      	subs	r3, r3, r2
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	dd07      	ble.n	800b5f6 <sulp+0x2a>
 800b5e6:	2400      	movs	r4, #0
 800b5e8:	4a03      	ldr	r2, [pc, #12]	@ (800b5f8 <sulp+0x2c>)
 800b5ea:	051b      	lsls	r3, r3, #20
 800b5ec:	189d      	adds	r5, r3, r2
 800b5ee:	002b      	movs	r3, r5
 800b5f0:	0022      	movs	r2, r4
 800b5f2:	f7f6 fa6d 	bl	8001ad0 <__aeabi_dmul>
 800b5f6:	bd70      	pop	{r4, r5, r6, pc}
 800b5f8:	3ff00000 	.word	0x3ff00000

0800b5fc <_strtod_l>:
 800b5fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5fe:	b0a3      	sub	sp, #140	@ 0x8c
 800b600:	921b      	str	r2, [sp, #108]	@ 0x6c
 800b602:	2200      	movs	r2, #0
 800b604:	2600      	movs	r6, #0
 800b606:	2700      	movs	r7, #0
 800b608:	9005      	str	r0, [sp, #20]
 800b60a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b60c:	921e      	str	r2, [sp, #120]	@ 0x78
 800b60e:	911d      	str	r1, [sp, #116]	@ 0x74
 800b610:	780a      	ldrb	r2, [r1, #0]
 800b612:	2a2b      	cmp	r2, #43	@ 0x2b
 800b614:	d053      	beq.n	800b6be <_strtod_l+0xc2>
 800b616:	d83f      	bhi.n	800b698 <_strtod_l+0x9c>
 800b618:	2a0d      	cmp	r2, #13
 800b61a:	d839      	bhi.n	800b690 <_strtod_l+0x94>
 800b61c:	2a08      	cmp	r2, #8
 800b61e:	d839      	bhi.n	800b694 <_strtod_l+0x98>
 800b620:	2a00      	cmp	r2, #0
 800b622:	d042      	beq.n	800b6aa <_strtod_l+0xae>
 800b624:	2200      	movs	r2, #0
 800b626:	9212      	str	r2, [sp, #72]	@ 0x48
 800b628:	2100      	movs	r1, #0
 800b62a:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800b62c:	910c      	str	r1, [sp, #48]	@ 0x30
 800b62e:	782a      	ldrb	r2, [r5, #0]
 800b630:	2a30      	cmp	r2, #48	@ 0x30
 800b632:	d000      	beq.n	800b636 <_strtod_l+0x3a>
 800b634:	e083      	b.n	800b73e <_strtod_l+0x142>
 800b636:	786a      	ldrb	r2, [r5, #1]
 800b638:	3120      	adds	r1, #32
 800b63a:	438a      	bics	r2, r1
 800b63c:	2a58      	cmp	r2, #88	@ 0x58
 800b63e:	d000      	beq.n	800b642 <_strtod_l+0x46>
 800b640:	e073      	b.n	800b72a <_strtod_l+0x12e>
 800b642:	9302      	str	r3, [sp, #8]
 800b644:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b646:	4a9b      	ldr	r2, [pc, #620]	@ (800b8b4 <_strtod_l+0x2b8>)
 800b648:	9301      	str	r3, [sp, #4]
 800b64a:	ab1e      	add	r3, sp, #120	@ 0x78
 800b64c:	9300      	str	r3, [sp, #0]
 800b64e:	9805      	ldr	r0, [sp, #20]
 800b650:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b652:	a91d      	add	r1, sp, #116	@ 0x74
 800b654:	f001 f954 	bl	800c900 <__gethex>
 800b658:	230f      	movs	r3, #15
 800b65a:	0002      	movs	r2, r0
 800b65c:	401a      	ands	r2, r3
 800b65e:	0004      	movs	r4, r0
 800b660:	9206      	str	r2, [sp, #24]
 800b662:	4218      	tst	r0, r3
 800b664:	d005      	beq.n	800b672 <_strtod_l+0x76>
 800b666:	2a06      	cmp	r2, #6
 800b668:	d12b      	bne.n	800b6c2 <_strtod_l+0xc6>
 800b66a:	2300      	movs	r3, #0
 800b66c:	3501      	adds	r5, #1
 800b66e:	951d      	str	r5, [sp, #116]	@ 0x74
 800b670:	9312      	str	r3, [sp, #72]	@ 0x48
 800b672:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b674:	2b00      	cmp	r3, #0
 800b676:	d002      	beq.n	800b67e <_strtod_l+0x82>
 800b678:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b67a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b67c:	6013      	str	r3, [r2, #0]
 800b67e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b680:	2b00      	cmp	r3, #0
 800b682:	d019      	beq.n	800b6b8 <_strtod_l+0xbc>
 800b684:	2380      	movs	r3, #128	@ 0x80
 800b686:	0030      	movs	r0, r6
 800b688:	061b      	lsls	r3, r3, #24
 800b68a:	18f9      	adds	r1, r7, r3
 800b68c:	b023      	add	sp, #140	@ 0x8c
 800b68e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b690:	2a20      	cmp	r2, #32
 800b692:	d1c7      	bne.n	800b624 <_strtod_l+0x28>
 800b694:	3101      	adds	r1, #1
 800b696:	e7ba      	b.n	800b60e <_strtod_l+0x12>
 800b698:	2a2d      	cmp	r2, #45	@ 0x2d
 800b69a:	d1c3      	bne.n	800b624 <_strtod_l+0x28>
 800b69c:	3a2c      	subs	r2, #44	@ 0x2c
 800b69e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b6a0:	1c4a      	adds	r2, r1, #1
 800b6a2:	921d      	str	r2, [sp, #116]	@ 0x74
 800b6a4:	784a      	ldrb	r2, [r1, #1]
 800b6a6:	2a00      	cmp	r2, #0
 800b6a8:	d1be      	bne.n	800b628 <_strtod_l+0x2c>
 800b6aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ac:	931d      	str	r3, [sp, #116]	@ 0x74
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	9312      	str	r3, [sp, #72]	@ 0x48
 800b6b2:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d1df      	bne.n	800b678 <_strtod_l+0x7c>
 800b6b8:	0030      	movs	r0, r6
 800b6ba:	0039      	movs	r1, r7
 800b6bc:	e7e6      	b.n	800b68c <_strtod_l+0x90>
 800b6be:	2200      	movs	r2, #0
 800b6c0:	e7ed      	b.n	800b69e <_strtod_l+0xa2>
 800b6c2:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800b6c4:	2a00      	cmp	r2, #0
 800b6c6:	d007      	beq.n	800b6d8 <_strtod_l+0xdc>
 800b6c8:	2135      	movs	r1, #53	@ 0x35
 800b6ca:	a820      	add	r0, sp, #128	@ 0x80
 800b6cc:	f7ff ff32 	bl	800b534 <__copybits>
 800b6d0:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800b6d2:	9805      	ldr	r0, [sp, #20]
 800b6d4:	f7ff faf4 	bl	800acc0 <_Bfree>
 800b6d8:	9806      	ldr	r0, [sp, #24]
 800b6da:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b6dc:	3801      	subs	r0, #1
 800b6de:	2804      	cmp	r0, #4
 800b6e0:	d806      	bhi.n	800b6f0 <_strtod_l+0xf4>
 800b6e2:	f7f4 fd23 	bl	800012c <__gnu_thumb1_case_uqi>
 800b6e6:	0312      	.short	0x0312
 800b6e8:	1e1c      	.short	0x1e1c
 800b6ea:	12          	.byte	0x12
 800b6eb:	00          	.byte	0x00
 800b6ec:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b6ee:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800b6f0:	05e4      	lsls	r4, r4, #23
 800b6f2:	d502      	bpl.n	800b6fa <_strtod_l+0xfe>
 800b6f4:	2380      	movs	r3, #128	@ 0x80
 800b6f6:	061b      	lsls	r3, r3, #24
 800b6f8:	431f      	orrs	r7, r3
 800b6fa:	4b6f      	ldr	r3, [pc, #444]	@ (800b8b8 <_strtod_l+0x2bc>)
 800b6fc:	423b      	tst	r3, r7
 800b6fe:	d1b8      	bne.n	800b672 <_strtod_l+0x76>
 800b700:	f7fe fb94 	bl	8009e2c <__errno>
 800b704:	2322      	movs	r3, #34	@ 0x22
 800b706:	6003      	str	r3, [r0, #0]
 800b708:	e7b3      	b.n	800b672 <_strtod_l+0x76>
 800b70a:	496c      	ldr	r1, [pc, #432]	@ (800b8bc <_strtod_l+0x2c0>)
 800b70c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b70e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b710:	400a      	ands	r2, r1
 800b712:	496b      	ldr	r1, [pc, #428]	@ (800b8c0 <_strtod_l+0x2c4>)
 800b714:	185b      	adds	r3, r3, r1
 800b716:	051b      	lsls	r3, r3, #20
 800b718:	431a      	orrs	r2, r3
 800b71a:	0017      	movs	r7, r2
 800b71c:	e7e8      	b.n	800b6f0 <_strtod_l+0xf4>
 800b71e:	4f66      	ldr	r7, [pc, #408]	@ (800b8b8 <_strtod_l+0x2bc>)
 800b720:	e7e6      	b.n	800b6f0 <_strtod_l+0xf4>
 800b722:	2601      	movs	r6, #1
 800b724:	4f67      	ldr	r7, [pc, #412]	@ (800b8c4 <_strtod_l+0x2c8>)
 800b726:	4276      	negs	r6, r6
 800b728:	e7e2      	b.n	800b6f0 <_strtod_l+0xf4>
 800b72a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b72c:	1c5a      	adds	r2, r3, #1
 800b72e:	921d      	str	r2, [sp, #116]	@ 0x74
 800b730:	785b      	ldrb	r3, [r3, #1]
 800b732:	2b30      	cmp	r3, #48	@ 0x30
 800b734:	d0f9      	beq.n	800b72a <_strtod_l+0x12e>
 800b736:	2b00      	cmp	r3, #0
 800b738:	d09b      	beq.n	800b672 <_strtod_l+0x76>
 800b73a:	2301      	movs	r3, #1
 800b73c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b73e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b740:	220a      	movs	r2, #10
 800b742:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b744:	2300      	movs	r3, #0
 800b746:	9310      	str	r3, [sp, #64]	@ 0x40
 800b748:	930d      	str	r3, [sp, #52]	@ 0x34
 800b74a:	9308      	str	r3, [sp, #32]
 800b74c:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800b74e:	7804      	ldrb	r4, [r0, #0]
 800b750:	0023      	movs	r3, r4
 800b752:	3b30      	subs	r3, #48	@ 0x30
 800b754:	b2d9      	uxtb	r1, r3
 800b756:	2909      	cmp	r1, #9
 800b758:	d927      	bls.n	800b7aa <_strtod_l+0x1ae>
 800b75a:	2201      	movs	r2, #1
 800b75c:	495a      	ldr	r1, [pc, #360]	@ (800b8c8 <_strtod_l+0x2cc>)
 800b75e:	f000 ffe0 	bl	800c722 <strncmp>
 800b762:	2800      	cmp	r0, #0
 800b764:	d033      	beq.n	800b7ce <_strtod_l+0x1d2>
 800b766:	2000      	movs	r0, #0
 800b768:	0023      	movs	r3, r4
 800b76a:	4684      	mov	ip, r0
 800b76c:	9a08      	ldr	r2, [sp, #32]
 800b76e:	900e      	str	r0, [sp, #56]	@ 0x38
 800b770:	9206      	str	r2, [sp, #24]
 800b772:	2220      	movs	r2, #32
 800b774:	0019      	movs	r1, r3
 800b776:	4391      	bics	r1, r2
 800b778:	000a      	movs	r2, r1
 800b77a:	2100      	movs	r1, #0
 800b77c:	9107      	str	r1, [sp, #28]
 800b77e:	2a45      	cmp	r2, #69	@ 0x45
 800b780:	d000      	beq.n	800b784 <_strtod_l+0x188>
 800b782:	e0cb      	b.n	800b91c <_strtod_l+0x320>
 800b784:	9b06      	ldr	r3, [sp, #24]
 800b786:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b788:	4303      	orrs	r3, r0
 800b78a:	4313      	orrs	r3, r2
 800b78c:	428b      	cmp	r3, r1
 800b78e:	d08c      	beq.n	800b6aa <_strtod_l+0xae>
 800b790:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b792:	9309      	str	r3, [sp, #36]	@ 0x24
 800b794:	3301      	adds	r3, #1
 800b796:	931d      	str	r3, [sp, #116]	@ 0x74
 800b798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b79a:	785b      	ldrb	r3, [r3, #1]
 800b79c:	2b2b      	cmp	r3, #43	@ 0x2b
 800b79e:	d07b      	beq.n	800b898 <_strtod_l+0x29c>
 800b7a0:	000c      	movs	r4, r1
 800b7a2:	2b2d      	cmp	r3, #45	@ 0x2d
 800b7a4:	d17e      	bne.n	800b8a4 <_strtod_l+0x2a8>
 800b7a6:	2401      	movs	r4, #1
 800b7a8:	e077      	b.n	800b89a <_strtod_l+0x29e>
 800b7aa:	9908      	ldr	r1, [sp, #32]
 800b7ac:	2908      	cmp	r1, #8
 800b7ae:	dc09      	bgt.n	800b7c4 <_strtod_l+0x1c8>
 800b7b0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b7b2:	4351      	muls	r1, r2
 800b7b4:	185b      	adds	r3, r3, r1
 800b7b6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b7b8:	9b08      	ldr	r3, [sp, #32]
 800b7ba:	3001      	adds	r0, #1
 800b7bc:	3301      	adds	r3, #1
 800b7be:	9308      	str	r3, [sp, #32]
 800b7c0:	901d      	str	r0, [sp, #116]	@ 0x74
 800b7c2:	e7c3      	b.n	800b74c <_strtod_l+0x150>
 800b7c4:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b7c6:	4355      	muls	r5, r2
 800b7c8:	195b      	adds	r3, r3, r5
 800b7ca:	9310      	str	r3, [sp, #64]	@ 0x40
 800b7cc:	e7f4      	b.n	800b7b8 <_strtod_l+0x1bc>
 800b7ce:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b7d0:	1c5a      	adds	r2, r3, #1
 800b7d2:	921d      	str	r2, [sp, #116]	@ 0x74
 800b7d4:	9a08      	ldr	r2, [sp, #32]
 800b7d6:	785b      	ldrb	r3, [r3, #1]
 800b7d8:	2a00      	cmp	r2, #0
 800b7da:	d03e      	beq.n	800b85a <_strtod_l+0x25e>
 800b7dc:	900e      	str	r0, [sp, #56]	@ 0x38
 800b7de:	9206      	str	r2, [sp, #24]
 800b7e0:	001a      	movs	r2, r3
 800b7e2:	3a30      	subs	r2, #48	@ 0x30
 800b7e4:	2a09      	cmp	r2, #9
 800b7e6:	d912      	bls.n	800b80e <_strtod_l+0x212>
 800b7e8:	2201      	movs	r2, #1
 800b7ea:	4694      	mov	ip, r2
 800b7ec:	e7c1      	b.n	800b772 <_strtod_l+0x176>
 800b7ee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	1c5a      	adds	r2, r3, #1
 800b7f4:	921d      	str	r2, [sp, #116]	@ 0x74
 800b7f6:	785b      	ldrb	r3, [r3, #1]
 800b7f8:	2b30      	cmp	r3, #48	@ 0x30
 800b7fa:	d0f8      	beq.n	800b7ee <_strtod_l+0x1f2>
 800b7fc:	001a      	movs	r2, r3
 800b7fe:	3a31      	subs	r2, #49	@ 0x31
 800b800:	2a08      	cmp	r2, #8
 800b802:	d844      	bhi.n	800b88e <_strtod_l+0x292>
 800b804:	900e      	str	r0, [sp, #56]	@ 0x38
 800b806:	2000      	movs	r0, #0
 800b808:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b80a:	9006      	str	r0, [sp, #24]
 800b80c:	9213      	str	r2, [sp, #76]	@ 0x4c
 800b80e:	001c      	movs	r4, r3
 800b810:	1c42      	adds	r2, r0, #1
 800b812:	3c30      	subs	r4, #48	@ 0x30
 800b814:	2b30      	cmp	r3, #48	@ 0x30
 800b816:	d01a      	beq.n	800b84e <_strtod_l+0x252>
 800b818:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b81a:	9906      	ldr	r1, [sp, #24]
 800b81c:	189b      	adds	r3, r3, r2
 800b81e:	930e      	str	r3, [sp, #56]	@ 0x38
 800b820:	230a      	movs	r3, #10
 800b822:	469c      	mov	ip, r3
 800b824:	9d06      	ldr	r5, [sp, #24]
 800b826:	1c4b      	adds	r3, r1, #1
 800b828:	1b5d      	subs	r5, r3, r5
 800b82a:	42aa      	cmp	r2, r5
 800b82c:	dc17      	bgt.n	800b85e <_strtod_l+0x262>
 800b82e:	43c3      	mvns	r3, r0
 800b830:	9a06      	ldr	r2, [sp, #24]
 800b832:	17db      	asrs	r3, r3, #31
 800b834:	4003      	ands	r3, r0
 800b836:	18d1      	adds	r1, r2, r3
 800b838:	3201      	adds	r2, #1
 800b83a:	18d3      	adds	r3, r2, r3
 800b83c:	9306      	str	r3, [sp, #24]
 800b83e:	2908      	cmp	r1, #8
 800b840:	dc1c      	bgt.n	800b87c <_strtod_l+0x280>
 800b842:	230a      	movs	r3, #10
 800b844:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b846:	4353      	muls	r3, r2
 800b848:	2200      	movs	r2, #0
 800b84a:	18e3      	adds	r3, r4, r3
 800b84c:	930d      	str	r3, [sp, #52]	@ 0x34
 800b84e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b850:	0010      	movs	r0, r2
 800b852:	1c59      	adds	r1, r3, #1
 800b854:	911d      	str	r1, [sp, #116]	@ 0x74
 800b856:	785b      	ldrb	r3, [r3, #1]
 800b858:	e7c2      	b.n	800b7e0 <_strtod_l+0x1e4>
 800b85a:	9808      	ldr	r0, [sp, #32]
 800b85c:	e7cc      	b.n	800b7f8 <_strtod_l+0x1fc>
 800b85e:	2908      	cmp	r1, #8
 800b860:	dc05      	bgt.n	800b86e <_strtod_l+0x272>
 800b862:	4665      	mov	r5, ip
 800b864:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b866:	4369      	muls	r1, r5
 800b868:	910d      	str	r1, [sp, #52]	@ 0x34
 800b86a:	0019      	movs	r1, r3
 800b86c:	e7da      	b.n	800b824 <_strtod_l+0x228>
 800b86e:	2b10      	cmp	r3, #16
 800b870:	dcfb      	bgt.n	800b86a <_strtod_l+0x26e>
 800b872:	4661      	mov	r1, ip
 800b874:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b876:	434d      	muls	r5, r1
 800b878:	9510      	str	r5, [sp, #64]	@ 0x40
 800b87a:	e7f6      	b.n	800b86a <_strtod_l+0x26e>
 800b87c:	2200      	movs	r2, #0
 800b87e:	290f      	cmp	r1, #15
 800b880:	dce5      	bgt.n	800b84e <_strtod_l+0x252>
 800b882:	230a      	movs	r3, #10
 800b884:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b886:	435d      	muls	r5, r3
 800b888:	1963      	adds	r3, r4, r5
 800b88a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b88c:	e7df      	b.n	800b84e <_strtod_l+0x252>
 800b88e:	2200      	movs	r2, #0
 800b890:	920e      	str	r2, [sp, #56]	@ 0x38
 800b892:	9206      	str	r2, [sp, #24]
 800b894:	3201      	adds	r2, #1
 800b896:	e7a8      	b.n	800b7ea <_strtod_l+0x1ee>
 800b898:	2400      	movs	r4, #0
 800b89a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b89c:	3302      	adds	r3, #2
 800b89e:	931d      	str	r3, [sp, #116]	@ 0x74
 800b8a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8a2:	789b      	ldrb	r3, [r3, #2]
 800b8a4:	001a      	movs	r2, r3
 800b8a6:	3a30      	subs	r2, #48	@ 0x30
 800b8a8:	2a09      	cmp	r2, #9
 800b8aa:	d913      	bls.n	800b8d4 <_strtod_l+0x2d8>
 800b8ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8ae:	921d      	str	r2, [sp, #116]	@ 0x74
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	e032      	b.n	800b91a <_strtod_l+0x31e>
 800b8b4:	0800d764 	.word	0x0800d764
 800b8b8:	7ff00000 	.word	0x7ff00000
 800b8bc:	ffefffff 	.word	0xffefffff
 800b8c0:	00000433 	.word	0x00000433
 800b8c4:	7fffffff 	.word	0x7fffffff
 800b8c8:	0800d59c 	.word	0x0800d59c
 800b8cc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b8ce:	1c5a      	adds	r2, r3, #1
 800b8d0:	921d      	str	r2, [sp, #116]	@ 0x74
 800b8d2:	785b      	ldrb	r3, [r3, #1]
 800b8d4:	2b30      	cmp	r3, #48	@ 0x30
 800b8d6:	d0f9      	beq.n	800b8cc <_strtod_l+0x2d0>
 800b8d8:	2200      	movs	r2, #0
 800b8da:	9207      	str	r2, [sp, #28]
 800b8dc:	001a      	movs	r2, r3
 800b8de:	3a31      	subs	r2, #49	@ 0x31
 800b8e0:	2a08      	cmp	r2, #8
 800b8e2:	d81b      	bhi.n	800b91c <_strtod_l+0x320>
 800b8e4:	3b30      	subs	r3, #48	@ 0x30
 800b8e6:	001a      	movs	r2, r3
 800b8e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b8ea:	9307      	str	r3, [sp, #28]
 800b8ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b8ee:	1c59      	adds	r1, r3, #1
 800b8f0:	911d      	str	r1, [sp, #116]	@ 0x74
 800b8f2:	785b      	ldrb	r3, [r3, #1]
 800b8f4:	001d      	movs	r5, r3
 800b8f6:	3d30      	subs	r5, #48	@ 0x30
 800b8f8:	2d09      	cmp	r5, #9
 800b8fa:	d93a      	bls.n	800b972 <_strtod_l+0x376>
 800b8fc:	9d07      	ldr	r5, [sp, #28]
 800b8fe:	1b49      	subs	r1, r1, r5
 800b900:	000d      	movs	r5, r1
 800b902:	49b3      	ldr	r1, [pc, #716]	@ (800bbd0 <_strtod_l+0x5d4>)
 800b904:	9107      	str	r1, [sp, #28]
 800b906:	2d08      	cmp	r5, #8
 800b908:	dc03      	bgt.n	800b912 <_strtod_l+0x316>
 800b90a:	9207      	str	r2, [sp, #28]
 800b90c:	428a      	cmp	r2, r1
 800b90e:	dd00      	ble.n	800b912 <_strtod_l+0x316>
 800b910:	9107      	str	r1, [sp, #28]
 800b912:	2c00      	cmp	r4, #0
 800b914:	d002      	beq.n	800b91c <_strtod_l+0x320>
 800b916:	9a07      	ldr	r2, [sp, #28]
 800b918:	4252      	negs	r2, r2
 800b91a:	9207      	str	r2, [sp, #28]
 800b91c:	9a06      	ldr	r2, [sp, #24]
 800b91e:	2a00      	cmp	r2, #0
 800b920:	d14b      	bne.n	800b9ba <_strtod_l+0x3be>
 800b922:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b924:	4310      	orrs	r0, r2
 800b926:	d000      	beq.n	800b92a <_strtod_l+0x32e>
 800b928:	e6a3      	b.n	800b672 <_strtod_l+0x76>
 800b92a:	4662      	mov	r2, ip
 800b92c:	2a00      	cmp	r2, #0
 800b92e:	d000      	beq.n	800b932 <_strtod_l+0x336>
 800b930:	e6bb      	b.n	800b6aa <_strtod_l+0xae>
 800b932:	2b69      	cmp	r3, #105	@ 0x69
 800b934:	d025      	beq.n	800b982 <_strtod_l+0x386>
 800b936:	dc21      	bgt.n	800b97c <_strtod_l+0x380>
 800b938:	2b49      	cmp	r3, #73	@ 0x49
 800b93a:	d022      	beq.n	800b982 <_strtod_l+0x386>
 800b93c:	2b4e      	cmp	r3, #78	@ 0x4e
 800b93e:	d000      	beq.n	800b942 <_strtod_l+0x346>
 800b940:	e6b3      	b.n	800b6aa <_strtod_l+0xae>
 800b942:	49a4      	ldr	r1, [pc, #656]	@ (800bbd4 <_strtod_l+0x5d8>)
 800b944:	a81d      	add	r0, sp, #116	@ 0x74
 800b946:	f001 fa11 	bl	800cd6c <__match>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	d100      	bne.n	800b950 <_strtod_l+0x354>
 800b94e:	e6ac      	b.n	800b6aa <_strtod_l+0xae>
 800b950:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	2b28      	cmp	r3, #40	@ 0x28
 800b956:	d12a      	bne.n	800b9ae <_strtod_l+0x3b2>
 800b958:	499f      	ldr	r1, [pc, #636]	@ (800bbd8 <_strtod_l+0x5dc>)
 800b95a:	aa20      	add	r2, sp, #128	@ 0x80
 800b95c:	a81d      	add	r0, sp, #116	@ 0x74
 800b95e:	f001 fa19 	bl	800cd94 <__hexnan>
 800b962:	2805      	cmp	r0, #5
 800b964:	d123      	bne.n	800b9ae <_strtod_l+0x3b2>
 800b966:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b968:	4a9c      	ldr	r2, [pc, #624]	@ (800bbdc <_strtod_l+0x5e0>)
 800b96a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b96c:	431a      	orrs	r2, r3
 800b96e:	0017      	movs	r7, r2
 800b970:	e67f      	b.n	800b672 <_strtod_l+0x76>
 800b972:	210a      	movs	r1, #10
 800b974:	434a      	muls	r2, r1
 800b976:	18d2      	adds	r2, r2, r3
 800b978:	3a30      	subs	r2, #48	@ 0x30
 800b97a:	e7b7      	b.n	800b8ec <_strtod_l+0x2f0>
 800b97c:	2b6e      	cmp	r3, #110	@ 0x6e
 800b97e:	d0e0      	beq.n	800b942 <_strtod_l+0x346>
 800b980:	e693      	b.n	800b6aa <_strtod_l+0xae>
 800b982:	4997      	ldr	r1, [pc, #604]	@ (800bbe0 <_strtod_l+0x5e4>)
 800b984:	a81d      	add	r0, sp, #116	@ 0x74
 800b986:	f001 f9f1 	bl	800cd6c <__match>
 800b98a:	2800      	cmp	r0, #0
 800b98c:	d100      	bne.n	800b990 <_strtod_l+0x394>
 800b98e:	e68c      	b.n	800b6aa <_strtod_l+0xae>
 800b990:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b992:	4994      	ldr	r1, [pc, #592]	@ (800bbe4 <_strtod_l+0x5e8>)
 800b994:	3b01      	subs	r3, #1
 800b996:	a81d      	add	r0, sp, #116	@ 0x74
 800b998:	931d      	str	r3, [sp, #116]	@ 0x74
 800b99a:	f001 f9e7 	bl	800cd6c <__match>
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	d102      	bne.n	800b9a8 <_strtod_l+0x3ac>
 800b9a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	931d      	str	r3, [sp, #116]	@ 0x74
 800b9a8:	2600      	movs	r6, #0
 800b9aa:	4f8c      	ldr	r7, [pc, #560]	@ (800bbdc <_strtod_l+0x5e0>)
 800b9ac:	e661      	b.n	800b672 <_strtod_l+0x76>
 800b9ae:	488e      	ldr	r0, [pc, #568]	@ (800bbe8 <_strtod_l+0x5ec>)
 800b9b0:	f000 feec 	bl	800c78c <nan>
 800b9b4:	0006      	movs	r6, r0
 800b9b6:	000f      	movs	r7, r1
 800b9b8:	e65b      	b.n	800b672 <_strtod_l+0x76>
 800b9ba:	9b07      	ldr	r3, [sp, #28]
 800b9bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9be:	1a9b      	subs	r3, r3, r2
 800b9c0:	930c      	str	r3, [sp, #48]	@ 0x30
 800b9c2:	9b08      	ldr	r3, [sp, #32]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d101      	bne.n	800b9cc <_strtod_l+0x3d0>
 800b9c8:	9b06      	ldr	r3, [sp, #24]
 800b9ca:	9308      	str	r3, [sp, #32]
 800b9cc:	9c06      	ldr	r4, [sp, #24]
 800b9ce:	2c10      	cmp	r4, #16
 800b9d0:	dd00      	ble.n	800b9d4 <_strtod_l+0x3d8>
 800b9d2:	2410      	movs	r4, #16
 800b9d4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b9d6:	f7f6 fff7 	bl	80029c8 <__aeabi_ui2d>
 800b9da:	9b06      	ldr	r3, [sp, #24]
 800b9dc:	0006      	movs	r6, r0
 800b9de:	000f      	movs	r7, r1
 800b9e0:	2b09      	cmp	r3, #9
 800b9e2:	dc13      	bgt.n	800ba0c <_strtod_l+0x410>
 800b9e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d100      	bne.n	800b9ec <_strtod_l+0x3f0>
 800b9ea:	e642      	b.n	800b672 <_strtod_l+0x76>
 800b9ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	dc00      	bgt.n	800b9f4 <_strtod_l+0x3f8>
 800b9f2:	e07e      	b.n	800baf2 <_strtod_l+0x4f6>
 800b9f4:	2b16      	cmp	r3, #22
 800b9f6:	dc63      	bgt.n	800bac0 <_strtod_l+0x4c4>
 800b9f8:	497c      	ldr	r1, [pc, #496]	@ (800bbec <_strtod_l+0x5f0>)
 800b9fa:	00db      	lsls	r3, r3, #3
 800b9fc:	18c9      	adds	r1, r1, r3
 800b9fe:	0032      	movs	r2, r6
 800ba00:	6808      	ldr	r0, [r1, #0]
 800ba02:	6849      	ldr	r1, [r1, #4]
 800ba04:	003b      	movs	r3, r7
 800ba06:	f7f6 f863 	bl	8001ad0 <__aeabi_dmul>
 800ba0a:	e7d3      	b.n	800b9b4 <_strtod_l+0x3b8>
 800ba0c:	0022      	movs	r2, r4
 800ba0e:	4b77      	ldr	r3, [pc, #476]	@ (800bbec <_strtod_l+0x5f0>)
 800ba10:	3a09      	subs	r2, #9
 800ba12:	00d2      	lsls	r2, r2, #3
 800ba14:	189b      	adds	r3, r3, r2
 800ba16:	681a      	ldr	r2, [r3, #0]
 800ba18:	685b      	ldr	r3, [r3, #4]
 800ba1a:	f7f6 f859 	bl	8001ad0 <__aeabi_dmul>
 800ba1e:	0006      	movs	r6, r0
 800ba20:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800ba22:	000f      	movs	r7, r1
 800ba24:	f7f6 ffd0 	bl	80029c8 <__aeabi_ui2d>
 800ba28:	000b      	movs	r3, r1
 800ba2a:	0002      	movs	r2, r0
 800ba2c:	0039      	movs	r1, r7
 800ba2e:	0030      	movs	r0, r6
 800ba30:	f7f5 f84e 	bl	8000ad0 <__aeabi_dadd>
 800ba34:	9b06      	ldr	r3, [sp, #24]
 800ba36:	0006      	movs	r6, r0
 800ba38:	000f      	movs	r7, r1
 800ba3a:	2b0f      	cmp	r3, #15
 800ba3c:	ddd2      	ble.n	800b9e4 <_strtod_l+0x3e8>
 800ba3e:	9b06      	ldr	r3, [sp, #24]
 800ba40:	1b1c      	subs	r4, r3, r4
 800ba42:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba44:	18e4      	adds	r4, r4, r3
 800ba46:	2c00      	cmp	r4, #0
 800ba48:	dc00      	bgt.n	800ba4c <_strtod_l+0x450>
 800ba4a:	e09b      	b.n	800bb84 <_strtod_l+0x588>
 800ba4c:	220f      	movs	r2, #15
 800ba4e:	0023      	movs	r3, r4
 800ba50:	4013      	ands	r3, r2
 800ba52:	4214      	tst	r4, r2
 800ba54:	d00a      	beq.n	800ba6c <_strtod_l+0x470>
 800ba56:	4965      	ldr	r1, [pc, #404]	@ (800bbec <_strtod_l+0x5f0>)
 800ba58:	00db      	lsls	r3, r3, #3
 800ba5a:	18c9      	adds	r1, r1, r3
 800ba5c:	0032      	movs	r2, r6
 800ba5e:	6808      	ldr	r0, [r1, #0]
 800ba60:	6849      	ldr	r1, [r1, #4]
 800ba62:	003b      	movs	r3, r7
 800ba64:	f7f6 f834 	bl	8001ad0 <__aeabi_dmul>
 800ba68:	0006      	movs	r6, r0
 800ba6a:	000f      	movs	r7, r1
 800ba6c:	230f      	movs	r3, #15
 800ba6e:	439c      	bics	r4, r3
 800ba70:	d073      	beq.n	800bb5a <_strtod_l+0x55e>
 800ba72:	3326      	adds	r3, #38	@ 0x26
 800ba74:	33ff      	adds	r3, #255	@ 0xff
 800ba76:	429c      	cmp	r4, r3
 800ba78:	dd4b      	ble.n	800bb12 <_strtod_l+0x516>
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	9306      	str	r3, [sp, #24]
 800ba7e:	9307      	str	r3, [sp, #28]
 800ba80:	930d      	str	r3, [sp, #52]	@ 0x34
 800ba82:	9308      	str	r3, [sp, #32]
 800ba84:	2322      	movs	r3, #34	@ 0x22
 800ba86:	2600      	movs	r6, #0
 800ba88:	9a05      	ldr	r2, [sp, #20]
 800ba8a:	4f54      	ldr	r7, [pc, #336]	@ (800bbdc <_strtod_l+0x5e0>)
 800ba8c:	6013      	str	r3, [r2, #0]
 800ba8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba90:	42b3      	cmp	r3, r6
 800ba92:	d100      	bne.n	800ba96 <_strtod_l+0x49a>
 800ba94:	e5ed      	b.n	800b672 <_strtod_l+0x76>
 800ba96:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800ba98:	9805      	ldr	r0, [sp, #20]
 800ba9a:	f7ff f911 	bl	800acc0 <_Bfree>
 800ba9e:	9908      	ldr	r1, [sp, #32]
 800baa0:	9805      	ldr	r0, [sp, #20]
 800baa2:	f7ff f90d 	bl	800acc0 <_Bfree>
 800baa6:	9907      	ldr	r1, [sp, #28]
 800baa8:	9805      	ldr	r0, [sp, #20]
 800baaa:	f7ff f909 	bl	800acc0 <_Bfree>
 800baae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800bab0:	9805      	ldr	r0, [sp, #20]
 800bab2:	f7ff f905 	bl	800acc0 <_Bfree>
 800bab6:	9906      	ldr	r1, [sp, #24]
 800bab8:	9805      	ldr	r0, [sp, #20]
 800baba:	f7ff f901 	bl	800acc0 <_Bfree>
 800babe:	e5d8      	b.n	800b672 <_strtod_l+0x76>
 800bac0:	2325      	movs	r3, #37	@ 0x25
 800bac2:	9a06      	ldr	r2, [sp, #24]
 800bac4:	1a9b      	subs	r3, r3, r2
 800bac6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bac8:	4293      	cmp	r3, r2
 800baca:	dbb8      	blt.n	800ba3e <_strtod_l+0x442>
 800bacc:	240f      	movs	r4, #15
 800bace:	9b06      	ldr	r3, [sp, #24]
 800bad0:	4d46      	ldr	r5, [pc, #280]	@ (800bbec <_strtod_l+0x5f0>)
 800bad2:	1ae4      	subs	r4, r4, r3
 800bad4:	00e1      	lsls	r1, r4, #3
 800bad6:	1869      	adds	r1, r5, r1
 800bad8:	0032      	movs	r2, r6
 800bada:	6808      	ldr	r0, [r1, #0]
 800badc:	6849      	ldr	r1, [r1, #4]
 800bade:	003b      	movs	r3, r7
 800bae0:	f7f5 fff6 	bl	8001ad0 <__aeabi_dmul>
 800bae4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bae6:	1b1c      	subs	r4, r3, r4
 800bae8:	00e4      	lsls	r4, r4, #3
 800baea:	192d      	adds	r5, r5, r4
 800baec:	682a      	ldr	r2, [r5, #0]
 800baee:	686b      	ldr	r3, [r5, #4]
 800baf0:	e789      	b.n	800ba06 <_strtod_l+0x40a>
 800baf2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800baf4:	3316      	adds	r3, #22
 800baf6:	dba2      	blt.n	800ba3e <_strtod_l+0x442>
 800baf8:	9907      	ldr	r1, [sp, #28]
 800bafa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bafc:	4b3b      	ldr	r3, [pc, #236]	@ (800bbec <_strtod_l+0x5f0>)
 800bafe:	1a52      	subs	r2, r2, r1
 800bb00:	00d2      	lsls	r2, r2, #3
 800bb02:	189b      	adds	r3, r3, r2
 800bb04:	0030      	movs	r0, r6
 800bb06:	681a      	ldr	r2, [r3, #0]
 800bb08:	685b      	ldr	r3, [r3, #4]
 800bb0a:	0039      	movs	r1, r7
 800bb0c:	f7f5 fba6 	bl	800125c <__aeabi_ddiv>
 800bb10:	e750      	b.n	800b9b4 <_strtod_l+0x3b8>
 800bb12:	2300      	movs	r3, #0
 800bb14:	0030      	movs	r0, r6
 800bb16:	0039      	movs	r1, r7
 800bb18:	4d35      	ldr	r5, [pc, #212]	@ (800bbf0 <_strtod_l+0x5f4>)
 800bb1a:	1124      	asrs	r4, r4, #4
 800bb1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb1e:	2c01      	cmp	r4, #1
 800bb20:	dc1e      	bgt.n	800bb60 <_strtod_l+0x564>
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d001      	beq.n	800bb2a <_strtod_l+0x52e>
 800bb26:	0006      	movs	r6, r0
 800bb28:	000f      	movs	r7, r1
 800bb2a:	4b32      	ldr	r3, [pc, #200]	@ (800bbf4 <_strtod_l+0x5f8>)
 800bb2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb2e:	18ff      	adds	r7, r7, r3
 800bb30:	4b2f      	ldr	r3, [pc, #188]	@ (800bbf0 <_strtod_l+0x5f4>)
 800bb32:	00d5      	lsls	r5, r2, #3
 800bb34:	195d      	adds	r5, r3, r5
 800bb36:	0032      	movs	r2, r6
 800bb38:	6828      	ldr	r0, [r5, #0]
 800bb3a:	6869      	ldr	r1, [r5, #4]
 800bb3c:	003b      	movs	r3, r7
 800bb3e:	f7f5 ffc7 	bl	8001ad0 <__aeabi_dmul>
 800bb42:	4b26      	ldr	r3, [pc, #152]	@ (800bbdc <_strtod_l+0x5e0>)
 800bb44:	4a2c      	ldr	r2, [pc, #176]	@ (800bbf8 <_strtod_l+0x5fc>)
 800bb46:	0006      	movs	r6, r0
 800bb48:	400b      	ands	r3, r1
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d895      	bhi.n	800ba7a <_strtod_l+0x47e>
 800bb4e:	4a2b      	ldr	r2, [pc, #172]	@ (800bbfc <_strtod_l+0x600>)
 800bb50:	4293      	cmp	r3, r2
 800bb52:	d913      	bls.n	800bb7c <_strtod_l+0x580>
 800bb54:	2601      	movs	r6, #1
 800bb56:	4f2a      	ldr	r7, [pc, #168]	@ (800bc00 <_strtod_l+0x604>)
 800bb58:	4276      	negs	r6, r6
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb5e:	e086      	b.n	800bc6e <_strtod_l+0x672>
 800bb60:	2201      	movs	r2, #1
 800bb62:	4214      	tst	r4, r2
 800bb64:	d004      	beq.n	800bb70 <_strtod_l+0x574>
 800bb66:	682a      	ldr	r2, [r5, #0]
 800bb68:	686b      	ldr	r3, [r5, #4]
 800bb6a:	f7f5 ffb1 	bl	8001ad0 <__aeabi_dmul>
 800bb6e:	2301      	movs	r3, #1
 800bb70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb72:	1064      	asrs	r4, r4, #1
 800bb74:	3201      	adds	r2, #1
 800bb76:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb78:	3508      	adds	r5, #8
 800bb7a:	e7d0      	b.n	800bb1e <_strtod_l+0x522>
 800bb7c:	23d4      	movs	r3, #212	@ 0xd4
 800bb7e:	049b      	lsls	r3, r3, #18
 800bb80:	18cf      	adds	r7, r1, r3
 800bb82:	e7ea      	b.n	800bb5a <_strtod_l+0x55e>
 800bb84:	2c00      	cmp	r4, #0
 800bb86:	d0e8      	beq.n	800bb5a <_strtod_l+0x55e>
 800bb88:	4264      	negs	r4, r4
 800bb8a:	230f      	movs	r3, #15
 800bb8c:	0022      	movs	r2, r4
 800bb8e:	401a      	ands	r2, r3
 800bb90:	421c      	tst	r4, r3
 800bb92:	d00a      	beq.n	800bbaa <_strtod_l+0x5ae>
 800bb94:	4b15      	ldr	r3, [pc, #84]	@ (800bbec <_strtod_l+0x5f0>)
 800bb96:	00d2      	lsls	r2, r2, #3
 800bb98:	189b      	adds	r3, r3, r2
 800bb9a:	0030      	movs	r0, r6
 800bb9c:	681a      	ldr	r2, [r3, #0]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	0039      	movs	r1, r7
 800bba2:	f7f5 fb5b 	bl	800125c <__aeabi_ddiv>
 800bba6:	0006      	movs	r6, r0
 800bba8:	000f      	movs	r7, r1
 800bbaa:	1124      	asrs	r4, r4, #4
 800bbac:	d0d5      	beq.n	800bb5a <_strtod_l+0x55e>
 800bbae:	2c1f      	cmp	r4, #31
 800bbb0:	dd28      	ble.n	800bc04 <_strtod_l+0x608>
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	9306      	str	r3, [sp, #24]
 800bbb6:	9307      	str	r3, [sp, #28]
 800bbb8:	930d      	str	r3, [sp, #52]	@ 0x34
 800bbba:	9308      	str	r3, [sp, #32]
 800bbbc:	2322      	movs	r3, #34	@ 0x22
 800bbbe:	9a05      	ldr	r2, [sp, #20]
 800bbc0:	2600      	movs	r6, #0
 800bbc2:	6013      	str	r3, [r2, #0]
 800bbc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bbc6:	2700      	movs	r7, #0
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d000      	beq.n	800bbce <_strtod_l+0x5d2>
 800bbcc:	e763      	b.n	800ba96 <_strtod_l+0x49a>
 800bbce:	e550      	b.n	800b672 <_strtod_l+0x76>
 800bbd0:	00004e1f 	.word	0x00004e1f
 800bbd4:	0800d48a 	.word	0x0800d48a
 800bbd8:	0800d750 	.word	0x0800d750
 800bbdc:	7ff00000 	.word	0x7ff00000
 800bbe0:	0800d482 	.word	0x0800d482
 800bbe4:	0800d4b9 	.word	0x0800d4b9
 800bbe8:	0800d5f2 	.word	0x0800d5f2
 800bbec:	0800d688 	.word	0x0800d688
 800bbf0:	0800d660 	.word	0x0800d660
 800bbf4:	fcb00000 	.word	0xfcb00000
 800bbf8:	7ca00000 	.word	0x7ca00000
 800bbfc:	7c900000 	.word	0x7c900000
 800bc00:	7fefffff 	.word	0x7fefffff
 800bc04:	2310      	movs	r3, #16
 800bc06:	0022      	movs	r2, r4
 800bc08:	401a      	ands	r2, r3
 800bc0a:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc0c:	421c      	tst	r4, r3
 800bc0e:	d001      	beq.n	800bc14 <_strtod_l+0x618>
 800bc10:	335a      	adds	r3, #90	@ 0x5a
 800bc12:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc14:	0030      	movs	r0, r6
 800bc16:	0039      	movs	r1, r7
 800bc18:	2300      	movs	r3, #0
 800bc1a:	4dc0      	ldr	r5, [pc, #768]	@ (800bf1c <_strtod_l+0x920>)
 800bc1c:	2201      	movs	r2, #1
 800bc1e:	4214      	tst	r4, r2
 800bc20:	d004      	beq.n	800bc2c <_strtod_l+0x630>
 800bc22:	682a      	ldr	r2, [r5, #0]
 800bc24:	686b      	ldr	r3, [r5, #4]
 800bc26:	f7f5 ff53 	bl	8001ad0 <__aeabi_dmul>
 800bc2a:	2301      	movs	r3, #1
 800bc2c:	1064      	asrs	r4, r4, #1
 800bc2e:	3508      	adds	r5, #8
 800bc30:	2c00      	cmp	r4, #0
 800bc32:	d1f3      	bne.n	800bc1c <_strtod_l+0x620>
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d001      	beq.n	800bc3c <_strtod_l+0x640>
 800bc38:	0006      	movs	r6, r0
 800bc3a:	000f      	movs	r7, r1
 800bc3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00d      	beq.n	800bc5e <_strtod_l+0x662>
 800bc42:	236b      	movs	r3, #107	@ 0x6b
 800bc44:	007a      	lsls	r2, r7, #1
 800bc46:	0d52      	lsrs	r2, r2, #21
 800bc48:	0039      	movs	r1, r7
 800bc4a:	1a9b      	subs	r3, r3, r2
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	dd06      	ble.n	800bc5e <_strtod_l+0x662>
 800bc50:	2b1f      	cmp	r3, #31
 800bc52:	dd5c      	ble.n	800bd0e <_strtod_l+0x712>
 800bc54:	2600      	movs	r6, #0
 800bc56:	2b34      	cmp	r3, #52	@ 0x34
 800bc58:	dd52      	ble.n	800bd00 <_strtod_l+0x704>
 800bc5a:	27dc      	movs	r7, #220	@ 0xdc
 800bc5c:	04bf      	lsls	r7, r7, #18
 800bc5e:	2200      	movs	r2, #0
 800bc60:	2300      	movs	r3, #0
 800bc62:	0030      	movs	r0, r6
 800bc64:	0039      	movs	r1, r7
 800bc66:	f7f4 fbfb 	bl	8000460 <__aeabi_dcmpeq>
 800bc6a:	2800      	cmp	r0, #0
 800bc6c:	d1a1      	bne.n	800bbb2 <_strtod_l+0x5b6>
 800bc6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc70:	9a08      	ldr	r2, [sp, #32]
 800bc72:	9300      	str	r3, [sp, #0]
 800bc74:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bc76:	9b06      	ldr	r3, [sp, #24]
 800bc78:	9805      	ldr	r0, [sp, #20]
 800bc7a:	f7ff f889 	bl	800ad90 <__s2b>
 800bc7e:	900d      	str	r0, [sp, #52]	@ 0x34
 800bc80:	2800      	cmp	r0, #0
 800bc82:	d100      	bne.n	800bc86 <_strtod_l+0x68a>
 800bc84:	e6f9      	b.n	800ba7a <_strtod_l+0x47e>
 800bc86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc88:	9907      	ldr	r1, [sp, #28]
 800bc8a:	43db      	mvns	r3, r3
 800bc8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc8e:	17db      	asrs	r3, r3, #31
 800bc90:	1a52      	subs	r2, r2, r1
 800bc92:	9214      	str	r2, [sp, #80]	@ 0x50
 800bc94:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bc96:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800bc98:	17d2      	asrs	r2, r2, #31
 800bc9a:	4011      	ands	r1, r2
 800bc9c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bc9e:	9114      	str	r1, [sp, #80]	@ 0x50
 800bca0:	401a      	ands	r2, r3
 800bca2:	2300      	movs	r3, #0
 800bca4:	921a      	str	r2, [sp, #104]	@ 0x68
 800bca6:	9306      	str	r3, [sp, #24]
 800bca8:	9307      	str	r3, [sp, #28]
 800bcaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcac:	9805      	ldr	r0, [sp, #20]
 800bcae:	6859      	ldr	r1, [r3, #4]
 800bcb0:	f7fe ffc2 	bl	800ac38 <_Balloc>
 800bcb4:	9008      	str	r0, [sp, #32]
 800bcb6:	2800      	cmp	r0, #0
 800bcb8:	d100      	bne.n	800bcbc <_strtod_l+0x6c0>
 800bcba:	e6e3      	b.n	800ba84 <_strtod_l+0x488>
 800bcbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcbe:	300c      	adds	r0, #12
 800bcc0:	0019      	movs	r1, r3
 800bcc2:	691a      	ldr	r2, [r3, #16]
 800bcc4:	310c      	adds	r1, #12
 800bcc6:	3202      	adds	r2, #2
 800bcc8:	0092      	lsls	r2, r2, #2
 800bcca:	f7fe f8e7 	bl	8009e9c <memcpy>
 800bcce:	ab20      	add	r3, sp, #128	@ 0x80
 800bcd0:	9301      	str	r3, [sp, #4]
 800bcd2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bcd4:	9300      	str	r3, [sp, #0]
 800bcd6:	0032      	movs	r2, r6
 800bcd8:	003b      	movs	r3, r7
 800bcda:	9805      	ldr	r0, [sp, #20]
 800bcdc:	9610      	str	r6, [sp, #64]	@ 0x40
 800bcde:	9711      	str	r7, [sp, #68]	@ 0x44
 800bce0:	f7ff fb9e 	bl	800b420 <__d2b>
 800bce4:	901e      	str	r0, [sp, #120]	@ 0x78
 800bce6:	2800      	cmp	r0, #0
 800bce8:	d100      	bne.n	800bcec <_strtod_l+0x6f0>
 800bcea:	e6cb      	b.n	800ba84 <_strtod_l+0x488>
 800bcec:	2101      	movs	r1, #1
 800bcee:	9805      	ldr	r0, [sp, #20]
 800bcf0:	f7ff f8ea 	bl	800aec8 <__i2b>
 800bcf4:	9007      	str	r0, [sp, #28]
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	d10e      	bne.n	800bd18 <_strtod_l+0x71c>
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	9307      	str	r3, [sp, #28]
 800bcfe:	e6c1      	b.n	800ba84 <_strtod_l+0x488>
 800bd00:	234b      	movs	r3, #75	@ 0x4b
 800bd02:	1a9a      	subs	r2, r3, r2
 800bd04:	3b4c      	subs	r3, #76	@ 0x4c
 800bd06:	4093      	lsls	r3, r2
 800bd08:	4019      	ands	r1, r3
 800bd0a:	000f      	movs	r7, r1
 800bd0c:	e7a7      	b.n	800bc5e <_strtod_l+0x662>
 800bd0e:	2201      	movs	r2, #1
 800bd10:	4252      	negs	r2, r2
 800bd12:	409a      	lsls	r2, r3
 800bd14:	4016      	ands	r6, r2
 800bd16:	e7a2      	b.n	800bc5e <_strtod_l+0x662>
 800bd18:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bd1a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bd1c:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800bd1e:	1ad4      	subs	r4, r2, r3
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	db01      	blt.n	800bd28 <_strtod_l+0x72c>
 800bd24:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800bd26:	195d      	adds	r5, r3, r5
 800bd28:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd2a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bd2c:	1a5b      	subs	r3, r3, r1
 800bd2e:	2136      	movs	r1, #54	@ 0x36
 800bd30:	189b      	adds	r3, r3, r2
 800bd32:	1a8a      	subs	r2, r1, r2
 800bd34:	497a      	ldr	r1, [pc, #488]	@ (800bf20 <_strtod_l+0x924>)
 800bd36:	2001      	movs	r0, #1
 800bd38:	468c      	mov	ip, r1
 800bd3a:	2100      	movs	r1, #0
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	9115      	str	r1, [sp, #84]	@ 0x54
 800bd40:	9016      	str	r0, [sp, #88]	@ 0x58
 800bd42:	4563      	cmp	r3, ip
 800bd44:	da06      	bge.n	800bd54 <_strtod_l+0x758>
 800bd46:	4661      	mov	r1, ip
 800bd48:	1ac9      	subs	r1, r1, r3
 800bd4a:	1a52      	subs	r2, r2, r1
 800bd4c:	291f      	cmp	r1, #31
 800bd4e:	dc3f      	bgt.n	800bdd0 <_strtod_l+0x7d4>
 800bd50:	4088      	lsls	r0, r1
 800bd52:	9016      	str	r0, [sp, #88]	@ 0x58
 800bd54:	18ab      	adds	r3, r5, r2
 800bd56:	930e      	str	r3, [sp, #56]	@ 0x38
 800bd58:	18a4      	adds	r4, r4, r2
 800bd5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd5c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd5e:	191c      	adds	r4, r3, r4
 800bd60:	002b      	movs	r3, r5
 800bd62:	4295      	cmp	r5, r2
 800bd64:	dd00      	ble.n	800bd68 <_strtod_l+0x76c>
 800bd66:	0013      	movs	r3, r2
 800bd68:	42a3      	cmp	r3, r4
 800bd6a:	dd00      	ble.n	800bd6e <_strtod_l+0x772>
 800bd6c:	0023      	movs	r3, r4
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	dd04      	ble.n	800bd7c <_strtod_l+0x780>
 800bd72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd74:	1ae4      	subs	r4, r4, r3
 800bd76:	1ad2      	subs	r2, r2, r3
 800bd78:	920e      	str	r2, [sp, #56]	@ 0x38
 800bd7a:	1aed      	subs	r5, r5, r3
 800bd7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	dd16      	ble.n	800bdb0 <_strtod_l+0x7b4>
 800bd82:	001a      	movs	r2, r3
 800bd84:	9907      	ldr	r1, [sp, #28]
 800bd86:	9805      	ldr	r0, [sp, #20]
 800bd88:	f7ff f960 	bl	800b04c <__pow5mult>
 800bd8c:	9007      	str	r0, [sp, #28]
 800bd8e:	2800      	cmp	r0, #0
 800bd90:	d0b3      	beq.n	800bcfa <_strtod_l+0x6fe>
 800bd92:	0001      	movs	r1, r0
 800bd94:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800bd96:	9805      	ldr	r0, [sp, #20]
 800bd98:	f7ff f8ae 	bl	800aef8 <__multiply>
 800bd9c:	9013      	str	r0, [sp, #76]	@ 0x4c
 800bd9e:	2800      	cmp	r0, #0
 800bda0:	d100      	bne.n	800bda4 <_strtod_l+0x7a8>
 800bda2:	e66f      	b.n	800ba84 <_strtod_l+0x488>
 800bda4:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800bda6:	9805      	ldr	r0, [sp, #20]
 800bda8:	f7fe ff8a 	bl	800acc0 <_Bfree>
 800bdac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bdae:	931e      	str	r3, [sp, #120]	@ 0x78
 800bdb0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	dc12      	bgt.n	800bddc <_strtod_l+0x7e0>
 800bdb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	dd18      	ble.n	800bdee <_strtod_l+0x7f2>
 800bdbc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bdbe:	9908      	ldr	r1, [sp, #32]
 800bdc0:	9805      	ldr	r0, [sp, #20]
 800bdc2:	f7ff f943 	bl	800b04c <__pow5mult>
 800bdc6:	9008      	str	r0, [sp, #32]
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d110      	bne.n	800bdee <_strtod_l+0x7f2>
 800bdcc:	2300      	movs	r3, #0
 800bdce:	e658      	b.n	800ba82 <_strtod_l+0x486>
 800bdd0:	4954      	ldr	r1, [pc, #336]	@ (800bf24 <_strtod_l+0x928>)
 800bdd2:	1acb      	subs	r3, r1, r3
 800bdd4:	0001      	movs	r1, r0
 800bdd6:	4099      	lsls	r1, r3
 800bdd8:	9115      	str	r1, [sp, #84]	@ 0x54
 800bdda:	e7ba      	b.n	800bd52 <_strtod_l+0x756>
 800bddc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdde:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800bde0:	9805      	ldr	r0, [sp, #20]
 800bde2:	f7ff f98f 	bl	800b104 <__lshift>
 800bde6:	901e      	str	r0, [sp, #120]	@ 0x78
 800bde8:	2800      	cmp	r0, #0
 800bdea:	d1e4      	bne.n	800bdb6 <_strtod_l+0x7ba>
 800bdec:	e64a      	b.n	800ba84 <_strtod_l+0x488>
 800bdee:	2c00      	cmp	r4, #0
 800bdf0:	dd07      	ble.n	800be02 <_strtod_l+0x806>
 800bdf2:	0022      	movs	r2, r4
 800bdf4:	9908      	ldr	r1, [sp, #32]
 800bdf6:	9805      	ldr	r0, [sp, #20]
 800bdf8:	f7ff f984 	bl	800b104 <__lshift>
 800bdfc:	9008      	str	r0, [sp, #32]
 800bdfe:	2800      	cmp	r0, #0
 800be00:	d0e4      	beq.n	800bdcc <_strtod_l+0x7d0>
 800be02:	2d00      	cmp	r5, #0
 800be04:	dd08      	ble.n	800be18 <_strtod_l+0x81c>
 800be06:	002a      	movs	r2, r5
 800be08:	9907      	ldr	r1, [sp, #28]
 800be0a:	9805      	ldr	r0, [sp, #20]
 800be0c:	f7ff f97a 	bl	800b104 <__lshift>
 800be10:	9007      	str	r0, [sp, #28]
 800be12:	2800      	cmp	r0, #0
 800be14:	d100      	bne.n	800be18 <_strtod_l+0x81c>
 800be16:	e635      	b.n	800ba84 <_strtod_l+0x488>
 800be18:	9a08      	ldr	r2, [sp, #32]
 800be1a:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800be1c:	9805      	ldr	r0, [sp, #20]
 800be1e:	f7ff f9f9 	bl	800b214 <__mdiff>
 800be22:	9006      	str	r0, [sp, #24]
 800be24:	2800      	cmp	r0, #0
 800be26:	d100      	bne.n	800be2a <_strtod_l+0x82e>
 800be28:	e62c      	b.n	800ba84 <_strtod_l+0x488>
 800be2a:	68c3      	ldr	r3, [r0, #12]
 800be2c:	9907      	ldr	r1, [sp, #28]
 800be2e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be30:	2300      	movs	r3, #0
 800be32:	60c3      	str	r3, [r0, #12]
 800be34:	f7ff f9d2 	bl	800b1dc <__mcmp>
 800be38:	2800      	cmp	r0, #0
 800be3a:	da3b      	bge.n	800beb4 <_strtod_l+0x8b8>
 800be3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800be3e:	4333      	orrs	r3, r6
 800be40:	d167      	bne.n	800bf12 <_strtod_l+0x916>
 800be42:	033b      	lsls	r3, r7, #12
 800be44:	d165      	bne.n	800bf12 <_strtod_l+0x916>
 800be46:	22d6      	movs	r2, #214	@ 0xd6
 800be48:	4b37      	ldr	r3, [pc, #220]	@ (800bf28 <_strtod_l+0x92c>)
 800be4a:	04d2      	lsls	r2, r2, #19
 800be4c:	403b      	ands	r3, r7
 800be4e:	4293      	cmp	r3, r2
 800be50:	d95f      	bls.n	800bf12 <_strtod_l+0x916>
 800be52:	9b06      	ldr	r3, [sp, #24]
 800be54:	695b      	ldr	r3, [r3, #20]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d103      	bne.n	800be62 <_strtod_l+0x866>
 800be5a:	9b06      	ldr	r3, [sp, #24]
 800be5c:	691b      	ldr	r3, [r3, #16]
 800be5e:	2b01      	cmp	r3, #1
 800be60:	dd57      	ble.n	800bf12 <_strtod_l+0x916>
 800be62:	9906      	ldr	r1, [sp, #24]
 800be64:	2201      	movs	r2, #1
 800be66:	9805      	ldr	r0, [sp, #20]
 800be68:	f7ff f94c 	bl	800b104 <__lshift>
 800be6c:	9907      	ldr	r1, [sp, #28]
 800be6e:	9006      	str	r0, [sp, #24]
 800be70:	f7ff f9b4 	bl	800b1dc <__mcmp>
 800be74:	2800      	cmp	r0, #0
 800be76:	dd4c      	ble.n	800bf12 <_strtod_l+0x916>
 800be78:	4b2b      	ldr	r3, [pc, #172]	@ (800bf28 <_strtod_l+0x92c>)
 800be7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800be7c:	403b      	ands	r3, r7
 800be7e:	2a00      	cmp	r2, #0
 800be80:	d074      	beq.n	800bf6c <_strtod_l+0x970>
 800be82:	22d6      	movs	r2, #214	@ 0xd6
 800be84:	04d2      	lsls	r2, r2, #19
 800be86:	4293      	cmp	r3, r2
 800be88:	d870      	bhi.n	800bf6c <_strtod_l+0x970>
 800be8a:	22dc      	movs	r2, #220	@ 0xdc
 800be8c:	0492      	lsls	r2, r2, #18
 800be8e:	4293      	cmp	r3, r2
 800be90:	d800      	bhi.n	800be94 <_strtod_l+0x898>
 800be92:	e693      	b.n	800bbbc <_strtod_l+0x5c0>
 800be94:	0030      	movs	r0, r6
 800be96:	0039      	movs	r1, r7
 800be98:	4b24      	ldr	r3, [pc, #144]	@ (800bf2c <_strtod_l+0x930>)
 800be9a:	2200      	movs	r2, #0
 800be9c:	f7f5 fe18 	bl	8001ad0 <__aeabi_dmul>
 800bea0:	4b21      	ldr	r3, [pc, #132]	@ (800bf28 <_strtod_l+0x92c>)
 800bea2:	0006      	movs	r6, r0
 800bea4:	000f      	movs	r7, r1
 800bea6:	420b      	tst	r3, r1
 800bea8:	d000      	beq.n	800beac <_strtod_l+0x8b0>
 800beaa:	e5f4      	b.n	800ba96 <_strtod_l+0x49a>
 800beac:	2322      	movs	r3, #34	@ 0x22
 800beae:	9a05      	ldr	r2, [sp, #20]
 800beb0:	6013      	str	r3, [r2, #0]
 800beb2:	e5f0      	b.n	800ba96 <_strtod_l+0x49a>
 800beb4:	970e      	str	r7, [sp, #56]	@ 0x38
 800beb6:	2800      	cmp	r0, #0
 800beb8:	d175      	bne.n	800bfa6 <_strtod_l+0x9aa>
 800beba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bebc:	033b      	lsls	r3, r7, #12
 800bebe:	0b1b      	lsrs	r3, r3, #12
 800bec0:	2a00      	cmp	r2, #0
 800bec2:	d039      	beq.n	800bf38 <_strtod_l+0x93c>
 800bec4:	4a1a      	ldr	r2, [pc, #104]	@ (800bf30 <_strtod_l+0x934>)
 800bec6:	4293      	cmp	r3, r2
 800bec8:	d138      	bne.n	800bf3c <_strtod_l+0x940>
 800beca:	2101      	movs	r1, #1
 800becc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bece:	4249      	negs	r1, r1
 800bed0:	0032      	movs	r2, r6
 800bed2:	0008      	movs	r0, r1
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d00b      	beq.n	800bef0 <_strtod_l+0x8f4>
 800bed8:	24d4      	movs	r4, #212	@ 0xd4
 800beda:	4b13      	ldr	r3, [pc, #76]	@ (800bf28 <_strtod_l+0x92c>)
 800bedc:	0008      	movs	r0, r1
 800bede:	403b      	ands	r3, r7
 800bee0:	04e4      	lsls	r4, r4, #19
 800bee2:	42a3      	cmp	r3, r4
 800bee4:	d804      	bhi.n	800bef0 <_strtod_l+0x8f4>
 800bee6:	306c      	adds	r0, #108	@ 0x6c
 800bee8:	0d1b      	lsrs	r3, r3, #20
 800beea:	1ac3      	subs	r3, r0, r3
 800beec:	4099      	lsls	r1, r3
 800beee:	0008      	movs	r0, r1
 800bef0:	4282      	cmp	r2, r0
 800bef2:	d123      	bne.n	800bf3c <_strtod_l+0x940>
 800bef4:	4b0f      	ldr	r3, [pc, #60]	@ (800bf34 <_strtod_l+0x938>)
 800bef6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bef8:	4299      	cmp	r1, r3
 800befa:	d102      	bne.n	800bf02 <_strtod_l+0x906>
 800befc:	3201      	adds	r2, #1
 800befe:	d100      	bne.n	800bf02 <_strtod_l+0x906>
 800bf00:	e5c0      	b.n	800ba84 <_strtod_l+0x488>
 800bf02:	4b09      	ldr	r3, [pc, #36]	@ (800bf28 <_strtod_l+0x92c>)
 800bf04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf06:	2600      	movs	r6, #0
 800bf08:	401a      	ands	r2, r3
 800bf0a:	0013      	movs	r3, r2
 800bf0c:	2280      	movs	r2, #128	@ 0x80
 800bf0e:	0352      	lsls	r2, r2, #13
 800bf10:	189f      	adds	r7, r3, r2
 800bf12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d1bd      	bne.n	800be94 <_strtod_l+0x898>
 800bf18:	e5bd      	b.n	800ba96 <_strtod_l+0x49a>
 800bf1a:	46c0      	nop			@ (mov r8, r8)
 800bf1c:	0800d778 	.word	0x0800d778
 800bf20:	fffffc02 	.word	0xfffffc02
 800bf24:	fffffbe2 	.word	0xfffffbe2
 800bf28:	7ff00000 	.word	0x7ff00000
 800bf2c:	39500000 	.word	0x39500000
 800bf30:	000fffff 	.word	0x000fffff
 800bf34:	7fefffff 	.word	0x7fefffff
 800bf38:	4333      	orrs	r3, r6
 800bf3a:	d09d      	beq.n	800be78 <_strtod_l+0x87c>
 800bf3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d01c      	beq.n	800bf7c <_strtod_l+0x980>
 800bf42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf44:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800bf46:	4213      	tst	r3, r2
 800bf48:	d0e3      	beq.n	800bf12 <_strtod_l+0x916>
 800bf4a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bf4c:	0030      	movs	r0, r6
 800bf4e:	0039      	movs	r1, r7
 800bf50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d016      	beq.n	800bf84 <_strtod_l+0x988>
 800bf56:	f7ff fb39 	bl	800b5cc <sulp>
 800bf5a:	0002      	movs	r2, r0
 800bf5c:	000b      	movs	r3, r1
 800bf5e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800bf60:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800bf62:	f7f4 fdb5 	bl	8000ad0 <__aeabi_dadd>
 800bf66:	0006      	movs	r6, r0
 800bf68:	000f      	movs	r7, r1
 800bf6a:	e7d2      	b.n	800bf12 <_strtod_l+0x916>
 800bf6c:	2601      	movs	r6, #1
 800bf6e:	4a92      	ldr	r2, [pc, #584]	@ (800c1b8 <_strtod_l+0xbbc>)
 800bf70:	4276      	negs	r6, r6
 800bf72:	189b      	adds	r3, r3, r2
 800bf74:	4a91      	ldr	r2, [pc, #580]	@ (800c1bc <_strtod_l+0xbc0>)
 800bf76:	431a      	orrs	r2, r3
 800bf78:	0017      	movs	r7, r2
 800bf7a:	e7ca      	b.n	800bf12 <_strtod_l+0x916>
 800bf7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bf7e:	4233      	tst	r3, r6
 800bf80:	d0c7      	beq.n	800bf12 <_strtod_l+0x916>
 800bf82:	e7e2      	b.n	800bf4a <_strtod_l+0x94e>
 800bf84:	f7ff fb22 	bl	800b5cc <sulp>
 800bf88:	0002      	movs	r2, r0
 800bf8a:	000b      	movs	r3, r1
 800bf8c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800bf8e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800bf90:	f7f6 f884 	bl	800209c <__aeabi_dsub>
 800bf94:	2200      	movs	r2, #0
 800bf96:	2300      	movs	r3, #0
 800bf98:	0006      	movs	r6, r0
 800bf9a:	000f      	movs	r7, r1
 800bf9c:	f7f4 fa60 	bl	8000460 <__aeabi_dcmpeq>
 800bfa0:	2800      	cmp	r0, #0
 800bfa2:	d0b6      	beq.n	800bf12 <_strtod_l+0x916>
 800bfa4:	e60a      	b.n	800bbbc <_strtod_l+0x5c0>
 800bfa6:	9907      	ldr	r1, [sp, #28]
 800bfa8:	9806      	ldr	r0, [sp, #24]
 800bfaa:	f7ff fa99 	bl	800b4e0 <__ratio>
 800bfae:	2380      	movs	r3, #128	@ 0x80
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	05db      	lsls	r3, r3, #23
 800bfb4:	0004      	movs	r4, r0
 800bfb6:	000d      	movs	r5, r1
 800bfb8:	f7f4 fa62 	bl	8000480 <__aeabi_dcmple>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	d06c      	beq.n	800c09a <_strtod_l+0xa9e>
 800bfc0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d177      	bne.n	800c0b6 <_strtod_l+0xaba>
 800bfc6:	2e00      	cmp	r6, #0
 800bfc8:	d157      	bne.n	800c07a <_strtod_l+0xa7e>
 800bfca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bfcc:	031b      	lsls	r3, r3, #12
 800bfce:	d15a      	bne.n	800c086 <_strtod_l+0xa8a>
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	0020      	movs	r0, r4
 800bfd4:	0029      	movs	r1, r5
 800bfd6:	4b7a      	ldr	r3, [pc, #488]	@ (800c1c0 <_strtod_l+0xbc4>)
 800bfd8:	f7f4 fa48 	bl	800046c <__aeabi_dcmplt>
 800bfdc:	2800      	cmp	r0, #0
 800bfde:	d159      	bne.n	800c094 <_strtod_l+0xa98>
 800bfe0:	0020      	movs	r0, r4
 800bfe2:	0029      	movs	r1, r5
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	4b77      	ldr	r3, [pc, #476]	@ (800c1c4 <_strtod_l+0xbc8>)
 800bfe8:	f7f5 fd72 	bl	8001ad0 <__aeabi_dmul>
 800bfec:	0004      	movs	r4, r0
 800bfee:	000d      	movs	r5, r1
 800bff0:	2380      	movs	r3, #128	@ 0x80
 800bff2:	061b      	lsls	r3, r3, #24
 800bff4:	18eb      	adds	r3, r5, r3
 800bff6:	940a      	str	r4, [sp, #40]	@ 0x28
 800bff8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bffa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bffc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bffe:	9216      	str	r2, [sp, #88]	@ 0x58
 800c000:	9317      	str	r3, [sp, #92]	@ 0x5c
 800c002:	4a71      	ldr	r2, [pc, #452]	@ (800c1c8 <_strtod_l+0xbcc>)
 800c004:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c006:	4013      	ands	r3, r2
 800c008:	9315      	str	r3, [sp, #84]	@ 0x54
 800c00a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c00c:	4b6f      	ldr	r3, [pc, #444]	@ (800c1cc <_strtod_l+0xbd0>)
 800c00e:	429a      	cmp	r2, r3
 800c010:	d000      	beq.n	800c014 <_strtod_l+0xa18>
 800c012:	e087      	b.n	800c124 <_strtod_l+0xb28>
 800c014:	4a6e      	ldr	r2, [pc, #440]	@ (800c1d0 <_strtod_l+0xbd4>)
 800c016:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c018:	4694      	mov	ip, r2
 800c01a:	4463      	add	r3, ip
 800c01c:	001f      	movs	r7, r3
 800c01e:	0030      	movs	r0, r6
 800c020:	0019      	movs	r1, r3
 800c022:	f7ff f991 	bl	800b348 <__ulp>
 800c026:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c028:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c02a:	f7f5 fd51 	bl	8001ad0 <__aeabi_dmul>
 800c02e:	0032      	movs	r2, r6
 800c030:	003b      	movs	r3, r7
 800c032:	f7f4 fd4d 	bl	8000ad0 <__aeabi_dadd>
 800c036:	4a64      	ldr	r2, [pc, #400]	@ (800c1c8 <_strtod_l+0xbcc>)
 800c038:	4b66      	ldr	r3, [pc, #408]	@ (800c1d4 <_strtod_l+0xbd8>)
 800c03a:	0006      	movs	r6, r0
 800c03c:	400a      	ands	r2, r1
 800c03e:	429a      	cmp	r2, r3
 800c040:	d940      	bls.n	800c0c4 <_strtod_l+0xac8>
 800c042:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c044:	4a64      	ldr	r2, [pc, #400]	@ (800c1d8 <_strtod_l+0xbdc>)
 800c046:	4293      	cmp	r3, r2
 800c048:	d103      	bne.n	800c052 <_strtod_l+0xa56>
 800c04a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c04c:	3301      	adds	r3, #1
 800c04e:	d100      	bne.n	800c052 <_strtod_l+0xa56>
 800c050:	e518      	b.n	800ba84 <_strtod_l+0x488>
 800c052:	2601      	movs	r6, #1
 800c054:	4f60      	ldr	r7, [pc, #384]	@ (800c1d8 <_strtod_l+0xbdc>)
 800c056:	4276      	negs	r6, r6
 800c058:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800c05a:	9805      	ldr	r0, [sp, #20]
 800c05c:	f7fe fe30 	bl	800acc0 <_Bfree>
 800c060:	9908      	ldr	r1, [sp, #32]
 800c062:	9805      	ldr	r0, [sp, #20]
 800c064:	f7fe fe2c 	bl	800acc0 <_Bfree>
 800c068:	9907      	ldr	r1, [sp, #28]
 800c06a:	9805      	ldr	r0, [sp, #20]
 800c06c:	f7fe fe28 	bl	800acc0 <_Bfree>
 800c070:	9906      	ldr	r1, [sp, #24]
 800c072:	9805      	ldr	r0, [sp, #20]
 800c074:	f7fe fe24 	bl	800acc0 <_Bfree>
 800c078:	e617      	b.n	800bcaa <_strtod_l+0x6ae>
 800c07a:	2e01      	cmp	r6, #1
 800c07c:	d103      	bne.n	800c086 <_strtod_l+0xa8a>
 800c07e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c080:	2b00      	cmp	r3, #0
 800c082:	d100      	bne.n	800c086 <_strtod_l+0xa8a>
 800c084:	e59a      	b.n	800bbbc <_strtod_l+0x5c0>
 800c086:	2300      	movs	r3, #0
 800c088:	4c54      	ldr	r4, [pc, #336]	@ (800c1dc <_strtod_l+0xbe0>)
 800c08a:	4d4d      	ldr	r5, [pc, #308]	@ (800c1c0 <_strtod_l+0xbc4>)
 800c08c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c08e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c090:	2400      	movs	r4, #0
 800c092:	e7b2      	b.n	800bffa <_strtod_l+0x9fe>
 800c094:	2400      	movs	r4, #0
 800c096:	4d4b      	ldr	r5, [pc, #300]	@ (800c1c4 <_strtod_l+0xbc8>)
 800c098:	e7aa      	b.n	800bff0 <_strtod_l+0x9f4>
 800c09a:	0020      	movs	r0, r4
 800c09c:	0029      	movs	r1, r5
 800c09e:	4b49      	ldr	r3, [pc, #292]	@ (800c1c4 <_strtod_l+0xbc8>)
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	f7f5 fd15 	bl	8001ad0 <__aeabi_dmul>
 800c0a6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c0a8:	0004      	movs	r4, r0
 800c0aa:	000d      	movs	r5, r1
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d09f      	beq.n	800bff0 <_strtod_l+0x9f4>
 800c0b0:	940a      	str	r4, [sp, #40]	@ 0x28
 800c0b2:	950b      	str	r5, [sp, #44]	@ 0x2c
 800c0b4:	e7a1      	b.n	800bffa <_strtod_l+0x9fe>
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	4c41      	ldr	r4, [pc, #260]	@ (800c1c0 <_strtod_l+0xbc4>)
 800c0ba:	0025      	movs	r5, r4
 800c0bc:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0be:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c0c0:	001c      	movs	r4, r3
 800c0c2:	e79a      	b.n	800bffa <_strtod_l+0x9fe>
 800c0c4:	23d4      	movs	r3, #212	@ 0xd4
 800c0c6:	049b      	lsls	r3, r3, #18
 800c0c8:	18cf      	adds	r7, r1, r3
 800c0ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0cc:	9710      	str	r7, [sp, #64]	@ 0x40
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d1c2      	bne.n	800c058 <_strtod_l+0xa5c>
 800c0d2:	4b3d      	ldr	r3, [pc, #244]	@ (800c1c8 <_strtod_l+0xbcc>)
 800c0d4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c0d6:	403b      	ands	r3, r7
 800c0d8:	429a      	cmp	r2, r3
 800c0da:	d1bd      	bne.n	800c058 <_strtod_l+0xa5c>
 800c0dc:	0020      	movs	r0, r4
 800c0de:	0029      	movs	r1, r5
 800c0e0:	f7f4 fa44 	bl	800056c <__aeabi_d2lz>
 800c0e4:	f7f4 fa7c 	bl	80005e0 <__aeabi_l2d>
 800c0e8:	0002      	movs	r2, r0
 800c0ea:	000b      	movs	r3, r1
 800c0ec:	0020      	movs	r0, r4
 800c0ee:	0029      	movs	r1, r5
 800c0f0:	f7f5 ffd4 	bl	800209c <__aeabi_dsub>
 800c0f4:	033c      	lsls	r4, r7, #12
 800c0f6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c0f8:	0b24      	lsrs	r4, r4, #12
 800c0fa:	4334      	orrs	r4, r6
 800c0fc:	900e      	str	r0, [sp, #56]	@ 0x38
 800c0fe:	910f      	str	r1, [sp, #60]	@ 0x3c
 800c100:	4a37      	ldr	r2, [pc, #220]	@ (800c1e0 <_strtod_l+0xbe4>)
 800c102:	431c      	orrs	r4, r3
 800c104:	d052      	beq.n	800c1ac <_strtod_l+0xbb0>
 800c106:	4b37      	ldr	r3, [pc, #220]	@ (800c1e4 <_strtod_l+0xbe8>)
 800c108:	f7f4 f9b0 	bl	800046c <__aeabi_dcmplt>
 800c10c:	2800      	cmp	r0, #0
 800c10e:	d000      	beq.n	800c112 <_strtod_l+0xb16>
 800c110:	e4c1      	b.n	800ba96 <_strtod_l+0x49a>
 800c112:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800c114:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c116:	4a34      	ldr	r2, [pc, #208]	@ (800c1e8 <_strtod_l+0xbec>)
 800c118:	4b2a      	ldr	r3, [pc, #168]	@ (800c1c4 <_strtod_l+0xbc8>)
 800c11a:	f7f4 f9bb 	bl	8000494 <__aeabi_dcmpgt>
 800c11e:	2800      	cmp	r0, #0
 800c120:	d09a      	beq.n	800c058 <_strtod_l+0xa5c>
 800c122:	e4b8      	b.n	800ba96 <_strtod_l+0x49a>
 800c124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c126:	2b00      	cmp	r3, #0
 800c128:	d02a      	beq.n	800c180 <_strtod_l+0xb84>
 800c12a:	23d4      	movs	r3, #212	@ 0xd4
 800c12c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c12e:	04db      	lsls	r3, r3, #19
 800c130:	429a      	cmp	r2, r3
 800c132:	d825      	bhi.n	800c180 <_strtod_l+0xb84>
 800c134:	0020      	movs	r0, r4
 800c136:	0029      	movs	r1, r5
 800c138:	4a2c      	ldr	r2, [pc, #176]	@ (800c1ec <_strtod_l+0xbf0>)
 800c13a:	4b2d      	ldr	r3, [pc, #180]	@ (800c1f0 <_strtod_l+0xbf4>)
 800c13c:	f7f4 f9a0 	bl	8000480 <__aeabi_dcmple>
 800c140:	2800      	cmp	r0, #0
 800c142:	d016      	beq.n	800c172 <_strtod_l+0xb76>
 800c144:	0020      	movs	r0, r4
 800c146:	0029      	movs	r1, r5
 800c148:	f7f4 f9f2 	bl	8000530 <__aeabi_d2uiz>
 800c14c:	2800      	cmp	r0, #0
 800c14e:	d100      	bne.n	800c152 <_strtod_l+0xb56>
 800c150:	3001      	adds	r0, #1
 800c152:	f7f6 fc39 	bl	80029c8 <__aeabi_ui2d>
 800c156:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c158:	0004      	movs	r4, r0
 800c15a:	000d      	movs	r5, r1
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d122      	bne.n	800c1a6 <_strtod_l+0xbaa>
 800c160:	2380      	movs	r3, #128	@ 0x80
 800c162:	061b      	lsls	r3, r3, #24
 800c164:	18cb      	adds	r3, r1, r3
 800c166:	9018      	str	r0, [sp, #96]	@ 0x60
 800c168:	9319      	str	r3, [sp, #100]	@ 0x64
 800c16a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800c16c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c16e:	9216      	str	r2, [sp, #88]	@ 0x58
 800c170:	9317      	str	r3, [sp, #92]	@ 0x5c
 800c172:	22d6      	movs	r2, #214	@ 0xd6
 800c174:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c176:	04d2      	lsls	r2, r2, #19
 800c178:	189b      	adds	r3, r3, r2
 800c17a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c17c:	1a9b      	subs	r3, r3, r2
 800c17e:	9317      	str	r3, [sp, #92]	@ 0x5c
 800c180:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c182:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c184:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800c186:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800c188:	f7ff f8de 	bl	800b348 <__ulp>
 800c18c:	0002      	movs	r2, r0
 800c18e:	000b      	movs	r3, r1
 800c190:	0030      	movs	r0, r6
 800c192:	0039      	movs	r1, r7
 800c194:	f7f5 fc9c 	bl	8001ad0 <__aeabi_dmul>
 800c198:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800c19a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c19c:	f7f4 fc98 	bl	8000ad0 <__aeabi_dadd>
 800c1a0:	0006      	movs	r6, r0
 800c1a2:	000f      	movs	r7, r1
 800c1a4:	e791      	b.n	800c0ca <_strtod_l+0xace>
 800c1a6:	9418      	str	r4, [sp, #96]	@ 0x60
 800c1a8:	9519      	str	r5, [sp, #100]	@ 0x64
 800c1aa:	e7de      	b.n	800c16a <_strtod_l+0xb6e>
 800c1ac:	4b11      	ldr	r3, [pc, #68]	@ (800c1f4 <_strtod_l+0xbf8>)
 800c1ae:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800c1b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c1b2:	f7f4 f95b 	bl	800046c <__aeabi_dcmplt>
 800c1b6:	e7b2      	b.n	800c11e <_strtod_l+0xb22>
 800c1b8:	fff00000 	.word	0xfff00000
 800c1bc:	000fffff 	.word	0x000fffff
 800c1c0:	3ff00000 	.word	0x3ff00000
 800c1c4:	3fe00000 	.word	0x3fe00000
 800c1c8:	7ff00000 	.word	0x7ff00000
 800c1cc:	7fe00000 	.word	0x7fe00000
 800c1d0:	fcb00000 	.word	0xfcb00000
 800c1d4:	7c9fffff 	.word	0x7c9fffff
 800c1d8:	7fefffff 	.word	0x7fefffff
 800c1dc:	bff00000 	.word	0xbff00000
 800c1e0:	94a03595 	.word	0x94a03595
 800c1e4:	3fdfffff 	.word	0x3fdfffff
 800c1e8:	35afe535 	.word	0x35afe535
 800c1ec:	ffc00000 	.word	0xffc00000
 800c1f0:	41dfffff 	.word	0x41dfffff
 800c1f4:	3fcfffff 	.word	0x3fcfffff

0800c1f8 <_strtod_r>:
 800c1f8:	b510      	push	{r4, lr}
 800c1fa:	4b02      	ldr	r3, [pc, #8]	@ (800c204 <_strtod_r+0xc>)
 800c1fc:	f7ff f9fe 	bl	800b5fc <_strtod_l>
 800c200:	bd10      	pop	{r4, pc}
 800c202:	46c0      	nop			@ (mov r8, r8)
 800c204:	20000080 	.word	0x20000080

0800c208 <__ssputs_r>:
 800c208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c20a:	688e      	ldr	r6, [r1, #8]
 800c20c:	b085      	sub	sp, #20
 800c20e:	001f      	movs	r7, r3
 800c210:	000c      	movs	r4, r1
 800c212:	680b      	ldr	r3, [r1, #0]
 800c214:	9002      	str	r0, [sp, #8]
 800c216:	9203      	str	r2, [sp, #12]
 800c218:	42be      	cmp	r6, r7
 800c21a:	d830      	bhi.n	800c27e <__ssputs_r+0x76>
 800c21c:	210c      	movs	r1, #12
 800c21e:	5e62      	ldrsh	r2, [r4, r1]
 800c220:	2190      	movs	r1, #144	@ 0x90
 800c222:	00c9      	lsls	r1, r1, #3
 800c224:	420a      	tst	r2, r1
 800c226:	d028      	beq.n	800c27a <__ssputs_r+0x72>
 800c228:	2003      	movs	r0, #3
 800c22a:	6921      	ldr	r1, [r4, #16]
 800c22c:	1a5b      	subs	r3, r3, r1
 800c22e:	9301      	str	r3, [sp, #4]
 800c230:	6963      	ldr	r3, [r4, #20]
 800c232:	4343      	muls	r3, r0
 800c234:	9801      	ldr	r0, [sp, #4]
 800c236:	0fdd      	lsrs	r5, r3, #31
 800c238:	18ed      	adds	r5, r5, r3
 800c23a:	1c7b      	adds	r3, r7, #1
 800c23c:	181b      	adds	r3, r3, r0
 800c23e:	106d      	asrs	r5, r5, #1
 800c240:	42ab      	cmp	r3, r5
 800c242:	d900      	bls.n	800c246 <__ssputs_r+0x3e>
 800c244:	001d      	movs	r5, r3
 800c246:	0552      	lsls	r2, r2, #21
 800c248:	d528      	bpl.n	800c29c <__ssputs_r+0x94>
 800c24a:	0029      	movs	r1, r5
 800c24c:	9802      	ldr	r0, [sp, #8]
 800c24e:	f7fc fb4d 	bl	80088ec <_malloc_r>
 800c252:	1e06      	subs	r6, r0, #0
 800c254:	d02c      	beq.n	800c2b0 <__ssputs_r+0xa8>
 800c256:	9a01      	ldr	r2, [sp, #4]
 800c258:	6921      	ldr	r1, [r4, #16]
 800c25a:	f7fd fe1f 	bl	8009e9c <memcpy>
 800c25e:	89a2      	ldrh	r2, [r4, #12]
 800c260:	4b18      	ldr	r3, [pc, #96]	@ (800c2c4 <__ssputs_r+0xbc>)
 800c262:	401a      	ands	r2, r3
 800c264:	2380      	movs	r3, #128	@ 0x80
 800c266:	4313      	orrs	r3, r2
 800c268:	81a3      	strh	r3, [r4, #12]
 800c26a:	9b01      	ldr	r3, [sp, #4]
 800c26c:	6126      	str	r6, [r4, #16]
 800c26e:	18f6      	adds	r6, r6, r3
 800c270:	6026      	str	r6, [r4, #0]
 800c272:	003e      	movs	r6, r7
 800c274:	6165      	str	r5, [r4, #20]
 800c276:	1aed      	subs	r5, r5, r3
 800c278:	60a5      	str	r5, [r4, #8]
 800c27a:	42be      	cmp	r6, r7
 800c27c:	d900      	bls.n	800c280 <__ssputs_r+0x78>
 800c27e:	003e      	movs	r6, r7
 800c280:	0032      	movs	r2, r6
 800c282:	9903      	ldr	r1, [sp, #12]
 800c284:	6820      	ldr	r0, [r4, #0]
 800c286:	f000 fa3a 	bl	800c6fe <memmove>
 800c28a:	2000      	movs	r0, #0
 800c28c:	68a3      	ldr	r3, [r4, #8]
 800c28e:	1b9b      	subs	r3, r3, r6
 800c290:	60a3      	str	r3, [r4, #8]
 800c292:	6823      	ldr	r3, [r4, #0]
 800c294:	199b      	adds	r3, r3, r6
 800c296:	6023      	str	r3, [r4, #0]
 800c298:	b005      	add	sp, #20
 800c29a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c29c:	002a      	movs	r2, r5
 800c29e:	9802      	ldr	r0, [sp, #8]
 800c2a0:	f7fc fbbe 	bl	8008a20 <_realloc_r>
 800c2a4:	1e06      	subs	r6, r0, #0
 800c2a6:	d1e0      	bne.n	800c26a <__ssputs_r+0x62>
 800c2a8:	6921      	ldr	r1, [r4, #16]
 800c2aa:	9802      	ldr	r0, [sp, #8]
 800c2ac:	f7fe fc7a 	bl	800aba4 <_free_r>
 800c2b0:	230c      	movs	r3, #12
 800c2b2:	2001      	movs	r0, #1
 800c2b4:	9a02      	ldr	r2, [sp, #8]
 800c2b6:	4240      	negs	r0, r0
 800c2b8:	6013      	str	r3, [r2, #0]
 800c2ba:	89a2      	ldrh	r2, [r4, #12]
 800c2bc:	3334      	adds	r3, #52	@ 0x34
 800c2be:	4313      	orrs	r3, r2
 800c2c0:	81a3      	strh	r3, [r4, #12]
 800c2c2:	e7e9      	b.n	800c298 <__ssputs_r+0x90>
 800c2c4:	fffffb7f 	.word	0xfffffb7f

0800c2c8 <_svfiprintf_r>:
 800c2c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2ca:	b0a1      	sub	sp, #132	@ 0x84
 800c2cc:	9003      	str	r0, [sp, #12]
 800c2ce:	001d      	movs	r5, r3
 800c2d0:	898b      	ldrh	r3, [r1, #12]
 800c2d2:	000f      	movs	r7, r1
 800c2d4:	0016      	movs	r6, r2
 800c2d6:	061b      	lsls	r3, r3, #24
 800c2d8:	d511      	bpl.n	800c2fe <_svfiprintf_r+0x36>
 800c2da:	690b      	ldr	r3, [r1, #16]
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d10e      	bne.n	800c2fe <_svfiprintf_r+0x36>
 800c2e0:	2140      	movs	r1, #64	@ 0x40
 800c2e2:	f7fc fb03 	bl	80088ec <_malloc_r>
 800c2e6:	6038      	str	r0, [r7, #0]
 800c2e8:	6138      	str	r0, [r7, #16]
 800c2ea:	2800      	cmp	r0, #0
 800c2ec:	d105      	bne.n	800c2fa <_svfiprintf_r+0x32>
 800c2ee:	230c      	movs	r3, #12
 800c2f0:	9a03      	ldr	r2, [sp, #12]
 800c2f2:	6013      	str	r3, [r2, #0]
 800c2f4:	2001      	movs	r0, #1
 800c2f6:	4240      	negs	r0, r0
 800c2f8:	e0cf      	b.n	800c49a <_svfiprintf_r+0x1d2>
 800c2fa:	2340      	movs	r3, #64	@ 0x40
 800c2fc:	617b      	str	r3, [r7, #20]
 800c2fe:	2300      	movs	r3, #0
 800c300:	ac08      	add	r4, sp, #32
 800c302:	6163      	str	r3, [r4, #20]
 800c304:	3320      	adds	r3, #32
 800c306:	7663      	strb	r3, [r4, #25]
 800c308:	3310      	adds	r3, #16
 800c30a:	76a3      	strb	r3, [r4, #26]
 800c30c:	9507      	str	r5, [sp, #28]
 800c30e:	0035      	movs	r5, r6
 800c310:	782b      	ldrb	r3, [r5, #0]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d001      	beq.n	800c31a <_svfiprintf_r+0x52>
 800c316:	2b25      	cmp	r3, #37	@ 0x25
 800c318:	d148      	bne.n	800c3ac <_svfiprintf_r+0xe4>
 800c31a:	1bab      	subs	r3, r5, r6
 800c31c:	9305      	str	r3, [sp, #20]
 800c31e:	42b5      	cmp	r5, r6
 800c320:	d00b      	beq.n	800c33a <_svfiprintf_r+0x72>
 800c322:	0032      	movs	r2, r6
 800c324:	0039      	movs	r1, r7
 800c326:	9803      	ldr	r0, [sp, #12]
 800c328:	f7ff ff6e 	bl	800c208 <__ssputs_r>
 800c32c:	3001      	adds	r0, #1
 800c32e:	d100      	bne.n	800c332 <_svfiprintf_r+0x6a>
 800c330:	e0ae      	b.n	800c490 <_svfiprintf_r+0x1c8>
 800c332:	6963      	ldr	r3, [r4, #20]
 800c334:	9a05      	ldr	r2, [sp, #20]
 800c336:	189b      	adds	r3, r3, r2
 800c338:	6163      	str	r3, [r4, #20]
 800c33a:	782b      	ldrb	r3, [r5, #0]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d100      	bne.n	800c342 <_svfiprintf_r+0x7a>
 800c340:	e0a6      	b.n	800c490 <_svfiprintf_r+0x1c8>
 800c342:	2201      	movs	r2, #1
 800c344:	2300      	movs	r3, #0
 800c346:	4252      	negs	r2, r2
 800c348:	6062      	str	r2, [r4, #4]
 800c34a:	a904      	add	r1, sp, #16
 800c34c:	3254      	adds	r2, #84	@ 0x54
 800c34e:	1852      	adds	r2, r2, r1
 800c350:	1c6e      	adds	r6, r5, #1
 800c352:	6023      	str	r3, [r4, #0]
 800c354:	60e3      	str	r3, [r4, #12]
 800c356:	60a3      	str	r3, [r4, #8]
 800c358:	7013      	strb	r3, [r2, #0]
 800c35a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c35c:	4b54      	ldr	r3, [pc, #336]	@ (800c4b0 <_svfiprintf_r+0x1e8>)
 800c35e:	2205      	movs	r2, #5
 800c360:	0018      	movs	r0, r3
 800c362:	7831      	ldrb	r1, [r6, #0]
 800c364:	9305      	str	r3, [sp, #20]
 800c366:	f7fd fd8e 	bl	8009e86 <memchr>
 800c36a:	1c75      	adds	r5, r6, #1
 800c36c:	2800      	cmp	r0, #0
 800c36e:	d11f      	bne.n	800c3b0 <_svfiprintf_r+0xe8>
 800c370:	6822      	ldr	r2, [r4, #0]
 800c372:	06d3      	lsls	r3, r2, #27
 800c374:	d504      	bpl.n	800c380 <_svfiprintf_r+0xb8>
 800c376:	2353      	movs	r3, #83	@ 0x53
 800c378:	a904      	add	r1, sp, #16
 800c37a:	185b      	adds	r3, r3, r1
 800c37c:	2120      	movs	r1, #32
 800c37e:	7019      	strb	r1, [r3, #0]
 800c380:	0713      	lsls	r3, r2, #28
 800c382:	d504      	bpl.n	800c38e <_svfiprintf_r+0xc6>
 800c384:	2353      	movs	r3, #83	@ 0x53
 800c386:	a904      	add	r1, sp, #16
 800c388:	185b      	adds	r3, r3, r1
 800c38a:	212b      	movs	r1, #43	@ 0x2b
 800c38c:	7019      	strb	r1, [r3, #0]
 800c38e:	7833      	ldrb	r3, [r6, #0]
 800c390:	2b2a      	cmp	r3, #42	@ 0x2a
 800c392:	d016      	beq.n	800c3c2 <_svfiprintf_r+0xfa>
 800c394:	0035      	movs	r5, r6
 800c396:	2100      	movs	r1, #0
 800c398:	200a      	movs	r0, #10
 800c39a:	68e3      	ldr	r3, [r4, #12]
 800c39c:	782a      	ldrb	r2, [r5, #0]
 800c39e:	1c6e      	adds	r6, r5, #1
 800c3a0:	3a30      	subs	r2, #48	@ 0x30
 800c3a2:	2a09      	cmp	r2, #9
 800c3a4:	d950      	bls.n	800c448 <_svfiprintf_r+0x180>
 800c3a6:	2900      	cmp	r1, #0
 800c3a8:	d111      	bne.n	800c3ce <_svfiprintf_r+0x106>
 800c3aa:	e017      	b.n	800c3dc <_svfiprintf_r+0x114>
 800c3ac:	3501      	adds	r5, #1
 800c3ae:	e7af      	b.n	800c310 <_svfiprintf_r+0x48>
 800c3b0:	9b05      	ldr	r3, [sp, #20]
 800c3b2:	6822      	ldr	r2, [r4, #0]
 800c3b4:	1ac0      	subs	r0, r0, r3
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	4083      	lsls	r3, r0
 800c3ba:	4313      	orrs	r3, r2
 800c3bc:	002e      	movs	r6, r5
 800c3be:	6023      	str	r3, [r4, #0]
 800c3c0:	e7cc      	b.n	800c35c <_svfiprintf_r+0x94>
 800c3c2:	9b07      	ldr	r3, [sp, #28]
 800c3c4:	1d19      	adds	r1, r3, #4
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	9107      	str	r1, [sp, #28]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	db01      	blt.n	800c3d2 <_svfiprintf_r+0x10a>
 800c3ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3d0:	e004      	b.n	800c3dc <_svfiprintf_r+0x114>
 800c3d2:	425b      	negs	r3, r3
 800c3d4:	60e3      	str	r3, [r4, #12]
 800c3d6:	2302      	movs	r3, #2
 800c3d8:	4313      	orrs	r3, r2
 800c3da:	6023      	str	r3, [r4, #0]
 800c3dc:	782b      	ldrb	r3, [r5, #0]
 800c3de:	2b2e      	cmp	r3, #46	@ 0x2e
 800c3e0:	d10c      	bne.n	800c3fc <_svfiprintf_r+0x134>
 800c3e2:	786b      	ldrb	r3, [r5, #1]
 800c3e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3e6:	d134      	bne.n	800c452 <_svfiprintf_r+0x18a>
 800c3e8:	9b07      	ldr	r3, [sp, #28]
 800c3ea:	3502      	adds	r5, #2
 800c3ec:	1d1a      	adds	r2, r3, #4
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	9207      	str	r2, [sp, #28]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	da01      	bge.n	800c3fa <_svfiprintf_r+0x132>
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	425b      	negs	r3, r3
 800c3fa:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3fc:	4e2d      	ldr	r6, [pc, #180]	@ (800c4b4 <_svfiprintf_r+0x1ec>)
 800c3fe:	2203      	movs	r2, #3
 800c400:	0030      	movs	r0, r6
 800c402:	7829      	ldrb	r1, [r5, #0]
 800c404:	f7fd fd3f 	bl	8009e86 <memchr>
 800c408:	2800      	cmp	r0, #0
 800c40a:	d006      	beq.n	800c41a <_svfiprintf_r+0x152>
 800c40c:	2340      	movs	r3, #64	@ 0x40
 800c40e:	1b80      	subs	r0, r0, r6
 800c410:	4083      	lsls	r3, r0
 800c412:	6822      	ldr	r2, [r4, #0]
 800c414:	3501      	adds	r5, #1
 800c416:	4313      	orrs	r3, r2
 800c418:	6023      	str	r3, [r4, #0]
 800c41a:	7829      	ldrb	r1, [r5, #0]
 800c41c:	2206      	movs	r2, #6
 800c41e:	4826      	ldr	r0, [pc, #152]	@ (800c4b8 <_svfiprintf_r+0x1f0>)
 800c420:	1c6e      	adds	r6, r5, #1
 800c422:	7621      	strb	r1, [r4, #24]
 800c424:	f7fd fd2f 	bl	8009e86 <memchr>
 800c428:	2800      	cmp	r0, #0
 800c42a:	d038      	beq.n	800c49e <_svfiprintf_r+0x1d6>
 800c42c:	4b23      	ldr	r3, [pc, #140]	@ (800c4bc <_svfiprintf_r+0x1f4>)
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d122      	bne.n	800c478 <_svfiprintf_r+0x1b0>
 800c432:	2207      	movs	r2, #7
 800c434:	9b07      	ldr	r3, [sp, #28]
 800c436:	3307      	adds	r3, #7
 800c438:	4393      	bics	r3, r2
 800c43a:	3308      	adds	r3, #8
 800c43c:	9307      	str	r3, [sp, #28]
 800c43e:	6963      	ldr	r3, [r4, #20]
 800c440:	9a04      	ldr	r2, [sp, #16]
 800c442:	189b      	adds	r3, r3, r2
 800c444:	6163      	str	r3, [r4, #20]
 800c446:	e762      	b.n	800c30e <_svfiprintf_r+0x46>
 800c448:	4343      	muls	r3, r0
 800c44a:	0035      	movs	r5, r6
 800c44c:	2101      	movs	r1, #1
 800c44e:	189b      	adds	r3, r3, r2
 800c450:	e7a4      	b.n	800c39c <_svfiprintf_r+0xd4>
 800c452:	2300      	movs	r3, #0
 800c454:	200a      	movs	r0, #10
 800c456:	0019      	movs	r1, r3
 800c458:	3501      	adds	r5, #1
 800c45a:	6063      	str	r3, [r4, #4]
 800c45c:	782a      	ldrb	r2, [r5, #0]
 800c45e:	1c6e      	adds	r6, r5, #1
 800c460:	3a30      	subs	r2, #48	@ 0x30
 800c462:	2a09      	cmp	r2, #9
 800c464:	d903      	bls.n	800c46e <_svfiprintf_r+0x1a6>
 800c466:	2b00      	cmp	r3, #0
 800c468:	d0c8      	beq.n	800c3fc <_svfiprintf_r+0x134>
 800c46a:	9109      	str	r1, [sp, #36]	@ 0x24
 800c46c:	e7c6      	b.n	800c3fc <_svfiprintf_r+0x134>
 800c46e:	4341      	muls	r1, r0
 800c470:	0035      	movs	r5, r6
 800c472:	2301      	movs	r3, #1
 800c474:	1889      	adds	r1, r1, r2
 800c476:	e7f1      	b.n	800c45c <_svfiprintf_r+0x194>
 800c478:	aa07      	add	r2, sp, #28
 800c47a:	9200      	str	r2, [sp, #0]
 800c47c:	0021      	movs	r1, r4
 800c47e:	003a      	movs	r2, r7
 800c480:	4b0f      	ldr	r3, [pc, #60]	@ (800c4c0 <_svfiprintf_r+0x1f8>)
 800c482:	9803      	ldr	r0, [sp, #12]
 800c484:	f7fc fc3c 	bl	8008d00 <_printf_float>
 800c488:	9004      	str	r0, [sp, #16]
 800c48a:	9b04      	ldr	r3, [sp, #16]
 800c48c:	3301      	adds	r3, #1
 800c48e:	d1d6      	bne.n	800c43e <_svfiprintf_r+0x176>
 800c490:	89bb      	ldrh	r3, [r7, #12]
 800c492:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c494:	065b      	lsls	r3, r3, #25
 800c496:	d500      	bpl.n	800c49a <_svfiprintf_r+0x1d2>
 800c498:	e72c      	b.n	800c2f4 <_svfiprintf_r+0x2c>
 800c49a:	b021      	add	sp, #132	@ 0x84
 800c49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c49e:	aa07      	add	r2, sp, #28
 800c4a0:	9200      	str	r2, [sp, #0]
 800c4a2:	0021      	movs	r1, r4
 800c4a4:	003a      	movs	r2, r7
 800c4a6:	4b06      	ldr	r3, [pc, #24]	@ (800c4c0 <_svfiprintf_r+0x1f8>)
 800c4a8:	9803      	ldr	r0, [sp, #12]
 800c4aa:	f7fc fed7 	bl	800925c <_printf_i>
 800c4ae:	e7eb      	b.n	800c488 <_svfiprintf_r+0x1c0>
 800c4b0:	0800d59e 	.word	0x0800d59e
 800c4b4:	0800d5a4 	.word	0x0800d5a4
 800c4b8:	0800d5a8 	.word	0x0800d5a8
 800c4bc:	08008d01 	.word	0x08008d01
 800c4c0:	0800c209 	.word	0x0800c209

0800c4c4 <__sflush_r>:
 800c4c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4c6:	220c      	movs	r2, #12
 800c4c8:	5e8b      	ldrsh	r3, [r1, r2]
 800c4ca:	0005      	movs	r5, r0
 800c4cc:	000c      	movs	r4, r1
 800c4ce:	071a      	lsls	r2, r3, #28
 800c4d0:	d456      	bmi.n	800c580 <__sflush_r+0xbc>
 800c4d2:	684a      	ldr	r2, [r1, #4]
 800c4d4:	2a00      	cmp	r2, #0
 800c4d6:	dc02      	bgt.n	800c4de <__sflush_r+0x1a>
 800c4d8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800c4da:	2a00      	cmp	r2, #0
 800c4dc:	dd4e      	ble.n	800c57c <__sflush_r+0xb8>
 800c4de:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c4e0:	2f00      	cmp	r7, #0
 800c4e2:	d04b      	beq.n	800c57c <__sflush_r+0xb8>
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	2080      	movs	r0, #128	@ 0x80
 800c4e8:	682e      	ldr	r6, [r5, #0]
 800c4ea:	602a      	str	r2, [r5, #0]
 800c4ec:	001a      	movs	r2, r3
 800c4ee:	0140      	lsls	r0, r0, #5
 800c4f0:	6a21      	ldr	r1, [r4, #32]
 800c4f2:	4002      	ands	r2, r0
 800c4f4:	4203      	tst	r3, r0
 800c4f6:	d033      	beq.n	800c560 <__sflush_r+0x9c>
 800c4f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c4fa:	89a3      	ldrh	r3, [r4, #12]
 800c4fc:	075b      	lsls	r3, r3, #29
 800c4fe:	d506      	bpl.n	800c50e <__sflush_r+0x4a>
 800c500:	6863      	ldr	r3, [r4, #4]
 800c502:	1ad2      	subs	r2, r2, r3
 800c504:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c506:	2b00      	cmp	r3, #0
 800c508:	d001      	beq.n	800c50e <__sflush_r+0x4a>
 800c50a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c50c:	1ad2      	subs	r2, r2, r3
 800c50e:	2300      	movs	r3, #0
 800c510:	0028      	movs	r0, r5
 800c512:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c514:	6a21      	ldr	r1, [r4, #32]
 800c516:	47b8      	blx	r7
 800c518:	89a2      	ldrh	r2, [r4, #12]
 800c51a:	1c43      	adds	r3, r0, #1
 800c51c:	d106      	bne.n	800c52c <__sflush_r+0x68>
 800c51e:	6829      	ldr	r1, [r5, #0]
 800c520:	291d      	cmp	r1, #29
 800c522:	d846      	bhi.n	800c5b2 <__sflush_r+0xee>
 800c524:	4b29      	ldr	r3, [pc, #164]	@ (800c5cc <__sflush_r+0x108>)
 800c526:	40cb      	lsrs	r3, r1
 800c528:	07db      	lsls	r3, r3, #31
 800c52a:	d542      	bpl.n	800c5b2 <__sflush_r+0xee>
 800c52c:	2300      	movs	r3, #0
 800c52e:	6063      	str	r3, [r4, #4]
 800c530:	6923      	ldr	r3, [r4, #16]
 800c532:	6023      	str	r3, [r4, #0]
 800c534:	04d2      	lsls	r2, r2, #19
 800c536:	d505      	bpl.n	800c544 <__sflush_r+0x80>
 800c538:	1c43      	adds	r3, r0, #1
 800c53a:	d102      	bne.n	800c542 <__sflush_r+0x7e>
 800c53c:	682b      	ldr	r3, [r5, #0]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d100      	bne.n	800c544 <__sflush_r+0x80>
 800c542:	6560      	str	r0, [r4, #84]	@ 0x54
 800c544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c546:	602e      	str	r6, [r5, #0]
 800c548:	2900      	cmp	r1, #0
 800c54a:	d017      	beq.n	800c57c <__sflush_r+0xb8>
 800c54c:	0023      	movs	r3, r4
 800c54e:	3344      	adds	r3, #68	@ 0x44
 800c550:	4299      	cmp	r1, r3
 800c552:	d002      	beq.n	800c55a <__sflush_r+0x96>
 800c554:	0028      	movs	r0, r5
 800c556:	f7fe fb25 	bl	800aba4 <_free_r>
 800c55a:	2300      	movs	r3, #0
 800c55c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c55e:	e00d      	b.n	800c57c <__sflush_r+0xb8>
 800c560:	2301      	movs	r3, #1
 800c562:	0028      	movs	r0, r5
 800c564:	47b8      	blx	r7
 800c566:	0002      	movs	r2, r0
 800c568:	1c43      	adds	r3, r0, #1
 800c56a:	d1c6      	bne.n	800c4fa <__sflush_r+0x36>
 800c56c:	682b      	ldr	r3, [r5, #0]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d0c3      	beq.n	800c4fa <__sflush_r+0x36>
 800c572:	2b1d      	cmp	r3, #29
 800c574:	d001      	beq.n	800c57a <__sflush_r+0xb6>
 800c576:	2b16      	cmp	r3, #22
 800c578:	d11a      	bne.n	800c5b0 <__sflush_r+0xec>
 800c57a:	602e      	str	r6, [r5, #0]
 800c57c:	2000      	movs	r0, #0
 800c57e:	e01e      	b.n	800c5be <__sflush_r+0xfa>
 800c580:	690e      	ldr	r6, [r1, #16]
 800c582:	2e00      	cmp	r6, #0
 800c584:	d0fa      	beq.n	800c57c <__sflush_r+0xb8>
 800c586:	680f      	ldr	r7, [r1, #0]
 800c588:	600e      	str	r6, [r1, #0]
 800c58a:	1bba      	subs	r2, r7, r6
 800c58c:	9201      	str	r2, [sp, #4]
 800c58e:	2200      	movs	r2, #0
 800c590:	079b      	lsls	r3, r3, #30
 800c592:	d100      	bne.n	800c596 <__sflush_r+0xd2>
 800c594:	694a      	ldr	r2, [r1, #20]
 800c596:	60a2      	str	r2, [r4, #8]
 800c598:	9b01      	ldr	r3, [sp, #4]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	ddee      	ble.n	800c57c <__sflush_r+0xb8>
 800c59e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c5a0:	0032      	movs	r2, r6
 800c5a2:	001f      	movs	r7, r3
 800c5a4:	0028      	movs	r0, r5
 800c5a6:	9b01      	ldr	r3, [sp, #4]
 800c5a8:	6a21      	ldr	r1, [r4, #32]
 800c5aa:	47b8      	blx	r7
 800c5ac:	2800      	cmp	r0, #0
 800c5ae:	dc07      	bgt.n	800c5c0 <__sflush_r+0xfc>
 800c5b0:	89a2      	ldrh	r2, [r4, #12]
 800c5b2:	2340      	movs	r3, #64	@ 0x40
 800c5b4:	2001      	movs	r0, #1
 800c5b6:	4313      	orrs	r3, r2
 800c5b8:	b21b      	sxth	r3, r3
 800c5ba:	81a3      	strh	r3, [r4, #12]
 800c5bc:	4240      	negs	r0, r0
 800c5be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c5c0:	9b01      	ldr	r3, [sp, #4]
 800c5c2:	1836      	adds	r6, r6, r0
 800c5c4:	1a1b      	subs	r3, r3, r0
 800c5c6:	9301      	str	r3, [sp, #4]
 800c5c8:	e7e6      	b.n	800c598 <__sflush_r+0xd4>
 800c5ca:	46c0      	nop			@ (mov r8, r8)
 800c5cc:	20400001 	.word	0x20400001

0800c5d0 <_fflush_r>:
 800c5d0:	690b      	ldr	r3, [r1, #16]
 800c5d2:	b570      	push	{r4, r5, r6, lr}
 800c5d4:	0005      	movs	r5, r0
 800c5d6:	000c      	movs	r4, r1
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d102      	bne.n	800c5e2 <_fflush_r+0x12>
 800c5dc:	2500      	movs	r5, #0
 800c5de:	0028      	movs	r0, r5
 800c5e0:	bd70      	pop	{r4, r5, r6, pc}
 800c5e2:	2800      	cmp	r0, #0
 800c5e4:	d004      	beq.n	800c5f0 <_fflush_r+0x20>
 800c5e6:	6a03      	ldr	r3, [r0, #32]
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d101      	bne.n	800c5f0 <_fflush_r+0x20>
 800c5ec:	f7fd f9de 	bl	80099ac <__sinit>
 800c5f0:	220c      	movs	r2, #12
 800c5f2:	5ea3      	ldrsh	r3, [r4, r2]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d0f1      	beq.n	800c5dc <_fflush_r+0xc>
 800c5f8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c5fa:	07d2      	lsls	r2, r2, #31
 800c5fc:	d404      	bmi.n	800c608 <_fflush_r+0x38>
 800c5fe:	059b      	lsls	r3, r3, #22
 800c600:	d402      	bmi.n	800c608 <_fflush_r+0x38>
 800c602:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c604:	f7fd fc3d 	bl	8009e82 <__retarget_lock_acquire_recursive>
 800c608:	0028      	movs	r0, r5
 800c60a:	0021      	movs	r1, r4
 800c60c:	f7ff ff5a 	bl	800c4c4 <__sflush_r>
 800c610:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c612:	0005      	movs	r5, r0
 800c614:	07db      	lsls	r3, r3, #31
 800c616:	d4e2      	bmi.n	800c5de <_fflush_r+0xe>
 800c618:	89a3      	ldrh	r3, [r4, #12]
 800c61a:	059b      	lsls	r3, r3, #22
 800c61c:	d4df      	bmi.n	800c5de <_fflush_r+0xe>
 800c61e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c620:	f7fd fc30 	bl	8009e84 <__retarget_lock_release_recursive>
 800c624:	e7db      	b.n	800c5de <_fflush_r+0xe>
	...

0800c628 <__swhatbuf_r>:
 800c628:	b570      	push	{r4, r5, r6, lr}
 800c62a:	000e      	movs	r6, r1
 800c62c:	001d      	movs	r5, r3
 800c62e:	230e      	movs	r3, #14
 800c630:	5ec9      	ldrsh	r1, [r1, r3]
 800c632:	0014      	movs	r4, r2
 800c634:	b096      	sub	sp, #88	@ 0x58
 800c636:	2900      	cmp	r1, #0
 800c638:	da0c      	bge.n	800c654 <__swhatbuf_r+0x2c>
 800c63a:	89b2      	ldrh	r2, [r6, #12]
 800c63c:	2380      	movs	r3, #128	@ 0x80
 800c63e:	0011      	movs	r1, r2
 800c640:	4019      	ands	r1, r3
 800c642:	421a      	tst	r2, r3
 800c644:	d114      	bne.n	800c670 <__swhatbuf_r+0x48>
 800c646:	2380      	movs	r3, #128	@ 0x80
 800c648:	00db      	lsls	r3, r3, #3
 800c64a:	2000      	movs	r0, #0
 800c64c:	6029      	str	r1, [r5, #0]
 800c64e:	6023      	str	r3, [r4, #0]
 800c650:	b016      	add	sp, #88	@ 0x58
 800c652:	bd70      	pop	{r4, r5, r6, pc}
 800c654:	466a      	mov	r2, sp
 800c656:	f000 f875 	bl	800c744 <_fstat_r>
 800c65a:	2800      	cmp	r0, #0
 800c65c:	dbed      	blt.n	800c63a <__swhatbuf_r+0x12>
 800c65e:	23f0      	movs	r3, #240	@ 0xf0
 800c660:	9901      	ldr	r1, [sp, #4]
 800c662:	021b      	lsls	r3, r3, #8
 800c664:	4019      	ands	r1, r3
 800c666:	4b04      	ldr	r3, [pc, #16]	@ (800c678 <__swhatbuf_r+0x50>)
 800c668:	18c9      	adds	r1, r1, r3
 800c66a:	424b      	negs	r3, r1
 800c66c:	4159      	adcs	r1, r3
 800c66e:	e7ea      	b.n	800c646 <__swhatbuf_r+0x1e>
 800c670:	2100      	movs	r1, #0
 800c672:	2340      	movs	r3, #64	@ 0x40
 800c674:	e7e9      	b.n	800c64a <__swhatbuf_r+0x22>
 800c676:	46c0      	nop			@ (mov r8, r8)
 800c678:	ffffe000 	.word	0xffffe000

0800c67c <__smakebuf_r>:
 800c67c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c67e:	2602      	movs	r6, #2
 800c680:	898b      	ldrh	r3, [r1, #12]
 800c682:	0005      	movs	r5, r0
 800c684:	000c      	movs	r4, r1
 800c686:	b085      	sub	sp, #20
 800c688:	4233      	tst	r3, r6
 800c68a:	d007      	beq.n	800c69c <__smakebuf_r+0x20>
 800c68c:	0023      	movs	r3, r4
 800c68e:	3347      	adds	r3, #71	@ 0x47
 800c690:	6023      	str	r3, [r4, #0]
 800c692:	6123      	str	r3, [r4, #16]
 800c694:	2301      	movs	r3, #1
 800c696:	6163      	str	r3, [r4, #20]
 800c698:	b005      	add	sp, #20
 800c69a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c69c:	ab03      	add	r3, sp, #12
 800c69e:	aa02      	add	r2, sp, #8
 800c6a0:	f7ff ffc2 	bl	800c628 <__swhatbuf_r>
 800c6a4:	9f02      	ldr	r7, [sp, #8]
 800c6a6:	9001      	str	r0, [sp, #4]
 800c6a8:	0039      	movs	r1, r7
 800c6aa:	0028      	movs	r0, r5
 800c6ac:	f7fc f91e 	bl	80088ec <_malloc_r>
 800c6b0:	2800      	cmp	r0, #0
 800c6b2:	d108      	bne.n	800c6c6 <__smakebuf_r+0x4a>
 800c6b4:	220c      	movs	r2, #12
 800c6b6:	5ea3      	ldrsh	r3, [r4, r2]
 800c6b8:	059a      	lsls	r2, r3, #22
 800c6ba:	d4ed      	bmi.n	800c698 <__smakebuf_r+0x1c>
 800c6bc:	2203      	movs	r2, #3
 800c6be:	4393      	bics	r3, r2
 800c6c0:	431e      	orrs	r6, r3
 800c6c2:	81a6      	strh	r6, [r4, #12]
 800c6c4:	e7e2      	b.n	800c68c <__smakebuf_r+0x10>
 800c6c6:	2380      	movs	r3, #128	@ 0x80
 800c6c8:	89a2      	ldrh	r2, [r4, #12]
 800c6ca:	6020      	str	r0, [r4, #0]
 800c6cc:	4313      	orrs	r3, r2
 800c6ce:	81a3      	strh	r3, [r4, #12]
 800c6d0:	9b03      	ldr	r3, [sp, #12]
 800c6d2:	6120      	str	r0, [r4, #16]
 800c6d4:	6167      	str	r7, [r4, #20]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d00c      	beq.n	800c6f4 <__smakebuf_r+0x78>
 800c6da:	0028      	movs	r0, r5
 800c6dc:	230e      	movs	r3, #14
 800c6de:	5ee1      	ldrsh	r1, [r4, r3]
 800c6e0:	f000 f842 	bl	800c768 <_isatty_r>
 800c6e4:	2800      	cmp	r0, #0
 800c6e6:	d005      	beq.n	800c6f4 <__smakebuf_r+0x78>
 800c6e8:	2303      	movs	r3, #3
 800c6ea:	89a2      	ldrh	r2, [r4, #12]
 800c6ec:	439a      	bics	r2, r3
 800c6ee:	3b02      	subs	r3, #2
 800c6f0:	4313      	orrs	r3, r2
 800c6f2:	81a3      	strh	r3, [r4, #12]
 800c6f4:	89a3      	ldrh	r3, [r4, #12]
 800c6f6:	9a01      	ldr	r2, [sp, #4]
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	81a3      	strh	r3, [r4, #12]
 800c6fc:	e7cc      	b.n	800c698 <__smakebuf_r+0x1c>

0800c6fe <memmove>:
 800c6fe:	b510      	push	{r4, lr}
 800c700:	4288      	cmp	r0, r1
 800c702:	d902      	bls.n	800c70a <memmove+0xc>
 800c704:	188b      	adds	r3, r1, r2
 800c706:	4298      	cmp	r0, r3
 800c708:	d308      	bcc.n	800c71c <memmove+0x1e>
 800c70a:	2300      	movs	r3, #0
 800c70c:	429a      	cmp	r2, r3
 800c70e:	d007      	beq.n	800c720 <memmove+0x22>
 800c710:	5ccc      	ldrb	r4, [r1, r3]
 800c712:	54c4      	strb	r4, [r0, r3]
 800c714:	3301      	adds	r3, #1
 800c716:	e7f9      	b.n	800c70c <memmove+0xe>
 800c718:	5c8b      	ldrb	r3, [r1, r2]
 800c71a:	5483      	strb	r3, [r0, r2]
 800c71c:	3a01      	subs	r2, #1
 800c71e:	d2fb      	bcs.n	800c718 <memmove+0x1a>
 800c720:	bd10      	pop	{r4, pc}

0800c722 <strncmp>:
 800c722:	b530      	push	{r4, r5, lr}
 800c724:	0005      	movs	r5, r0
 800c726:	1e10      	subs	r0, r2, #0
 800c728:	d00b      	beq.n	800c742 <strncmp+0x20>
 800c72a:	2400      	movs	r4, #0
 800c72c:	3a01      	subs	r2, #1
 800c72e:	5d2b      	ldrb	r3, [r5, r4]
 800c730:	5d08      	ldrb	r0, [r1, r4]
 800c732:	4283      	cmp	r3, r0
 800c734:	d104      	bne.n	800c740 <strncmp+0x1e>
 800c736:	4294      	cmp	r4, r2
 800c738:	d002      	beq.n	800c740 <strncmp+0x1e>
 800c73a:	3401      	adds	r4, #1
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d1f6      	bne.n	800c72e <strncmp+0xc>
 800c740:	1a18      	subs	r0, r3, r0
 800c742:	bd30      	pop	{r4, r5, pc}

0800c744 <_fstat_r>:
 800c744:	2300      	movs	r3, #0
 800c746:	b570      	push	{r4, r5, r6, lr}
 800c748:	4d06      	ldr	r5, [pc, #24]	@ (800c764 <_fstat_r+0x20>)
 800c74a:	0004      	movs	r4, r0
 800c74c:	0008      	movs	r0, r1
 800c74e:	0011      	movs	r1, r2
 800c750:	602b      	str	r3, [r5, #0]
 800c752:	f7f7 fcb9 	bl	80040c8 <_fstat>
 800c756:	1c43      	adds	r3, r0, #1
 800c758:	d103      	bne.n	800c762 <_fstat_r+0x1e>
 800c75a:	682b      	ldr	r3, [r5, #0]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d000      	beq.n	800c762 <_fstat_r+0x1e>
 800c760:	6023      	str	r3, [r4, #0]
 800c762:	bd70      	pop	{r4, r5, r6, pc}
 800c764:	20001444 	.word	0x20001444

0800c768 <_isatty_r>:
 800c768:	2300      	movs	r3, #0
 800c76a:	b570      	push	{r4, r5, r6, lr}
 800c76c:	4d06      	ldr	r5, [pc, #24]	@ (800c788 <_isatty_r+0x20>)
 800c76e:	0004      	movs	r4, r0
 800c770:	0008      	movs	r0, r1
 800c772:	602b      	str	r3, [r5, #0]
 800c774:	f7f7 fcb6 	bl	80040e4 <_isatty>
 800c778:	1c43      	adds	r3, r0, #1
 800c77a:	d103      	bne.n	800c784 <_isatty_r+0x1c>
 800c77c:	682b      	ldr	r3, [r5, #0]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d000      	beq.n	800c784 <_isatty_r+0x1c>
 800c782:	6023      	str	r3, [r4, #0]
 800c784:	bd70      	pop	{r4, r5, r6, pc}
 800c786:	46c0      	nop			@ (mov r8, r8)
 800c788:	20001444 	.word	0x20001444

0800c78c <nan>:
 800c78c:	2000      	movs	r0, #0
 800c78e:	4901      	ldr	r1, [pc, #4]	@ (800c794 <nan+0x8>)
 800c790:	4770      	bx	lr
 800c792:	46c0      	nop			@ (mov r8, r8)
 800c794:	7ff80000 	.word	0x7ff80000

0800c798 <__assert_func>:
 800c798:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c79a:	0014      	movs	r4, r2
 800c79c:	001a      	movs	r2, r3
 800c79e:	4b09      	ldr	r3, [pc, #36]	@ (800c7c4 <__assert_func+0x2c>)
 800c7a0:	0005      	movs	r5, r0
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	000e      	movs	r6, r1
 800c7a6:	68d8      	ldr	r0, [r3, #12]
 800c7a8:	4b07      	ldr	r3, [pc, #28]	@ (800c7c8 <__assert_func+0x30>)
 800c7aa:	2c00      	cmp	r4, #0
 800c7ac:	d101      	bne.n	800c7b2 <__assert_func+0x1a>
 800c7ae:	4b07      	ldr	r3, [pc, #28]	@ (800c7cc <__assert_func+0x34>)
 800c7b0:	001c      	movs	r4, r3
 800c7b2:	4907      	ldr	r1, [pc, #28]	@ (800c7d0 <__assert_func+0x38>)
 800c7b4:	9301      	str	r3, [sp, #4]
 800c7b6:	9402      	str	r4, [sp, #8]
 800c7b8:	002b      	movs	r3, r5
 800c7ba:	9600      	str	r6, [sp, #0]
 800c7bc:	f000 fbb2 	bl	800cf24 <fiprintf>
 800c7c0:	f000 fbc0 	bl	800cf44 <abort>
 800c7c4:	20000030 	.word	0x20000030
 800c7c8:	0800d5b7 	.word	0x0800d5b7
 800c7cc:	0800d5f2 	.word	0x0800d5f2
 800c7d0:	0800d5c4 	.word	0x0800d5c4

0800c7d4 <_calloc_r>:
 800c7d4:	b570      	push	{r4, r5, r6, lr}
 800c7d6:	0c0b      	lsrs	r3, r1, #16
 800c7d8:	0c15      	lsrs	r5, r2, #16
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d11e      	bne.n	800c81c <_calloc_r+0x48>
 800c7de:	2d00      	cmp	r5, #0
 800c7e0:	d10c      	bne.n	800c7fc <_calloc_r+0x28>
 800c7e2:	b289      	uxth	r1, r1
 800c7e4:	b294      	uxth	r4, r2
 800c7e6:	434c      	muls	r4, r1
 800c7e8:	0021      	movs	r1, r4
 800c7ea:	f7fc f87f 	bl	80088ec <_malloc_r>
 800c7ee:	1e05      	subs	r5, r0, #0
 800c7f0:	d01b      	beq.n	800c82a <_calloc_r+0x56>
 800c7f2:	0022      	movs	r2, r4
 800c7f4:	2100      	movs	r1, #0
 800c7f6:	f7fd faad 	bl	8009d54 <memset>
 800c7fa:	e016      	b.n	800c82a <_calloc_r+0x56>
 800c7fc:	1c2b      	adds	r3, r5, #0
 800c7fe:	1c0c      	adds	r4, r1, #0
 800c800:	b289      	uxth	r1, r1
 800c802:	b292      	uxth	r2, r2
 800c804:	434a      	muls	r2, r1
 800c806:	b29b      	uxth	r3, r3
 800c808:	b2a1      	uxth	r1, r4
 800c80a:	4359      	muls	r1, r3
 800c80c:	0c14      	lsrs	r4, r2, #16
 800c80e:	190c      	adds	r4, r1, r4
 800c810:	0c23      	lsrs	r3, r4, #16
 800c812:	d107      	bne.n	800c824 <_calloc_r+0x50>
 800c814:	0424      	lsls	r4, r4, #16
 800c816:	b292      	uxth	r2, r2
 800c818:	4314      	orrs	r4, r2
 800c81a:	e7e5      	b.n	800c7e8 <_calloc_r+0x14>
 800c81c:	2d00      	cmp	r5, #0
 800c81e:	d101      	bne.n	800c824 <_calloc_r+0x50>
 800c820:	1c14      	adds	r4, r2, #0
 800c822:	e7ed      	b.n	800c800 <_calloc_r+0x2c>
 800c824:	230c      	movs	r3, #12
 800c826:	2500      	movs	r5, #0
 800c828:	6003      	str	r3, [r0, #0]
 800c82a:	0028      	movs	r0, r5
 800c82c:	bd70      	pop	{r4, r5, r6, pc}

0800c82e <rshift>:
 800c82e:	0002      	movs	r2, r0
 800c830:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c832:	6904      	ldr	r4, [r0, #16]
 800c834:	b085      	sub	sp, #20
 800c836:	3214      	adds	r2, #20
 800c838:	114b      	asrs	r3, r1, #5
 800c83a:	0016      	movs	r6, r2
 800c83c:	9302      	str	r3, [sp, #8]
 800c83e:	429c      	cmp	r4, r3
 800c840:	dd31      	ble.n	800c8a6 <rshift+0x78>
 800c842:	261f      	movs	r6, #31
 800c844:	000f      	movs	r7, r1
 800c846:	009b      	lsls	r3, r3, #2
 800c848:	00a5      	lsls	r5, r4, #2
 800c84a:	18d3      	adds	r3, r2, r3
 800c84c:	4037      	ands	r7, r6
 800c84e:	1955      	adds	r5, r2, r5
 800c850:	9300      	str	r3, [sp, #0]
 800c852:	9701      	str	r7, [sp, #4]
 800c854:	4231      	tst	r1, r6
 800c856:	d10d      	bne.n	800c874 <rshift+0x46>
 800c858:	0016      	movs	r6, r2
 800c85a:	0019      	movs	r1, r3
 800c85c:	428d      	cmp	r5, r1
 800c85e:	d836      	bhi.n	800c8ce <rshift+0xa0>
 800c860:	9b00      	ldr	r3, [sp, #0]
 800c862:	2600      	movs	r6, #0
 800c864:	3b03      	subs	r3, #3
 800c866:	429d      	cmp	r5, r3
 800c868:	d302      	bcc.n	800c870 <rshift+0x42>
 800c86a:	9b02      	ldr	r3, [sp, #8]
 800c86c:	1ae4      	subs	r4, r4, r3
 800c86e:	00a6      	lsls	r6, r4, #2
 800c870:	1996      	adds	r6, r2, r6
 800c872:	e018      	b.n	800c8a6 <rshift+0x78>
 800c874:	2120      	movs	r1, #32
 800c876:	9e01      	ldr	r6, [sp, #4]
 800c878:	9f01      	ldr	r7, [sp, #4]
 800c87a:	1b89      	subs	r1, r1, r6
 800c87c:	9e00      	ldr	r6, [sp, #0]
 800c87e:	9103      	str	r1, [sp, #12]
 800c880:	ce02      	ldmia	r6!, {r1}
 800c882:	4694      	mov	ip, r2
 800c884:	40f9      	lsrs	r1, r7
 800c886:	42b5      	cmp	r5, r6
 800c888:	d816      	bhi.n	800c8b8 <rshift+0x8a>
 800c88a:	9b00      	ldr	r3, [sp, #0]
 800c88c:	2600      	movs	r6, #0
 800c88e:	3301      	adds	r3, #1
 800c890:	429d      	cmp	r5, r3
 800c892:	d303      	bcc.n	800c89c <rshift+0x6e>
 800c894:	9b02      	ldr	r3, [sp, #8]
 800c896:	1ae4      	subs	r4, r4, r3
 800c898:	00a6      	lsls	r6, r4, #2
 800c89a:	3e04      	subs	r6, #4
 800c89c:	1996      	adds	r6, r2, r6
 800c89e:	6031      	str	r1, [r6, #0]
 800c8a0:	2900      	cmp	r1, #0
 800c8a2:	d000      	beq.n	800c8a6 <rshift+0x78>
 800c8a4:	3604      	adds	r6, #4
 800c8a6:	1ab1      	subs	r1, r6, r2
 800c8a8:	1089      	asrs	r1, r1, #2
 800c8aa:	6101      	str	r1, [r0, #16]
 800c8ac:	4296      	cmp	r6, r2
 800c8ae:	d101      	bne.n	800c8b4 <rshift+0x86>
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	6143      	str	r3, [r0, #20]
 800c8b4:	b005      	add	sp, #20
 800c8b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8b8:	6837      	ldr	r7, [r6, #0]
 800c8ba:	9b03      	ldr	r3, [sp, #12]
 800c8bc:	409f      	lsls	r7, r3
 800c8be:	430f      	orrs	r7, r1
 800c8c0:	4661      	mov	r1, ip
 800c8c2:	c180      	stmia	r1!, {r7}
 800c8c4:	468c      	mov	ip, r1
 800c8c6:	9b01      	ldr	r3, [sp, #4]
 800c8c8:	ce02      	ldmia	r6!, {r1}
 800c8ca:	40d9      	lsrs	r1, r3
 800c8cc:	e7db      	b.n	800c886 <rshift+0x58>
 800c8ce:	c980      	ldmia	r1!, {r7}
 800c8d0:	c680      	stmia	r6!, {r7}
 800c8d2:	e7c3      	b.n	800c85c <rshift+0x2e>

0800c8d4 <__hexdig_fun>:
 800c8d4:	0002      	movs	r2, r0
 800c8d6:	3a30      	subs	r2, #48	@ 0x30
 800c8d8:	0003      	movs	r3, r0
 800c8da:	2a09      	cmp	r2, #9
 800c8dc:	d802      	bhi.n	800c8e4 <__hexdig_fun+0x10>
 800c8de:	3b20      	subs	r3, #32
 800c8e0:	b2d8      	uxtb	r0, r3
 800c8e2:	4770      	bx	lr
 800c8e4:	0002      	movs	r2, r0
 800c8e6:	3a61      	subs	r2, #97	@ 0x61
 800c8e8:	2a05      	cmp	r2, #5
 800c8ea:	d801      	bhi.n	800c8f0 <__hexdig_fun+0x1c>
 800c8ec:	3b47      	subs	r3, #71	@ 0x47
 800c8ee:	e7f7      	b.n	800c8e0 <__hexdig_fun+0xc>
 800c8f0:	001a      	movs	r2, r3
 800c8f2:	3a41      	subs	r2, #65	@ 0x41
 800c8f4:	2000      	movs	r0, #0
 800c8f6:	2a05      	cmp	r2, #5
 800c8f8:	d8f3      	bhi.n	800c8e2 <__hexdig_fun+0xe>
 800c8fa:	3b27      	subs	r3, #39	@ 0x27
 800c8fc:	e7f0      	b.n	800c8e0 <__hexdig_fun+0xc>
	...

0800c900 <__gethex>:
 800c900:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c902:	b089      	sub	sp, #36	@ 0x24
 800c904:	9307      	str	r3, [sp, #28]
 800c906:	680b      	ldr	r3, [r1, #0]
 800c908:	9201      	str	r2, [sp, #4]
 800c90a:	9003      	str	r0, [sp, #12]
 800c90c:	9106      	str	r1, [sp, #24]
 800c90e:	1c9a      	adds	r2, r3, #2
 800c910:	0011      	movs	r1, r2
 800c912:	3201      	adds	r2, #1
 800c914:	1e50      	subs	r0, r2, #1
 800c916:	7800      	ldrb	r0, [r0, #0]
 800c918:	2830      	cmp	r0, #48	@ 0x30
 800c91a:	d0f9      	beq.n	800c910 <__gethex+0x10>
 800c91c:	1acb      	subs	r3, r1, r3
 800c91e:	3b02      	subs	r3, #2
 800c920:	9305      	str	r3, [sp, #20]
 800c922:	9100      	str	r1, [sp, #0]
 800c924:	f7ff ffd6 	bl	800c8d4 <__hexdig_fun>
 800c928:	2300      	movs	r3, #0
 800c92a:	001d      	movs	r5, r3
 800c92c:	9302      	str	r3, [sp, #8]
 800c92e:	4298      	cmp	r0, r3
 800c930:	d11e      	bne.n	800c970 <__gethex+0x70>
 800c932:	2201      	movs	r2, #1
 800c934:	49a6      	ldr	r1, [pc, #664]	@ (800cbd0 <__gethex+0x2d0>)
 800c936:	9800      	ldr	r0, [sp, #0]
 800c938:	f7ff fef3 	bl	800c722 <strncmp>
 800c93c:	0007      	movs	r7, r0
 800c93e:	42a8      	cmp	r0, r5
 800c940:	d000      	beq.n	800c944 <__gethex+0x44>
 800c942:	e06a      	b.n	800ca1a <__gethex+0x11a>
 800c944:	9b00      	ldr	r3, [sp, #0]
 800c946:	7858      	ldrb	r0, [r3, #1]
 800c948:	1c5c      	adds	r4, r3, #1
 800c94a:	f7ff ffc3 	bl	800c8d4 <__hexdig_fun>
 800c94e:	2301      	movs	r3, #1
 800c950:	9302      	str	r3, [sp, #8]
 800c952:	42a8      	cmp	r0, r5
 800c954:	d02f      	beq.n	800c9b6 <__gethex+0xb6>
 800c956:	9400      	str	r4, [sp, #0]
 800c958:	9b00      	ldr	r3, [sp, #0]
 800c95a:	7818      	ldrb	r0, [r3, #0]
 800c95c:	2830      	cmp	r0, #48	@ 0x30
 800c95e:	d009      	beq.n	800c974 <__gethex+0x74>
 800c960:	f7ff ffb8 	bl	800c8d4 <__hexdig_fun>
 800c964:	4242      	negs	r2, r0
 800c966:	4142      	adcs	r2, r0
 800c968:	2301      	movs	r3, #1
 800c96a:	0025      	movs	r5, r4
 800c96c:	9202      	str	r2, [sp, #8]
 800c96e:	9305      	str	r3, [sp, #20]
 800c970:	9c00      	ldr	r4, [sp, #0]
 800c972:	e004      	b.n	800c97e <__gethex+0x7e>
 800c974:	9b00      	ldr	r3, [sp, #0]
 800c976:	3301      	adds	r3, #1
 800c978:	9300      	str	r3, [sp, #0]
 800c97a:	e7ed      	b.n	800c958 <__gethex+0x58>
 800c97c:	3401      	adds	r4, #1
 800c97e:	7820      	ldrb	r0, [r4, #0]
 800c980:	f7ff ffa8 	bl	800c8d4 <__hexdig_fun>
 800c984:	1e07      	subs	r7, r0, #0
 800c986:	d1f9      	bne.n	800c97c <__gethex+0x7c>
 800c988:	2201      	movs	r2, #1
 800c98a:	0020      	movs	r0, r4
 800c98c:	4990      	ldr	r1, [pc, #576]	@ (800cbd0 <__gethex+0x2d0>)
 800c98e:	f7ff fec8 	bl	800c722 <strncmp>
 800c992:	2800      	cmp	r0, #0
 800c994:	d10d      	bne.n	800c9b2 <__gethex+0xb2>
 800c996:	2d00      	cmp	r5, #0
 800c998:	d106      	bne.n	800c9a8 <__gethex+0xa8>
 800c99a:	3401      	adds	r4, #1
 800c99c:	0025      	movs	r5, r4
 800c99e:	7820      	ldrb	r0, [r4, #0]
 800c9a0:	f7ff ff98 	bl	800c8d4 <__hexdig_fun>
 800c9a4:	2800      	cmp	r0, #0
 800c9a6:	d102      	bne.n	800c9ae <__gethex+0xae>
 800c9a8:	1b2d      	subs	r5, r5, r4
 800c9aa:	00af      	lsls	r7, r5, #2
 800c9ac:	e003      	b.n	800c9b6 <__gethex+0xb6>
 800c9ae:	3401      	adds	r4, #1
 800c9b0:	e7f5      	b.n	800c99e <__gethex+0x9e>
 800c9b2:	2d00      	cmp	r5, #0
 800c9b4:	d1f8      	bne.n	800c9a8 <__gethex+0xa8>
 800c9b6:	2220      	movs	r2, #32
 800c9b8:	7823      	ldrb	r3, [r4, #0]
 800c9ba:	0026      	movs	r6, r4
 800c9bc:	4393      	bics	r3, r2
 800c9be:	2b50      	cmp	r3, #80	@ 0x50
 800c9c0:	d11d      	bne.n	800c9fe <__gethex+0xfe>
 800c9c2:	7863      	ldrb	r3, [r4, #1]
 800c9c4:	2b2b      	cmp	r3, #43	@ 0x2b
 800c9c6:	d02d      	beq.n	800ca24 <__gethex+0x124>
 800c9c8:	2b2d      	cmp	r3, #45	@ 0x2d
 800c9ca:	d02f      	beq.n	800ca2c <__gethex+0x12c>
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	1c66      	adds	r6, r4, #1
 800c9d0:	9304      	str	r3, [sp, #16]
 800c9d2:	7830      	ldrb	r0, [r6, #0]
 800c9d4:	f7ff ff7e 	bl	800c8d4 <__hexdig_fun>
 800c9d8:	1e43      	subs	r3, r0, #1
 800c9da:	b2db      	uxtb	r3, r3
 800c9dc:	0005      	movs	r5, r0
 800c9de:	2b18      	cmp	r3, #24
 800c9e0:	d82a      	bhi.n	800ca38 <__gethex+0x138>
 800c9e2:	7870      	ldrb	r0, [r6, #1]
 800c9e4:	f7ff ff76 	bl	800c8d4 <__hexdig_fun>
 800c9e8:	1e43      	subs	r3, r0, #1
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	3601      	adds	r6, #1
 800c9ee:	3d10      	subs	r5, #16
 800c9f0:	2b18      	cmp	r3, #24
 800c9f2:	d91d      	bls.n	800ca30 <__gethex+0x130>
 800c9f4:	9b04      	ldr	r3, [sp, #16]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d000      	beq.n	800c9fc <__gethex+0xfc>
 800c9fa:	426d      	negs	r5, r5
 800c9fc:	197f      	adds	r7, r7, r5
 800c9fe:	9b06      	ldr	r3, [sp, #24]
 800ca00:	601e      	str	r6, [r3, #0]
 800ca02:	9b02      	ldr	r3, [sp, #8]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d019      	beq.n	800ca3c <__gethex+0x13c>
 800ca08:	9b05      	ldr	r3, [sp, #20]
 800ca0a:	2606      	movs	r6, #6
 800ca0c:	425a      	negs	r2, r3
 800ca0e:	4153      	adcs	r3, r2
 800ca10:	425b      	negs	r3, r3
 800ca12:	401e      	ands	r6, r3
 800ca14:	0030      	movs	r0, r6
 800ca16:	b009      	add	sp, #36	@ 0x24
 800ca18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	2700      	movs	r7, #0
 800ca1e:	9c00      	ldr	r4, [sp, #0]
 800ca20:	9302      	str	r3, [sp, #8]
 800ca22:	e7c8      	b.n	800c9b6 <__gethex+0xb6>
 800ca24:	2300      	movs	r3, #0
 800ca26:	9304      	str	r3, [sp, #16]
 800ca28:	1ca6      	adds	r6, r4, #2
 800ca2a:	e7d2      	b.n	800c9d2 <__gethex+0xd2>
 800ca2c:	2301      	movs	r3, #1
 800ca2e:	e7fa      	b.n	800ca26 <__gethex+0x126>
 800ca30:	230a      	movs	r3, #10
 800ca32:	435d      	muls	r5, r3
 800ca34:	182d      	adds	r5, r5, r0
 800ca36:	e7d4      	b.n	800c9e2 <__gethex+0xe2>
 800ca38:	0026      	movs	r6, r4
 800ca3a:	e7e0      	b.n	800c9fe <__gethex+0xfe>
 800ca3c:	9b00      	ldr	r3, [sp, #0]
 800ca3e:	9902      	ldr	r1, [sp, #8]
 800ca40:	1ae3      	subs	r3, r4, r3
 800ca42:	3b01      	subs	r3, #1
 800ca44:	2b07      	cmp	r3, #7
 800ca46:	dc0a      	bgt.n	800ca5e <__gethex+0x15e>
 800ca48:	9803      	ldr	r0, [sp, #12]
 800ca4a:	f7fe f8f5 	bl	800ac38 <_Balloc>
 800ca4e:	1e05      	subs	r5, r0, #0
 800ca50:	d108      	bne.n	800ca64 <__gethex+0x164>
 800ca52:	002a      	movs	r2, r5
 800ca54:	21e4      	movs	r1, #228	@ 0xe4
 800ca56:	4b5f      	ldr	r3, [pc, #380]	@ (800cbd4 <__gethex+0x2d4>)
 800ca58:	485f      	ldr	r0, [pc, #380]	@ (800cbd8 <__gethex+0x2d8>)
 800ca5a:	f7ff fe9d 	bl	800c798 <__assert_func>
 800ca5e:	3101      	adds	r1, #1
 800ca60:	105b      	asrs	r3, r3, #1
 800ca62:	e7ef      	b.n	800ca44 <__gethex+0x144>
 800ca64:	0003      	movs	r3, r0
 800ca66:	3314      	adds	r3, #20
 800ca68:	9302      	str	r3, [sp, #8]
 800ca6a:	9305      	str	r3, [sp, #20]
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	001e      	movs	r6, r3
 800ca70:	9304      	str	r3, [sp, #16]
 800ca72:	9b00      	ldr	r3, [sp, #0]
 800ca74:	42a3      	cmp	r3, r4
 800ca76:	d338      	bcc.n	800caea <__gethex+0x1ea>
 800ca78:	9c05      	ldr	r4, [sp, #20]
 800ca7a:	9b02      	ldr	r3, [sp, #8]
 800ca7c:	c440      	stmia	r4!, {r6}
 800ca7e:	1ae4      	subs	r4, r4, r3
 800ca80:	10a4      	asrs	r4, r4, #2
 800ca82:	0030      	movs	r0, r6
 800ca84:	612c      	str	r4, [r5, #16]
 800ca86:	f7fe f9cf 	bl	800ae28 <__hi0bits>
 800ca8a:	9b01      	ldr	r3, [sp, #4]
 800ca8c:	0164      	lsls	r4, r4, #5
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	1a26      	subs	r6, r4, r0
 800ca92:	9300      	str	r3, [sp, #0]
 800ca94:	429e      	cmp	r6, r3
 800ca96:	dd52      	ble.n	800cb3e <__gethex+0x23e>
 800ca98:	1af6      	subs	r6, r6, r3
 800ca9a:	0031      	movs	r1, r6
 800ca9c:	0028      	movs	r0, r5
 800ca9e:	f7fe fd6a 	bl	800b576 <__any_on>
 800caa2:	1e04      	subs	r4, r0, #0
 800caa4:	d00f      	beq.n	800cac6 <__gethex+0x1c6>
 800caa6:	2401      	movs	r4, #1
 800caa8:	211f      	movs	r1, #31
 800caaa:	0020      	movs	r0, r4
 800caac:	1e73      	subs	r3, r6, #1
 800caae:	4019      	ands	r1, r3
 800cab0:	4088      	lsls	r0, r1
 800cab2:	0001      	movs	r1, r0
 800cab4:	115a      	asrs	r2, r3, #5
 800cab6:	9802      	ldr	r0, [sp, #8]
 800cab8:	0092      	lsls	r2, r2, #2
 800caba:	5812      	ldr	r2, [r2, r0]
 800cabc:	420a      	tst	r2, r1
 800cabe:	d002      	beq.n	800cac6 <__gethex+0x1c6>
 800cac0:	42a3      	cmp	r3, r4
 800cac2:	dc34      	bgt.n	800cb2e <__gethex+0x22e>
 800cac4:	2402      	movs	r4, #2
 800cac6:	0031      	movs	r1, r6
 800cac8:	0028      	movs	r0, r5
 800caca:	f7ff feb0 	bl	800c82e <rshift>
 800cace:	19bf      	adds	r7, r7, r6
 800cad0:	9b01      	ldr	r3, [sp, #4]
 800cad2:	689b      	ldr	r3, [r3, #8]
 800cad4:	42bb      	cmp	r3, r7
 800cad6:	da42      	bge.n	800cb5e <__gethex+0x25e>
 800cad8:	0029      	movs	r1, r5
 800cada:	9803      	ldr	r0, [sp, #12]
 800cadc:	f7fe f8f0 	bl	800acc0 <_Bfree>
 800cae0:	2300      	movs	r3, #0
 800cae2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cae4:	26a3      	movs	r6, #163	@ 0xa3
 800cae6:	6013      	str	r3, [r2, #0]
 800cae8:	e794      	b.n	800ca14 <__gethex+0x114>
 800caea:	3c01      	subs	r4, #1
 800caec:	7823      	ldrb	r3, [r4, #0]
 800caee:	2b2e      	cmp	r3, #46	@ 0x2e
 800caf0:	d012      	beq.n	800cb18 <__gethex+0x218>
 800caf2:	9b04      	ldr	r3, [sp, #16]
 800caf4:	2b20      	cmp	r3, #32
 800caf6:	d104      	bne.n	800cb02 <__gethex+0x202>
 800caf8:	9b05      	ldr	r3, [sp, #20]
 800cafa:	c340      	stmia	r3!, {r6}
 800cafc:	2600      	movs	r6, #0
 800cafe:	9305      	str	r3, [sp, #20]
 800cb00:	9604      	str	r6, [sp, #16]
 800cb02:	7820      	ldrb	r0, [r4, #0]
 800cb04:	f7ff fee6 	bl	800c8d4 <__hexdig_fun>
 800cb08:	230f      	movs	r3, #15
 800cb0a:	4018      	ands	r0, r3
 800cb0c:	9b04      	ldr	r3, [sp, #16]
 800cb0e:	4098      	lsls	r0, r3
 800cb10:	3304      	adds	r3, #4
 800cb12:	4306      	orrs	r6, r0
 800cb14:	9304      	str	r3, [sp, #16]
 800cb16:	e7ac      	b.n	800ca72 <__gethex+0x172>
 800cb18:	9b00      	ldr	r3, [sp, #0]
 800cb1a:	42a3      	cmp	r3, r4
 800cb1c:	d8e9      	bhi.n	800caf2 <__gethex+0x1f2>
 800cb1e:	2201      	movs	r2, #1
 800cb20:	0020      	movs	r0, r4
 800cb22:	492b      	ldr	r1, [pc, #172]	@ (800cbd0 <__gethex+0x2d0>)
 800cb24:	f7ff fdfd 	bl	800c722 <strncmp>
 800cb28:	2800      	cmp	r0, #0
 800cb2a:	d1e2      	bne.n	800caf2 <__gethex+0x1f2>
 800cb2c:	e7a1      	b.n	800ca72 <__gethex+0x172>
 800cb2e:	0028      	movs	r0, r5
 800cb30:	1eb1      	subs	r1, r6, #2
 800cb32:	f7fe fd20 	bl	800b576 <__any_on>
 800cb36:	2800      	cmp	r0, #0
 800cb38:	d0c4      	beq.n	800cac4 <__gethex+0x1c4>
 800cb3a:	2403      	movs	r4, #3
 800cb3c:	e7c3      	b.n	800cac6 <__gethex+0x1c6>
 800cb3e:	9b00      	ldr	r3, [sp, #0]
 800cb40:	2400      	movs	r4, #0
 800cb42:	429e      	cmp	r6, r3
 800cb44:	dac4      	bge.n	800cad0 <__gethex+0x1d0>
 800cb46:	1b9e      	subs	r6, r3, r6
 800cb48:	0029      	movs	r1, r5
 800cb4a:	0032      	movs	r2, r6
 800cb4c:	9803      	ldr	r0, [sp, #12]
 800cb4e:	f7fe fad9 	bl	800b104 <__lshift>
 800cb52:	0003      	movs	r3, r0
 800cb54:	3314      	adds	r3, #20
 800cb56:	0005      	movs	r5, r0
 800cb58:	1bbf      	subs	r7, r7, r6
 800cb5a:	9302      	str	r3, [sp, #8]
 800cb5c:	e7b8      	b.n	800cad0 <__gethex+0x1d0>
 800cb5e:	9b01      	ldr	r3, [sp, #4]
 800cb60:	685e      	ldr	r6, [r3, #4]
 800cb62:	42be      	cmp	r6, r7
 800cb64:	dd6f      	ble.n	800cc46 <__gethex+0x346>
 800cb66:	9b00      	ldr	r3, [sp, #0]
 800cb68:	1bf6      	subs	r6, r6, r7
 800cb6a:	42b3      	cmp	r3, r6
 800cb6c:	dc36      	bgt.n	800cbdc <__gethex+0x2dc>
 800cb6e:	9b01      	ldr	r3, [sp, #4]
 800cb70:	68db      	ldr	r3, [r3, #12]
 800cb72:	2b02      	cmp	r3, #2
 800cb74:	d024      	beq.n	800cbc0 <__gethex+0x2c0>
 800cb76:	2b03      	cmp	r3, #3
 800cb78:	d026      	beq.n	800cbc8 <__gethex+0x2c8>
 800cb7a:	2b01      	cmp	r3, #1
 800cb7c:	d117      	bne.n	800cbae <__gethex+0x2ae>
 800cb7e:	9b00      	ldr	r3, [sp, #0]
 800cb80:	42b3      	cmp	r3, r6
 800cb82:	d114      	bne.n	800cbae <__gethex+0x2ae>
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	d10b      	bne.n	800cba0 <__gethex+0x2a0>
 800cb88:	9b01      	ldr	r3, [sp, #4]
 800cb8a:	9a07      	ldr	r2, [sp, #28]
 800cb8c:	685b      	ldr	r3, [r3, #4]
 800cb8e:	2662      	movs	r6, #98	@ 0x62
 800cb90:	6013      	str	r3, [r2, #0]
 800cb92:	2301      	movs	r3, #1
 800cb94:	9a02      	ldr	r2, [sp, #8]
 800cb96:	612b      	str	r3, [r5, #16]
 800cb98:	6013      	str	r3, [r2, #0]
 800cb9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb9c:	601d      	str	r5, [r3, #0]
 800cb9e:	e739      	b.n	800ca14 <__gethex+0x114>
 800cba0:	9900      	ldr	r1, [sp, #0]
 800cba2:	0028      	movs	r0, r5
 800cba4:	3901      	subs	r1, #1
 800cba6:	f7fe fce6 	bl	800b576 <__any_on>
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	d1ec      	bne.n	800cb88 <__gethex+0x288>
 800cbae:	0029      	movs	r1, r5
 800cbb0:	9803      	ldr	r0, [sp, #12]
 800cbb2:	f7fe f885 	bl	800acc0 <_Bfree>
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cbba:	2650      	movs	r6, #80	@ 0x50
 800cbbc:	6013      	str	r3, [r2, #0]
 800cbbe:	e729      	b.n	800ca14 <__gethex+0x114>
 800cbc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d1f3      	bne.n	800cbae <__gethex+0x2ae>
 800cbc6:	e7df      	b.n	800cb88 <__gethex+0x288>
 800cbc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d1dc      	bne.n	800cb88 <__gethex+0x288>
 800cbce:	e7ee      	b.n	800cbae <__gethex+0x2ae>
 800cbd0:	0800d59c 	.word	0x0800d59c
 800cbd4:	0800d532 	.word	0x0800d532
 800cbd8:	0800d5f3 	.word	0x0800d5f3
 800cbdc:	1e77      	subs	r7, r6, #1
 800cbde:	2c00      	cmp	r4, #0
 800cbe0:	d12f      	bne.n	800cc42 <__gethex+0x342>
 800cbe2:	2f00      	cmp	r7, #0
 800cbe4:	d004      	beq.n	800cbf0 <__gethex+0x2f0>
 800cbe6:	0039      	movs	r1, r7
 800cbe8:	0028      	movs	r0, r5
 800cbea:	f7fe fcc4 	bl	800b576 <__any_on>
 800cbee:	0004      	movs	r4, r0
 800cbf0:	231f      	movs	r3, #31
 800cbf2:	117a      	asrs	r2, r7, #5
 800cbf4:	401f      	ands	r7, r3
 800cbf6:	3b1e      	subs	r3, #30
 800cbf8:	40bb      	lsls	r3, r7
 800cbfa:	9902      	ldr	r1, [sp, #8]
 800cbfc:	0092      	lsls	r2, r2, #2
 800cbfe:	5852      	ldr	r2, [r2, r1]
 800cc00:	421a      	tst	r2, r3
 800cc02:	d001      	beq.n	800cc08 <__gethex+0x308>
 800cc04:	2302      	movs	r3, #2
 800cc06:	431c      	orrs	r4, r3
 800cc08:	9b00      	ldr	r3, [sp, #0]
 800cc0a:	0031      	movs	r1, r6
 800cc0c:	1b9b      	subs	r3, r3, r6
 800cc0e:	2602      	movs	r6, #2
 800cc10:	0028      	movs	r0, r5
 800cc12:	9300      	str	r3, [sp, #0]
 800cc14:	f7ff fe0b 	bl	800c82e <rshift>
 800cc18:	9b01      	ldr	r3, [sp, #4]
 800cc1a:	685f      	ldr	r7, [r3, #4]
 800cc1c:	2c00      	cmp	r4, #0
 800cc1e:	d03f      	beq.n	800cca0 <__gethex+0x3a0>
 800cc20:	9b01      	ldr	r3, [sp, #4]
 800cc22:	68db      	ldr	r3, [r3, #12]
 800cc24:	2b02      	cmp	r3, #2
 800cc26:	d010      	beq.n	800cc4a <__gethex+0x34a>
 800cc28:	2b03      	cmp	r3, #3
 800cc2a:	d012      	beq.n	800cc52 <__gethex+0x352>
 800cc2c:	2b01      	cmp	r3, #1
 800cc2e:	d106      	bne.n	800cc3e <__gethex+0x33e>
 800cc30:	07a2      	lsls	r2, r4, #30
 800cc32:	d504      	bpl.n	800cc3e <__gethex+0x33e>
 800cc34:	9a02      	ldr	r2, [sp, #8]
 800cc36:	6812      	ldr	r2, [r2, #0]
 800cc38:	4314      	orrs	r4, r2
 800cc3a:	421c      	tst	r4, r3
 800cc3c:	d10c      	bne.n	800cc58 <__gethex+0x358>
 800cc3e:	2310      	movs	r3, #16
 800cc40:	e02d      	b.n	800cc9e <__gethex+0x39e>
 800cc42:	2401      	movs	r4, #1
 800cc44:	e7d4      	b.n	800cbf0 <__gethex+0x2f0>
 800cc46:	2601      	movs	r6, #1
 800cc48:	e7e8      	b.n	800cc1c <__gethex+0x31c>
 800cc4a:	2301      	movs	r3, #1
 800cc4c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cc4e:	1a9b      	subs	r3, r3, r2
 800cc50:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cc52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d0f2      	beq.n	800cc3e <__gethex+0x33e>
 800cc58:	692b      	ldr	r3, [r5, #16]
 800cc5a:	2000      	movs	r0, #0
 800cc5c:	9302      	str	r3, [sp, #8]
 800cc5e:	009b      	lsls	r3, r3, #2
 800cc60:	9304      	str	r3, [sp, #16]
 800cc62:	002b      	movs	r3, r5
 800cc64:	9a04      	ldr	r2, [sp, #16]
 800cc66:	3314      	adds	r3, #20
 800cc68:	1899      	adds	r1, r3, r2
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	1c54      	adds	r4, r2, #1
 800cc6e:	d01c      	beq.n	800ccaa <__gethex+0x3aa>
 800cc70:	3201      	adds	r2, #1
 800cc72:	601a      	str	r2, [r3, #0]
 800cc74:	002b      	movs	r3, r5
 800cc76:	3314      	adds	r3, #20
 800cc78:	2e02      	cmp	r6, #2
 800cc7a:	d13f      	bne.n	800ccfc <__gethex+0x3fc>
 800cc7c:	9a01      	ldr	r2, [sp, #4]
 800cc7e:	9900      	ldr	r1, [sp, #0]
 800cc80:	6812      	ldr	r2, [r2, #0]
 800cc82:	3a01      	subs	r2, #1
 800cc84:	428a      	cmp	r2, r1
 800cc86:	d109      	bne.n	800cc9c <__gethex+0x39c>
 800cc88:	000a      	movs	r2, r1
 800cc8a:	201f      	movs	r0, #31
 800cc8c:	4010      	ands	r0, r2
 800cc8e:	2201      	movs	r2, #1
 800cc90:	4082      	lsls	r2, r0
 800cc92:	1149      	asrs	r1, r1, #5
 800cc94:	0089      	lsls	r1, r1, #2
 800cc96:	58cb      	ldr	r3, [r1, r3]
 800cc98:	4213      	tst	r3, r2
 800cc9a:	d13d      	bne.n	800cd18 <__gethex+0x418>
 800cc9c:	2320      	movs	r3, #32
 800cc9e:	431e      	orrs	r6, r3
 800cca0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cca2:	601d      	str	r5, [r3, #0]
 800cca4:	9b07      	ldr	r3, [sp, #28]
 800cca6:	601f      	str	r7, [r3, #0]
 800cca8:	e6b4      	b.n	800ca14 <__gethex+0x114>
 800ccaa:	c301      	stmia	r3!, {r0}
 800ccac:	4299      	cmp	r1, r3
 800ccae:	d8dc      	bhi.n	800cc6a <__gethex+0x36a>
 800ccb0:	68ab      	ldr	r3, [r5, #8]
 800ccb2:	9a02      	ldr	r2, [sp, #8]
 800ccb4:	429a      	cmp	r2, r3
 800ccb6:	db18      	blt.n	800ccea <__gethex+0x3ea>
 800ccb8:	6869      	ldr	r1, [r5, #4]
 800ccba:	9803      	ldr	r0, [sp, #12]
 800ccbc:	3101      	adds	r1, #1
 800ccbe:	f7fd ffbb 	bl	800ac38 <_Balloc>
 800ccc2:	1e04      	subs	r4, r0, #0
 800ccc4:	d104      	bne.n	800ccd0 <__gethex+0x3d0>
 800ccc6:	0022      	movs	r2, r4
 800ccc8:	2184      	movs	r1, #132	@ 0x84
 800ccca:	4b1d      	ldr	r3, [pc, #116]	@ (800cd40 <__gethex+0x440>)
 800cccc:	481d      	ldr	r0, [pc, #116]	@ (800cd44 <__gethex+0x444>)
 800ccce:	e6c4      	b.n	800ca5a <__gethex+0x15a>
 800ccd0:	0029      	movs	r1, r5
 800ccd2:	692a      	ldr	r2, [r5, #16]
 800ccd4:	310c      	adds	r1, #12
 800ccd6:	3202      	adds	r2, #2
 800ccd8:	0092      	lsls	r2, r2, #2
 800ccda:	300c      	adds	r0, #12
 800ccdc:	f7fd f8de 	bl	8009e9c <memcpy>
 800cce0:	0029      	movs	r1, r5
 800cce2:	9803      	ldr	r0, [sp, #12]
 800cce4:	f7fd ffec 	bl	800acc0 <_Bfree>
 800cce8:	0025      	movs	r5, r4
 800ccea:	692b      	ldr	r3, [r5, #16]
 800ccec:	1c5a      	adds	r2, r3, #1
 800ccee:	612a      	str	r2, [r5, #16]
 800ccf0:	2201      	movs	r2, #1
 800ccf2:	3304      	adds	r3, #4
 800ccf4:	009b      	lsls	r3, r3, #2
 800ccf6:	18eb      	adds	r3, r5, r3
 800ccf8:	605a      	str	r2, [r3, #4]
 800ccfa:	e7bb      	b.n	800cc74 <__gethex+0x374>
 800ccfc:	692a      	ldr	r2, [r5, #16]
 800ccfe:	9902      	ldr	r1, [sp, #8]
 800cd00:	428a      	cmp	r2, r1
 800cd02:	dd0b      	ble.n	800cd1c <__gethex+0x41c>
 800cd04:	2101      	movs	r1, #1
 800cd06:	0028      	movs	r0, r5
 800cd08:	f7ff fd91 	bl	800c82e <rshift>
 800cd0c:	9b01      	ldr	r3, [sp, #4]
 800cd0e:	3701      	adds	r7, #1
 800cd10:	689b      	ldr	r3, [r3, #8]
 800cd12:	42bb      	cmp	r3, r7
 800cd14:	da00      	bge.n	800cd18 <__gethex+0x418>
 800cd16:	e6df      	b.n	800cad8 <__gethex+0x1d8>
 800cd18:	2601      	movs	r6, #1
 800cd1a:	e7bf      	b.n	800cc9c <__gethex+0x39c>
 800cd1c:	221f      	movs	r2, #31
 800cd1e:	9c00      	ldr	r4, [sp, #0]
 800cd20:	9900      	ldr	r1, [sp, #0]
 800cd22:	4014      	ands	r4, r2
 800cd24:	4211      	tst	r1, r2
 800cd26:	d0f7      	beq.n	800cd18 <__gethex+0x418>
 800cd28:	9a04      	ldr	r2, [sp, #16]
 800cd2a:	189b      	adds	r3, r3, r2
 800cd2c:	3b04      	subs	r3, #4
 800cd2e:	6818      	ldr	r0, [r3, #0]
 800cd30:	f7fe f87a 	bl	800ae28 <__hi0bits>
 800cd34:	2320      	movs	r3, #32
 800cd36:	1b1b      	subs	r3, r3, r4
 800cd38:	4298      	cmp	r0, r3
 800cd3a:	dbe3      	blt.n	800cd04 <__gethex+0x404>
 800cd3c:	e7ec      	b.n	800cd18 <__gethex+0x418>
 800cd3e:	46c0      	nop			@ (mov r8, r8)
 800cd40:	0800d532 	.word	0x0800d532
 800cd44:	0800d5f3 	.word	0x0800d5f3

0800cd48 <L_shift>:
 800cd48:	2308      	movs	r3, #8
 800cd4a:	b570      	push	{r4, r5, r6, lr}
 800cd4c:	2520      	movs	r5, #32
 800cd4e:	1a9a      	subs	r2, r3, r2
 800cd50:	0092      	lsls	r2, r2, #2
 800cd52:	1aad      	subs	r5, r5, r2
 800cd54:	6843      	ldr	r3, [r0, #4]
 800cd56:	6804      	ldr	r4, [r0, #0]
 800cd58:	001e      	movs	r6, r3
 800cd5a:	40ae      	lsls	r6, r5
 800cd5c:	40d3      	lsrs	r3, r2
 800cd5e:	4334      	orrs	r4, r6
 800cd60:	6004      	str	r4, [r0, #0]
 800cd62:	6043      	str	r3, [r0, #4]
 800cd64:	3004      	adds	r0, #4
 800cd66:	4288      	cmp	r0, r1
 800cd68:	d3f4      	bcc.n	800cd54 <L_shift+0xc>
 800cd6a:	bd70      	pop	{r4, r5, r6, pc}

0800cd6c <__match>:
 800cd6c:	b530      	push	{r4, r5, lr}
 800cd6e:	6803      	ldr	r3, [r0, #0]
 800cd70:	780c      	ldrb	r4, [r1, #0]
 800cd72:	3301      	adds	r3, #1
 800cd74:	2c00      	cmp	r4, #0
 800cd76:	d102      	bne.n	800cd7e <__match+0x12>
 800cd78:	6003      	str	r3, [r0, #0]
 800cd7a:	2001      	movs	r0, #1
 800cd7c:	bd30      	pop	{r4, r5, pc}
 800cd7e:	781a      	ldrb	r2, [r3, #0]
 800cd80:	0015      	movs	r5, r2
 800cd82:	3d41      	subs	r5, #65	@ 0x41
 800cd84:	2d19      	cmp	r5, #25
 800cd86:	d800      	bhi.n	800cd8a <__match+0x1e>
 800cd88:	3220      	adds	r2, #32
 800cd8a:	3101      	adds	r1, #1
 800cd8c:	42a2      	cmp	r2, r4
 800cd8e:	d0ef      	beq.n	800cd70 <__match+0x4>
 800cd90:	2000      	movs	r0, #0
 800cd92:	e7f3      	b.n	800cd7c <__match+0x10>

0800cd94 <__hexnan>:
 800cd94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd96:	680b      	ldr	r3, [r1, #0]
 800cd98:	b08b      	sub	sp, #44	@ 0x2c
 800cd9a:	9201      	str	r2, [sp, #4]
 800cd9c:	9901      	ldr	r1, [sp, #4]
 800cd9e:	115a      	asrs	r2, r3, #5
 800cda0:	0092      	lsls	r2, r2, #2
 800cda2:	188a      	adds	r2, r1, r2
 800cda4:	9202      	str	r2, [sp, #8]
 800cda6:	0019      	movs	r1, r3
 800cda8:	221f      	movs	r2, #31
 800cdaa:	4011      	ands	r1, r2
 800cdac:	9008      	str	r0, [sp, #32]
 800cdae:	9106      	str	r1, [sp, #24]
 800cdb0:	4213      	tst	r3, r2
 800cdb2:	d002      	beq.n	800cdba <__hexnan+0x26>
 800cdb4:	9b02      	ldr	r3, [sp, #8]
 800cdb6:	3304      	adds	r3, #4
 800cdb8:	9302      	str	r3, [sp, #8]
 800cdba:	9b02      	ldr	r3, [sp, #8]
 800cdbc:	2500      	movs	r5, #0
 800cdbe:	1f1f      	subs	r7, r3, #4
 800cdc0:	003e      	movs	r6, r7
 800cdc2:	003c      	movs	r4, r7
 800cdc4:	9b08      	ldr	r3, [sp, #32]
 800cdc6:	603d      	str	r5, [r7, #0]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	9507      	str	r5, [sp, #28]
 800cdcc:	9305      	str	r3, [sp, #20]
 800cdce:	9503      	str	r5, [sp, #12]
 800cdd0:	9b05      	ldr	r3, [sp, #20]
 800cdd2:	3301      	adds	r3, #1
 800cdd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdd6:	9b05      	ldr	r3, [sp, #20]
 800cdd8:	785b      	ldrb	r3, [r3, #1]
 800cdda:	9304      	str	r3, [sp, #16]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d028      	beq.n	800ce32 <__hexnan+0x9e>
 800cde0:	9804      	ldr	r0, [sp, #16]
 800cde2:	f7ff fd77 	bl	800c8d4 <__hexdig_fun>
 800cde6:	2800      	cmp	r0, #0
 800cde8:	d155      	bne.n	800ce96 <__hexnan+0x102>
 800cdea:	9b04      	ldr	r3, [sp, #16]
 800cdec:	2b20      	cmp	r3, #32
 800cdee:	d819      	bhi.n	800ce24 <__hexnan+0x90>
 800cdf0:	9b03      	ldr	r3, [sp, #12]
 800cdf2:	9a07      	ldr	r2, [sp, #28]
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	dd12      	ble.n	800ce1e <__hexnan+0x8a>
 800cdf8:	42b4      	cmp	r4, r6
 800cdfa:	d206      	bcs.n	800ce0a <__hexnan+0x76>
 800cdfc:	2d07      	cmp	r5, #7
 800cdfe:	dc04      	bgt.n	800ce0a <__hexnan+0x76>
 800ce00:	002a      	movs	r2, r5
 800ce02:	0031      	movs	r1, r6
 800ce04:	0020      	movs	r0, r4
 800ce06:	f7ff ff9f 	bl	800cd48 <L_shift>
 800ce0a:	9b01      	ldr	r3, [sp, #4]
 800ce0c:	2508      	movs	r5, #8
 800ce0e:	429c      	cmp	r4, r3
 800ce10:	d905      	bls.n	800ce1e <__hexnan+0x8a>
 800ce12:	1f26      	subs	r6, r4, #4
 800ce14:	2500      	movs	r5, #0
 800ce16:	0034      	movs	r4, r6
 800ce18:	9b03      	ldr	r3, [sp, #12]
 800ce1a:	6035      	str	r5, [r6, #0]
 800ce1c:	9307      	str	r3, [sp, #28]
 800ce1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce20:	9305      	str	r3, [sp, #20]
 800ce22:	e7d5      	b.n	800cdd0 <__hexnan+0x3c>
 800ce24:	9b04      	ldr	r3, [sp, #16]
 800ce26:	2b29      	cmp	r3, #41	@ 0x29
 800ce28:	d15a      	bne.n	800cee0 <__hexnan+0x14c>
 800ce2a:	9b05      	ldr	r3, [sp, #20]
 800ce2c:	9a08      	ldr	r2, [sp, #32]
 800ce2e:	3302      	adds	r3, #2
 800ce30:	6013      	str	r3, [r2, #0]
 800ce32:	9b03      	ldr	r3, [sp, #12]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d053      	beq.n	800cee0 <__hexnan+0x14c>
 800ce38:	42b4      	cmp	r4, r6
 800ce3a:	d206      	bcs.n	800ce4a <__hexnan+0xb6>
 800ce3c:	2d07      	cmp	r5, #7
 800ce3e:	dc04      	bgt.n	800ce4a <__hexnan+0xb6>
 800ce40:	002a      	movs	r2, r5
 800ce42:	0031      	movs	r1, r6
 800ce44:	0020      	movs	r0, r4
 800ce46:	f7ff ff7f 	bl	800cd48 <L_shift>
 800ce4a:	9b01      	ldr	r3, [sp, #4]
 800ce4c:	429c      	cmp	r4, r3
 800ce4e:	d936      	bls.n	800cebe <__hexnan+0x12a>
 800ce50:	001a      	movs	r2, r3
 800ce52:	0023      	movs	r3, r4
 800ce54:	cb02      	ldmia	r3!, {r1}
 800ce56:	c202      	stmia	r2!, {r1}
 800ce58:	429f      	cmp	r7, r3
 800ce5a:	d2fb      	bcs.n	800ce54 <__hexnan+0xc0>
 800ce5c:	9b02      	ldr	r3, [sp, #8]
 800ce5e:	1c62      	adds	r2, r4, #1
 800ce60:	1ed9      	subs	r1, r3, #3
 800ce62:	2304      	movs	r3, #4
 800ce64:	4291      	cmp	r1, r2
 800ce66:	d305      	bcc.n	800ce74 <__hexnan+0xe0>
 800ce68:	9b02      	ldr	r3, [sp, #8]
 800ce6a:	3b04      	subs	r3, #4
 800ce6c:	1b1b      	subs	r3, r3, r4
 800ce6e:	089b      	lsrs	r3, r3, #2
 800ce70:	3301      	adds	r3, #1
 800ce72:	009b      	lsls	r3, r3, #2
 800ce74:	9a01      	ldr	r2, [sp, #4]
 800ce76:	18d3      	adds	r3, r2, r3
 800ce78:	2200      	movs	r2, #0
 800ce7a:	c304      	stmia	r3!, {r2}
 800ce7c:	429f      	cmp	r7, r3
 800ce7e:	d2fc      	bcs.n	800ce7a <__hexnan+0xe6>
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d104      	bne.n	800ce90 <__hexnan+0xfc>
 800ce86:	9b01      	ldr	r3, [sp, #4]
 800ce88:	429f      	cmp	r7, r3
 800ce8a:	d127      	bne.n	800cedc <__hexnan+0x148>
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	603b      	str	r3, [r7, #0]
 800ce90:	2005      	movs	r0, #5
 800ce92:	b00b      	add	sp, #44	@ 0x2c
 800ce94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce96:	9b03      	ldr	r3, [sp, #12]
 800ce98:	3501      	adds	r5, #1
 800ce9a:	3301      	adds	r3, #1
 800ce9c:	9303      	str	r3, [sp, #12]
 800ce9e:	2d08      	cmp	r5, #8
 800cea0:	dd06      	ble.n	800ceb0 <__hexnan+0x11c>
 800cea2:	9b01      	ldr	r3, [sp, #4]
 800cea4:	429c      	cmp	r4, r3
 800cea6:	d9ba      	bls.n	800ce1e <__hexnan+0x8a>
 800cea8:	2300      	movs	r3, #0
 800ceaa:	2501      	movs	r5, #1
 800ceac:	3c04      	subs	r4, #4
 800ceae:	6023      	str	r3, [r4, #0]
 800ceb0:	220f      	movs	r2, #15
 800ceb2:	6823      	ldr	r3, [r4, #0]
 800ceb4:	4010      	ands	r0, r2
 800ceb6:	011b      	lsls	r3, r3, #4
 800ceb8:	4303      	orrs	r3, r0
 800ceba:	6023      	str	r3, [r4, #0]
 800cebc:	e7af      	b.n	800ce1e <__hexnan+0x8a>
 800cebe:	9b06      	ldr	r3, [sp, #24]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d0dd      	beq.n	800ce80 <__hexnan+0xec>
 800cec4:	2320      	movs	r3, #32
 800cec6:	9a06      	ldr	r2, [sp, #24]
 800cec8:	9902      	ldr	r1, [sp, #8]
 800ceca:	1a9b      	subs	r3, r3, r2
 800cecc:	2201      	movs	r2, #1
 800cece:	4252      	negs	r2, r2
 800ced0:	40da      	lsrs	r2, r3
 800ced2:	3904      	subs	r1, #4
 800ced4:	680b      	ldr	r3, [r1, #0]
 800ced6:	4013      	ands	r3, r2
 800ced8:	600b      	str	r3, [r1, #0]
 800ceda:	e7d1      	b.n	800ce80 <__hexnan+0xec>
 800cedc:	3f04      	subs	r7, #4
 800cede:	e7cf      	b.n	800ce80 <__hexnan+0xec>
 800cee0:	2004      	movs	r0, #4
 800cee2:	e7d6      	b.n	800ce92 <__hexnan+0xfe>

0800cee4 <__ascii_mbtowc>:
 800cee4:	b082      	sub	sp, #8
 800cee6:	2900      	cmp	r1, #0
 800cee8:	d100      	bne.n	800ceec <__ascii_mbtowc+0x8>
 800ceea:	a901      	add	r1, sp, #4
 800ceec:	1e10      	subs	r0, r2, #0
 800ceee:	d006      	beq.n	800cefe <__ascii_mbtowc+0x1a>
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d006      	beq.n	800cf02 <__ascii_mbtowc+0x1e>
 800cef4:	7813      	ldrb	r3, [r2, #0]
 800cef6:	600b      	str	r3, [r1, #0]
 800cef8:	7810      	ldrb	r0, [r2, #0]
 800cefa:	1e43      	subs	r3, r0, #1
 800cefc:	4198      	sbcs	r0, r3
 800cefe:	b002      	add	sp, #8
 800cf00:	4770      	bx	lr
 800cf02:	2002      	movs	r0, #2
 800cf04:	4240      	negs	r0, r0
 800cf06:	e7fa      	b.n	800cefe <__ascii_mbtowc+0x1a>

0800cf08 <__ascii_wctomb>:
 800cf08:	0003      	movs	r3, r0
 800cf0a:	1e08      	subs	r0, r1, #0
 800cf0c:	d005      	beq.n	800cf1a <__ascii_wctomb+0x12>
 800cf0e:	2aff      	cmp	r2, #255	@ 0xff
 800cf10:	d904      	bls.n	800cf1c <__ascii_wctomb+0x14>
 800cf12:	228a      	movs	r2, #138	@ 0x8a
 800cf14:	2001      	movs	r0, #1
 800cf16:	601a      	str	r2, [r3, #0]
 800cf18:	4240      	negs	r0, r0
 800cf1a:	4770      	bx	lr
 800cf1c:	2001      	movs	r0, #1
 800cf1e:	700a      	strb	r2, [r1, #0]
 800cf20:	e7fb      	b.n	800cf1a <__ascii_wctomb+0x12>
	...

0800cf24 <fiprintf>:
 800cf24:	b40e      	push	{r1, r2, r3}
 800cf26:	b517      	push	{r0, r1, r2, r4, lr}
 800cf28:	4c05      	ldr	r4, [pc, #20]	@ (800cf40 <fiprintf+0x1c>)
 800cf2a:	ab05      	add	r3, sp, #20
 800cf2c:	cb04      	ldmia	r3!, {r2}
 800cf2e:	0001      	movs	r1, r0
 800cf30:	6820      	ldr	r0, [r4, #0]
 800cf32:	9301      	str	r3, [sp, #4]
 800cf34:	f000 f834 	bl	800cfa0 <_vfiprintf_r>
 800cf38:	bc1e      	pop	{r1, r2, r3, r4}
 800cf3a:	bc08      	pop	{r3}
 800cf3c:	b003      	add	sp, #12
 800cf3e:	4718      	bx	r3
 800cf40:	20000030 	.word	0x20000030

0800cf44 <abort>:
 800cf44:	2006      	movs	r0, #6
 800cf46:	b510      	push	{r4, lr}
 800cf48:	f000 f970 	bl	800d22c <raise>
 800cf4c:	2001      	movs	r0, #1
 800cf4e:	f7f7 f86b 	bl	8004028 <_exit>

0800cf52 <__sfputc_r>:
 800cf52:	6893      	ldr	r3, [r2, #8]
 800cf54:	b510      	push	{r4, lr}
 800cf56:	3b01      	subs	r3, #1
 800cf58:	6093      	str	r3, [r2, #8]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	da04      	bge.n	800cf68 <__sfputc_r+0x16>
 800cf5e:	6994      	ldr	r4, [r2, #24]
 800cf60:	42a3      	cmp	r3, r4
 800cf62:	db07      	blt.n	800cf74 <__sfputc_r+0x22>
 800cf64:	290a      	cmp	r1, #10
 800cf66:	d005      	beq.n	800cf74 <__sfputc_r+0x22>
 800cf68:	6813      	ldr	r3, [r2, #0]
 800cf6a:	1c58      	adds	r0, r3, #1
 800cf6c:	6010      	str	r0, [r2, #0]
 800cf6e:	7019      	strb	r1, [r3, #0]
 800cf70:	0008      	movs	r0, r1
 800cf72:	bd10      	pop	{r4, pc}
 800cf74:	f7fc fe4e 	bl	8009c14 <__swbuf_r>
 800cf78:	0001      	movs	r1, r0
 800cf7a:	e7f9      	b.n	800cf70 <__sfputc_r+0x1e>

0800cf7c <__sfputs_r>:
 800cf7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf7e:	0006      	movs	r6, r0
 800cf80:	000f      	movs	r7, r1
 800cf82:	0014      	movs	r4, r2
 800cf84:	18d5      	adds	r5, r2, r3
 800cf86:	42ac      	cmp	r4, r5
 800cf88:	d101      	bne.n	800cf8e <__sfputs_r+0x12>
 800cf8a:	2000      	movs	r0, #0
 800cf8c:	e007      	b.n	800cf9e <__sfputs_r+0x22>
 800cf8e:	7821      	ldrb	r1, [r4, #0]
 800cf90:	003a      	movs	r2, r7
 800cf92:	0030      	movs	r0, r6
 800cf94:	f7ff ffdd 	bl	800cf52 <__sfputc_r>
 800cf98:	3401      	adds	r4, #1
 800cf9a:	1c43      	adds	r3, r0, #1
 800cf9c:	d1f3      	bne.n	800cf86 <__sfputs_r+0xa>
 800cf9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cfa0 <_vfiprintf_r>:
 800cfa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfa2:	b0a1      	sub	sp, #132	@ 0x84
 800cfa4:	000f      	movs	r7, r1
 800cfa6:	0015      	movs	r5, r2
 800cfa8:	001e      	movs	r6, r3
 800cfaa:	9003      	str	r0, [sp, #12]
 800cfac:	2800      	cmp	r0, #0
 800cfae:	d004      	beq.n	800cfba <_vfiprintf_r+0x1a>
 800cfb0:	6a03      	ldr	r3, [r0, #32]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d101      	bne.n	800cfba <_vfiprintf_r+0x1a>
 800cfb6:	f7fc fcf9 	bl	80099ac <__sinit>
 800cfba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cfbc:	07db      	lsls	r3, r3, #31
 800cfbe:	d405      	bmi.n	800cfcc <_vfiprintf_r+0x2c>
 800cfc0:	89bb      	ldrh	r3, [r7, #12]
 800cfc2:	059b      	lsls	r3, r3, #22
 800cfc4:	d402      	bmi.n	800cfcc <_vfiprintf_r+0x2c>
 800cfc6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cfc8:	f7fc ff5b 	bl	8009e82 <__retarget_lock_acquire_recursive>
 800cfcc:	89bb      	ldrh	r3, [r7, #12]
 800cfce:	071b      	lsls	r3, r3, #28
 800cfd0:	d502      	bpl.n	800cfd8 <_vfiprintf_r+0x38>
 800cfd2:	693b      	ldr	r3, [r7, #16]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d113      	bne.n	800d000 <_vfiprintf_r+0x60>
 800cfd8:	0039      	movs	r1, r7
 800cfda:	9803      	ldr	r0, [sp, #12]
 800cfdc:	f7fc fe5c 	bl	8009c98 <__swsetup_r>
 800cfe0:	2800      	cmp	r0, #0
 800cfe2:	d00d      	beq.n	800d000 <_vfiprintf_r+0x60>
 800cfe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cfe6:	07db      	lsls	r3, r3, #31
 800cfe8:	d503      	bpl.n	800cff2 <_vfiprintf_r+0x52>
 800cfea:	2001      	movs	r0, #1
 800cfec:	4240      	negs	r0, r0
 800cfee:	b021      	add	sp, #132	@ 0x84
 800cff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cff2:	89bb      	ldrh	r3, [r7, #12]
 800cff4:	059b      	lsls	r3, r3, #22
 800cff6:	d4f8      	bmi.n	800cfea <_vfiprintf_r+0x4a>
 800cff8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cffa:	f7fc ff43 	bl	8009e84 <__retarget_lock_release_recursive>
 800cffe:	e7f4      	b.n	800cfea <_vfiprintf_r+0x4a>
 800d000:	2300      	movs	r3, #0
 800d002:	ac08      	add	r4, sp, #32
 800d004:	6163      	str	r3, [r4, #20]
 800d006:	3320      	adds	r3, #32
 800d008:	7663      	strb	r3, [r4, #25]
 800d00a:	3310      	adds	r3, #16
 800d00c:	76a3      	strb	r3, [r4, #26]
 800d00e:	9607      	str	r6, [sp, #28]
 800d010:	002e      	movs	r6, r5
 800d012:	7833      	ldrb	r3, [r6, #0]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d001      	beq.n	800d01c <_vfiprintf_r+0x7c>
 800d018:	2b25      	cmp	r3, #37	@ 0x25
 800d01a:	d148      	bne.n	800d0ae <_vfiprintf_r+0x10e>
 800d01c:	1b73      	subs	r3, r6, r5
 800d01e:	9305      	str	r3, [sp, #20]
 800d020:	42ae      	cmp	r6, r5
 800d022:	d00b      	beq.n	800d03c <_vfiprintf_r+0x9c>
 800d024:	002a      	movs	r2, r5
 800d026:	0039      	movs	r1, r7
 800d028:	9803      	ldr	r0, [sp, #12]
 800d02a:	f7ff ffa7 	bl	800cf7c <__sfputs_r>
 800d02e:	3001      	adds	r0, #1
 800d030:	d100      	bne.n	800d034 <_vfiprintf_r+0x94>
 800d032:	e0ae      	b.n	800d192 <_vfiprintf_r+0x1f2>
 800d034:	6963      	ldr	r3, [r4, #20]
 800d036:	9a05      	ldr	r2, [sp, #20]
 800d038:	189b      	adds	r3, r3, r2
 800d03a:	6163      	str	r3, [r4, #20]
 800d03c:	7833      	ldrb	r3, [r6, #0]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d100      	bne.n	800d044 <_vfiprintf_r+0xa4>
 800d042:	e0a6      	b.n	800d192 <_vfiprintf_r+0x1f2>
 800d044:	2201      	movs	r2, #1
 800d046:	2300      	movs	r3, #0
 800d048:	4252      	negs	r2, r2
 800d04a:	6062      	str	r2, [r4, #4]
 800d04c:	a904      	add	r1, sp, #16
 800d04e:	3254      	adds	r2, #84	@ 0x54
 800d050:	1852      	adds	r2, r2, r1
 800d052:	1c75      	adds	r5, r6, #1
 800d054:	6023      	str	r3, [r4, #0]
 800d056:	60e3      	str	r3, [r4, #12]
 800d058:	60a3      	str	r3, [r4, #8]
 800d05a:	7013      	strb	r3, [r2, #0]
 800d05c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d05e:	4b59      	ldr	r3, [pc, #356]	@ (800d1c4 <_vfiprintf_r+0x224>)
 800d060:	2205      	movs	r2, #5
 800d062:	0018      	movs	r0, r3
 800d064:	7829      	ldrb	r1, [r5, #0]
 800d066:	9305      	str	r3, [sp, #20]
 800d068:	f7fc ff0d 	bl	8009e86 <memchr>
 800d06c:	1c6e      	adds	r6, r5, #1
 800d06e:	2800      	cmp	r0, #0
 800d070:	d11f      	bne.n	800d0b2 <_vfiprintf_r+0x112>
 800d072:	6822      	ldr	r2, [r4, #0]
 800d074:	06d3      	lsls	r3, r2, #27
 800d076:	d504      	bpl.n	800d082 <_vfiprintf_r+0xe2>
 800d078:	2353      	movs	r3, #83	@ 0x53
 800d07a:	a904      	add	r1, sp, #16
 800d07c:	185b      	adds	r3, r3, r1
 800d07e:	2120      	movs	r1, #32
 800d080:	7019      	strb	r1, [r3, #0]
 800d082:	0713      	lsls	r3, r2, #28
 800d084:	d504      	bpl.n	800d090 <_vfiprintf_r+0xf0>
 800d086:	2353      	movs	r3, #83	@ 0x53
 800d088:	a904      	add	r1, sp, #16
 800d08a:	185b      	adds	r3, r3, r1
 800d08c:	212b      	movs	r1, #43	@ 0x2b
 800d08e:	7019      	strb	r1, [r3, #0]
 800d090:	782b      	ldrb	r3, [r5, #0]
 800d092:	2b2a      	cmp	r3, #42	@ 0x2a
 800d094:	d016      	beq.n	800d0c4 <_vfiprintf_r+0x124>
 800d096:	002e      	movs	r6, r5
 800d098:	2100      	movs	r1, #0
 800d09a:	200a      	movs	r0, #10
 800d09c:	68e3      	ldr	r3, [r4, #12]
 800d09e:	7832      	ldrb	r2, [r6, #0]
 800d0a0:	1c75      	adds	r5, r6, #1
 800d0a2:	3a30      	subs	r2, #48	@ 0x30
 800d0a4:	2a09      	cmp	r2, #9
 800d0a6:	d950      	bls.n	800d14a <_vfiprintf_r+0x1aa>
 800d0a8:	2900      	cmp	r1, #0
 800d0aa:	d111      	bne.n	800d0d0 <_vfiprintf_r+0x130>
 800d0ac:	e017      	b.n	800d0de <_vfiprintf_r+0x13e>
 800d0ae:	3601      	adds	r6, #1
 800d0b0:	e7af      	b.n	800d012 <_vfiprintf_r+0x72>
 800d0b2:	9b05      	ldr	r3, [sp, #20]
 800d0b4:	6822      	ldr	r2, [r4, #0]
 800d0b6:	1ac0      	subs	r0, r0, r3
 800d0b8:	2301      	movs	r3, #1
 800d0ba:	4083      	lsls	r3, r0
 800d0bc:	4313      	orrs	r3, r2
 800d0be:	0035      	movs	r5, r6
 800d0c0:	6023      	str	r3, [r4, #0]
 800d0c2:	e7cc      	b.n	800d05e <_vfiprintf_r+0xbe>
 800d0c4:	9b07      	ldr	r3, [sp, #28]
 800d0c6:	1d19      	adds	r1, r3, #4
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	9107      	str	r1, [sp, #28]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	db01      	blt.n	800d0d4 <_vfiprintf_r+0x134>
 800d0d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d0d2:	e004      	b.n	800d0de <_vfiprintf_r+0x13e>
 800d0d4:	425b      	negs	r3, r3
 800d0d6:	60e3      	str	r3, [r4, #12]
 800d0d8:	2302      	movs	r3, #2
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	6023      	str	r3, [r4, #0]
 800d0de:	7833      	ldrb	r3, [r6, #0]
 800d0e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800d0e2:	d10c      	bne.n	800d0fe <_vfiprintf_r+0x15e>
 800d0e4:	7873      	ldrb	r3, [r6, #1]
 800d0e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d0e8:	d134      	bne.n	800d154 <_vfiprintf_r+0x1b4>
 800d0ea:	9b07      	ldr	r3, [sp, #28]
 800d0ec:	3602      	adds	r6, #2
 800d0ee:	1d1a      	adds	r2, r3, #4
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	9207      	str	r2, [sp, #28]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	da01      	bge.n	800d0fc <_vfiprintf_r+0x15c>
 800d0f8:	2301      	movs	r3, #1
 800d0fa:	425b      	negs	r3, r3
 800d0fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0fe:	4d32      	ldr	r5, [pc, #200]	@ (800d1c8 <_vfiprintf_r+0x228>)
 800d100:	2203      	movs	r2, #3
 800d102:	0028      	movs	r0, r5
 800d104:	7831      	ldrb	r1, [r6, #0]
 800d106:	f7fc febe 	bl	8009e86 <memchr>
 800d10a:	2800      	cmp	r0, #0
 800d10c:	d006      	beq.n	800d11c <_vfiprintf_r+0x17c>
 800d10e:	2340      	movs	r3, #64	@ 0x40
 800d110:	1b40      	subs	r0, r0, r5
 800d112:	4083      	lsls	r3, r0
 800d114:	6822      	ldr	r2, [r4, #0]
 800d116:	3601      	adds	r6, #1
 800d118:	4313      	orrs	r3, r2
 800d11a:	6023      	str	r3, [r4, #0]
 800d11c:	7831      	ldrb	r1, [r6, #0]
 800d11e:	2206      	movs	r2, #6
 800d120:	482a      	ldr	r0, [pc, #168]	@ (800d1cc <_vfiprintf_r+0x22c>)
 800d122:	1c75      	adds	r5, r6, #1
 800d124:	7621      	strb	r1, [r4, #24]
 800d126:	f7fc feae 	bl	8009e86 <memchr>
 800d12a:	2800      	cmp	r0, #0
 800d12c:	d040      	beq.n	800d1b0 <_vfiprintf_r+0x210>
 800d12e:	4b28      	ldr	r3, [pc, #160]	@ (800d1d0 <_vfiprintf_r+0x230>)
 800d130:	2b00      	cmp	r3, #0
 800d132:	d122      	bne.n	800d17a <_vfiprintf_r+0x1da>
 800d134:	2207      	movs	r2, #7
 800d136:	9b07      	ldr	r3, [sp, #28]
 800d138:	3307      	adds	r3, #7
 800d13a:	4393      	bics	r3, r2
 800d13c:	3308      	adds	r3, #8
 800d13e:	9307      	str	r3, [sp, #28]
 800d140:	6963      	ldr	r3, [r4, #20]
 800d142:	9a04      	ldr	r2, [sp, #16]
 800d144:	189b      	adds	r3, r3, r2
 800d146:	6163      	str	r3, [r4, #20]
 800d148:	e762      	b.n	800d010 <_vfiprintf_r+0x70>
 800d14a:	4343      	muls	r3, r0
 800d14c:	002e      	movs	r6, r5
 800d14e:	2101      	movs	r1, #1
 800d150:	189b      	adds	r3, r3, r2
 800d152:	e7a4      	b.n	800d09e <_vfiprintf_r+0xfe>
 800d154:	2300      	movs	r3, #0
 800d156:	200a      	movs	r0, #10
 800d158:	0019      	movs	r1, r3
 800d15a:	3601      	adds	r6, #1
 800d15c:	6063      	str	r3, [r4, #4]
 800d15e:	7832      	ldrb	r2, [r6, #0]
 800d160:	1c75      	adds	r5, r6, #1
 800d162:	3a30      	subs	r2, #48	@ 0x30
 800d164:	2a09      	cmp	r2, #9
 800d166:	d903      	bls.n	800d170 <_vfiprintf_r+0x1d0>
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d0c8      	beq.n	800d0fe <_vfiprintf_r+0x15e>
 800d16c:	9109      	str	r1, [sp, #36]	@ 0x24
 800d16e:	e7c6      	b.n	800d0fe <_vfiprintf_r+0x15e>
 800d170:	4341      	muls	r1, r0
 800d172:	002e      	movs	r6, r5
 800d174:	2301      	movs	r3, #1
 800d176:	1889      	adds	r1, r1, r2
 800d178:	e7f1      	b.n	800d15e <_vfiprintf_r+0x1be>
 800d17a:	aa07      	add	r2, sp, #28
 800d17c:	9200      	str	r2, [sp, #0]
 800d17e:	0021      	movs	r1, r4
 800d180:	003a      	movs	r2, r7
 800d182:	4b14      	ldr	r3, [pc, #80]	@ (800d1d4 <_vfiprintf_r+0x234>)
 800d184:	9803      	ldr	r0, [sp, #12]
 800d186:	f7fb fdbb 	bl	8008d00 <_printf_float>
 800d18a:	9004      	str	r0, [sp, #16]
 800d18c:	9b04      	ldr	r3, [sp, #16]
 800d18e:	3301      	adds	r3, #1
 800d190:	d1d6      	bne.n	800d140 <_vfiprintf_r+0x1a0>
 800d192:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d194:	07db      	lsls	r3, r3, #31
 800d196:	d405      	bmi.n	800d1a4 <_vfiprintf_r+0x204>
 800d198:	89bb      	ldrh	r3, [r7, #12]
 800d19a:	059b      	lsls	r3, r3, #22
 800d19c:	d402      	bmi.n	800d1a4 <_vfiprintf_r+0x204>
 800d19e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d1a0:	f7fc fe70 	bl	8009e84 <__retarget_lock_release_recursive>
 800d1a4:	89bb      	ldrh	r3, [r7, #12]
 800d1a6:	065b      	lsls	r3, r3, #25
 800d1a8:	d500      	bpl.n	800d1ac <_vfiprintf_r+0x20c>
 800d1aa:	e71e      	b.n	800cfea <_vfiprintf_r+0x4a>
 800d1ac:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800d1ae:	e71e      	b.n	800cfee <_vfiprintf_r+0x4e>
 800d1b0:	aa07      	add	r2, sp, #28
 800d1b2:	9200      	str	r2, [sp, #0]
 800d1b4:	0021      	movs	r1, r4
 800d1b6:	003a      	movs	r2, r7
 800d1b8:	4b06      	ldr	r3, [pc, #24]	@ (800d1d4 <_vfiprintf_r+0x234>)
 800d1ba:	9803      	ldr	r0, [sp, #12]
 800d1bc:	f7fc f84e 	bl	800925c <_printf_i>
 800d1c0:	e7e3      	b.n	800d18a <_vfiprintf_r+0x1ea>
 800d1c2:	46c0      	nop			@ (mov r8, r8)
 800d1c4:	0800d59e 	.word	0x0800d59e
 800d1c8:	0800d5a4 	.word	0x0800d5a4
 800d1cc:	0800d5a8 	.word	0x0800d5a8
 800d1d0:	08008d01 	.word	0x08008d01
 800d1d4:	0800cf7d 	.word	0x0800cf7d

0800d1d8 <_raise_r>:
 800d1d8:	b570      	push	{r4, r5, r6, lr}
 800d1da:	0004      	movs	r4, r0
 800d1dc:	000d      	movs	r5, r1
 800d1de:	291f      	cmp	r1, #31
 800d1e0:	d904      	bls.n	800d1ec <_raise_r+0x14>
 800d1e2:	2316      	movs	r3, #22
 800d1e4:	6003      	str	r3, [r0, #0]
 800d1e6:	2001      	movs	r0, #1
 800d1e8:	4240      	negs	r0, r0
 800d1ea:	bd70      	pop	{r4, r5, r6, pc}
 800d1ec:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d004      	beq.n	800d1fc <_raise_r+0x24>
 800d1f2:	008a      	lsls	r2, r1, #2
 800d1f4:	189b      	adds	r3, r3, r2
 800d1f6:	681a      	ldr	r2, [r3, #0]
 800d1f8:	2a00      	cmp	r2, #0
 800d1fa:	d108      	bne.n	800d20e <_raise_r+0x36>
 800d1fc:	0020      	movs	r0, r4
 800d1fe:	f000 f831 	bl	800d264 <_getpid_r>
 800d202:	002a      	movs	r2, r5
 800d204:	0001      	movs	r1, r0
 800d206:	0020      	movs	r0, r4
 800d208:	f000 f81a 	bl	800d240 <_kill_r>
 800d20c:	e7ed      	b.n	800d1ea <_raise_r+0x12>
 800d20e:	2a01      	cmp	r2, #1
 800d210:	d009      	beq.n	800d226 <_raise_r+0x4e>
 800d212:	1c51      	adds	r1, r2, #1
 800d214:	d103      	bne.n	800d21e <_raise_r+0x46>
 800d216:	2316      	movs	r3, #22
 800d218:	6003      	str	r3, [r0, #0]
 800d21a:	2001      	movs	r0, #1
 800d21c:	e7e5      	b.n	800d1ea <_raise_r+0x12>
 800d21e:	2100      	movs	r1, #0
 800d220:	0028      	movs	r0, r5
 800d222:	6019      	str	r1, [r3, #0]
 800d224:	4790      	blx	r2
 800d226:	2000      	movs	r0, #0
 800d228:	e7df      	b.n	800d1ea <_raise_r+0x12>
	...

0800d22c <raise>:
 800d22c:	b510      	push	{r4, lr}
 800d22e:	4b03      	ldr	r3, [pc, #12]	@ (800d23c <raise+0x10>)
 800d230:	0001      	movs	r1, r0
 800d232:	6818      	ldr	r0, [r3, #0]
 800d234:	f7ff ffd0 	bl	800d1d8 <_raise_r>
 800d238:	bd10      	pop	{r4, pc}
 800d23a:	46c0      	nop			@ (mov r8, r8)
 800d23c:	20000030 	.word	0x20000030

0800d240 <_kill_r>:
 800d240:	2300      	movs	r3, #0
 800d242:	b570      	push	{r4, r5, r6, lr}
 800d244:	4d06      	ldr	r5, [pc, #24]	@ (800d260 <_kill_r+0x20>)
 800d246:	0004      	movs	r4, r0
 800d248:	0008      	movs	r0, r1
 800d24a:	0011      	movs	r1, r2
 800d24c:	602b      	str	r3, [r5, #0]
 800d24e:	f7f6 fedb 	bl	8004008 <_kill>
 800d252:	1c43      	adds	r3, r0, #1
 800d254:	d103      	bne.n	800d25e <_kill_r+0x1e>
 800d256:	682b      	ldr	r3, [r5, #0]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d000      	beq.n	800d25e <_kill_r+0x1e>
 800d25c:	6023      	str	r3, [r4, #0]
 800d25e:	bd70      	pop	{r4, r5, r6, pc}
 800d260:	20001444 	.word	0x20001444

0800d264 <_getpid_r>:
 800d264:	b510      	push	{r4, lr}
 800d266:	f7f6 fec9 	bl	8003ffc <_getpid>
 800d26a:	bd10      	pop	{r4, pc}

0800d26c <_init>:
 800d26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d26e:	46c0      	nop			@ (mov r8, r8)
 800d270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d272:	bc08      	pop	{r3}
 800d274:	469e      	mov	lr, r3
 800d276:	4770      	bx	lr

0800d278 <_fini>:
 800d278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d27a:	46c0      	nop			@ (mov r8, r8)
 800d27c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d27e:	bc08      	pop	{r3}
 800d280:	469e      	mov	lr, r3
 800d282:	4770      	bx	lr
