INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Trevor/Documents/CyberCore_RepoTest/CoreGen_Extended_Vivado.srcs/sources_1/imports/Extended_Format_Testing/computer_core_1_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'computer_core_1_TB'
