THC63LVD827_Rev.1.00_E
                                              THC63LVD827
   LOW POWER / SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER
General Description                                                              Features
  The THC63LVD827 transmitter is designed to support                             • Low power 1.8V CMOS design
pixel data transmission between Host and Flat Panel
                                                                                 • 7mm x 7mm/72pin/0.65mm pitch/TFBGA package
Display and Dual Link transmission between Host and
                                                                                     applicable to non-HDI PCB.
Flat Panel Display up to 1080p/1920x1440 resolutions.
   The THC63LVD827 converts 27bits (RGB 8 bits +                                 •   Wide dot clock range, 10-174MHz, suited for
Hsync, Vsync, DE) of CMOS/TTL data into LVDS                                         TV Signal: up to 1080p(74.25MHz dual)
(Low Voltage Differential Signaling) data stream. The                                PC Signal: up to 1920x1440(86MHz dual)
transmitter can be programmed for rising edge or falling                         •   Supports 1.8V single power supply
edge clocks through a dedicated pin.                                             • 1.8V/2.5V/3.3V TTL/CMOS inputs are supported
   For dual LVDS out, LVDS clock frequency of                                        by setting IOVCC=1.8V/2.5V/3.3V
87MHz, 51bits of RGB data are transmitted at an effec-
                                                                                 •   LVDS swing reducible by RS-pin to reduce both
tive rate of 609Mbps per LVDS channel.
                                                                                     EMI and power consumption
   For single LVDS out, LVDS clock frequency of
174MHz, 27bits of RGB data are transmitted at an                                 •   PLL requires No external components
effective rate of 1218Mbps per LVDS channel.                                     •   Flexible Input/Output mode
  21bits (RGB 6 bits + Hsync, Vsync, DE) mode is also                                1. Single in / Dual LVDS out
selectable for 6bit color transmission with lower power.                             2. Single in / Single LVDS out
                                                                                     3. Double edge Single in / Dual LVDS out
                                                                                 •   2 LVDS data mapping to simplify PCB layout
                                                                                 •   Power down mode
                                                                                 •   Input clock triggering edge selectable by R/F pin
                                                                                 •   6bit / 8bit modes selectable by 6B/8B pin
 Block Diagram
                                                                                       PARALLEL TO SERIAL
                             R1[7:0]                                                                          TA1 +/-
                                         24                               28
     TTL/CMOS Inputs         G1[7:0]
                             B1[7:0]
                                              Data Formatter
                                                                                                              TB1 +/-
                                                                                                                            LVDS Outputs
                                                                                                                              1st Link
                                                               1) DEMUX                                       TC1 +/-
                                                               2) MUX                                         TD1 +/-
                             HSYNC
                                                                                       PARALLEL TO SERIAL
                                          3                                                                   TA2 +/-
                             VSYNC
                               DE
                                                                                                              TB2 +/-
                                                                                                                            LVDS Outputs
                     R/F                                                                                                      2nd Link
                                                                            28                                TC2 +/-
                     RS
                     MAP
                                                                                                              TD2 +/-
                     MODE
                     O/E
                     DDRN
                     /PDWN
                     PRBS
                     6B/8B                                                                                    TCLK1 +/-
         TRANSMITTER CLOCK IN                                              PLL
                                                                                                              TCLK2 +/-
                       10 to 174MHz
  (Single in /Dual out : 20 to 174MHz)                                                                      10 to 174MHz
Copyright©2012 THine Electronics, Inc.                                    1/18                                             THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
Pin Out (top view)
Copyright©2012 THine Electronics, Inc. 2/18 THine Electronics, Inc.


  THC63LVD827_Rev.1.00_E
Pin Description
      Pin Name              Pin #          Type                             Description
     TA1+, TA1-             A1,B1
                                                   The 1st Link.
     TB1+, TB1-             A2,B2
                                         LVDS OUT  The 1st pixel output data when Dual out.
     TC1+, TC1-             A3,B3
                                                   Output data when Single out.
     TD1+, TD1-             A5,B5
  TCLK1+, TCLK1-            A4,B4        LVDS OUT  LVDS Clock Out for 1st Link.
     TA2+, TA2-             A6,B6
     TB2+, TB2-             A7,B7                  The 2nd Link.
                                         LVDS OUT
     TC2+, TC2-             A8,B8                  The 2nd pixel output data when Dual out.
     TD2+, TD2-             C9,C8
  TCLK2+, TCLK2-            A9,B9        LVDS OUT  LVDS Clock Out for 2nd Link.
                         G1,G2,F1,F2
     R17 ~ R10
                         E1,E2,D1,D2
                         J4,H4,J3,H3
     G17 ~ G10                              IN     Pixel Data Inputs.
                         J2,H2,J1,H1
                         J8,H8,J7,H7
     B17 ~ B10
                         J6,H6,J5,H5
         DE                  G9             IN     Data Enable Input.
       VSYNC                 H9             IN     Vsync Input.
       HSYNC                 J9             IN     Hsync Input.
        CLKIN                F9             IN     Clock Input.
                                                   Input Clock Triggering Edge Select.
         R/F                 G8             IN
                                                   H: Rising edge, L: Falling edge
                                                   LVDS swing mode select.
                                                              RS      LVDS Swing (VOD, see Fig4 and Fig5)
         RS                  F8             IN
                                                               H                       350mV
                                                               L                       200mV
                                                   LVDS mapping table select. See Fig9 and Fig10.
                                                             MAP                   Mapping Mode
         MAP                 E8             IN
                                                              H                   Mapping MODE1
                                                               L                  Mapping MODE2
                                                   Pixel data mode. See Fig7 and Fig8.
                                                            MODE                        Modes
        MODE                 E7             IN                 H           Single out (Single-in/Single-out)
                                                               L            Dual out (Single-in/Dual-out)
                                                   Output enable.
         O/E                 D9             IN     H: Output enable,
                                                   L: Output disable (all outputs are Hi-Z).
                                                   H: Normal operation,
       /PDWN                 D8             IN     L: Power down (all outputs are Hi-Z and all circuits are
                                                      stand-by mode with minimum current (ITCCS)).
       PRBS  a               C1             IN     Must be tied to GND.
  Copyright©2012 THine Electronics, Inc.          3/18                                  THine Electronics, Inc.


    THC63LVD827_Rev.1.00_E
   Pin Description (Continued)
       Pin Name                 Pin #             Type                                     Description
       Reserved1                 C3                 IN         Must be tied to GND.
                                                               6bit / 8bit mode select.
          6B/8B                  F7                 IN         H: 6bit mode (21bit mode),
                                                               L: 8bit mode (27bit mode).
                                                               DDR function is active when MODE = L (Dual-out mode).
         DDRN                    E9                 IN         H: DDR (Double Edge input) function disable (Fig4).
                                                               L: DDR (Double Edge input) function enable (Fig5).
           N/C                   C2                            Must be Open.
           VCC                 G3,G5             Power         Power Supply Pins for digital circuitry.
         IOVCC                   G7              Power         Power Supply Pin for IO inputs circuitry.
       LVDSVCC                 C5,D3             Power         Power Supply Pins for LVDS Outputs.
        PLLVCC                   C7              Power         Power Supply Pin for PLL circuitry.
                          F3,G4,G6,C4,
          GND                                    Ground        Ground Pins.
                             E3,C6,D7
a: Setting the PRBS pin high enables the internal test pattern generator. It generates Pseudo-Random Bit Sequence of 223-1.
   The generated PRBS is fed into input data latches, encoded and serialized into LVDS OUT.
   This function is normally to be used for analyzing the signal integrity of the transmission channel
   including PCB traces, connectors, and cables.
    Copyright©2012 THine Electronics, Inc.                    4/18                                     THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
  Absolute Maximum Ratings
     Supply Voltage (IOVCC)                                  -0.3V ~ +4.0V
     Supply Voltage (VCC, PLLVCC, LVDSVCC)                   -0.3V ~ +2.1V
     CMOS/TTL Input Voltage                                  -0.3V ~ (IOVCC+ 0.3V)
     LVDS Transmitter Output Voltage                         -0.3V ~ (LVDSVCC + 0.3V)
     Output Current                                          -50mA ~ 50mA
     Junction Temperature                                    +125 °C
     Storage Temperature Range                               -55 °C ~ +125 °C
     Reflow Peak Temperature / Time                          +260 °C / 10sec.
     Maximum Power Dissipation @+25 °C                       1.3W
  Recommended Operating Conditions
                                Parameter                                 Min        Typ         Max     Units
                         Supply Voltage (IOVCC)                           1.62  1.8 / 2.5 / 3.3   3.6       V
               Supply Voltage (PLLVCC / LVDSVCC / VCC)                    1.62        1.8        1.98       V
                    Operating Ambient Temperature (Ta)                     -40                    85       °C
                                        Single Edge Input       Input      20                    174     MHz
                       MODE=L              (DDRN=H)         LVDS Output    10                     87     MHz
       Clock           Dual-out        Double Edge Input        Input      10                    174     MHz
     Frequency                             (DDRN=L)         LVDS Output    10                    174     MHz
                                MODE=H                          Input      10                    174     MHz
                                Single-out                  LVDS Output    10                    174     MHz
Copyright©2012 THine Electronics, Inc.                 5/18                            THine Electronics, Inc.


  THC63LVD827_Rev.1.00_E
Electrical Characteristics
CMOS/TTL (Pin type “IN”) DC Specifications
                                           Over recommended operating supply and temperature ranges unless otherwise specified.
  Symbol              Parameter                   Conditions               Min.         Typ.         Max.          Units
    VIH18    High Level Data Input Voltage                             0.65 IOVCC                 IOVCC+0.3           V
                                             IOVCC=1.62V~1.98V
    VIL18    Low Level Data Input Voltage                                       -0.3              0.35 IOVCC          V
    VIH25    High Level Data Input Voltage                                        1.7             IOVCC+0.3           V
                                             IOVCC=2.3V~2.7V
    VIL25    Low Level Data Input Voltage                                       -0.3                        0.7       V
    VIH33    High Level Data Input Voltage                                        2.0             IOVCC+0.3           V
                                             IOVCC=3.0V~3.6V
    VIL33    Low Level Data Input Voltage                                       -0.3                        0.8       V
     IINC    Input Current                   VIN=GND~IOVCC                       -10                         10      μA
LVDS Transmitter (Pin type “LVDS OUT”) DC Specifications
                                           Over recommended operating supply and temperature ranges unless otherwise specified.
  Symbol               Parameter                        Conditions                   Min.      Typ.     Max.       Units
                                                             Normal swing
                                                                                      250        350       450      mV
                                                             RS= H
    VOD      Differential Output Voltage        RL=100Ω
                                                             Reduced swing
                                                                                      140        200       300      mV
                                                             RS= L
             Change in VOD between
   ΔVOD                                                                                                     35      mV
             complementary output states
    VOC      Common Mode Voltage                RL=100Ω                             1.125       1.25    1.375         V
             Change in VOC between
   ΔVOC                                                                                                     35      mV
             complementary output states
      IOS    Output Short Circuit Current       VOUT=GND, RL=100Ω                                          100      mA
                                                /PDWN=L,
      IOZ    Output TRI-State current                                                 -20                   20       μA
                                                VOUT=GND~LVDSVCC
   Copyright©2012 THine Electronics, Inc.               6/18                                    THine Electronics, Inc.


   THC63LVD827_Rev.1.00_E
Electrical Characteristics (Continued)
Supply Current
                                              Over recommended operating supply and temperature ranges unless otherwise specified.
   Symbol         Parameter                            Conditions                               Typ.(a)    Max.(b)     Units
                                                                                                   24         33
                                                                         CLKIN=37MHz                                    mA
                                                                                                  (18)       (26)
                                                     MODE=H                                        29         43
                                                                         CLKIN=65MHz                                    mA
                                                     Single-out                                   (23)       (37)
                                                                                                   30         46
                                                                         CLKIN=72MHz                                    mA
                                                                                                  (24)       (40)
                                                                                                   48         65
                                                                         CLKIN=89MHz                                    mA
                                                                                                  (36)       (53)
                                                      MODE=L
                                                      Dual-out                                     53         75
                                  RL=100Ω                                CLKIN=119MHz                                   mA
                                                                                                  (41)       (63)
                 Transmitter       CL=5pF
                    Supply                                                                         56         82
     ITCCW                                            DDRN=H             CLKIN=139MHz                                   mA
                                                                                                  (44)       (70)
                    Current         RS = H         DDR Input Off
                                                                                                   58         88
                                   (RS = L)                              CLKIN=154MHz                                   mA
                                                                                                  (46)       (76)
                                                                                                   47         64
                                                                        CLKIN=44.5MHz                                   mA
                                                                                                  (35)       (52)
                                                      MODE=L
                                                                                                   51         74
                                                      Dual-out          CLKIN=59.5MHz                                   mA
                                                                                                  (39)       (62)
                                                                                                   54         80
                                                      DDRN=L             CLKIN=69MHz                                    mA
                                                                                                  (42)       (68)
                                                   DDR Input On
                                                                                                   56         85
                                                                         CLKIN=77MHz                                    mA
                                                                                                  (44)       (73)
                 Transmitter
                 Power Down
     ITCCS                                /PDWN = L, All Inputs = Fixed L or H                      1         50         uA
                    Supply
                    Current
 (a) All Typ. values are at Vcc=1.8V, Ta=25 °C . The 256 Grayscale Test Pattern inputs test for a typical display pattern.
 (b) All Max. values are at Vcc=1.98V, Ta=85 °C . Worst Case Test Pattern produces maximum switching frequency for
    all the LVDS outputs (Fig.1).
             TCLK1+
              Txy+
             x= A, B, C, D
             y=1,2
                                                    Fig1. Test Pattern
                                           (LVDS Output Full Toggle Pattern)
   Copyright©2012 THine Electronics, Inc.                  7/18                                    THine Electronics, Inc.


  THC63LVD827_Rev.1.00_E
Switching Characteristics
                                       Over recommended operating supply and temperature ranges unless otherwise specified.
  Symbol                      Parameter                             Min.               Typ.                          Max.          Units
     tTCIP     CLK IN Period(Fig4,5)                                        5.75                                               100  ns
      tTCH     CLK IN High Time(Fig4,5)                            0.35tTCIP              0.5tTCIP                    0.65tTCIP     ns
      tTCL     CLK IN Low Time(Fig4,5)                             0.35tTCIP              0.5tTCIP                    0.65tTCIP     ns
        tTS    TTL Data Setup to CLK IN(Fig4,5)                              0.8                                                    ns
        tTH    TTL Data Hold from CKL IN(Fig4,5)                             0.8                                                    ns
               CLK IN to TCLK+/-      MODE=L,DDR=H             9tTCIP+3.1                                         9tTCIP+8.0        ns
      tTCD
               Delay (Fig4,5)             Others               5tTCIP+3.1                                         5tTCIP+8.0        ns
    tTCOP      CLK OUT Period(Fig6)                                         5.75                                               100  ns
       tLVT    LVDS Transition Time(Fig2)                                                             0.6                      1.5  ns
               Output Data
     tTOP1                                                                 -0.15                      0.0                   +0.15   ns
               Position0 (Fig6)
               Output Data                               t TCOP                      t TCOP                t TCOP
     tTOP0                                               --------------- – 0.15      ---------------       --------------- + 0.15   ns
               Position1 (Fig6)                                7                           7                     7
               Output Data                                 t TCOP                      t TCOP                t TCOP
     tTOP6                                              2 --------------- – 0.15    2 ---------------     2 --------------- + 0.15  ns
               Position2 (Fig6)                                  7                           7                     7
               Output Data               tTCOP =           t TCOP                      t TCOP                t TCOP
     tTOP5                                              3 --------------- – 0.15    3 ---------------     3 --------------- + 0.15  ns
               Position3 (Fig6)        5.75ns~15ns               7                           7                     7
               Output Data                                 t TCOP                      t TCOP                t TCOP
     tTOP4                                              4 --------------- – 0.15    4 ---------------     4 --------------- + 0.15  ns
               Position4 (Fig6)                                  7                           7                     7
               Output Data                                 t TCOP                      t TCOP                t TCOP
     tTOP3                                              5 --------------- – 0.15    5 ---------------     5 --------------- + 0.15  ns
               Position5 (Fig6)                                  7                           7                     7
               Output Data                                 t TCOP                      t TCOP                t TCOP
     tTOP2                                              6 --------------- – 0.15    6 ---------------     6 --------------- + 0.15  ns
               Position6 (Fig6)                                  7                           7                     7
     tTPLL     Phase Lock Time(Fig3)                                                                                          10.0  ms
               DE input period (Fig3-1)
    tDEINT                                                                4tTCIP  tTCIP*(2n)(a)                                     ns
               Dual out mode only (MODE=L)
               DE High time (Fig3-1)
      tDEH                                                                2tTCIP tTCIP*(2m)(a)                                      ns
               Dual-out mode only (MODE=L)
               DE Low time(Fig3-1)
      tDEL                                                                2tTCIP                                                    ns
               Dual-out mode only (MODE=L)
 (a) Refer to Fig3-1 for details.
   Copyright©2012 THine Electronics, Inc.              8/18                                                 THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
AC Timing Diagrams
               Vdiff=(TA+)-(TA-)                       80%                          80%
                   TA+                      Vdiff                                     20%
                                                     20%
                            5pF   100Ω
                   TA-
               LVDS Output Load                            tLVT                tLVT
                               Fig2. LVDS Output Load and Transition Time
       CLKIN
                                                               VIH
       /PDWN
                                                                        tTPLL
                                                                                      Vdiff=0V
       TCLKx+/-
       x=1,2
                                              Fig3. PLL Lock Time
                               tDEINT
                     tTCIP
 CLKIN
 DE
                        tDEH               tDEL
 Note: In dual-out mode (MODE=L),
        the period between rising edges of DE (tDEINT), high time of DE (tDEH)
        should always satisfy following equations.
                                        tDEH = tTCIP * (2m)
                                        tDEINT = tTCIP * (2n)
                                                          m, n =integer
                                     Fig3-1. Dual OUT mode DE input timing
Copyright©2012 THine Electronics, Inc.                9/18                            THine Electronics, Inc.


 THC63LVD827_Rev.1.00_E
AC Timing Diagrams (Continued)
                                            tTCIP
                                tTCH               tTCL                                              R/F=L
                                                                                                                IOVCC
   CLKIN       IOVCC/2              IOVCC/2           IOVCC/2
                                                                                                     R/F=H
                                                                                                               GND
                                   tTS               tTH
  R1n, G1n, B1n
  HSYNC                                                                                                        IOVCC
  VSYNC           IOVCC/2       Current Data             IOVCC/2
  DE
  n=0-7                                                                                                        GND
                                                       tTCD
   TCLKx+
       x=1,2                                                                    VOD                            VOC
   TCLKx-
    Txy+/-
    x=1,2
y= A, B, C, D                                                                            Current Data
                 Fig4. CLKIN Period, High/Low Time, Setup/Hold Timing for Single Edge Input Mode
                                                  MODE=H or MODE=L,DDR=H
                                                                       RS pin      VOD
                                            tTCIP                        H         350mV
                                tTCH               tTCL                  L         200mV
                                                                                                      R/F=L
                                                                                                              IOVCC
    CLKIN       IOVCC/2                                          IOVCC/2
                                                                                                      R/F=H
                                                                                                              IOGND
                                                                                                                  I
                                     tTS       tTH      tTS       tTH
  R1n, G1n, B1n                                                                                                VCC
   HSYNC                                1st Pixel
   VSYNC                IOVCC/2                            2nd Pixel       IOVCC/2
                                          Data               Data
   DE                                                                                                          GND
   n=0-7
                                                       tTCD
   TCLKx+
      x=1,2                                                                     VOD                            VOC
   TCLKx-
    Txy+/-
     x=1,2
 y= A, B, C, D                                                                           Current Data
           Fig5. CLKIN Period, High/Low Time, Setup/Hold Timing for Double Edge Input Mode (DDR)
                                                        MODE=L,DDRN=L
 Copyright©2012 THine Electronics, Inc.                       10/18                              THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
AC Timing Diagrams (Continued)
                                         tTOP2
                                         tTOP3
                                         tTOP4
                                         tTOP5
                                         tTOP6
                                         tTOP0
                                    tTOP1
   Tyx+/-           Tyx6 Tyx5  Tyx4    Tyx3  Tyx2   Tyx1    Tyx0    Tyx6   Tyx5   Tyx4  Tyx3   Tyx2   Tyx1
   TCLKx+                                         Vdiff = 0V                                        Vdiff = 0V
          x = 1,2                                                      tTCOP
          y = A,B,C,D
                                                        Note:
                                                          Vdiff = (Tyx+) - (Tyx-), (TCLKx+) - (TCLKx-)
                                      Fig6. LVDS Output Data Position
Copyright©2012 THine Electronics, Inc.              11/18                                  THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
Single-In / Dual-Out Mode (MODE = L)
                  DE
            Rn,Gn,Bn                1st Pixel 2nd Pixel  1st Pixel 2nd Pixel
       HSYNC,VSYNC                     Data     Data       Data      Data
             n=10-17
  TCLK1+/-,TCLK2+/-
                        Previous Cycle                                     Current Cycle
              TA1+/-
              TB1+/-
                                                           1st Pixel Data are mapped.
             TC1+/-
              TD1+/-
              TA2+/-
              TB2+/-
                                                           2nd Pixel Data are mapped.
             TC2+/-
              TD2+/-
                                 Fig7. Single-In / Dual-Out Mode (MODE=L)
Copyright©2012 THine Electronics, Inc.                  12/18                            THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
Single-In / Single-Out Mode (MODE=H)
         Rn,Gn,Bn
                                  Pixel Data
 HSYNC,VSYNC,DE
          n=10-17
       TCLK1+/-
                       Previous Cycle                                Current Cycle
           TA1+/-
           TB1+/-
                                                           Pixel Data are m apped.
          TC1+/-
           TD1+/-
       TCLK2+/-
           TA2+/-
           TB2+/-                                               No output (HiZ)
          TC2+/-
           TD2+/-
                                   Fig8. Single-In / Single-Out Mode (MODE=H)
Copyright©2012 THine Electronics, Inc.                 13/18                       THine Electronics, Inc.


 THC63LVD827_Rev.1.00_E
LVDS Data Mapping for 8 bit mode (6B/8B=L)
TCLKn+/-
                Previous Cycle                                 Current Cycle
  TAn+/-       R13          R12      G12     R17        R16        R15       R14 R13       R12
  TBn+/-       G14          G13      B13     B12        G17       G16        G15 G14       G13
  TCn+/-       B15          B14      DE     VSYNC HSYNC            B17       B16 B15       B14
  TDn+/-       R11          R10      N/A     B11        B10       G11        G10 R11       R10
    n=1,2
                        (a) LVDS Data Mapping when MAP = H (Mapping Mode 1)
TCLKn+/-
                Previous Cycle                                 Current Cycle
  TAn+/-       R11          R10      G10     R15        R14        R13       R12 R11       R10
  TBn+/-       G12          G11      B11     B10        G15       G14        G13 G12       G11
  TCn+/-       B13          B12      DE     VSYNC HSYNC            B15       B14 B13       B12
  TDn+/-       R17          R16      N/A     B17        B16       G17        G16 R17       R16
    n=1,2
                        (b) LVDS Data Mapping when MAP = L (Mapping Mode 2)
                            Fig9. LVDS Data Mapping for 8 bit mode (6B/8B=L)
 Copyright©2012 THine Electronics, Inc.           14/18                          THine Electronics, Inc.


 THC63LVD827_Rev.1.00_E
LVDS Data Mapping for 6 bit mode (6B/8B=H)
TCLKn+/-
                Previous Cycle                                   Current Cycle
  TAn+/-        R13         R12        G12     R17       R16         R15       R14  R13       R12
  TBn+/-        G14         G13        B13     B12       G17        G16        G15  G14       G13
  TCn+/-        B15         B14        DE    VSYNC HSYNC             B17       B16  B15       B14
  TDn+/-                                                            HiZ
    n=1,2
                        (a) LVDS Data Mapping when MAP = H (Mapping Mode 1)
TCLKn+/-
                Previous Cycle                                   Current Cycle
  TAn+/-        R11         R10        G10     R15       R14         R13       R12  R11       R10
  TBn+/-        G12         G11        B11     B10       G15        G14        G13  G12       G11
  TCn+/-        B13         B12        DE    VSYNC HSYNC             B15       B14  B13       B12
  TDn+/-                                                            HiZ
    n=1,2
                        (b) LVDS Data Mapping when MAP = L (Mapping Mode 2)
                               Fig10. LVDS Data Mapping for 6 bit mode (6B/8B=H)
      Note: Input pins which are not used in 6 bit mode (R10-11,G10-11,B10-11 on Mapping Mode 1,
            R16-17,G16-17,G16-17 on Mapping Mode 2) can be H, L, or Open.
 Copyright©2012 THine Electronics, Inc.             15/18                          THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
Note
1)Cable Connection and Disconnection
 Don't connect and disconnect the LVDS cable, when the power is supplied to the system.
2)GND Connection
 Connect the each GND of the PCB which THC63LVD827 and LVDS-Rx on it. It is better for EMI reduction to place
GND cable as close to LVDS cable as possible.
3)Multi Drop Connection
 Multi drop connection is not recommended.
4)Asynchronous use
 Asynchronous use such as following systems are not recommended.
Copyright©2012 THine Electronics, Inc.               16/18                              THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
Package
     TFBGA
Copyright©2012 THine Electronics, Inc. 17/18 THine Electronics, Inc.


THC63LVD827_Rev.1.00_E
Notices and Requests
1.)The product specifications described in this material are subject to change without prior notice.
2.)The circuit diagrams described in this material are examples of the application which may not
always apply to the customer's design. We are not responsible for possible errors and omissions in
this material. Please note if errors or omissions should be found in this material, we may not be able
to correct them immediately.
3.)This material contains our copyright, know-how or other proprietary. Copying or disclosing to
third parties the contents of this material without our prior permission is prohibited.
4.)Note that if infringement of any third party's industrial ownership should occur by using this
product, we will be exempted from the responsibility unless it directly relates to the production pro-
cess or functions of the product.
5.)This product is presumed to be used for general electric equipment, not for the applications
which require very high reliability (including medical equipment directly concerning people's life,
aerospace equipment, or nuclear control equipment). Also, when using this product for the equip-
ment concerned with the control and safety of the transportation means, the traffic signal equip-
ment, or various Types of safety equipment, please do it after applying appropriate measures to the
product.
6.)Despite our utmost efforts to improve the quality and reliability of the product, faults will occur
with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are
encouraged to have sufficiently redundant or error preventive design applied to the use of the prod-
uct so as not to have our product cause any social or public damage.
7.)Please note that this product is not designed to be radiation-proof.
8.)Customers are asked, if required, to judge by themselves if this product falls under the category
of strategic goods under the Foreign Exchange and Foreign Trade Control Law.
THine Electronics, Inc.
E-mail: sales@thine.co.jp
Copyright©2012 THine Electronics, Inc.            18/18                            THine Electronics, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
CEL:
 THC63LVD827-B THC63LVD827-Q THC63LVD827-Q-B THC63LVD827
