# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../EEE3163.srcs/sources_1/new/address_decoder.vhd" \
"../../../../EEE3163.srcs/sources_1/new/signal_controller.vhd" \

vhdl xil_defaultlib  \
"../../../../EEE3163.srcs/sim_1/new/tb_signal_controller.vhd" \

# Do not sort compile order
nosort
