huffman
comma
decoder
codeword
td
circuits
compression
lh
pm
encoding
lc
chakrabarty
coding
iscas
bist
jtdj
pseudorandom
encoded
codes
le
circuit
patterns
fsm
vm
gat
decoders
bits
rom
cuts
decoding
occurrence
flmin
fimax
murray
iyengar
flops
strat
xi
precomputed
gentest
codewords
pi
ipi
tgc
flip
chip
skewed
probabilities
wi
cut
coverage
hitec
vij
limm
counter
combinational
clock
bit
leaf
testing
gate
primary
krishnendu
dc
overhead
gen
te
pattern
inputs
deterministic
pp
gatest
ppici
anshuman
unencoded
hbits
cbits
automation
hit
fig
scan
2dlog
chandra
fault
vec
vj
xm
percentage
sequential
sequences
benchmark
fm
tree
vi
proc
stream
tbits
crbits
tgcs
hrbits
jtdjd
compressed
runs
sg
saving
rences
netlist
saab
ith
clocked
parent
conf
literal
fi
prefix
encode
cores
atpg
generation
jointly
literals
duke
electrical
entropy
vol
lowest
cycles
patel
statistical
mini
epoch
counts
statistically
michigan
offset
unmarked
europe
repeating
moderate
diagram
core
ce
det
built
received
near
si
considerably
hardware
storage
probability
niermannandj
fies
pij
test set
run length
huffman tree
unique patterns
test sets
test patterns
encoded test
test application
lh d
primary inputs
comma codes
length encoding
deterministic built
test sequences
comma code
huffman coding
codeword length
length coding
vm m1
huffman code
comma coding
set compression
pattern generation
equal length
fault coverage
sequential circuits
application time
comma encoding
lc lh
iyengar chakrabarty
lc le
statistical encoding
precomputed test
iscas 89
flip flops
multiple cuts
unique pattern
pseudorandom testing
gat strat
hit gat
pattern xi
decoder dc
decoder overhead
gen hit
average length
d imd1
pattern decoder
lc d
average codeword
let p1
d le
pm c
huffman codes
length decoder
huffman codeword
test pattern
test sequence
bit stream
huffman encoded
huffman encoding
pi c
full binary
clock cycles
design automation
satisfy 2
data compression
limm 1
length codes
lowest probabilities
comma decoders
compression achieved
encoding procedure
h td1
single decoder
set td
iscas circuit
test vec
set encoding
unique test
binary tree
d 1
testing time
gate level
shared among
near optimal
krishnendu chakrabarty
d 0
benchmark circuits
ppici 1
d n2
coding equal
optimal huffman
f ppici
unencoded test
prefix free
parent vm
example test
proposed test
percentage compression
strat gen
decoder circuit
anshuman chandra
flmin 1
murray table
sequence generator
c n2qi
codes perform
literal counts
h td2
encoded test set
probabilities of occurrence
huffman and comma
patterns in td
run length encoding
built in pattern
probability of occurrence
test set compression
number of primary
chakrabarty and murray
test application time
equal length coding
hit gat strat
gen hit gat
number of flip
let p1 p2
run length decoder
average codeword length
lc lh d
full binary tree
number of patterns
test data compression
worse than equal
results on test
precomputed test sequences
lh d le
tree for td
run length coding
test set encoding
unique test patterns
equal length codes
test set td
number of clock
number of unique
circuit gen hit
ith unique pattern
lc d imd1
sets for two
using the s444
generation for sequential
cost in literals
codes perform worse
chandra krishnendu chakrabarty
huffman encoded test
iscas 89 benchmark
among multiple cuts
anshuman chandra krishnendu
strat gen hit
comma codes perform
lh d pm
gat strat gen
clock cycles c
length for comma
td is skewed
huffman codeword length
f ppici 1
pi c n2qi
d imd1 ipi
encoding of precomputed
pm d 0
increase in testing
parent vm m1
use of comma
coding equal length
number of bits
iscas 89 circuits
built in self
higher fault coverage
state transition diagram
present experimental results
required to store
