
PSB_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075c4  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  08007750  08007750  00017750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800779c  0800779c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800779c  0800779c  0001779c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077a4  080077a4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a4  080077a4  000177a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077a8  080077a8  000177a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080077ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  2000000c  080077b8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  080077b8  00020258  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014499  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002500  00000000  00000000  00034518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001338  00000000  00000000  00036a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f31  00000000  00000000  00037d50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002bf9  00000000  00000000  00038c81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000158a2  00000000  00000000  0003b87a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d95d5  00000000  00000000  0005111c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000052bc  00000000  00000000  0012a6f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0012f9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08007738 	.word	0x08007738

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08007738 	.word	0x08007738

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e0:	f000 b970 	b.w	80004c4 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9e08      	ldr	r6, [sp, #32]
 8000202:	460d      	mov	r5, r1
 8000204:	4604      	mov	r4, r0
 8000206:	460f      	mov	r7, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14a      	bne.n	80002a2 <__udivmoddi4+0xa6>
 800020c:	428a      	cmp	r2, r1
 800020e:	4694      	mov	ip, r2
 8000210:	d965      	bls.n	80002de <__udivmoddi4+0xe2>
 8000212:	fab2 f382 	clz	r3, r2
 8000216:	b143      	cbz	r3, 800022a <__udivmoddi4+0x2e>
 8000218:	fa02 fc03 	lsl.w	ip, r2, r3
 800021c:	f1c3 0220 	rsb	r2, r3, #32
 8000220:	409f      	lsls	r7, r3
 8000222:	fa20 f202 	lsr.w	r2, r0, r2
 8000226:	4317      	orrs	r7, r2
 8000228:	409c      	lsls	r4, r3
 800022a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022e:	fa1f f58c 	uxth.w	r5, ip
 8000232:	fbb7 f1fe 	udiv	r1, r7, lr
 8000236:	0c22      	lsrs	r2, r4, #16
 8000238:	fb0e 7711 	mls	r7, lr, r1, r7
 800023c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000240:	fb01 f005 	mul.w	r0, r1, r5
 8000244:	4290      	cmp	r0, r2
 8000246:	d90a      	bls.n	800025e <__udivmoddi4+0x62>
 8000248:	eb1c 0202 	adds.w	r2, ip, r2
 800024c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000250:	f080 811c 	bcs.w	800048c <__udivmoddi4+0x290>
 8000254:	4290      	cmp	r0, r2
 8000256:	f240 8119 	bls.w	800048c <__udivmoddi4+0x290>
 800025a:	3902      	subs	r1, #2
 800025c:	4462      	add	r2, ip
 800025e:	1a12      	subs	r2, r2, r0
 8000260:	b2a4      	uxth	r4, r4
 8000262:	fbb2 f0fe 	udiv	r0, r2, lr
 8000266:	fb0e 2210 	mls	r2, lr, r0, r2
 800026a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026e:	fb00 f505 	mul.w	r5, r0, r5
 8000272:	42a5      	cmp	r5, r4
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x90>
 8000276:	eb1c 0404 	adds.w	r4, ip, r4
 800027a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x294>
 8000282:	42a5      	cmp	r5, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x294>
 8000288:	4464      	add	r4, ip
 800028a:	3802      	subs	r0, #2
 800028c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000290:	1b64      	subs	r4, r4, r5
 8000292:	2100      	movs	r1, #0
 8000294:	b11e      	cbz	r6, 800029e <__udivmoddi4+0xa2>
 8000296:	40dc      	lsrs	r4, r3
 8000298:	2300      	movs	r3, #0
 800029a:	e9c6 4300 	strd	r4, r3, [r6]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d908      	bls.n	80002b8 <__udivmoddi4+0xbc>
 80002a6:	2e00      	cmp	r6, #0
 80002a8:	f000 80ed 	beq.w	8000486 <__udivmoddi4+0x28a>
 80002ac:	2100      	movs	r1, #0
 80002ae:	e9c6 0500 	strd	r0, r5, [r6]
 80002b2:	4608      	mov	r0, r1
 80002b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b8:	fab3 f183 	clz	r1, r3
 80002bc:	2900      	cmp	r1, #0
 80002be:	d149      	bne.n	8000354 <__udivmoddi4+0x158>
 80002c0:	42ab      	cmp	r3, r5
 80002c2:	d302      	bcc.n	80002ca <__udivmoddi4+0xce>
 80002c4:	4282      	cmp	r2, r0
 80002c6:	f200 80f8 	bhi.w	80004ba <__udivmoddi4+0x2be>
 80002ca:	1a84      	subs	r4, r0, r2
 80002cc:	eb65 0203 	sbc.w	r2, r5, r3
 80002d0:	2001      	movs	r0, #1
 80002d2:	4617      	mov	r7, r2
 80002d4:	2e00      	cmp	r6, #0
 80002d6:	d0e2      	beq.n	800029e <__udivmoddi4+0xa2>
 80002d8:	e9c6 4700 	strd	r4, r7, [r6]
 80002dc:	e7df      	b.n	800029e <__udivmoddi4+0xa2>
 80002de:	b902      	cbnz	r2, 80002e2 <__udivmoddi4+0xe6>
 80002e0:	deff      	udf	#255	; 0xff
 80002e2:	fab2 f382 	clz	r3, r2
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x210>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f fe8c 	uxth.w	lr, ip
 80002f6:	2101      	movs	r1, #1
 80002f8:	fbb2 f5f7 	udiv	r5, r2, r7
 80002fc:	fb07 2015 	mls	r0, r7, r5, r2
 8000300:	0c22      	lsrs	r2, r4, #16
 8000302:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000306:	fb0e f005 	mul.w	r0, lr, r5
 800030a:	4290      	cmp	r0, r2
 800030c:	d908      	bls.n	8000320 <__udivmoddi4+0x124>
 800030e:	eb1c 0202 	adds.w	r2, ip, r2
 8000312:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000316:	d202      	bcs.n	800031e <__udivmoddi4+0x122>
 8000318:	4290      	cmp	r0, r2
 800031a:	f200 80cb 	bhi.w	80004b4 <__udivmoddi4+0x2b8>
 800031e:	4645      	mov	r5, r8
 8000320:	1a12      	subs	r2, r2, r0
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb2 f0f7 	udiv	r0, r2, r7
 8000328:	fb07 2210 	mls	r2, r7, r0, r2
 800032c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000330:	fb0e fe00 	mul.w	lr, lr, r0
 8000334:	45a6      	cmp	lr, r4
 8000336:	d908      	bls.n	800034a <__udivmoddi4+0x14e>
 8000338:	eb1c 0404 	adds.w	r4, ip, r4
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x14c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f200 80bb 	bhi.w	80004be <__udivmoddi4+0x2c2>
 8000348:	4610      	mov	r0, r2
 800034a:	eba4 040e 	sub.w	r4, r4, lr
 800034e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000352:	e79f      	b.n	8000294 <__udivmoddi4+0x98>
 8000354:	f1c1 0720 	rsb	r7, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 fc07 	lsr.w	ip, r2, r7
 800035e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000362:	fa05 f401 	lsl.w	r4, r5, r1
 8000366:	fa20 f307 	lsr.w	r3, r0, r7
 800036a:	40fd      	lsrs	r5, r7
 800036c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fbb5 f8f9 	udiv	r8, r5, r9
 8000376:	fa1f fe8c 	uxth.w	lr, ip
 800037a:	fb09 5518 	mls	r5, r9, r8, r5
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000384:	fb08 f50e 	mul.w	r5, r8, lr
 8000388:	42a5      	cmp	r5, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	fa00 f001 	lsl.w	r0, r0, r1
 8000392:	d90b      	bls.n	80003ac <__udivmoddi4+0x1b0>
 8000394:	eb1c 0404 	adds.w	r4, ip, r4
 8000398:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800039c:	f080 8088 	bcs.w	80004b0 <__udivmoddi4+0x2b4>
 80003a0:	42a5      	cmp	r5, r4
 80003a2:	f240 8085 	bls.w	80004b0 <__udivmoddi4+0x2b4>
 80003a6:	f1a8 0802 	sub.w	r8, r8, #2
 80003aa:	4464      	add	r4, ip
 80003ac:	1b64      	subs	r4, r4, r5
 80003ae:	b29d      	uxth	r5, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003bc:	fb03 fe0e 	mul.w	lr, r3, lr
 80003c0:	45a6      	cmp	lr, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1da>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003cc:	d26c      	bcs.n	80004a8 <__udivmoddi4+0x2ac>
 80003ce:	45a6      	cmp	lr, r4
 80003d0:	d96a      	bls.n	80004a8 <__udivmoddi4+0x2ac>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	4464      	add	r4, ip
 80003d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003da:	fba3 9502 	umull	r9, r5, r3, r2
 80003de:	eba4 040e 	sub.w	r4, r4, lr
 80003e2:	42ac      	cmp	r4, r5
 80003e4:	46c8      	mov	r8, r9
 80003e6:	46ae      	mov	lr, r5
 80003e8:	d356      	bcc.n	8000498 <__udivmoddi4+0x29c>
 80003ea:	d053      	beq.n	8000494 <__udivmoddi4+0x298>
 80003ec:	b156      	cbz	r6, 8000404 <__udivmoddi4+0x208>
 80003ee:	ebb0 0208 	subs.w	r2, r0, r8
 80003f2:	eb64 040e 	sbc.w	r4, r4, lr
 80003f6:	fa04 f707 	lsl.w	r7, r4, r7
 80003fa:	40ca      	lsrs	r2, r1
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	4317      	orrs	r7, r2
 8000400:	e9c6 7400 	strd	r7, r4, [r6]
 8000404:	4618      	mov	r0, r3
 8000406:	2100      	movs	r1, #0
 8000408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040c:	f1c3 0120 	rsb	r1, r3, #32
 8000410:	fa02 fc03 	lsl.w	ip, r2, r3
 8000414:	fa20 f201 	lsr.w	r2, r0, r1
 8000418:	fa25 f101 	lsr.w	r1, r5, r1
 800041c:	409d      	lsls	r5, r3
 800041e:	432a      	orrs	r2, r5
 8000420:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000424:	fa1f fe8c 	uxth.w	lr, ip
 8000428:	fbb1 f0f7 	udiv	r0, r1, r7
 800042c:	fb07 1510 	mls	r5, r7, r0, r1
 8000430:	0c11      	lsrs	r1, r2, #16
 8000432:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000436:	fb00 f50e 	mul.w	r5, r0, lr
 800043a:	428d      	cmp	r5, r1
 800043c:	fa04 f403 	lsl.w	r4, r4, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x258>
 8000442:	eb1c 0101 	adds.w	r1, ip, r1
 8000446:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800044a:	d22f      	bcs.n	80004ac <__udivmoddi4+0x2b0>
 800044c:	428d      	cmp	r5, r1
 800044e:	d92d      	bls.n	80004ac <__udivmoddi4+0x2b0>
 8000450:	3802      	subs	r0, #2
 8000452:	4461      	add	r1, ip
 8000454:	1b49      	subs	r1, r1, r5
 8000456:	b292      	uxth	r2, r2
 8000458:	fbb1 f5f7 	udiv	r5, r1, r7
 800045c:	fb07 1115 	mls	r1, r7, r5, r1
 8000460:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000464:	fb05 f10e 	mul.w	r1, r5, lr
 8000468:	4291      	cmp	r1, r2
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x282>
 800046c:	eb1c 0202 	adds.w	r2, ip, r2
 8000470:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000474:	d216      	bcs.n	80004a4 <__udivmoddi4+0x2a8>
 8000476:	4291      	cmp	r1, r2
 8000478:	d914      	bls.n	80004a4 <__udivmoddi4+0x2a8>
 800047a:	3d02      	subs	r5, #2
 800047c:	4462      	add	r2, ip
 800047e:	1a52      	subs	r2, r2, r1
 8000480:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000484:	e738      	b.n	80002f8 <__udivmoddi4+0xfc>
 8000486:	4631      	mov	r1, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e708      	b.n	800029e <__udivmoddi4+0xa2>
 800048c:	4639      	mov	r1, r7
 800048e:	e6e6      	b.n	800025e <__udivmoddi4+0x62>
 8000490:	4610      	mov	r0, r2
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x90>
 8000494:	4548      	cmp	r0, r9
 8000496:	d2a9      	bcs.n	80003ec <__udivmoddi4+0x1f0>
 8000498:	ebb9 0802 	subs.w	r8, r9, r2
 800049c:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004a0:	3b01      	subs	r3, #1
 80004a2:	e7a3      	b.n	80003ec <__udivmoddi4+0x1f0>
 80004a4:	4645      	mov	r5, r8
 80004a6:	e7ea      	b.n	800047e <__udivmoddi4+0x282>
 80004a8:	462b      	mov	r3, r5
 80004aa:	e794      	b.n	80003d6 <__udivmoddi4+0x1da>
 80004ac:	4640      	mov	r0, r8
 80004ae:	e7d1      	b.n	8000454 <__udivmoddi4+0x258>
 80004b0:	46d0      	mov	r8, sl
 80004b2:	e77b      	b.n	80003ac <__udivmoddi4+0x1b0>
 80004b4:	3d02      	subs	r5, #2
 80004b6:	4462      	add	r2, ip
 80004b8:	e732      	b.n	8000320 <__udivmoddi4+0x124>
 80004ba:	4608      	mov	r0, r1
 80004bc:	e70a      	b.n	80002d4 <__udivmoddi4+0xd8>
 80004be:	4464      	add	r4, ip
 80004c0:	3802      	subs	r0, #2
 80004c2:	e742      	b.n	800034a <__udivmoddi4+0x14e>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b0aa      	sub	sp, #168	; 0xa8
 80004cc:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ce:	f002 f931 	bl	8002734 <HAL_Init>
  /* USER CODE BEGIN Init */
  //HAL_I2C_MspInit();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d2:	f000 f871 	bl	80005b8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d6:	f000 f9ff 	bl	80008d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004da:	f000 f9cd 	bl	8000878 <MX_USART2_UART_Init>
  MX_I2C3_Init();
 80004de:	f000 f93d 	bl	800075c <MX_I2C3_Init>
  MX_I2C2_Init();
 80004e2:	f000 f8fb 	bl	80006dc <MX_I2C2_Init>
  MX_I2C1_Init();
 80004e6:	f000 f8b9 	bl	800065c <MX_I2C1_Init>
  MX_TIM2_Init();
 80004ea:	f000 f977 	bl	80007dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize the system
  i2c_slv_init(); // Initialize the I2C slave module
 80004ee:	f001 fe09 	bl	8002104 <i2c_slv_init>

  // A PROPER INITIALISATION MUST GO HERE!!!
  //while(1);


  bool ijc_init_status = ijc_detector_init();
 80004f2:	f000 fe59 	bl	80011a8 <ijc_detector_init>
 80004f6:	4603      	mov	r3, r0
 80004f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  bool cea_init_status = cea_detector_init();
 80004fc:	f000 fea8 	bl	8001250 <cea_detector_init>
 8000500:	4603      	mov	r3, r0
 8000502:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e

  struct meas measurement;         // A structure for storing the measurement data

  if(ijc_init_status == EXIT_FAILURE)
 8000506:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800050a:	2b00      	cmp	r3, #0
 800050c:	d000      	beq.n	8000510 <main+0x48>
  {
	  while(1);
 800050e:	e7fe      	b.n	800050e <main+0x46>
  }

  if(cea_init_status == EXIT_FAILURE)
 8000510:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8000514:	2b00      	cmp	r3, #0
 8000516:	d000      	beq.n	800051a <main+0x52>
  {
	  while(1);
 8000518:	e7fe      	b.n	8000518 <main+0x50>
  }

  // Start the timer
  HAL_TIM_Base_Start_IT(&htim2);
 800051a:	4821      	ldr	r0, [pc, #132]	; (80005a0 <main+0xd8>)
 800051c:	f006 f84a 	bl	80065b4 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ijc_dssd_ramp_loop();
 8000520:	f000 fbf2 	bl	8000d08 <ijc_dssd_ramp_loop>
	  cea_dssd_ramp_loop();
 8000524:	f000 fc8a 	bl	8000e3c <cea_dssd_ramp_loop>

	  if (Xfer_Complete ==1)                            // Check for the I2C read complete to have been executed
 8000528:	4b1e      	ldr	r3, [pc, #120]	; (80005a4 <main+0xdc>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b01      	cmp	r3, #1
 800052e:	d10f      	bne.n	8000550 <main+0x88>
	  {

		  i2c_slv_cmd_rx_tx_handle();
 8000530:	f001 fa3c 	bl	80019ac <i2c_slv_cmd_rx_tx_handle>

		  HAL_Delay(1); 								// Delay for 1 ms
 8000534:	2001      	movs	r0, #1
 8000536:	f002 f979 	bl	800282c <HAL_Delay>
		  if(HAL_I2C_EnableListen_IT(&hi2c1) != HAL_OK) // Put I2C peripheral in listen mode process
 800053a:	481b      	ldr	r0, [pc, #108]	; (80005a8 <main+0xe0>)
 800053c:	f003 f8cc 	bl	80036d8 <HAL_I2C_EnableListen_IT>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <main+0x82>
		  {
			  Error_Handler();
 8000546:	f001 fecf 	bl	80022e8 <Error_Handler>
		  }
		  Xfer_Complete =0;
 800054a:	4b16      	ldr	r3, [pc, #88]	; (80005a4 <main+0xdc>)
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
	  }

	  if(ijc_detector.making_safe_inprogress && general_loop_flg == true)
 8000550:	4b16      	ldr	r3, [pc, #88]	; (80005ac <main+0xe4>)
 8000552:	7b5b      	ldrb	r3, [r3, #13]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d006      	beq.n	8000566 <main+0x9e>
 8000558:	4b15      	ldr	r3, [pc, #84]	; (80005b0 <main+0xe8>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d002      	beq.n	8000566 <main+0x9e>
	  {
		  // Make the IJC detector safe
		  make_ijc_dssd_safe();
 8000560:	f000 fd06 	bl	8000f70 <make_ijc_dssd_safe>
 8000564:	e009      	b.n	800057a <main+0xb2>
	  }
	  else if (cea_detector.making_safe_inprogress && general_loop_flg == true)
 8000566:	4b13      	ldr	r3, [pc, #76]	; (80005b4 <main+0xec>)
 8000568:	7b5b      	ldrb	r3, [r3, #13]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d005      	beq.n	800057a <main+0xb2>
 800056e:	4b10      	ldr	r3, [pc, #64]	; (80005b0 <main+0xe8>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <main+0xb2>
	  {
		  make_cea_dssd_safe();
 8000576:	f000 fd71 	bl	800105c <make_cea_dssd_safe>
	  }

	  if (general_loop_flg == true)
 800057a:	4b0d      	ldr	r3, [pc, #52]	; (80005b0 <main+0xe8>)
 800057c:	781b      	ldrb	r3, [r3, #0]
 800057e:	2b00      	cmp	r3, #0
 8000580:	d0ce      	beq.n	8000520 <main+0x58>
	  {
		  run_complete_readout(measurement);
 8000582:	4668      	mov	r0, sp
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	2248      	movs	r2, #72	; 0x48
 800058a:	4619      	mov	r1, r3
 800058c:	f007 f8c6 	bl	800771c <memcpy>
 8000590:	463b      	mov	r3, r7
 8000592:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000594:	f001 f9ca 	bl	800192c <run_complete_readout>
		  general_loop_flg = false;
 8000598:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <main+0xe8>)
 800059a:	2200      	movs	r2, #0
 800059c:	701a      	strb	r2, [r3, #0]
	  ijc_dssd_ramp_loop();
 800059e:	e7bf      	b.n	8000520 <main+0x58>
 80005a0:	2000012c 	.word	0x2000012c
 80005a4:	2000002c 	.word	0x2000002c
 80005a8:	20000030 	.word	0x20000030
 80005ac:	20000214 	.word	0x20000214
 80005b0:	20000253 	.word	0x20000253
 80005b4:	20000224 	.word	0x20000224

080005b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b096      	sub	sp, #88	; 0x58
 80005bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005be:	f107 0314 	add.w	r3, r7, #20
 80005c2:	2244      	movs	r2, #68	; 0x44
 80005c4:	2100      	movs	r1, #0
 80005c6:	4618      	mov	r0, r3
 80005c8:	f007 f87b 	bl	80076c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005cc:	463b      	mov	r3, r7
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005da:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005de:	f004 fdc7 	bl	8005170 <HAL_PWREx_ControlVoltageScaling>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005e8:	f001 fe7e 	bl	80022e8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005ec:	2302      	movs	r3, #2
 80005ee:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005f6:	2310      	movs	r3, #16
 80005f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fa:	2302      	movs	r3, #2
 80005fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005fe:	2302      	movs	r3, #2
 8000600:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000602:	2301      	movs	r3, #1
 8000604:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000606:	230a      	movs	r3, #10
 8000608:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800060a:	2307      	movs	r3, #7
 800060c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800060e:	2302      	movs	r3, #2
 8000610:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4618      	mov	r0, r3
 800061c:	f004 fdfe 	bl	800521c <HAL_RCC_OscConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000626:	f001 fe5f 	bl	80022e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062a:	230f      	movs	r3, #15
 800062c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062e:	2303      	movs	r3, #3
 8000630:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000632:	2300      	movs	r3, #0
 8000634:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800063e:	463b      	mov	r3, r7
 8000640:	2104      	movs	r1, #4
 8000642:	4618      	mov	r0, r3
 8000644:	f005 f9fe 	bl	8005a44 <HAL_RCC_ClockConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800064e:	f001 fe4b 	bl	80022e8 <Error_Handler>
  }
}
 8000652:	bf00      	nop
 8000654:	3758      	adds	r7, #88	; 0x58
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000660:	4b1b      	ldr	r3, [pc, #108]	; (80006d0 <MX_I2C1_Init+0x74>)
 8000662:	4a1c      	ldr	r2, [pc, #112]	; (80006d4 <MX_I2C1_Init+0x78>)
 8000664:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000666:	4b1a      	ldr	r3, [pc, #104]	; (80006d0 <MX_I2C1_Init+0x74>)
 8000668:	4a1b      	ldr	r2, [pc, #108]	; (80006d8 <MX_I2C1_Init+0x7c>)
 800066a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 50;
 800066c:	4b18      	ldr	r3, [pc, #96]	; (80006d0 <MX_I2C1_Init+0x74>)
 800066e:	2232      	movs	r2, #50	; 0x32
 8000670:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000672:	4b17      	ldr	r3, [pc, #92]	; (80006d0 <MX_I2C1_Init+0x74>)
 8000674:	2201      	movs	r2, #1
 8000676:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000678:	4b15      	ldr	r3, [pc, #84]	; (80006d0 <MX_I2C1_Init+0x74>)
 800067a:	2200      	movs	r2, #0
 800067c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <MX_I2C1_Init+0x74>)
 8000680:	2200      	movs	r2, #0
 8000682:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <MX_I2C1_Init+0x74>)
 8000686:	2200      	movs	r2, #0
 8000688:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800068a:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <MX_I2C1_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <MX_I2C1_Init+0x74>)
 8000692:	2200      	movs	r2, #0
 8000694:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000696:	480e      	ldr	r0, [pc, #56]	; (80006d0 <MX_I2C1_Init+0x74>)
 8000698:	f002 fc10 	bl	8002ebc <HAL_I2C_Init>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80006a2:	f001 fe21 	bl	80022e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80006a6:	2100      	movs	r1, #0
 80006a8:	4809      	ldr	r0, [pc, #36]	; (80006d0 <MX_I2C1_Init+0x74>)
 80006aa:	f004 fcbb 	bl	8005024 <HAL_I2CEx_ConfigAnalogFilter>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80006b4:	f001 fe18 	bl	80022e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80006b8:	2100      	movs	r1, #0
 80006ba:	4805      	ldr	r0, [pc, #20]	; (80006d0 <MX_I2C1_Init+0x74>)
 80006bc:	f004 fcfd 	bl	80050ba <HAL_I2CEx_ConfigDigitalFilter>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006c6:	f001 fe0f 	bl	80022e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	20000030 	.word	0x20000030
 80006d4:	40005400 	.word	0x40005400
 80006d8:	10909cec 	.word	0x10909cec

080006dc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80006e0:	4b1b      	ldr	r3, [pc, #108]	; (8000750 <MX_I2C2_Init+0x74>)
 80006e2:	4a1c      	ldr	r2, [pc, #112]	; (8000754 <MX_I2C2_Init+0x78>)
 80006e4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80006e6:	4b1a      	ldr	r3, [pc, #104]	; (8000750 <MX_I2C2_Init+0x74>)
 80006e8:	4a1b      	ldr	r2, [pc, #108]	; (8000758 <MX_I2C2_Init+0x7c>)
 80006ea:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80006ec:	4b18      	ldr	r3, [pc, #96]	; (8000750 <MX_I2C2_Init+0x74>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006f2:	4b17      	ldr	r3, [pc, #92]	; (8000750 <MX_I2C2_Init+0x74>)
 80006f4:	2201      	movs	r2, #1
 80006f6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006f8:	4b15      	ldr	r3, [pc, #84]	; (8000750 <MX_I2C2_Init+0x74>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80006fe:	4b14      	ldr	r3, [pc, #80]	; (8000750 <MX_I2C2_Init+0x74>)
 8000700:	2200      	movs	r2, #0
 8000702:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000704:	4b12      	ldr	r3, [pc, #72]	; (8000750 <MX_I2C2_Init+0x74>)
 8000706:	2200      	movs	r2, #0
 8000708:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800070a:	4b11      	ldr	r3, [pc, #68]	; (8000750 <MX_I2C2_Init+0x74>)
 800070c:	2200      	movs	r2, #0
 800070e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000710:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <MX_I2C2_Init+0x74>)
 8000712:	2200      	movs	r2, #0
 8000714:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000716:	480e      	ldr	r0, [pc, #56]	; (8000750 <MX_I2C2_Init+0x74>)
 8000718:	f002 fbd0 	bl	8002ebc <HAL_I2C_Init>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000722:	f001 fde1 	bl	80022e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000726:	2100      	movs	r1, #0
 8000728:	4809      	ldr	r0, [pc, #36]	; (8000750 <MX_I2C2_Init+0x74>)
 800072a:	f004 fc7b 	bl	8005024 <HAL_I2CEx_ConfigAnalogFilter>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000734:	f001 fdd8 	bl	80022e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000738:	2100      	movs	r1, #0
 800073a:	4805      	ldr	r0, [pc, #20]	; (8000750 <MX_I2C2_Init+0x74>)
 800073c:	f004 fcbd 	bl	80050ba <HAL_I2CEx_ConfigDigitalFilter>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000746:	f001 fdcf 	bl	80022e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000084 	.word	0x20000084
 8000754:	40005800 	.word	0x40005800
 8000758:	10909cec 	.word	0x10909cec

0800075c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000760:	4b1b      	ldr	r3, [pc, #108]	; (80007d0 <MX_I2C3_Init+0x74>)
 8000762:	4a1c      	ldr	r2, [pc, #112]	; (80007d4 <MX_I2C3_Init+0x78>)
 8000764:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10909CEC;
 8000766:	4b1a      	ldr	r3, [pc, #104]	; (80007d0 <MX_I2C3_Init+0x74>)
 8000768:	4a1b      	ldr	r2, [pc, #108]	; (80007d8 <MX_I2C3_Init+0x7c>)
 800076a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 800076c:	4b18      	ldr	r3, [pc, #96]	; (80007d0 <MX_I2C3_Init+0x74>)
 800076e:	2200      	movs	r2, #0
 8000770:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000772:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_I2C3_Init+0x74>)
 8000774:	2201      	movs	r2, #1
 8000776:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000778:	4b15      	ldr	r3, [pc, #84]	; (80007d0 <MX_I2C3_Init+0x74>)
 800077a:	2200      	movs	r2, #0
 800077c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_I2C3_Init+0x74>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <MX_I2C3_Init+0x74>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800078a:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <MX_I2C3_Init+0x74>)
 800078c:	2200      	movs	r2, #0
 800078e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000790:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_I2C3_Init+0x74>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000796:	480e      	ldr	r0, [pc, #56]	; (80007d0 <MX_I2C3_Init+0x74>)
 8000798:	f002 fb90 	bl	8002ebc <HAL_I2C_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80007a2:	f001 fda1 	bl	80022e8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007a6:	2100      	movs	r1, #0
 80007a8:	4809      	ldr	r0, [pc, #36]	; (80007d0 <MX_I2C3_Init+0x74>)
 80007aa:	f004 fc3b 	bl	8005024 <HAL_I2CEx_ConfigAnalogFilter>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80007b4:	f001 fd98 	bl	80022e8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80007b8:	2100      	movs	r1, #0
 80007ba:	4805      	ldr	r0, [pc, #20]	; (80007d0 <MX_I2C3_Init+0x74>)
 80007bc:	f004 fc7d 	bl	80050ba <HAL_I2CEx_ConfigDigitalFilter>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80007c6:	f001 fd8f 	bl	80022e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80007ca:	bf00      	nop
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200000d8 	.word	0x200000d8
 80007d4:	40005c00 	.word	0x40005c00
 80007d8:	10909cec 	.word	0x10909cec

080007dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b088      	sub	sp, #32
 80007e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e2:	f107 0310 	add.w	r3, r7, #16
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f0:	1d3b      	adds	r3, r7, #4
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
 80007f6:	605a      	str	r2, [r3, #4]
 80007f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007fa:	4b1e      	ldr	r3, [pc, #120]	; (8000874 <MX_TIM2_Init+0x98>)
 80007fc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000800:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 8000802:	4b1c      	ldr	r3, [pc, #112]	; (8000874 <MX_TIM2_Init+0x98>)
 8000804:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000808:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080a:	4b1a      	ldr	r3, [pc, #104]	; (8000874 <MX_TIM2_Init+0x98>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000;
 8000810:	4b18      	ldr	r3, [pc, #96]	; (8000874 <MX_TIM2_Init+0x98>)
 8000812:	f649 4240 	movw	r2, #40000	; 0x9c40
 8000816:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000818:	4b16      	ldr	r3, [pc, #88]	; (8000874 <MX_TIM2_Init+0x98>)
 800081a:	2200      	movs	r2, #0
 800081c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800081e:	4b15      	ldr	r3, [pc, #84]	; (8000874 <MX_TIM2_Init+0x98>)
 8000820:	2280      	movs	r2, #128	; 0x80
 8000822:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000824:	4813      	ldr	r0, [pc, #76]	; (8000874 <MX_TIM2_Init+0x98>)
 8000826:	f005 fe6d 	bl	8006504 <HAL_TIM_Base_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000830:	f001 fd5a 	bl	80022e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000838:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800083a:	f107 0310 	add.w	r3, r7, #16
 800083e:	4619      	mov	r1, r3
 8000840:	480c      	ldr	r0, [pc, #48]	; (8000874 <MX_TIM2_Init+0x98>)
 8000842:	f006 f80d 	bl	8006860 <HAL_TIM_ConfigClockSource>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 800084c:	f001 fd4c 	bl	80022e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000850:	2300      	movs	r3, #0
 8000852:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000854:	2300      	movs	r3, #0
 8000856:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	4619      	mov	r1, r3
 800085c:	4805      	ldr	r0, [pc, #20]	; (8000874 <MX_TIM2_Init+0x98>)
 800085e:	f006 f9ef 	bl	8006c40 <HAL_TIMEx_MasterConfigSynchronization>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000868:	f001 fd3e 	bl	80022e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800086c:	bf00      	nop
 800086e:	3720      	adds	r7, #32
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	2000012c 	.word	0x2000012c

08000878 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800087c:	4b14      	ldr	r3, [pc, #80]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 800087e:	4a15      	ldr	r2, [pc, #84]	; (80008d4 <MX_USART2_UART_Init+0x5c>)
 8000880:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000882:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 8000884:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000888:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800088a:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000890:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000896:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 800089e:	220c      	movs	r2, #12
 80008a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a8:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <MX_USART2_UART_Init+0x58>)
 80008bc:	f006 fa44 	bl	8006d48 <HAL_UART_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008c6:	f001 fd0f 	bl	80022e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	20000178 	.word	0x20000178
 80008d4:	40004400 	.word	0x40004400

080008d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	; 0x28
 80008dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ee:	4b46      	ldr	r3, [pc, #280]	; (8000a08 <MX_GPIO_Init+0x130>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	4a45      	ldr	r2, [pc, #276]	; (8000a08 <MX_GPIO_Init+0x130>)
 80008f4:	f043 0304 	orr.w	r3, r3, #4
 80008f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008fa:	4b43      	ldr	r3, [pc, #268]	; (8000a08 <MX_GPIO_Init+0x130>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	f003 0304 	and.w	r3, r3, #4
 8000902:	613b      	str	r3, [r7, #16]
 8000904:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000906:	4b40      	ldr	r3, [pc, #256]	; (8000a08 <MX_GPIO_Init+0x130>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090a:	4a3f      	ldr	r2, [pc, #252]	; (8000a08 <MX_GPIO_Init+0x130>)
 800090c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000910:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000912:	4b3d      	ldr	r3, [pc, #244]	; (8000a08 <MX_GPIO_Init+0x130>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b3a      	ldr	r3, [pc, #232]	; (8000a08 <MX_GPIO_Init+0x130>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000922:	4a39      	ldr	r2, [pc, #228]	; (8000a08 <MX_GPIO_Init+0x130>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	64d3      	str	r3, [r2, #76]	; 0x4c
 800092a:	4b37      	ldr	r3, [pc, #220]	; (8000a08 <MX_GPIO_Init+0x130>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	60bb      	str	r3, [r7, #8]
 8000934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	4b34      	ldr	r3, [pc, #208]	; (8000a08 <MX_GPIO_Init+0x130>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093a:	4a33      	ldr	r2, [pc, #204]	; (8000a08 <MX_GPIO_Init+0x130>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000942:	4b31      	ldr	r3, [pc, #196]	; (8000a08 <MX_GPIO_Init+0x130>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	607b      	str	r3, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 800094e:	2200      	movs	r2, #0
 8000950:	21b0      	movs	r1, #176	; 0xb0
 8000952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000956:	f002 fa7f 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ENABLE_HT_CEA_DSSD_Pin|LD4_Pin|ENABLE_HT_IJC_DSSD_Pin|ENABLE_2_IJC_Pin
 800095a:	2200      	movs	r2, #0
 800095c:	f243 31e0 	movw	r1, #13280	; 0x33e0
 8000960:	482a      	ldr	r0, [pc, #168]	; (8000a0c <MX_GPIO_Init+0x134>)
 8000962:	f002 fa79 	bl	8002e58 <HAL_GPIO_WritePin>
                          |ENABLE_3_CEA_Pin|ENABLE_4_Pin|ENABLE_5_UCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TIMING_PIN_GPIO_Port, TIMING_PIN_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2140      	movs	r1, #64	; 0x40
 800096a:	4829      	ldr	r0, [pc, #164]	; (8000a10 <MX_GPIO_Init+0x138>)
 800096c:	f002 fa74 	bl	8002e58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000970:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000976:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800097a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	4822      	ldr	r0, [pc, #136]	; (8000a10 <MX_GPIO_Init+0x138>)
 8000988:	f002 f8d4 	bl	8002b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 800098c:	23b0      	movs	r3, #176	; 0xb0
 800098e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000990:	2301      	movs	r3, #1
 8000992:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	2300      	movs	r3, #0
 800099a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	4619      	mov	r1, r3
 80009a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009a6:	f002 f8c5 	bl	8002b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80009aa:	2340      	movs	r3, #64	; 0x40
 80009ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ae:	2300      	movs	r3, #0
 80009b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009b2:	2301      	movs	r3, #1
 80009b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 0314 	add.w	r3, r7, #20
 80009ba:	4619      	mov	r1, r3
 80009bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c0:	f002 f8b8 	bl	8002b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENABLE_HT_CEA_DSSD_Pin LD4_Pin ENABLE_HT_IJC_DSSD_Pin ENABLE_2_IJC_Pin
                           ENABLE_3_CEA_Pin ENABLE_4_Pin ENABLE_5_UCD_Pin */
  GPIO_InitStruct.Pin = ENABLE_HT_CEA_DSSD_Pin|LD4_Pin|ENABLE_HT_IJC_DSSD_Pin|ENABLE_2_IJC_Pin
 80009c4:	f243 33e0 	movw	r3, #13280	; 0x33e0
 80009c8:	617b      	str	r3, [r7, #20]
                          |ENABLE_3_CEA_Pin|ENABLE_4_Pin|ENABLE_5_UCD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ca:	2301      	movs	r3, #1
 80009cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 0314 	add.w	r3, r7, #20
 80009da:	4619      	mov	r1, r3
 80009dc:	480b      	ldr	r0, [pc, #44]	; (8000a0c <MX_GPIO_Init+0x134>)
 80009de:	f002 f8a9 	bl	8002b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIMING_PIN_Pin */
  GPIO_InitStruct.Pin = TIMING_PIN_Pin;
 80009e2:	2340      	movs	r3, #64	; 0x40
 80009e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e6:	2301      	movs	r3, #1
 80009e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ee:	2300      	movs	r3, #0
 80009f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIMING_PIN_GPIO_Port, &GPIO_InitStruct);
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	4619      	mov	r1, r3
 80009f8:	4805      	ldr	r0, [pc, #20]	; (8000a10 <MX_GPIO_Init+0x138>)
 80009fa:	f002 f89b 	bl	8002b34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 80009fe:	bf00      	nop
 8000a00:	3728      	adds	r7, #40	; 0x28
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	48000400 	.word	0x48000400
 8000a10:	48000800 	.word	0x48000800

08000a14 <i2c_read>:
}
*/
// ###############################################

HAL_StatusTypeDef i2c_read(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t *in_ptr, uint16_t countRX)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b088      	sub	sp, #32
 8000a18:	af02      	add	r7, sp, #8
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	607a      	str	r2, [r7, #4]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	460b      	mov	r3, r1
 8000a22:	72fb      	strb	r3, [r7, #11]
 8000a24:	4613      	mov	r3, r2
 8000a26:	813b      	strh	r3, [r7, #8]
	// Read bytes over I2C
	HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(hi2c, dev_addr, in_ptr, countRX, I2C_TIMEOUT_DURATION);
 8000a28:	7afb      	ldrb	r3, [r7, #11]
 8000a2a:	b299      	uxth	r1, r3
 8000a2c:	893b      	ldrh	r3, [r7, #8]
 8000a2e:	220a      	movs	r2, #10
 8000a30:	9200      	str	r2, [sp, #0]
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	68f8      	ldr	r0, [r7, #12]
 8000a36:	f002 fbf5 	bl	8003224 <HAL_I2C_Master_Receive>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	75fb      	strb	r3, [r7, #23]
	return(ret);
 8000a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3718      	adds	r7, #24
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <i2c_write>:

HAL_StatusTypeDef i2c_write(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t *out_ptr, uint16_t countTX)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b088      	sub	sp, #32
 8000a4c:	af02      	add	r7, sp, #8
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	607a      	str	r2, [r7, #4]
 8000a52:	461a      	mov	r2, r3
 8000a54:	460b      	mov	r3, r1
 8000a56:	72fb      	strb	r3, [r7, #11]
 8000a58:	4613      	mov	r3, r2
 8000a5a:	813b      	strh	r3, [r7, #8]
	// Write bytes over I2C
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(hi2c, dev_addr, out_ptr, countTX, I2C_TIMEOUT_DURATION);
 8000a5c:	7afb      	ldrb	r3, [r7, #11]
 8000a5e:	b299      	uxth	r1, r3
 8000a60:	893b      	ldrh	r3, [r7, #8]
 8000a62:	220a      	movs	r2, #10
 8000a64:	9200      	str	r2, [sp, #0]
 8000a66:	687a      	ldr	r2, [r7, #4]
 8000a68:	68f8      	ldr	r0, [r7, #12]
 8000a6a:	f002 fac3 	bl	8002ff4 <HAL_I2C_Master_Transmit>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	75fb      	strb	r3, [r7, #23]
	return(ret);
 8000a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3718      	adds	r7, #24
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <i2c_write_read>:

HAL_StatusTypeDef i2c_write_read(I2C_HandleTypeDef *hi2c, uint8_t dev_addr, uint8_t *out_ptr, uint16_t countTX, uint8_t *in_ptr, uint16_t countRX)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b086      	sub	sp, #24
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	607a      	str	r2, [r7, #4]
 8000a86:	461a      	mov	r2, r3
 8000a88:	460b      	mov	r3, r1
 8000a8a:	72fb      	strb	r3, [r7, #11]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	813b      	strh	r3, [r7, #8]
	// The status used to indicate success/error
	HAL_StatusTypeDef status = HAL_OK;
 8000a90:	2300      	movs	r3, #0
 8000a92:	757b      	strb	r3, [r7, #21]
	uint8_t tx_attemps = I2C_TX_MAX_ATTEMPTS;
 8000a94:	2305      	movs	r3, #5
 8000a96:	75fb      	strb	r3, [r7, #23]
	uint8_t rx_attemps = I2C_RX_MAX_ATTEMPTS;
 8000a98:	2305      	movs	r3, #5
 8000a9a:	75bb      	strb	r3, [r7, #22]

	do
	{
		// Write operation
		if(tx_attemps < I2C_TX_MAX_ATTEMPTS){HAL_Delay(I2C_TX_ATTEMPT_PERIOD);} // Delay if re-attempting I2C Operation
 8000a9c:	7dfb      	ldrb	r3, [r7, #23]
 8000a9e:	2b04      	cmp	r3, #4
 8000aa0:	d802      	bhi.n	8000aa8 <i2c_write_read+0x2c>
 8000aa2:	2064      	movs	r0, #100	; 0x64
 8000aa4:	f001 fec2 	bl	800282c <HAL_Delay>
		status = i2c_write(hi2c, dev_addr, out_ptr, countTX);						// Perform I2C operation
 8000aa8:	893b      	ldrh	r3, [r7, #8]
 8000aaa:	7af9      	ldrb	r1, [r7, #11]
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	68f8      	ldr	r0, [r7, #12]
 8000ab0:	f7ff ffca 	bl	8000a48 <i2c_write>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	757b      	strb	r3, [r7, #21]
		tx_attemps --;															// Decrement the attempt counter
 8000ab8:	7dfb      	ldrb	r3, [r7, #23]
 8000aba:	3b01      	subs	r3, #1
 8000abc:	75fb      	strb	r3, [r7, #23]
	}while((status == HAL_ERROR) && (tx_attemps > 0));						    // Check the I2C operation status
 8000abe:	7d7b      	ldrb	r3, [r7, #21]
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d102      	bne.n	8000aca <i2c_write_read+0x4e>
 8000ac4:	7dfb      	ldrb	r3, [r7, #23]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d1e8      	bne.n	8000a9c <i2c_write_read+0x20>

	if(status == HAL_ERROR){return(status);}
 8000aca:	7d7b      	ldrb	r3, [r7, #21]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d101      	bne.n	8000ad4 <i2c_write_read+0x58>
 8000ad0:	7d7b      	ldrb	r3, [r7, #21]
 8000ad2:	e01a      	b.n	8000b0a <i2c_write_read+0x8e>

	HAL_Delay(5);
 8000ad4:	2005      	movs	r0, #5
 8000ad6:	f001 fea9 	bl	800282c <HAL_Delay>

	do
	{
		// Read operation
		status =  i2c_read(hi2c, dev_addr, in_ptr, countRX); 						// Delay if re-attempting I2C Operation
 8000ada:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000adc:	7af9      	ldrb	r1, [r7, #11]
 8000ade:	6a3a      	ldr	r2, [r7, #32]
 8000ae0:	68f8      	ldr	r0, [r7, #12]
 8000ae2:	f7ff ff97 	bl	8000a14 <i2c_read>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	757b      	strb	r3, [r7, #21]
		if(rx_attemps < I2C_RX_MAX_ATTEMPTS){HAL_Delay(I2C_RX_ATTEMPT_PERIOD);}	// Perform I2C operation
 8000aea:	7dbb      	ldrb	r3, [r7, #22]
 8000aec:	2b04      	cmp	r3, #4
 8000aee:	d802      	bhi.n	8000af6 <i2c_write_read+0x7a>
 8000af0:	2064      	movs	r0, #100	; 0x64
 8000af2:	f001 fe9b 	bl	800282c <HAL_Delay>
		rx_attemps --;															// Decrement the attempt counter
 8000af6:	7dbb      	ldrb	r3, [r7, #22]
 8000af8:	3b01      	subs	r3, #1
 8000afa:	75bb      	strb	r3, [r7, #22]
	}while((status == HAL_ERROR) && (rx_attemps > 0));							// Check the I2C operation status
 8000afc:	7d7b      	ldrb	r3, [r7, #21]
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d102      	bne.n	8000b08 <i2c_write_read+0x8c>
 8000b02:	7dbb      	ldrb	r3, [r7, #22]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d1e8      	bne.n	8000ada <i2c_write_read+0x5e>

	return(status);
 8000b08:	7d7b      	ldrb	r3, [r7, #21]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3718      	adds	r7, #24
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
	...

08000b14 <max6911_read>:
//************************************
//        Chips and Devs
//************************************

uint16_t max6911_read(I2C_HandleTypeDef *hi2c, uint8_t device_addr, uint8_t cmd_msb, uint8_t cmd_lsb)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af02      	add	r7, sp, #8
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	4608      	mov	r0, r1
 8000b1e:	4611      	mov	r1, r2
 8000b20:	461a      	mov	r2, r3
 8000b22:	4603      	mov	r3, r0
 8000b24:	70fb      	strb	r3, [r7, #3]
 8000b26:	460b      	mov	r3, r1
 8000b28:	70bb      	strb	r3, [r7, #2]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	707b      	strb	r3, [r7, #1]
	uint16_t temp_data = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	81fb      	strh	r3, [r7, #14]
	uint8_t rx_data[2] = {0x00, 0x00};
 8000b32:	2300      	movs	r3, #0
 8000b34:	81bb      	strh	r3, [r7, #12]
	uint8_t tx_data[2] = {0x00, 0x00};
 8000b36:	2300      	movs	r3, #0
 8000b38:	813b      	strh	r3, [r7, #8]

	// Init the device ctrl reg1
	max6911_set_ctrl1_register(INIT_WITH_CURRENT_GAIN_8);
 8000b3a:	2000      	movs	r0, #0
 8000b3c:	f000 f864 	bl	8000c08 <max6911_set_ctrl1_register>

	// Write to the control register 1 and 2
	tx_data[0] = CONTROL_REGISTER_1;
 8000b40:	230a      	movs	r3, #10
 8000b42:	723b      	strb	r3, [r7, #8]
	tx_data[1] = max6911.ctrl_reg_1.byte;
 8000b44:	4b2e      	ldr	r3, [pc, #184]	; (8000c00 <max6911_read+0xec>)
 8000b46:	7b1b      	ldrb	r3, [r3, #12]
 8000b48:	727b      	strb	r3, [r7, #9]
	i2c_write(hi2c, device_addr, &tx_data[0], 2);
 8000b4a:	f107 0208 	add.w	r2, r7, #8
 8000b4e:	78f9      	ldrb	r1, [r7, #3]
 8000b50:	2302      	movs	r3, #2
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f7ff ff78 	bl	8000a48 <i2c_write>
	// -------------------------------------------
	tx_data[0] = CONTROL_REGISTER_2;
 8000b58:	230b      	movs	r3, #11
 8000b5a:	723b      	strb	r3, [r7, #8]
	tx_data[1] = max6911.ctrl_reg_2.byte;
 8000b5c:	4b28      	ldr	r3, [pc, #160]	; (8000c00 <max6911_read+0xec>)
 8000b5e:	7b5b      	ldrb	r3, [r3, #13]
 8000b60:	727b      	strb	r3, [r7, #9]
	i2c_write(hi2c, device_addr, &tx_data[0], 2);
 8000b62:	f107 0208 	add.w	r2, r7, #8
 8000b66:	78f9      	ldrb	r1, [r7, #3]
 8000b68:	2302      	movs	r3, #2
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff ff6c 	bl	8000a48 <i2c_write>
	// status = i2c_write_cmd_data(hi2c, device_addr, CONTROL_REGISTER_1, &max6911.ctrl_reg_1.byte, 1);
	// status = i2c_write_cmd_data(hi2c, device_addr, CONTROL_REGISTER_2, &max6911.ctrl_reg_2.byte, 1);
	// #############################################################################

	// Set up the device for normal fast read operation
	max6911_set_ctrl1_register(FASTREAD_NORMAL_OPERATION);
 8000b70:	2001      	movs	r0, #1
 8000b72:	f000 f849 	bl	8000c08 <max6911_set_ctrl1_register>

	// Write to the control register 1 and 2
	tx_data[0] = CONTROL_REGISTER_1;
 8000b76:	230a      	movs	r3, #10
 8000b78:	723b      	strb	r3, [r7, #8]
	tx_data[1] = max6911.ctrl_reg_1.byte;
 8000b7a:	4b21      	ldr	r3, [pc, #132]	; (8000c00 <max6911_read+0xec>)
 8000b7c:	7b1b      	ldrb	r3, [r3, #12]
 8000b7e:	727b      	strb	r3, [r7, #9]
	i2c_write(hi2c, device_addr, &tx_data[0], 2);
 8000b80:	f107 0208 	add.w	r2, r7, #8
 8000b84:	78f9      	ldrb	r1, [r7, #3]
 8000b86:	2302      	movs	r3, #2
 8000b88:	6878      	ldr	r0, [r7, #4]
 8000b8a:	f7ff ff5d 	bl	8000a48 <i2c_write>
	// -------------------------------------------
	tx_data[0] = CONTROL_REGISTER_2;
 8000b8e:	230b      	movs	r3, #11
 8000b90:	723b      	strb	r3, [r7, #8]
	tx_data[1] = max6911.ctrl_reg_2.byte;
 8000b92:	4b1b      	ldr	r3, [pc, #108]	; (8000c00 <max6911_read+0xec>)
 8000b94:	7b5b      	ldrb	r3, [r3, #13]
 8000b96:	727b      	strb	r3, [r7, #9]
	i2c_write(hi2c, device_addr, &tx_data[0], 2);
 8000b98:	f107 0208 	add.w	r2, r7, #8
 8000b9c:	78f9      	ldrb	r1, [r7, #3]
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f7ff ff51 	bl	8000a48 <i2c_write>
	// status = i2c_write_cmd_data(hi2c, device_addr, CONTROL_REGISTER_1, &max6911.ctrl_reg_1.byte, 1);
	// status = i2c_write_cmd_data(hi2c, device_addr, CONTROL_REGISTER_2, &max6911.ctrl_reg_2.byte, 1);
	// #############################################################################

	// Set up the read for MSB and LSB
	status = i2c_write_read(hi2c, device_addr, &cmd_msb, 1, &rx_data[0], 1);
 8000ba6:	1cba      	adds	r2, r7, #2
 8000ba8:	78f9      	ldrb	r1, [r7, #3]
 8000baa:	2301      	movs	r3, #1
 8000bac:	9301      	str	r3, [sp, #4]
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	9300      	str	r3, [sp, #0]
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	6878      	ldr	r0, [r7, #4]
 8000bb8:	f7ff ff60 	bl	8000a7c <i2c_write_read>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <max6911_read+0xf0>)
 8000bc2:	701a      	strb	r2, [r3, #0]
	status = i2c_write_read(hi2c, device_addr, &cmd_lsb, 1, &rx_data[1], 1);
 8000bc4:	1c7a      	adds	r2, r7, #1
 8000bc6:	78f9      	ldrb	r1, [r7, #3]
 8000bc8:	2301      	movs	r3, #1
 8000bca:	9301      	str	r3, [sp, #4]
 8000bcc:	f107 030c 	add.w	r3, r7, #12
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	9300      	str	r3, [sp, #0]
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f7ff ff50 	bl	8000a7c <i2c_write_read>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	461a      	mov	r2, r3
 8000be0:	4b08      	ldr	r3, [pc, #32]	; (8000c04 <max6911_read+0xf0>)
 8000be2:	701a      	strb	r2, [r3, #0]

	temp_data = (rx_data[0]<<8) | (rx_data[1]);
 8000be4:	7b3b      	ldrb	r3, [r7, #12]
 8000be6:	021b      	lsls	r3, r3, #8
 8000be8:	b21a      	sxth	r2, r3
 8000bea:	7b7b      	ldrb	r3, [r7, #13]
 8000bec:	b21b      	sxth	r3, r3
 8000bee:	4313      	orrs	r3, r2
 8000bf0:	b21b      	sxth	r3, r3
 8000bf2:	81fb      	strh	r3, [r7, #14]
	return(temp_data);
 8000bf4:	89fb      	ldrh	r3, [r7, #14]

}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3710      	adds	r7, #16
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000234 	.word	0x20000234
 8000c04:	20000200 	.word	0x20000200

08000c08 <max6911_set_ctrl1_register>:


void max6911_set_ctrl1_register(_max6911_ctrl selector)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]

	switch(selector)
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d002      	beq.n	8000c1e <max6911_set_ctrl1_register+0x16>
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d020      	beq.n	8000c5e <max6911_set_ctrl1_register+0x56>
			break;
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
		default:
			break;
 8000c1c:	e03e      	b.n	8000c9c <max6911_set_ctrl1_register+0x94>
			max6911.ctrl_reg_1.bits.SHDN  = SHDN_NORMAL_OPERATION_DEC;
 8000c1e:	4a22      	ldr	r2, [pc, #136]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c20:	7b13      	ldrb	r3, [r2, #12]
 8000c22:	f36f 03c3 	bfc	r3, #3, #1
 8000c26:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_1.bits.LR    = LD_NORMAL_OPERATION_DEC;
 8000c28:	4a1f      	ldr	r2, [pc, #124]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c2a:	7b13      	ldrb	r3, [r2, #12]
 8000c2c:	f36f 1304 	bfc	r3, #4, #1
 8000c30:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_1.bits.MODE  = AMP_COMP_NORMAL_OPERATION_DEC;
 8000c32:	4a1d      	ldr	r2, [pc, #116]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c34:	7b13      	ldrb	r3, [r2, #12]
 8000c36:	f36f 1347 	bfc	r3, #5, #3
 8000c3a:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_1.bits.MUX   = CHANNEL_A_GAIN_8x_DEC;
 8000c3c:	4a1a      	ldr	r2, [pc, #104]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c3e:	7b13      	ldrb	r3, [r2, #12]
 8000c40:	2102      	movs	r1, #2
 8000c42:	f361 0302 	bfi	r3, r1, #0, #3
 8000c46:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_2.bits.DTIM  = DTIM_1_MS_BITS_DEC;
 8000c48:	4a17      	ldr	r2, [pc, #92]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c4a:	7b53      	ldrb	r3, [r2, #13]
 8000c4c:	f36f 03c3 	bfc	r3, #3, #1
 8000c50:	7353      	strb	r3, [r2, #13]
			max6911.ctrl_reg_2.bits.RTIM  = RTIM_50_MS_BITS_DEC;
 8000c52:	4a15      	ldr	r2, [pc, #84]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c54:	7b53      	ldrb	r3, [r2, #13]
 8000c56:	f36f 0382 	bfc	r3, #2, #1
 8000c5a:	7353      	strb	r3, [r2, #13]
			break;
 8000c5c:	e01e      	b.n	8000c9c <max6911_set_ctrl1_register+0x94>
			max6911.ctrl_reg_1.bits.SHDN  = SHDN_NORMAL_OPERATION_DEC;
 8000c5e:	4a12      	ldr	r2, [pc, #72]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c60:	7b13      	ldrb	r3, [r2, #12]
 8000c62:	f36f 03c3 	bfc	r3, #3, #1
 8000c66:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_1.bits.LR    = LD_NORMAL_OPERATION_DEC;
 8000c68:	4a0f      	ldr	r2, [pc, #60]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c6a:	7b13      	ldrb	r3, [r2, #12]
 8000c6c:	f36f 1304 	bfc	r3, #4, #1
 8000c70:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_1.bits.MODE  = AMP_COMP_NORMAL_OPERATION_DEC;
 8000c72:	4a0d      	ldr	r2, [pc, #52]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c74:	7b13      	ldrb	r3, [r2, #12]
 8000c76:	f36f 1347 	bfc	r3, #5, #3
 8000c7a:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_1.bits.MUX   = CHANNEL_FAST_READ_DEC;
 8000c7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c7e:	7b13      	ldrb	r3, [r2, #12]
 8000c80:	f043 0307 	orr.w	r3, r3, #7
 8000c84:	7313      	strb	r3, [r2, #12]
			max6911.ctrl_reg_2.bits.DTIM  = DTIM_1_MS_BITS_DEC;
 8000c86:	4a08      	ldr	r2, [pc, #32]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c88:	7b53      	ldrb	r3, [r2, #13]
 8000c8a:	f36f 03c3 	bfc	r3, #3, #1
 8000c8e:	7353      	strb	r3, [r2, #13]
			max6911.ctrl_reg_2.bits.RTIM  = RTIM_50_MS_BITS_DEC;
 8000c90:	4a05      	ldr	r2, [pc, #20]	; (8000ca8 <max6911_set_ctrl1_register+0xa0>)
 8000c92:	7b53      	ldrb	r3, [r2, #13]
 8000c94:	f36f 0382 	bfc	r3, #2, #1
 8000c98:	7353      	strb	r3, [r2, #13]
			break;
 8000c9a:	bf00      	nop
	}
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	20000234 	.word	0x20000234

08000cac <ht_cea_enable_set>:
//            HV
//************************************

// Board enable functions
void ht_cea_enable_set(bool gpio_state)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ENABLE_HT_CEA_DSSD_GPIO_Port, ENABLE_HT_CEA_DSSD_Pin, gpio_state);
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	461a      	mov	r2, r3
 8000cba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cbe:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <ht_cea_enable_set+0x28>)
 8000cc0:	f002 f8ca 	bl	8002e58 <HAL_GPIO_WritePin>
	cea_detector.hv_enable_state  = gpio_state;
 8000cc4:	4a04      	ldr	r2, [pc, #16]	; (8000cd8 <ht_cea_enable_set+0x2c>)
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	7313      	strb	r3, [r2, #12]

}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	48000400 	.word	0x48000400
 8000cd8:	20000224 	.word	0x20000224

08000cdc <ht_ijc_enable_set>:
	cea_detector.hv_enable_state = HAL_GPIO_ReadPin(ENABLE_HT_CEA_DSSD_GPIO_Port, ENABLE_HT_CEA_DSSD_Pin);
	return(cea_detector.hv_enable_state);
}

void ht_ijc_enable_set(bool gpio_state)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ENABLE_HT_IJC_DSSD_GPIO_Port, ENABLE_HT_IJC_DSSD_Pin, gpio_state);
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	2120      	movs	r1, #32
 8000cec:	4804      	ldr	r0, [pc, #16]	; (8000d00 <ht_ijc_enable_set+0x24>)
 8000cee:	f002 f8b3 	bl	8002e58 <HAL_GPIO_WritePin>
	ijc_detector.hv_enable_state  = gpio_state;
 8000cf2:	4a04      	ldr	r2, [pc, #16]	; (8000d04 <ht_ijc_enable_set+0x28>)
 8000cf4:	79fb      	ldrb	r3, [r7, #7]
 8000cf6:	7313      	strb	r3, [r2, #12]

}
 8000cf8:	bf00      	nop
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	48000400 	.word	0x48000400
 8000d04:	20000214 	.word	0x20000214

08000d08 <ijc_dssd_ramp_loop>:
	return(ijc_detector.hv_enable_state);
}


void ijc_dssd_ramp_loop(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af02      	add	r7, sp, #8
	// Control for the ramp up/down of the IJC voltage

	uint16_t max6911_measured_voltage = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[2] = {0x00, 0x00};
 8000d12:	2300      	movs	r3, #0
 8000d14:	803b      	strh	r3, [r7, #0]

	if(ijc_detector.ramp_flag == true && ijc_detector.hv_loop_enable == true)
 8000d16:	4b45      	ldr	r3, [pc, #276]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f000 8082 	beq.w	8000e24 <ijc_dssd_ramp_loop+0x11c>
 8000d20:	4b42      	ldr	r3, [pc, #264]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d22:	785b      	ldrb	r3, [r3, #1]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d07d      	beq.n	8000e24 <ijc_dssd_ramp_loop+0x11c>
	{
		// Read the MAX9611 voltage value
		max6911_measured_voltage = max6911_read(&hi2c2, ADDR_IJC_MAX9611_HV_VOLTAGE, RSP_DATA_BYTE_MSB, RSP_DATA_BYTE_LSB);
 8000d28:	2303      	movs	r3, #3
 8000d2a:	2202      	movs	r2, #2
 8000d2c:	21e4      	movs	r1, #228	; 0xe4
 8000d2e:	4840      	ldr	r0, [pc, #256]	; (8000e30 <ijc_dssd_ramp_loop+0x128>)
 8000d30:	f7ff fef0 	bl	8000b14 <max6911_read>
 8000d34:	4603      	mov	r3, r0
 8000d36:	80fb      	strh	r3, [r7, #6]

		// Shift the measured voltage down by 4 bits
		max6911_measured_voltage = max6911_measured_voltage >> 4;
 8000d38:	88fb      	ldrh	r3, [r7, #6]
 8000d3a:	091b      	lsrs	r3, r3, #4
 8000d3c:	80fb      	strh	r3, [r7, #6]

		// Get the current digipot value
		status = ijc_i2c_read(ADDR_IJC_DIGIPOT, &ijc_detector.hv_digipot_value, 1); 						// Delay if re-attempting I2C Operation
 8000d3e:	2201      	movs	r2, #1
 8000d40:	493c      	ldr	r1, [pc, #240]	; (8000e34 <ijc_dssd_ramp_loop+0x12c>)
 8000d42:	2058      	movs	r0, #88	; 0x58
 8000d44:	f000 fb68 	bl	8001418 <ijc_i2c_read>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	4b3a      	ldr	r3, [pc, #232]	; (8000e38 <ijc_dssd_ramp_loop+0x130>)
 8000d4e:	701a      	strb	r2, [r3, #0]

		// Check if the read value is greater than or less than the target value
		// This gets the direction of the ramp (up/down)
		if((ijc_detector.hv_targate_value > max6911_measured_voltage) && (max6911_measured_voltage < (ijc_detector.hv_targate_value - ijc_detector.hv_lower_deadband)))
 8000d50:	4b36      	ldr	r3, [pc, #216]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d52:	891b      	ldrh	r3, [r3, #8]
 8000d54:	88fa      	ldrh	r2, [r7, #6]
 8000d56:	429a      	cmp	r2, r3
 8000d58:	d220      	bcs.n	8000d9c <ijc_dssd_ramp_loop+0x94>
 8000d5a:	88fa      	ldrh	r2, [r7, #6]
 8000d5c:	4b33      	ldr	r3, [pc, #204]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d5e:	891b      	ldrh	r3, [r3, #8]
 8000d60:	4619      	mov	r1, r3
 8000d62:	4b32      	ldr	r3, [pc, #200]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d64:	795b      	ldrb	r3, [r3, #5]
 8000d66:	1acb      	subs	r3, r1, r3
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	da17      	bge.n	8000d9c <ijc_dssd_ramp_loop+0x94>
		{
			// If the target is greater than the current value, increment the digipot value
			if (ijc_detector.hv_digipot_value <= 149)
 8000d6c:	4b2f      	ldr	r3, [pc, #188]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d6e:	799b      	ldrb	r3, [r3, #6]
 8000d70:	2b95      	cmp	r3, #149	; 0x95
 8000d72:	d854      	bhi.n	8000e1e <ijc_dssd_ramp_loop+0x116>
			{
				ijc_detector.hv_digipot_value ++;
 8000d74:	4b2d      	ldr	r3, [pc, #180]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d76:	799b      	ldrb	r3, [r3, #6]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	b2da      	uxtb	r2, r3
 8000d7c:	4b2b      	ldr	r3, [pc, #172]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d7e:	719a      	strb	r2, [r3, #6]

				// Write the digipot value - with 5 attempts
				tx_data[1] = ijc_detector.hv_digipot_value;
 8000d80:	4b2a      	ldr	r3, [pc, #168]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d82:	799b      	ldrb	r3, [r3, #6]
 8000d84:	707b      	strb	r3, [r7, #1]
				HAL_StatusTypeDef status = ijc_i2c_write_read(ADDR_IJC_DIGIPOT, &tx_data[0], 2, &ijc_detector.hv_digipot_value, 1);
 8000d86:	4639      	mov	r1, r7
 8000d88:	2301      	movs	r3, #1
 8000d8a:	9300      	str	r3, [sp, #0]
 8000d8c:	4b29      	ldr	r3, [pc, #164]	; (8000e34 <ijc_dssd_ramp_loop+0x12c>)
 8000d8e:	2202      	movs	r2, #2
 8000d90:	2058      	movs	r0, #88	; 0x58
 8000d92:	f000 fb5b 	bl	800144c <ijc_i2c_write_read>
 8000d96:	4603      	mov	r3, r0
 8000d98:	717b      	strb	r3, [r7, #5]
			if (ijc_detector.hv_digipot_value <= 149)
 8000d9a:	e040      	b.n	8000e1e <ijc_dssd_ramp_loop+0x116>
			}
		}
		else if ((ijc_detector.hv_targate_value < max6911_measured_voltage) && (max6911_measured_voltage > (ijc_detector.hv_targate_value + ijc_detector.hv_upper_deadband)))
 8000d9c:	4b23      	ldr	r3, [pc, #140]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000d9e:	891b      	ldrh	r3, [r3, #8]
 8000da0:	88fa      	ldrh	r2, [r7, #6]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d920      	bls.n	8000de8 <ijc_dssd_ramp_loop+0xe0>
 8000da6:	88fa      	ldrh	r2, [r7, #6]
 8000da8:	4b20      	ldr	r3, [pc, #128]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000daa:	891b      	ldrh	r3, [r3, #8]
 8000dac:	4619      	mov	r1, r3
 8000dae:	4b1f      	ldr	r3, [pc, #124]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000db0:	791b      	ldrb	r3, [r3, #4]
 8000db2:	440b      	add	r3, r1
 8000db4:	429a      	cmp	r2, r3
 8000db6:	dd17      	ble.n	8000de8 <ijc_dssd_ramp_loop+0xe0>
		{
			if (ijc_detector.hv_digipot_value >= 1)
 8000db8:	4b1c      	ldr	r3, [pc, #112]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000dba:	799b      	ldrb	r3, [r3, #6]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d02e      	beq.n	8000e1e <ijc_dssd_ramp_loop+0x116>
			{
				// If the target is less than the current value
				ijc_detector.hv_digipot_value --;
 8000dc0:	4b1a      	ldr	r3, [pc, #104]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000dc2:	799b      	ldrb	r3, [r3, #6]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	4b18      	ldr	r3, [pc, #96]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000dca:	719a      	strb	r2, [r3, #6]

				// Write the digipot value - with 5 attempts
				tx_data[1] = ijc_detector.hv_digipot_value;
 8000dcc:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000dce:	799b      	ldrb	r3, [r3, #6]
 8000dd0:	707b      	strb	r3, [r7, #1]

				HAL_StatusTypeDef status = ijc_i2c_write_read(ADDR_IJC_DIGIPOT, &tx_data[0], 2, &ijc_detector.hv_digipot_value, 1);
 8000dd2:	4639      	mov	r1, r7
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	4b16      	ldr	r3, [pc, #88]	; (8000e34 <ijc_dssd_ramp_loop+0x12c>)
 8000dda:	2202      	movs	r2, #2
 8000ddc:	2058      	movs	r0, #88	; 0x58
 8000dde:	f000 fb35 	bl	800144c <ijc_i2c_write_read>
 8000de2:	4603      	mov	r3, r0
 8000de4:	713b      	strb	r3, [r7, #4]
			if (ijc_detector.hv_digipot_value >= 1)
 8000de6:	e01a      	b.n	8000e1e <ijc_dssd_ramp_loop+0x116>
			}
		}
		else if((ijc_detector.hv_targate_value == 0) && (ijc_detector.hv_digipot_value > 0))
 8000de8:	4b10      	ldr	r3, [pc, #64]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000dea:	891b      	ldrh	r3, [r3, #8]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d116      	bne.n	8000e1e <ijc_dssd_ramp_loop+0x116>
 8000df0:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000df2:	799b      	ldrb	r3, [r3, #6]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d012      	beq.n	8000e1e <ijc_dssd_ramp_loop+0x116>
		{
			// If the value is 0 - continue ramping down to 0 on the digipot
			ijc_detector.hv_digipot_value --;
 8000df8:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000dfa:	799b      	ldrb	r3, [r3, #6]
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	b2da      	uxtb	r2, r3
 8000e00:	4b0a      	ldr	r3, [pc, #40]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000e02:	719a      	strb	r2, [r3, #6]

			// Write the digipot value - with 5 attempts
			tx_data[1] = ijc_detector.hv_digipot_value;
 8000e04:	4b09      	ldr	r3, [pc, #36]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000e06:	799b      	ldrb	r3, [r3, #6]
 8000e08:	707b      	strb	r3, [r7, #1]

			HAL_StatusTypeDef status = ijc_i2c_write_read(ADDR_IJC_DIGIPOT, &tx_data[0], 2, &ijc_detector.hv_digipot_value, 1);
 8000e0a:	4639      	mov	r1, r7
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <ijc_dssd_ramp_loop+0x12c>)
 8000e12:	2202      	movs	r2, #2
 8000e14:	2058      	movs	r0, #88	; 0x58
 8000e16:	f000 fb19 	bl	800144c <ijc_i2c_write_read>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	70fb      	strb	r3, [r7, #3]
		}
		ijc_detector.ramp_flag  = false;
 8000e1e:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <ijc_dssd_ramp_loop+0x124>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
	}
}
 8000e24:	bf00      	nop
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20000214 	.word	0x20000214
 8000e30:	20000084 	.word	0x20000084
 8000e34:	2000021a 	.word	0x2000021a
 8000e38:	20000200 	.word	0x20000200

08000e3c <cea_dssd_ramp_loop>:




void cea_dssd_ramp_loop(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af02      	add	r7, sp, #8
	// Control for the ramp up/down of the CEA voltage

	uint16_t max6911_measured_voltage = 0;
 8000e42:	2300      	movs	r3, #0
 8000e44:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[2] = {0x00, 0x00};
 8000e46:	2300      	movs	r3, #0
 8000e48:	803b      	strh	r3, [r7, #0]

	if(cea_detector.ramp_flag == true && cea_detector.hv_loop_enable == true)
 8000e4a:	4b45      	ldr	r3, [pc, #276]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f000 8082 	beq.w	8000f58 <cea_dssd_ramp_loop+0x11c>
 8000e54:	4b42      	ldr	r3, [pc, #264]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000e56:	785b      	ldrb	r3, [r3, #1]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d07d      	beq.n	8000f58 <cea_dssd_ramp_loop+0x11c>
	{
		// Read the MAX9611 voltage value
		max6911_measured_voltage = max6911_read(&hi2c3, ADDR_CEA_MAX9611_HV_VOLTAGE, RSP_DATA_BYTE_MSB, RSP_DATA_BYTE_LSB);
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	2202      	movs	r2, #2
 8000e60:	21ee      	movs	r1, #238	; 0xee
 8000e62:	4840      	ldr	r0, [pc, #256]	; (8000f64 <cea_dssd_ramp_loop+0x128>)
 8000e64:	f7ff fe56 	bl	8000b14 <max6911_read>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	80fb      	strh	r3, [r7, #6]

		// Shift the measured voltage down by 4 bits
		max6911_measured_voltage = max6911_measured_voltage >> 4;
 8000e6c:	88fb      	ldrh	r3, [r7, #6]
 8000e6e:	091b      	lsrs	r3, r3, #4
 8000e70:	80fb      	strh	r3, [r7, #6]

		//HAL_Delay(100);

		// Get the current digipot value
		status = cea_i2c_read(ADDR_CEA_DIGIPOT, &cea_detector.hv_digipot_value, 1); 						// Delay if re-attempting I2C Operation
 8000e72:	2201      	movs	r2, #1
 8000e74:	493c      	ldr	r1, [pc, #240]	; (8000f68 <cea_dssd_ramp_loop+0x12c>)
 8000e76:	2058      	movs	r0, #88	; 0x58
 8000e78:	f000 fbc2 	bl	8001600 <cea_i2c_read>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4b3a      	ldr	r3, [pc, #232]	; (8000f6c <cea_dssd_ramp_loop+0x130>)
 8000e82:	701a      	strb	r2, [r3, #0]

		// Check if the read value is greater than or less than the target value
		// This gets the direction of the ramp (up/down)
		if((cea_detector.hv_targate_value > max6911_measured_voltage) && (max6911_measured_voltage < (cea_detector.hv_targate_value - cea_detector.hv_lower_deadband)))
 8000e84:	4b36      	ldr	r3, [pc, #216]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000e86:	891b      	ldrh	r3, [r3, #8]
 8000e88:	88fa      	ldrh	r2, [r7, #6]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d220      	bcs.n	8000ed0 <cea_dssd_ramp_loop+0x94>
 8000e8e:	88fa      	ldrh	r2, [r7, #6]
 8000e90:	4b33      	ldr	r3, [pc, #204]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000e92:	891b      	ldrh	r3, [r3, #8]
 8000e94:	4619      	mov	r1, r3
 8000e96:	4b32      	ldr	r3, [pc, #200]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000e98:	795b      	ldrb	r3, [r3, #5]
 8000e9a:	1acb      	subs	r3, r1, r3
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	da17      	bge.n	8000ed0 <cea_dssd_ramp_loop+0x94>
		{
			// If the target is greater than the current value, increment the digipot value
			if (cea_detector.hv_digipot_value <= 149)
 8000ea0:	4b2f      	ldr	r3, [pc, #188]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000ea2:	799b      	ldrb	r3, [r3, #6]
 8000ea4:	2b95      	cmp	r3, #149	; 0x95
 8000ea6:	d854      	bhi.n	8000f52 <cea_dssd_ramp_loop+0x116>
			{
				cea_detector.hv_digipot_value ++;
 8000ea8:	4b2d      	ldr	r3, [pc, #180]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000eaa:	799b      	ldrb	r3, [r3, #6]
 8000eac:	3301      	adds	r3, #1
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	4b2b      	ldr	r3, [pc, #172]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000eb2:	719a      	strb	r2, [r3, #6]

				// Write the digipot value - with 5 attempts
				tx_data[1] = cea_detector.hv_digipot_value;
 8000eb4:	4b2a      	ldr	r3, [pc, #168]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000eb6:	799b      	ldrb	r3, [r3, #6]
 8000eb8:	707b      	strb	r3, [r7, #1]
				HAL_StatusTypeDef status = cea_i2c_write_read(ADDR_CEA_DIGIPOT, &tx_data[0], 2, &cea_detector.hv_digipot_value, 1);
 8000eba:	4639      	mov	r1, r7
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	4b29      	ldr	r3, [pc, #164]	; (8000f68 <cea_dssd_ramp_loop+0x12c>)
 8000ec2:	2202      	movs	r2, #2
 8000ec4:	2058      	movs	r0, #88	; 0x58
 8000ec6:	f000 fbcb 	bl	8001660 <cea_i2c_write_read>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	717b      	strb	r3, [r7, #5]
			if (cea_detector.hv_digipot_value <= 149)
 8000ece:	e040      	b.n	8000f52 <cea_dssd_ramp_loop+0x116>
			}
		}
		else if ((cea_detector.hv_targate_value < max6911_measured_voltage) && (max6911_measured_voltage > (cea_detector.hv_targate_value + cea_detector.hv_upper_deadband)))
 8000ed0:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000ed2:	891b      	ldrh	r3, [r3, #8]
 8000ed4:	88fa      	ldrh	r2, [r7, #6]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d920      	bls.n	8000f1c <cea_dssd_ramp_loop+0xe0>
 8000eda:	88fa      	ldrh	r2, [r7, #6]
 8000edc:	4b20      	ldr	r3, [pc, #128]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000ede:	891b      	ldrh	r3, [r3, #8]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000ee4:	791b      	ldrb	r3, [r3, #4]
 8000ee6:	440b      	add	r3, r1
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	dd17      	ble.n	8000f1c <cea_dssd_ramp_loop+0xe0>
		{
			if (cea_detector.hv_digipot_value >= 1)
 8000eec:	4b1c      	ldr	r3, [pc, #112]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000eee:	799b      	ldrb	r3, [r3, #6]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d02e      	beq.n	8000f52 <cea_dssd_ramp_loop+0x116>
			{
				// If the target is less than the current value
				cea_detector.hv_digipot_value --;
 8000ef4:	4b1a      	ldr	r3, [pc, #104]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000ef6:	799b      	ldrb	r3, [r3, #6]
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	4b18      	ldr	r3, [pc, #96]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000efe:	719a      	strb	r2, [r3, #6]

				// Write the digipot value - with 5 attempts
				tx_data[1] = cea_detector.hv_digipot_value;
 8000f00:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000f02:	799b      	ldrb	r3, [r3, #6]
 8000f04:	707b      	strb	r3, [r7, #1]

				HAL_StatusTypeDef status = cea_i2c_write_read(ADDR_CEA_DIGIPOT, &tx_data[0], 2, &cea_detector.hv_digipot_value, 1);
 8000f06:	4639      	mov	r1, r7
 8000f08:	2301      	movs	r3, #1
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <cea_dssd_ramp_loop+0x12c>)
 8000f0e:	2202      	movs	r2, #2
 8000f10:	2058      	movs	r0, #88	; 0x58
 8000f12:	f000 fba5 	bl	8001660 <cea_i2c_write_read>
 8000f16:	4603      	mov	r3, r0
 8000f18:	713b      	strb	r3, [r7, #4]
			if (cea_detector.hv_digipot_value >= 1)
 8000f1a:	e01a      	b.n	8000f52 <cea_dssd_ramp_loop+0x116>
			}
		}
		else if((cea_detector.hv_targate_value == 0) && (cea_detector.hv_digipot_value > 0))
 8000f1c:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000f1e:	891b      	ldrh	r3, [r3, #8]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d116      	bne.n	8000f52 <cea_dssd_ramp_loop+0x116>
 8000f24:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000f26:	799b      	ldrb	r3, [r3, #6]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d012      	beq.n	8000f52 <cea_dssd_ramp_loop+0x116>
		{
			// If the value is 0 - continue ramping down to 0 on the digipot
			cea_detector.hv_digipot_value --;
 8000f2c:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000f2e:	799b      	ldrb	r3, [r3, #6]
 8000f30:	3b01      	subs	r3, #1
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000f36:	719a      	strb	r2, [r3, #6]

			// Write the digipot value - with 5 attempts
			tx_data[1] = cea_detector.hv_digipot_value;
 8000f38:	4b09      	ldr	r3, [pc, #36]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000f3a:	799b      	ldrb	r3, [r3, #6]
 8000f3c:	707b      	strb	r3, [r7, #1]

			HAL_StatusTypeDef status = cea_i2c_write_read(ADDR_CEA_DIGIPOT, &tx_data[0], 2, &cea_detector.hv_digipot_value, 1);
 8000f3e:	4639      	mov	r1, r7
 8000f40:	2301      	movs	r3, #1
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	4b08      	ldr	r3, [pc, #32]	; (8000f68 <cea_dssd_ramp_loop+0x12c>)
 8000f46:	2202      	movs	r2, #2
 8000f48:	2058      	movs	r0, #88	; 0x58
 8000f4a:	f000 fb89 	bl	8001660 <cea_i2c_write_read>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	70fb      	strb	r3, [r7, #3]
		}
		cea_detector.ramp_flag  = false;
 8000f52:	4b03      	ldr	r3, [pc, #12]	; (8000f60 <cea_dssd_ramp_loop+0x124>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	701a      	strb	r2, [r3, #0]
	}
}
 8000f58:	bf00      	nop
 8000f5a:	3708      	adds	r7, #8
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000224 	.word	0x20000224
 8000f64:	200000d8 	.word	0x200000d8
 8000f68:	2000022a 	.word	0x2000022a
 8000f6c:	20000200 	.word	0x20000200

08000f70 <make_ijc_dssd_safe>:



bool make_ijc_dssd_safe(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
	// To make the IJCLab DSSD detector safe

	bool status = EXIT_SUCCESS;
 8000f76:	2300      	movs	r3, #0
 8000f78:	71fb      	strb	r3, [r7, #7]
	bool board_state;

	// Get the state of the IJCLab detector board
	board_state = ijc_board_enable_get();
 8000f7a:	f000 fa1b 	bl	80013b4 <ijc_board_enable_get>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71bb      	strb	r3, [r7, #6]

	if(board_state == true)
 8000f82:	79bb      	ldrb	r3, [r7, #6]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d04e      	beq.n	8001026 <make_ijc_dssd_safe+0xb6>
	{
		// If the detector board is enabled - Make it safe from here by ramping down if necessary

		// Get the current digipot value
		status = ijc_i2c_read(ADDR_IJC_DIGIPOT, &ijc_detector.hv_digipot_value, 1);
 8000f88:	2201      	movs	r2, #1
 8000f8a:	4931      	ldr	r1, [pc, #196]	; (8001050 <make_ijc_dssd_safe+0xe0>)
 8000f8c:	2058      	movs	r0, #88	; 0x58
 8000f8e:	f000 fa43 	bl	8001418 <ijc_i2c_read>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	bf14      	ite	ne
 8000f98:	2301      	movne	r3, #1
 8000f9a:	2300      	moveq	r3, #0
 8000f9c:	71fb      	strb	r3, [r7, #7]

		if(status == EXIT_SUCCESS && ijc_detector.hv_digipot_value > 0)
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	f083 0301 	eor.w	r3, r3, #1
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d010      	beq.n	8000fcc <make_ijc_dssd_safe+0x5c>
 8000faa:	4b2a      	ldr	r3, [pc, #168]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8000fac:	799b      	ldrb	r3, [r3, #6]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d00c      	beq.n	8000fcc <make_ijc_dssd_safe+0x5c>
		{
			// Begin ramp down
			// ----------------------------------------------------------------------------
			// Must enable the ramp enable flag
			ijc_detector.hv_loop_enable = true;
 8000fb2:	4b28      	ldr	r3, [pc, #160]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	705a      	strb	r2, [r3, #1]

			// Must set the target value to 0
			ijc_detector.hv_targate_value = 0;
 8000fb8:	4b26      	ldr	r3, [pc, #152]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	811a      	strh	r2, [r3, #8]

			// Set the flag to indicate that the IJCLab board is currently being made safe
			ijc_detector.making_safe_inprogress = true;
 8000fbe:	4b25      	ldr	r3, [pc, #148]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	735a      	strb	r2, [r3, #13]
			status = EXIT_FAILURE;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	71fb      	strb	r3, [r7, #7]
			return(status);
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	e03d      	b.n	8001048 <make_ijc_dssd_safe+0xd8>
		}
		else if (status == EXIT_SUCCESS && ijc_detector.hv_digipot_value == 0)
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f083 0301 	eor.w	r3, r3, #1
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d015      	beq.n	8001004 <make_ijc_dssd_safe+0x94>
 8000fd8:	4b1e      	ldr	r3, [pc, #120]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8000fda:	799b      	ldrb	r3, [r3, #6]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d111      	bne.n	8001004 <make_ijc_dssd_safe+0x94>
		{
			// Board is enabled but the digipot is in the 0 position
			ijc_detector.making_safe_inprogress = false;
 8000fe0:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	735a      	strb	r2, [r3, #13]
			// The digipot is in a 0 state - the make safe was successful

			// Disable HV and disable the board
			ht_ijc_enable_set(GPIO_PIN_RESET);          							     // Reset the IJC HV SUPPLY
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f7ff fe78 	bl	8000cdc <ht_ijc_enable_set>
			HAL_GPIO_WritePin(ENABLE_2_IJC_GPIO_Port, ENABLE_2_IJC_Pin, GPIO_PIN_RESET); // Disable the IJC Board
 8000fec:	2200      	movs	r2, #0
 8000fee:	2140      	movs	r1, #64	; 0x40
 8000ff0:	4819      	ldr	r0, [pc, #100]	; (8001058 <make_ijc_dssd_safe+0xe8>)
 8000ff2:	f001 ff31 	bl	8002e58 <HAL_GPIO_WritePin>
			ijc_detector.board_enable_state = 0;
 8000ff6:	4b17      	ldr	r3, [pc, #92]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	815a      	strh	r2, [r3, #10]

			status = EXIT_SUCCESS;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	71fb      	strb	r3, [r7, #7]
			return(status);
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	e021      	b.n	8001048 <make_ijc_dssd_safe+0xd8>
		}
		else if (status == EXIT_FAILURE)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d006      	beq.n	8001018 <make_ijc_dssd_safe+0xa8>
		{
			// Failed to make communication to the digipot device
			ijc_detector.making_safe_inprogress = false;
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 800100c:	2200      	movs	r2, #0
 800100e:	735a      	strb	r2, [r3, #13]
			status = EXIT_FAILURE;
 8001010:	2301      	movs	r3, #1
 8001012:	71fb      	strb	r3, [r7, #7]
			return(status);
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	e017      	b.n	8001048 <make_ijc_dssd_safe+0xd8>
		}
		else
		{
			ijc_detector.making_safe_inprogress = false;
 8001018:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 800101a:	2200      	movs	r2, #0
 800101c:	735a      	strb	r2, [r3, #13]
			status = EXIT_FAILURE;
 800101e:	2301      	movs	r3, #1
 8001020:	71fb      	strb	r3, [r7, #7]
			return(status);
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	e010      	b.n	8001048 <make_ijc_dssd_safe+0xd8>
		}
	}
	else
	{
		ijc_detector.making_safe_inprogress = false;
 8001026:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 8001028:	2200      	movs	r2, #0
 800102a:	735a      	strb	r2, [r3, #13]
		ht_ijc_enable_set(GPIO_PIN_RESET);          							     // Reset the IJC HV SUPPLY
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff fe55 	bl	8000cdc <ht_ijc_enable_set>
		HAL_GPIO_WritePin(ENABLE_2_IJC_GPIO_Port, ENABLE_2_IJC_Pin, GPIO_PIN_RESET); // Disable the IJC Board
 8001032:	2200      	movs	r2, #0
 8001034:	2140      	movs	r1, #64	; 0x40
 8001036:	4808      	ldr	r0, [pc, #32]	; (8001058 <make_ijc_dssd_safe+0xe8>)
 8001038:	f001 ff0e 	bl	8002e58 <HAL_GPIO_WritePin>
		ijc_detector.board_enable_state = 0;
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <make_ijc_dssd_safe+0xe4>)
 800103e:	2200      	movs	r2, #0
 8001040:	815a      	strh	r2, [r3, #10]
		// If board is disabled the board is already in a safe state
		status = EXIT_SUCCESS;
 8001042:	2300      	movs	r3, #0
 8001044:	71fb      	strb	r3, [r7, #7]
		return(status);
 8001046:	79fb      	ldrb	r3, [r7, #7]
	}

}
 8001048:	4618      	mov	r0, r3
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	2000021a 	.word	0x2000021a
 8001054:	20000214 	.word	0x20000214
 8001058:	48000400 	.word	0x48000400

0800105c <make_cea_dssd_safe>:



bool make_cea_dssd_safe(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
	// To make the CEA DSSD detector safe

	bool status = EXIT_SUCCESS;
 8001062:	2300      	movs	r3, #0
 8001064:	71fb      	strb	r3, [r7, #7]
	bool board_state;

	// Get the state of the CEA detector board
	board_state = cea_board_enable_get();
 8001066:	f000 fa99 	bl	800159c <cea_board_enable_get>
 800106a:	4603      	mov	r3, r0
 800106c:	71bb      	strb	r3, [r7, #6]

	if(board_state == true)
 800106e:	79bb      	ldrb	r3, [r7, #6]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d04e      	beq.n	8001112 <make_cea_dssd_safe+0xb6>
	{
		// If the detector board is enabled - Make it safe from here by ramping down if necessary

		// Get the current digipot value
		status = cea_i2c_read(ADDR_CEA_DIGIPOT, &cea_detector.hv_digipot_value, 1);
 8001074:	2201      	movs	r2, #1
 8001076:	4931      	ldr	r1, [pc, #196]	; (800113c <make_cea_dssd_safe+0xe0>)
 8001078:	2058      	movs	r0, #88	; 0x58
 800107a:	f000 fac1 	bl	8001600 <cea_i2c_read>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	bf14      	ite	ne
 8001084:	2301      	movne	r3, #1
 8001086:	2300      	moveq	r3, #0
 8001088:	71fb      	strb	r3, [r7, #7]

		if(status == EXIT_SUCCESS && cea_detector.hv_digipot_value > 0)
 800108a:	79fb      	ldrb	r3, [r7, #7]
 800108c:	f083 0301 	eor.w	r3, r3, #1
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b00      	cmp	r3, #0
 8001094:	d010      	beq.n	80010b8 <make_cea_dssd_safe+0x5c>
 8001096:	4b2a      	ldr	r3, [pc, #168]	; (8001140 <make_cea_dssd_safe+0xe4>)
 8001098:	799b      	ldrb	r3, [r3, #6]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d00c      	beq.n	80010b8 <make_cea_dssd_safe+0x5c>
		{
			// Begin ramp down
			// ----------------------------------------------------------------------------
			// Must enable the ramp enable flag
			cea_detector.hv_loop_enable = true;
 800109e:	4b28      	ldr	r3, [pc, #160]	; (8001140 <make_cea_dssd_safe+0xe4>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	705a      	strb	r2, [r3, #1]

			// Must set the target value to 0
			cea_detector.hv_targate_value = 0;
 80010a4:	4b26      	ldr	r3, [pc, #152]	; (8001140 <make_cea_dssd_safe+0xe4>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	811a      	strh	r2, [r3, #8]

			// Set the flag to indicate that the CEA board is currently being made safe
			cea_detector.making_safe_inprogress = true;
 80010aa:	4b25      	ldr	r3, [pc, #148]	; (8001140 <make_cea_dssd_safe+0xe4>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	735a      	strb	r2, [r3, #13]
			status = EXIT_FAILURE;
 80010b0:	2301      	movs	r3, #1
 80010b2:	71fb      	strb	r3, [r7, #7]
			return(status);
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	e03d      	b.n	8001134 <make_cea_dssd_safe+0xd8>
		}
		else if (status == EXIT_SUCCESS && cea_detector.hv_digipot_value == 0)
 80010b8:	79fb      	ldrb	r3, [r7, #7]
 80010ba:	f083 0301 	eor.w	r3, r3, #1
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d015      	beq.n	80010f0 <make_cea_dssd_safe+0x94>
 80010c4:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <make_cea_dssd_safe+0xe4>)
 80010c6:	799b      	ldrb	r3, [r3, #6]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d111      	bne.n	80010f0 <make_cea_dssd_safe+0x94>
		{
			// Board is enabled but the digipot is in the 0 position
			cea_detector.making_safe_inprogress = false;
 80010cc:	4b1c      	ldr	r3, [pc, #112]	; (8001140 <make_cea_dssd_safe+0xe4>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	735a      	strb	r2, [r3, #13]
			// The digipot is in a 0 state - the make safe was successful

			// Disable HV and disable the board
			ht_cea_enable_set(GPIO_PIN_RESET);          							     // Reset the CEA HV SUPPLY
 80010d2:	2000      	movs	r0, #0
 80010d4:	f7ff fdea 	bl	8000cac <ht_cea_enable_set>
			HAL_GPIO_WritePin(ENABLE_3_CEA_GPIO_Port, ENABLE_3_CEA_Pin, GPIO_PIN_RESET); // Disable the CEA Board
 80010d8:	2200      	movs	r2, #0
 80010da:	2180      	movs	r1, #128	; 0x80
 80010dc:	4819      	ldr	r0, [pc, #100]	; (8001144 <make_cea_dssd_safe+0xe8>)
 80010de:	f001 febb 	bl	8002e58 <HAL_GPIO_WritePin>
			cea_detector.board_enable_state = 0;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <make_cea_dssd_safe+0xe4>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	815a      	strh	r2, [r3, #10]

			status = EXIT_SUCCESS;
 80010e8:	2300      	movs	r3, #0
 80010ea:	71fb      	strb	r3, [r7, #7]
			return(status);
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	e021      	b.n	8001134 <make_cea_dssd_safe+0xd8>
		}
		else if (status == EXIT_FAILURE)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d006      	beq.n	8001104 <make_cea_dssd_safe+0xa8>
		{
			// Failed to make communication to the digipot device
			cea_detector.making_safe_inprogress = false;
 80010f6:	4b12      	ldr	r3, [pc, #72]	; (8001140 <make_cea_dssd_safe+0xe4>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	735a      	strb	r2, [r3, #13]
			status = EXIT_FAILURE;
 80010fc:	2301      	movs	r3, #1
 80010fe:	71fb      	strb	r3, [r7, #7]
			return(status);
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	e017      	b.n	8001134 <make_cea_dssd_safe+0xd8>
		}
		else
		{
			cea_detector.making_safe_inprogress = false;
 8001104:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <make_cea_dssd_safe+0xe4>)
 8001106:	2200      	movs	r2, #0
 8001108:	735a      	strb	r2, [r3, #13]
			status = EXIT_FAILURE;
 800110a:	2301      	movs	r3, #1
 800110c:	71fb      	strb	r3, [r7, #7]
			return(status);
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	e010      	b.n	8001134 <make_cea_dssd_safe+0xd8>
		}
	}
	else
	{
		cea_detector.making_safe_inprogress = false;
 8001112:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <make_cea_dssd_safe+0xe4>)
 8001114:	2200      	movs	r2, #0
 8001116:	735a      	strb	r2, [r3, #13]
		// If board is disabled the board is already in a safe state
		ht_cea_enable_set(GPIO_PIN_RESET);          							     // Reset the CEA HV SUPPLY
 8001118:	2000      	movs	r0, #0
 800111a:	f7ff fdc7 	bl	8000cac <ht_cea_enable_set>
		HAL_GPIO_WritePin(ENABLE_3_CEA_GPIO_Port, ENABLE_3_CEA_Pin, GPIO_PIN_RESET); // Disable the CEA Board
 800111e:	2200      	movs	r2, #0
 8001120:	2180      	movs	r1, #128	; 0x80
 8001122:	4808      	ldr	r0, [pc, #32]	; (8001144 <make_cea_dssd_safe+0xe8>)
 8001124:	f001 fe98 	bl	8002e58 <HAL_GPIO_WritePin>
		cea_detector.board_enable_state = 0;							 // Set the board state in the struct
 8001128:	4b05      	ldr	r3, [pc, #20]	; (8001140 <make_cea_dssd_safe+0xe4>)
 800112a:	2200      	movs	r2, #0
 800112c:	815a      	strh	r2, [r3, #10]

		status = EXIT_SUCCESS;
 800112e:	2300      	movs	r3, #0
 8001130:	71fb      	strb	r3, [r7, #7]
		return(status);
 8001132:	79fb      	ldrb	r3, [r7, #7]
	}

}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	2000022a 	.word	0x2000022a
 8001140:	20000224 	.word	0x20000224
 8001144:	48000400 	.word	0x48000400

08001148 <ucd_board_enable_set>:
//            UCD PSB
//************************************

// Board enable functions
void ucd_board_enable_set(bool gpio_state)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	4603      	mov	r3, r0
 8001150:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ENABLE_5_UCD_GPIO_Port, ENABLE_5_UCD_Pin, gpio_state);
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	461a      	mov	r2, r3
 8001156:	f44f 7100 	mov.w	r1, #512	; 0x200
 800115a:	4805      	ldr	r0, [pc, #20]	; (8001170 <ucd_board_enable_set+0x28>)
 800115c:	f001 fe7c 	bl	8002e58 <HAL_GPIO_WritePin>
	ucd_detector.board_enable_state = gpio_state;
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	b29a      	uxth	r2, r3
 8001164:	4b03      	ldr	r3, [pc, #12]	; (8001174 <ucd_board_enable_set+0x2c>)
 8001166:	815a      	strh	r2, [r3, #10]

}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	48000400 	.word	0x48000400
 8001174:	20000204 	.word	0x20000204

08001178 <ucd_board_enable_get>:

bool ucd_board_enable_get(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	ucd_detector.board_enable_state = HAL_GPIO_ReadPin(ENABLE_5_UCD_GPIO_Port, ENABLE_5_UCD_Pin);
 800117c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001180:	4807      	ldr	r0, [pc, #28]	; (80011a0 <ucd_board_enable_get+0x28>)
 8001182:	f001 fe51 	bl	8002e28 <HAL_GPIO_ReadPin>
 8001186:	4603      	mov	r3, r0
 8001188:	b29a      	uxth	r2, r3
 800118a:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <ucd_board_enable_get+0x2c>)
 800118c:	815a      	strh	r2, [r3, #10]
	return(ucd_detector.board_enable_state);
 800118e:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <ucd_board_enable_get+0x2c>)
 8001190:	895b      	ldrh	r3, [r3, #10]
 8001192:	2b00      	cmp	r3, #0
 8001194:	bf14      	ite	ne
 8001196:	2301      	movne	r3, #1
 8001198:	2300      	moveq	r3, #0
 800119a:	b2db      	uxtb	r3, r3
}
 800119c:	4618      	mov	r0, r3
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	48000400 	.word	0x48000400
 80011a4:	20000204 	.word	0x20000204

080011a8 <ijc_detector_init>:
//            IJC PSB
//************************************

// Init function
bool ijc_detector_init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af02      	add	r7, sp, #8

	// TODO - Add a status return - this is very important incase the init fails and the HV is enabled high!!!

	bool status = EXIT_SUCCESS;
 80011ae:	2300      	movs	r3, #0
 80011b0:	71fb      	strb	r3, [r7, #7]

	// Init the IJC lab detector
	ijc_detector.ramp_flag            = 0;
 80011b2:	4b25      	ldr	r3, [pc, #148]	; (8001248 <ijc_detector_init+0xa0>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
	ijc_detector.hv_max_digipot_value = IJC_MAX_DIGIPOT_VALUE - 1;
 80011b8:	4b23      	ldr	r3, [pc, #140]	; (8001248 <ijc_detector_init+0xa0>)
 80011ba:	2295      	movs	r2, #149	; 0x95
 80011bc:	709a      	strb	r2, [r3, #2]
	ijc_detector.hv_min_digipot_value = IJC_MIN_DIGIPOT_VALUE - 1;
 80011be:	4b22      	ldr	r3, [pc, #136]	; (8001248 <ijc_detector_init+0xa0>)
 80011c0:	22ff      	movs	r2, #255	; 0xff
 80011c2:	70da      	strb	r2, [r3, #3]
	ijc_detector.hv_lower_deadband 	  = IJC_LOWER_DEADBAND;
 80011c4:	4b20      	ldr	r3, [pc, #128]	; (8001248 <ijc_detector_init+0xa0>)
 80011c6:	222b      	movs	r2, #43	; 0x2b
 80011c8:	715a      	strb	r2, [r3, #5]
	ijc_detector.hv_upper_deadband 	  = IJC_UPPER_DEADBAND;
 80011ca:	4b1f      	ldr	r3, [pc, #124]	; (8001248 <ijc_detector_init+0xa0>)
 80011cc:	222b      	movs	r2, #43	; 0x2b
 80011ce:	711a      	strb	r2, [r3, #4]
	ijc_detector.hv_digipot_value 	  = 0;
 80011d0:	4b1d      	ldr	r3, [pc, #116]	; (8001248 <ijc_detector_init+0xa0>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	719a      	strb	r2, [r3, #6]
	ijc_detector.hv_targate_value 	  = 0;
 80011d6:	4b1c      	ldr	r3, [pc, #112]	; (8001248 <ijc_detector_init+0xa0>)
 80011d8:	2200      	movs	r2, #0
 80011da:	811a      	strh	r2, [r3, #8]
	ijc_detector.board_enable_state   = 0;
 80011dc:	4b1a      	ldr	r3, [pc, #104]	; (8001248 <ijc_detector_init+0xa0>)
 80011de:	2200      	movs	r2, #0
 80011e0:	815a      	strh	r2, [r3, #10]
	ijc_detector.hv_enable_state	  = 0;
 80011e2:	4b19      	ldr	r3, [pc, #100]	; (8001248 <ijc_detector_init+0xa0>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	731a      	strb	r2, [r3, #12]
	ijc_detector.hv_loop_enable 	  = 1;
 80011e8:	4b17      	ldr	r3, [pc, #92]	; (8001248 <ijc_detector_init+0xa0>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	705a      	strb	r2, [r3, #1]
	ijc_detector.making_safe_inprogress = 0;
 80011ee:	4b16      	ldr	r3, [pc, #88]	; (8001248 <ijc_detector_init+0xa0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	735a      	strb	r2, [r3, #13]

	// Configure the board enable state
	ht_ijc_enable_set(GPIO_PIN_RESET);
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff fd71 	bl	8000cdc <ht_ijc_enable_set>
	ijc_board_enable_set(GPIO_PIN_SET);
 80011fa:	2001      	movs	r0, #1
 80011fc:	f000 f87c 	bl	80012f8 <ijc_board_enable_set>

	HAL_Delay(100);
 8001200:	2064      	movs	r0, #100	; 0x64
 8001202:	f001 fb13 	bl	800282c <HAL_Delay>

	// Reset the digipot value to 0
	uint8_t command[2] = {0x00, 0x00};
 8001206:	2300      	movs	r3, #0
 8001208:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef digipot_set_stataus = ijc_i2c_write_read(ADDR_IJC_DIGIPOT, &command[0], 2, &ijc_detector.hv_digipot_value, 1);
 800120a:	1d39      	adds	r1, r7, #4
 800120c:	2301      	movs	r3, #1
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	4b0e      	ldr	r3, [pc, #56]	; (800124c <ijc_detector_init+0xa4>)
 8001212:	2202      	movs	r2, #2
 8001214:	2058      	movs	r0, #88	; 0x58
 8001216:	f000 f919 	bl	800144c <ijc_i2c_write_read>
 800121a:	4603      	mov	r3, r0
 800121c:	71bb      	strb	r3, [r7, #6]


	if (ijc_detector.hv_digipot_value != 0 || digipot_set_stataus == HAL_ERROR)
 800121e:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <ijc_detector_init+0xa0>)
 8001220:	799b      	ldrb	r3, [r3, #6]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d102      	bne.n	800122c <ijc_detector_init+0x84>
 8001226:	79bb      	ldrb	r3, [r7, #6]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d106      	bne.n	800123a <ijc_detector_init+0x92>
	{
		// Disable the loop enable flag
		ijc_detector.hv_loop_enable = false;
 800122c:	4b06      	ldr	r3, [pc, #24]	; (8001248 <ijc_detector_init+0xa0>)
 800122e:	2200      	movs	r2, #0
 8001230:	705a      	strb	r2, [r3, #1]
		status = EXIT_FAILURE;
 8001232:	2301      	movs	r3, #1
 8001234:	71fb      	strb	r3, [r7, #7]
		return(status);
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	e002      	b.n	8001240 <ijc_detector_init+0x98>
	}
	else
	{
		status = EXIT_SUCCESS;
 800123a:	2300      	movs	r3, #0
 800123c:	71fb      	strb	r3, [r7, #7]
		return(status);
 800123e:	79fb      	ldrb	r3, [r7, #7]
	}
}
 8001240:	4618      	mov	r0, r3
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000214 	.word	0x20000214
 800124c:	2000021a 	.word	0x2000021a

08001250 <cea_detector_init>:


bool cea_detector_init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af02      	add	r7, sp, #8

	// TODO - Add a status return - this is very important incase the init fails and the HV is enabled high!!!

	bool status = EXIT_SUCCESS;
 8001256:	2300      	movs	r3, #0
 8001258:	71fb      	strb	r3, [r7, #7]

	// Init the CEA lab detector
	cea_detector.ramp_flag            = 0;
 800125a:	4b25      	ldr	r3, [pc, #148]	; (80012f0 <cea_detector_init+0xa0>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
	cea_detector.hv_max_digipot_value = CEA_MAX_DIGIPOT_VALUE - 1;
 8001260:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <cea_detector_init+0xa0>)
 8001262:	22c7      	movs	r2, #199	; 0xc7
 8001264:	709a      	strb	r2, [r3, #2]
	cea_detector.hv_min_digipot_value = CEA_MIN_DIGIPOT_VALUE - 1;
 8001266:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <cea_detector_init+0xa0>)
 8001268:	22ff      	movs	r2, #255	; 0xff
 800126a:	70da      	strb	r2, [r3, #3]
	cea_detector.hv_lower_deadband 	  = CEA_LOWER_DEADBAND;
 800126c:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <cea_detector_init+0xa0>)
 800126e:	222b      	movs	r2, #43	; 0x2b
 8001270:	715a      	strb	r2, [r3, #5]
	cea_detector.hv_upper_deadband 	  = CEA_UPPER_DEADBAND;
 8001272:	4b1f      	ldr	r3, [pc, #124]	; (80012f0 <cea_detector_init+0xa0>)
 8001274:	222b      	movs	r2, #43	; 0x2b
 8001276:	711a      	strb	r2, [r3, #4]
	cea_detector.hv_digipot_value 	  = 0;
 8001278:	4b1d      	ldr	r3, [pc, #116]	; (80012f0 <cea_detector_init+0xa0>)
 800127a:	2200      	movs	r2, #0
 800127c:	719a      	strb	r2, [r3, #6]
	cea_detector.hv_targate_value 	  = 0;
 800127e:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <cea_detector_init+0xa0>)
 8001280:	2200      	movs	r2, #0
 8001282:	811a      	strh	r2, [r3, #8]
	cea_detector.board_enable_state   = 0;
 8001284:	4b1a      	ldr	r3, [pc, #104]	; (80012f0 <cea_detector_init+0xa0>)
 8001286:	2200      	movs	r2, #0
 8001288:	815a      	strh	r2, [r3, #10]
	cea_detector.hv_enable_state	  = 0;
 800128a:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <cea_detector_init+0xa0>)
 800128c:	2200      	movs	r2, #0
 800128e:	731a      	strb	r2, [r3, #12]
	cea_detector.hv_loop_enable 	  = 1;
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <cea_detector_init+0xa0>)
 8001292:	2201      	movs	r2, #1
 8001294:	705a      	strb	r2, [r3, #1]
	cea_detector.making_safe_inprogress = 0;
 8001296:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <cea_detector_init+0xa0>)
 8001298:	2200      	movs	r2, #0
 800129a:	735a      	strb	r2, [r3, #13]

	// Configure the board enable state
	ht_cea_enable_set(GPIO_PIN_RESET);
 800129c:	2000      	movs	r0, #0
 800129e:	f7ff fd05 	bl	8000cac <ht_cea_enable_set>
	cea_board_enable_set(GPIO_PIN_SET);
 80012a2:	2001      	movs	r0, #1
 80012a4:	f000 f91c 	bl	80014e0 <cea_board_enable_set>

	HAL_Delay(100);
 80012a8:	2064      	movs	r0, #100	; 0x64
 80012aa:	f001 fabf 	bl	800282c <HAL_Delay>

	// Reset the digipot value to 0
	uint8_t command[2] = {0x00, 0x00};
 80012ae:	2300      	movs	r3, #0
 80012b0:	80bb      	strh	r3, [r7, #4]
	HAL_StatusTypeDef digipot_set_stataus = cea_i2c_write_read(ADDR_CEA_DIGIPOT, &command[0], 2, &cea_detector.hv_digipot_value, 1);
 80012b2:	1d39      	adds	r1, r7, #4
 80012b4:	2301      	movs	r3, #1
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	4b0e      	ldr	r3, [pc, #56]	; (80012f4 <cea_detector_init+0xa4>)
 80012ba:	2202      	movs	r2, #2
 80012bc:	2058      	movs	r0, #88	; 0x58
 80012be:	f000 f9cf 	bl	8001660 <cea_i2c_write_read>
 80012c2:	4603      	mov	r3, r0
 80012c4:	71bb      	strb	r3, [r7, #6]


	if (cea_detector.hv_digipot_value != 0 || digipot_set_stataus == HAL_ERROR)
 80012c6:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <cea_detector_init+0xa0>)
 80012c8:	799b      	ldrb	r3, [r3, #6]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d102      	bne.n	80012d4 <cea_detector_init+0x84>
 80012ce:	79bb      	ldrb	r3, [r7, #6]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d106      	bne.n	80012e2 <cea_detector_init+0x92>
	{
		// Disable the loop enable flag
		cea_detector.hv_loop_enable = false;
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <cea_detector_init+0xa0>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	705a      	strb	r2, [r3, #1]
		status = EXIT_FAILURE;
 80012da:	2301      	movs	r3, #1
 80012dc:	71fb      	strb	r3, [r7, #7]
		return(status);
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	e002      	b.n	80012e8 <cea_detector_init+0x98>
	}
	else
	{
		status = EXIT_SUCCESS;
 80012e2:	2300      	movs	r3, #0
 80012e4:	71fb      	strb	r3, [r7, #7]
		return(status);
 80012e6:	79fb      	ldrb	r3, [r7, #7]
	}
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000224 	.word	0x20000224
 80012f4:	2000022a 	.word	0x2000022a

080012f8 <ijc_board_enable_set>:


// Board enable functions
bool ijc_board_enable_set(bool gpio_state)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af02      	add	r7, sp, #8
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef i2c_digipot_status;
	uint8_t tx_data[2] = {0x00, 0x00};
 8001302:	2300      	movs	r3, #0
 8001304:	81bb      	strh	r3, [r7, #12]

	bool ijc_board_state = ijc_board_enable_get();								 // Get the current state of the board
 8001306:	f000 f855 	bl	80013b4 <ijc_board_enable_get>
 800130a:	4603      	mov	r3, r0
 800130c:	73fb      	strb	r3, [r7, #15]
	if (gpio_state == ENABLE && ijc_board_state == DISABLED) 					 // If the board is disabled
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d036      	beq.n	8001382 <ijc_board_enable_set+0x8a>
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	f083 0301 	eor.w	r3, r3, #1
 800131a:	b2db      	uxtb	r3, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d030      	beq.n	8001382 <ijc_board_enable_set+0x8a>
	{
		ht_ijc_enable_set(GPIO_PIN_RESET);          							 // Reset the ijc HV SUPPLY
 8001320:	2000      	movs	r0, #0
 8001322:	f7ff fcdb 	bl	8000cdc <ht_ijc_enable_set>
		HAL_GPIO_WritePin(ENABLE_2_IJC_GPIO_Port, ENABLE_2_IJC_Pin, gpio_state); // Enable the ijc Board
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	461a      	mov	r2, r3
 800132a:	2140      	movs	r1, #64	; 0x40
 800132c:	481e      	ldr	r0, [pc, #120]	; (80013a8 <ijc_board_enable_set+0xb0>)
 800132e:	f001 fd93 	bl	8002e58 <HAL_GPIO_WritePin>
		ijc_detector.board_enable_state = gpio_state;							 // Set the board state in the struct
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	b29a      	uxth	r2, r3
 8001336:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <ijc_board_enable_set+0xb4>)
 8001338:	815a      	strh	r2, [r3, #10]

		// Set the digipot to 0
		ijc_detector.hv_digipot_value = 0;
 800133a:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <ijc_board_enable_set+0xb4>)
 800133c:	2200      	movs	r2, #0
 800133e:	719a      	strb	r2, [r3, #6]
		i2c_digipot_status = ijc_i2c_write_read(ADDR_IJC_DIGIPOT, &tx_data[0], 2, &ijc_detector.hv_digipot_value, 1);
 8001340:	f107 010c 	add.w	r1, r7, #12
 8001344:	2301      	movs	r3, #1
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	4b19      	ldr	r3, [pc, #100]	; (80013b0 <ijc_board_enable_set+0xb8>)
 800134a:	2202      	movs	r2, #2
 800134c:	2058      	movs	r0, #88	; 0x58
 800134e:	f000 f87d 	bl	800144c <ijc_i2c_write_read>
 8001352:	4603      	mov	r3, r0
 8001354:	73bb      	strb	r3, [r7, #14]

		if(i2c_digipot_status == HAL_OK && ijc_detector.hv_digipot_value == 0)
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d108      	bne.n	800136e <ijc_board_enable_set+0x76>
 800135c:	4b13      	ldr	r3, [pc, #76]	; (80013ac <ijc_board_enable_set+0xb4>)
 800135e:	799b      	ldrb	r3, [r3, #6]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d104      	bne.n	800136e <ijc_board_enable_set+0x76>
		{
			// Enable the HV Supply
			ht_ijc_enable_set(GPIO_PIN_SET);          							 // Reset the IJC HV SUPPLY
 8001364:	2001      	movs	r0, #1
 8001366:	f7ff fcb9 	bl	8000cdc <ht_ijc_enable_set>
			return(EXIT_SUCCESS);
 800136a:	2300      	movs	r3, #0
 800136c:	e018      	b.n	80013a0 <ijc_board_enable_set+0xa8>
		}
		else
		{
			HAL_GPIO_WritePin(ENABLE_2_IJC_GPIO_Port, ENABLE_2_IJC_Pin, 0);  // Enable the ijc Board
 800136e:	2200      	movs	r2, #0
 8001370:	2140      	movs	r1, #64	; 0x40
 8001372:	480d      	ldr	r0, [pc, #52]	; (80013a8 <ijc_board_enable_set+0xb0>)
 8001374:	f001 fd70 	bl	8002e58 <HAL_GPIO_WritePin>
			ijc_detector.board_enable_state = 0;							 // Set the board state in the struct
 8001378:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <ijc_board_enable_set+0xb4>)
 800137a:	2200      	movs	r2, #0
 800137c:	815a      	strh	r2, [r3, #10]

			// Return fail
			return(EXIT_FAILURE);
 800137e:	2301      	movs	r3, #1
 8001380:	e00e      	b.n	80013a0 <ijc_board_enable_set+0xa8>
		}
	}
	else if (gpio_state == DISABLE && ijc_board_state == ENABLED) 				 // If the board is enabled
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d007      	beq.n	800139e <ijc_board_enable_set+0xa6>
 800138e:	7bfb      	ldrb	r3, [r7, #15]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d004      	beq.n	800139e <ijc_board_enable_set+0xa6>
	{
		// Enable the ijc loop and set the target value to 0
		// Have a flag in the main loop then disable the HV and disable the board once the digipot is at 0
		ijc_detector.making_safe_inprogress = true;
 8001394:	4b05      	ldr	r3, [pc, #20]	; (80013ac <ijc_board_enable_set+0xb4>)
 8001396:	2201      	movs	r2, #1
 8001398:	735a      	strb	r2, [r3, #13]
		return(EXIT_SUCCESS);
 800139a:	2300      	movs	r3, #0
 800139c:	e000      	b.n	80013a0 <ijc_board_enable_set+0xa8>
	}
	else
	{
		return(EXIT_SUCCESS);
 800139e:	2300      	movs	r3, #0
	}
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	48000400 	.word	0x48000400
 80013ac:	20000214 	.word	0x20000214
 80013b0:	2000021a 	.word	0x2000021a

080013b4 <ijc_board_enable_get>:


bool ijc_board_enable_get(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
	ijc_detector.board_enable_state = HAL_GPIO_ReadPin(ENABLE_2_IJC_GPIO_Port, ENABLE_2_IJC_Pin);
 80013b8:	2140      	movs	r1, #64	; 0x40
 80013ba:	4808      	ldr	r0, [pc, #32]	; (80013dc <ijc_board_enable_get+0x28>)
 80013bc:	f001 fd34 	bl	8002e28 <HAL_GPIO_ReadPin>
 80013c0:	4603      	mov	r3, r0
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <ijc_board_enable_get+0x2c>)
 80013c6:	815a      	strh	r2, [r3, #10]
	return(ijc_detector.board_enable_state);
 80013c8:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <ijc_board_enable_get+0x2c>)
 80013ca:	895b      	ldrh	r3, [r3, #10]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	bf14      	ite	ne
 80013d0:	2301      	movne	r3, #1
 80013d2:	2300      	moveq	r3, #0
 80013d4:	b2db      	uxtb	r3, r3
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	48000400 	.word	0x48000400
 80013e0:	20000214 	.word	0x20000214

080013e4 <ijc_i2c_write>:

HAL_StatusTypeDef ijc_i2c_write(uint8_t dev_addr, uint8_t *out_ptr, uint16_t countTX)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af02      	add	r7, sp, #8
 80013ea:	4603      	mov	r3, r0
 80013ec:	6039      	str	r1, [r7, #0]
 80013ee:	71fb      	strb	r3, [r7, #7]
 80013f0:	4613      	mov	r3, r2
 80013f2:	80bb      	strh	r3, [r7, #4]
	// Write bytes over I2C
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c2, dev_addr, out_ptr, countTX, I2C_TIMEOUT_DURATION);
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	b299      	uxth	r1, r3
 80013f8:	88bb      	ldrh	r3, [r7, #4]
 80013fa:	220a      	movs	r2, #10
 80013fc:	9200      	str	r2, [sp, #0]
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	4804      	ldr	r0, [pc, #16]	; (8001414 <ijc_i2c_write+0x30>)
 8001402:	f001 fdf7 	bl	8002ff4 <HAL_I2C_Master_Transmit>
 8001406:	4603      	mov	r3, r0
 8001408:	73fb      	strb	r3, [r7, #15]
	return(ret);
 800140a:	7bfb      	ldrb	r3, [r7, #15]
}
 800140c:	4618      	mov	r0, r3
 800140e:	3710      	adds	r7, #16
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000084 	.word	0x20000084

08001418 <ijc_i2c_read>:

HAL_StatusTypeDef ijc_i2c_read(uint8_t dev_addr, uint8_t *in_ptr, uint16_t countRX)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b086      	sub	sp, #24
 800141c:	af02      	add	r7, sp, #8
 800141e:	4603      	mov	r3, r0
 8001420:	6039      	str	r1, [r7, #0]
 8001422:	71fb      	strb	r3, [r7, #7]
 8001424:	4613      	mov	r3, r2
 8001426:	80bb      	strh	r3, [r7, #4]
	// Read bytes over I2C
	HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(&hi2c2, dev_addr, in_ptr, countRX, I2C_TIMEOUT_DURATION);
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	b299      	uxth	r1, r3
 800142c:	88bb      	ldrh	r3, [r7, #4]
 800142e:	220a      	movs	r2, #10
 8001430:	9200      	str	r2, [sp, #0]
 8001432:	683a      	ldr	r2, [r7, #0]
 8001434:	4804      	ldr	r0, [pc, #16]	; (8001448 <ijc_i2c_read+0x30>)
 8001436:	f001 fef5 	bl	8003224 <HAL_I2C_Master_Receive>
 800143a:	4603      	mov	r3, r0
 800143c:	73fb      	strb	r3, [r7, #15]
	return(ret);
 800143e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000084 	.word	0x20000084

0800144c <ijc_i2c_write_read>:
}
*/
// ###############################################

HAL_StatusTypeDef ijc_i2c_write_read(uint8_t dev_addr, uint8_t *out_ptr, uint16_t countTX, uint8_t *in_ptr, uint16_t countRX)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60b9      	str	r1, [r7, #8]
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	4603      	mov	r3, r0
 8001458:	73fb      	strb	r3, [r7, #15]
 800145a:	4613      	mov	r3, r2
 800145c:	81bb      	strh	r3, [r7, #12]
	// The status used to indicate success/error
	HAL_StatusTypeDef status = HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	757b      	strb	r3, [r7, #21]
	uint8_t tx_attemps = I2C_TX_MAX_ATTEMPTS;
 8001462:	2305      	movs	r3, #5
 8001464:	75fb      	strb	r3, [r7, #23]
	uint8_t rx_attemps = I2C_RX_MAX_ATTEMPTS;
 8001466:	2305      	movs	r3, #5
 8001468:	75bb      	strb	r3, [r7, #22]

	do
	{
		// Write operation
		if(tx_attemps < I2C_TX_MAX_ATTEMPTS){HAL_Delay(I2C_TX_ATTEMPT_PERIOD);} // Delay if re-attempting I2C Operation
 800146a:	7dfb      	ldrb	r3, [r7, #23]
 800146c:	2b04      	cmp	r3, #4
 800146e:	d802      	bhi.n	8001476 <ijc_i2c_write_read+0x2a>
 8001470:	2064      	movs	r0, #100	; 0x64
 8001472:	f001 f9db 	bl	800282c <HAL_Delay>
		status = ijc_i2c_write(dev_addr, out_ptr, countTX);						// Perform I2C operation
 8001476:	89ba      	ldrh	r2, [r7, #12]
 8001478:	7bfb      	ldrb	r3, [r7, #15]
 800147a:	68b9      	ldr	r1, [r7, #8]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ffb1 	bl	80013e4 <ijc_i2c_write>
 8001482:	4603      	mov	r3, r0
 8001484:	757b      	strb	r3, [r7, #21]
		tx_attemps --;															// Decrement the attempt counter
 8001486:	7dfb      	ldrb	r3, [r7, #23]
 8001488:	3b01      	subs	r3, #1
 800148a:	75fb      	strb	r3, [r7, #23]
	}while((status == HAL_ERROR) && (tx_attemps > 0));						    // Check the I2C operation status
 800148c:	7d7b      	ldrb	r3, [r7, #21]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d102      	bne.n	8001498 <ijc_i2c_write_read+0x4c>
 8001492:	7dfb      	ldrb	r3, [r7, #23]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1e8      	bne.n	800146a <ijc_i2c_write_read+0x1e>

	if(status == HAL_ERROR){return(status);}
 8001498:	7d7b      	ldrb	r3, [r7, #21]
 800149a:	2b01      	cmp	r3, #1
 800149c:	d101      	bne.n	80014a2 <ijc_i2c_write_read+0x56>
 800149e:	7d7b      	ldrb	r3, [r7, #21]
 80014a0:	e01a      	b.n	80014d8 <ijc_i2c_write_read+0x8c>

	HAL_Delay(5);
 80014a2:	2005      	movs	r0, #5
 80014a4:	f001 f9c2 	bl	800282c <HAL_Delay>

	do
	{
		// Read operation
		status =  ijc_i2c_read(dev_addr, in_ptr, countRX); 						// Delay if re-attempting I2C Operation
 80014a8:	8c3a      	ldrh	r2, [r7, #32]
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff ffb2 	bl	8001418 <ijc_i2c_read>
 80014b4:	4603      	mov	r3, r0
 80014b6:	757b      	strb	r3, [r7, #21]
		if(rx_attemps < I2C_RX_MAX_ATTEMPTS){HAL_Delay(I2C_RX_ATTEMPT_PERIOD);}	// Perform I2C operation
 80014b8:	7dbb      	ldrb	r3, [r7, #22]
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d802      	bhi.n	80014c4 <ijc_i2c_write_read+0x78>
 80014be:	2064      	movs	r0, #100	; 0x64
 80014c0:	f001 f9b4 	bl	800282c <HAL_Delay>
		rx_attemps --;															// Decrement the attempt counter
 80014c4:	7dbb      	ldrb	r3, [r7, #22]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	75bb      	strb	r3, [r7, #22]
	}while((status == HAL_ERROR) && (rx_attemps > 0));							// Check the I2C operation status
 80014ca:	7d7b      	ldrb	r3, [r7, #21]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d102      	bne.n	80014d6 <ijc_i2c_write_read+0x8a>
 80014d0:	7dbb      	ldrb	r3, [r7, #22]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1e8      	bne.n	80014a8 <ijc_i2c_write_read+0x5c>

	return(status);
 80014d6:	7d7b      	ldrb	r3, [r7, #21]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3718      	adds	r7, #24
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <cea_board_enable_set>:
//            CEA PSB
//************************************

// Board enable functions
bool cea_board_enable_set(bool gpio_state)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af02      	add	r7, sp, #8
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef i2c_digipot_status;
	uint8_t tx_data[2] = {0x00, 0x00};
 80014ea:	2300      	movs	r3, #0
 80014ec:	81bb      	strh	r3, [r7, #12]

	bool cea_board_state = cea_board_enable_get();								 // Get the current state of the board
 80014ee:	f000 f855 	bl	800159c <cea_board_enable_get>
 80014f2:	4603      	mov	r3, r0
 80014f4:	73fb      	strb	r3, [r7, #15]
	if (gpio_state == ENABLE && cea_board_state == DISABLED) 					 // If the board is disabled
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d036      	beq.n	800156a <cea_board_enable_set+0x8a>
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	f083 0301 	eor.w	r3, r3, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d030      	beq.n	800156a <cea_board_enable_set+0x8a>
	{
		ht_cea_enable_set(GPIO_PIN_RESET);          							 // Reset the CEA HV SUPPLY
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff fbcf 	bl	8000cac <ht_cea_enable_set>
		HAL_GPIO_WritePin(ENABLE_3_CEA_GPIO_Port, ENABLE_3_CEA_Pin, gpio_state); // Enable the CEA Board
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	461a      	mov	r2, r3
 8001512:	2180      	movs	r1, #128	; 0x80
 8001514:	481e      	ldr	r0, [pc, #120]	; (8001590 <cea_board_enable_set+0xb0>)
 8001516:	f001 fc9f 	bl	8002e58 <HAL_GPIO_WritePin>
		cea_detector.board_enable_state = gpio_state;							 // Set the board state in the struct
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	b29a      	uxth	r2, r3
 800151e:	4b1d      	ldr	r3, [pc, #116]	; (8001594 <cea_board_enable_set+0xb4>)
 8001520:	815a      	strh	r2, [r3, #10]

		// Set the digipot to 0
		cea_detector.hv_digipot_value = 0;
 8001522:	4b1c      	ldr	r3, [pc, #112]	; (8001594 <cea_board_enable_set+0xb4>)
 8001524:	2200      	movs	r2, #0
 8001526:	719a      	strb	r2, [r3, #6]
		i2c_digipot_status = cea_i2c_write_read(ADDR_CEA_DIGIPOT, &tx_data[0], 2, &cea_detector.hv_digipot_value, 1);
 8001528:	f107 010c 	add.w	r1, r7, #12
 800152c:	2301      	movs	r3, #1
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	4b19      	ldr	r3, [pc, #100]	; (8001598 <cea_board_enable_set+0xb8>)
 8001532:	2202      	movs	r2, #2
 8001534:	2058      	movs	r0, #88	; 0x58
 8001536:	f000 f893 	bl	8001660 <cea_i2c_write_read>
 800153a:	4603      	mov	r3, r0
 800153c:	73bb      	strb	r3, [r7, #14]

		if(i2c_digipot_status == HAL_OK && cea_detector.hv_digipot_value == 0)
 800153e:	7bbb      	ldrb	r3, [r7, #14]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d108      	bne.n	8001556 <cea_board_enable_set+0x76>
 8001544:	4b13      	ldr	r3, [pc, #76]	; (8001594 <cea_board_enable_set+0xb4>)
 8001546:	799b      	ldrb	r3, [r3, #6]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d104      	bne.n	8001556 <cea_board_enable_set+0x76>
		{
			// Enable the HV Supply
			ht_cea_enable_set(GPIO_PIN_SET);          							 // Reset the CEA HV SUPPLY
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff fbad 	bl	8000cac <ht_cea_enable_set>
			return(EXIT_SUCCESS);
 8001552:	2300      	movs	r3, #0
 8001554:	e018      	b.n	8001588 <cea_board_enable_set+0xa8>
		}
		else
		{
			HAL_GPIO_WritePin(ENABLE_3_CEA_GPIO_Port, ENABLE_3_CEA_Pin, 0); // Enable the CEA Board
 8001556:	2200      	movs	r2, #0
 8001558:	2180      	movs	r1, #128	; 0x80
 800155a:	480d      	ldr	r0, [pc, #52]	; (8001590 <cea_board_enable_set+0xb0>)
 800155c:	f001 fc7c 	bl	8002e58 <HAL_GPIO_WritePin>
			cea_detector.board_enable_state = 0;							 // Set the board state in the struct
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <cea_board_enable_set+0xb4>)
 8001562:	2200      	movs	r2, #0
 8001564:	815a      	strh	r2, [r3, #10]

			// Return fail
			return(EXIT_FAILURE);
 8001566:	2301      	movs	r3, #1
 8001568:	e00e      	b.n	8001588 <cea_board_enable_set+0xa8>
		}
	}
	else if (gpio_state == DISABLE && cea_board_state == ENABLED) 				 // If the board is enabled
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	f083 0301 	eor.w	r3, r3, #1
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d007      	beq.n	8001586 <cea_board_enable_set+0xa6>
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d004      	beq.n	8001586 <cea_board_enable_set+0xa6>
	{
		// Enable the CEA loop and set the target value to 0
		// Have a flag in the main loop then disable the HV and disable the board once the digipot is at 0
		cea_detector.making_safe_inprogress = true;
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <cea_board_enable_set+0xb4>)
 800157e:	2201      	movs	r2, #1
 8001580:	735a      	strb	r2, [r3, #13]
		return(EXIT_SUCCESS);
 8001582:	2300      	movs	r3, #0
 8001584:	e000      	b.n	8001588 <cea_board_enable_set+0xa8>
	}
	else
	{
		return(EXIT_SUCCESS);
 8001586:	2300      	movs	r3, #0
	}
}
 8001588:	4618      	mov	r0, r3
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	48000400 	.word	0x48000400
 8001594:	20000224 	.word	0x20000224
 8001598:	2000022a 	.word	0x2000022a

0800159c <cea_board_enable_get>:

bool cea_board_enable_get(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
	cea_detector.board_enable_state = HAL_GPIO_ReadPin(ENABLE_3_CEA_GPIO_Port, ENABLE_3_CEA_Pin);
 80015a0:	2180      	movs	r1, #128	; 0x80
 80015a2:	4808      	ldr	r0, [pc, #32]	; (80015c4 <cea_board_enable_get+0x28>)
 80015a4:	f001 fc40 	bl	8002e28 <HAL_GPIO_ReadPin>
 80015a8:	4603      	mov	r3, r0
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <cea_board_enable_get+0x2c>)
 80015ae:	815a      	strh	r2, [r3, #10]
	return(cea_detector.board_enable_state);
 80015b0:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <cea_board_enable_get+0x2c>)
 80015b2:	895b      	ldrh	r3, [r3, #10]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	bf14      	ite	ne
 80015b8:	2301      	movne	r3, #1
 80015ba:	2300      	moveq	r3, #0
 80015bc:	b2db      	uxtb	r3, r3
}
 80015be:	4618      	mov	r0, r3
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	48000400 	.word	0x48000400
 80015c8:	20000224 	.word	0x20000224

080015cc <cea_i2c_write>:

HAL_StatusTypeDef cea_i2c_write(uint8_t dev_addr, uint8_t *out_ptr, uint16_t countTX)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af02      	add	r7, sp, #8
 80015d2:	4603      	mov	r3, r0
 80015d4:	6039      	str	r1, [r7, #0]
 80015d6:	71fb      	strb	r3, [r7, #7]
 80015d8:	4613      	mov	r3, r2
 80015da:	80bb      	strh	r3, [r7, #4]
	// Write bytes over I2C
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c3, dev_addr, out_ptr, countTX, I2C_TIMEOUT_DURATION);
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	b299      	uxth	r1, r3
 80015e0:	88bb      	ldrh	r3, [r7, #4]
 80015e2:	220a      	movs	r2, #10
 80015e4:	9200      	str	r2, [sp, #0]
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	4804      	ldr	r0, [pc, #16]	; (80015fc <cea_i2c_write+0x30>)
 80015ea:	f001 fd03 	bl	8002ff4 <HAL_I2C_Master_Transmit>
 80015ee:	4603      	mov	r3, r0
 80015f0:	73fb      	strb	r3, [r7, #15]
	return(ret);
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	200000d8 	.word	0x200000d8

08001600 <cea_i2c_read>:

HAL_StatusTypeDef cea_i2c_read(uint8_t dev_addr, uint8_t *in_ptr, uint16_t countRX)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af02      	add	r7, sp, #8
 8001606:	4603      	mov	r3, r0
 8001608:	6039      	str	r1, [r7, #0]
 800160a:	71fb      	strb	r3, [r7, #7]
 800160c:	4613      	mov	r3, r2
 800160e:	80bb      	strh	r3, [r7, #4]
	// Read bytes over I2C
	HAL_StatusTypeDef ret = HAL_OK;
 8001610:	2300      	movs	r3, #0
 8001612:	73bb      	strb	r3, [r7, #14]
	uint8_t tx_attemps = I2C_TX_MAX_ATTEMPTS;
 8001614:	2305      	movs	r3, #5
 8001616:	737b      	strb	r3, [r7, #13]
	uint8_t rx_attemps = I2C_RX_MAX_ATTEMPTS;
 8001618:	2305      	movs	r3, #5
 800161a:	73fb      	strb	r3, [r7, #15]

	//HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(&hi2c3, dev_addr, in_ptr, countRX, I2C_TIMEOUT_DURATION);
	do
	{
		// Read operation
		ret =  HAL_I2C_Master_Receive(&hi2c3, dev_addr, in_ptr, countRX, I2C_TIMEOUT_DURATION); // Delay if re-attempting I2C Operation
 800161c:	79fb      	ldrb	r3, [r7, #7]
 800161e:	b299      	uxth	r1, r3
 8001620:	88bb      	ldrh	r3, [r7, #4]
 8001622:	220a      	movs	r2, #10
 8001624:	9200      	str	r2, [sp, #0]
 8001626:	683a      	ldr	r2, [r7, #0]
 8001628:	480c      	ldr	r0, [pc, #48]	; (800165c <cea_i2c_read+0x5c>)
 800162a:	f001 fdfb 	bl	8003224 <HAL_I2C_Master_Receive>
 800162e:	4603      	mov	r3, r0
 8001630:	73bb      	strb	r3, [r7, #14]
		if(rx_attemps < I2C_RX_MAX_ATTEMPTS){HAL_Delay(I2C_RX_ATTEMPT_PERIOD);}	// Perform I2C operation
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	2b04      	cmp	r3, #4
 8001636:	d802      	bhi.n	800163e <cea_i2c_read+0x3e>
 8001638:	2064      	movs	r0, #100	; 0x64
 800163a:	f001 f8f7 	bl	800282c <HAL_Delay>
		rx_attemps --;															// Decrement the attempt counter
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	3b01      	subs	r3, #1
 8001642:	73fb      	strb	r3, [r7, #15]
	}while((ret == HAL_ERROR) && (rx_attemps > 0));							// Check the I2C operation status
 8001644:	7bbb      	ldrb	r3, [r7, #14]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d102      	bne.n	8001650 <cea_i2c_read+0x50>
 800164a:	7bfb      	ldrb	r3, [r7, #15]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1e5      	bne.n	800161c <cea_i2c_read+0x1c>

	return(ret);
 8001650:	7bbb      	ldrb	r3, [r7, #14]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	200000d8 	.word	0x200000d8

08001660 <cea_i2c_write_read>:

HAL_StatusTypeDef cea_i2c_write_read(uint8_t dev_addr, uint8_t *out_ptr, uint16_t countTX, uint8_t *in_ptr, uint16_t countRX)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b086      	sub	sp, #24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60b9      	str	r1, [r7, #8]
 8001668:	607b      	str	r3, [r7, #4]
 800166a:	4603      	mov	r3, r0
 800166c:	73fb      	strb	r3, [r7, #15]
 800166e:	4613      	mov	r3, r2
 8001670:	81bb      	strh	r3, [r7, #12]
	// The status used to indicate success/error
	HAL_StatusTypeDef status = HAL_OK;
 8001672:	2300      	movs	r3, #0
 8001674:	757b      	strb	r3, [r7, #21]
	uint8_t tx_attemps = I2C_TX_MAX_ATTEMPTS;
 8001676:	2305      	movs	r3, #5
 8001678:	75fb      	strb	r3, [r7, #23]
	uint8_t rx_attemps = I2C_RX_MAX_ATTEMPTS;
 800167a:	2305      	movs	r3, #5
 800167c:	75bb      	strb	r3, [r7, #22]

	do
	{
		// Write operation
		if(tx_attemps < I2C_TX_MAX_ATTEMPTS){HAL_Delay(I2C_TX_ATTEMPT_PERIOD);} // Delay if re-attempting I2C Operation
 800167e:	7dfb      	ldrb	r3, [r7, #23]
 8001680:	2b04      	cmp	r3, #4
 8001682:	d802      	bhi.n	800168a <cea_i2c_write_read+0x2a>
 8001684:	2064      	movs	r0, #100	; 0x64
 8001686:	f001 f8d1 	bl	800282c <HAL_Delay>
		status = cea_i2c_write(dev_addr, out_ptr, countTX);						// Perform I2C operation
 800168a:	89ba      	ldrh	r2, [r7, #12]
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	68b9      	ldr	r1, [r7, #8]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff ff9b 	bl	80015cc <cea_i2c_write>
 8001696:	4603      	mov	r3, r0
 8001698:	757b      	strb	r3, [r7, #21]
		tx_attemps --;															// Decrement the attempt counter
 800169a:	7dfb      	ldrb	r3, [r7, #23]
 800169c:	3b01      	subs	r3, #1
 800169e:	75fb      	strb	r3, [r7, #23]
	}while((status == HAL_ERROR) && (tx_attemps > 0));						    // Check the I2C operation status
 80016a0:	7d7b      	ldrb	r3, [r7, #21]
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d102      	bne.n	80016ac <cea_i2c_write_read+0x4c>
 80016a6:	7dfb      	ldrb	r3, [r7, #23]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d1e8      	bne.n	800167e <cea_i2c_write_read+0x1e>

	if(status == HAL_ERROR){return(status);}
 80016ac:	7d7b      	ldrb	r3, [r7, #21]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d101      	bne.n	80016b6 <cea_i2c_write_read+0x56>
 80016b2:	7d7b      	ldrb	r3, [r7, #21]
 80016b4:	e01a      	b.n	80016ec <cea_i2c_write_read+0x8c>

	HAL_Delay(5);
 80016b6:	2005      	movs	r0, #5
 80016b8:	f001 f8b8 	bl	800282c <HAL_Delay>

	do
	{
		// Read operation
		status =  cea_i2c_read(dev_addr, in_ptr, countRX); 						// Delay if re-attempting I2C Operation
 80016bc:	8c3a      	ldrh	r2, [r7, #32]
 80016be:	7bfb      	ldrb	r3, [r7, #15]
 80016c0:	6879      	ldr	r1, [r7, #4]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ff9c 	bl	8001600 <cea_i2c_read>
 80016c8:	4603      	mov	r3, r0
 80016ca:	757b      	strb	r3, [r7, #21]
		if(rx_attemps < I2C_RX_MAX_ATTEMPTS){HAL_Delay(I2C_RX_ATTEMPT_PERIOD);}	// Perform I2C operation
 80016cc:	7dbb      	ldrb	r3, [r7, #22]
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	d802      	bhi.n	80016d8 <cea_i2c_write_read+0x78>
 80016d2:	2064      	movs	r0, #100	; 0x64
 80016d4:	f001 f8aa 	bl	800282c <HAL_Delay>
		rx_attemps --;															// Decrement the attempt counter
 80016d8:	7dbb      	ldrb	r3, [r7, #22]
 80016da:	3b01      	subs	r3, #1
 80016dc:	75bb      	strb	r3, [r7, #22]
	}while((status == HAL_ERROR) && (rx_attemps > 0));							// Check the I2C operation status
 80016de:	7d7b      	ldrb	r3, [r7, #21]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d102      	bne.n	80016ea <cea_i2c_write_read+0x8a>
 80016e4:	7dbb      	ldrb	r3, [r7, #22]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1e8      	bne.n	80016bc <cea_i2c_write_read+0x5c>

	return(status);
 80016ea:	7d7b      	ldrb	r3, [r7, #21]
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3718      	adds	r7, #24
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <i2c_pt_reset>:




bool i2c_pt_reset(I2C_HandleTypeDef *hi2c)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
    // I2C command to reset the MS5611 module
    // A 3 ms delay should be placed after reset command is complete
    bool status = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	73fb      	strb	r3, [r7, #15]
    uint8_t cmd = CMD_RESET;
 8001700:	231e      	movs	r3, #30
 8001702:	73bb      	strb	r3, [r7, #14]

    // Send the command
    status = i2c_write(hi2c, ADDR_PRESS_TEMP, &cmd, 1);
 8001704:	f107 020e 	add.w	r2, r7, #14
 8001708:	2301      	movs	r3, #1
 800170a:	21ee      	movs	r1, #238	; 0xee
 800170c:	6878      	ldr	r0, [r7, #4]
 800170e:	f7ff f99b 	bl	8000a48 <i2c_write>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	bf14      	ite	ne
 8001718:	2301      	movne	r3, #1
 800171a:	2300      	moveq	r3, #0
 800171c:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(3);
 800171e:	2003      	movs	r0, #3
 8001720:	f001 f884 	bl	800282c <HAL_Delay>

    return(status);
 8001724:	7bfb      	ldrb	r3, [r7, #15]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <i2c_pt_d1_pressure_conversion>:

    return(status);
}

bool i2c_pt_d1_pressure_conversion(I2C_HandleTypeDef *hi2c, uint8_t osr)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	460b      	mov	r3, r1
 800173a:	70fb      	strb	r3, [r7, #3]

    // Perform the I2C conversion for D1 - pressure sensor
    bool status = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	73fb      	strb	r3, [r7, #15]
    uint8_t command;

    switch(osr)
 8001740:	78fb      	ldrb	r3, [r7, #3]
 8001742:	2b04      	cmp	r3, #4
 8001744:	d81b      	bhi.n	800177e <i2c_pt_d1_pressure_conversion+0x4e>
 8001746:	a201      	add	r2, pc, #4	; (adr r2, 800174c <i2c_pt_d1_pressure_conversion+0x1c>)
 8001748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800174c:	08001761 	.word	0x08001761
 8001750:	08001767 	.word	0x08001767
 8001754:	0800176d 	.word	0x0800176d
 8001758:	08001773 	.word	0x08001773
 800175c:	08001779 	.word	0x08001779
    {
        case OSR_256:
        	command = CMD_CONVERT_D1_OSR_256;
 8001760:	2340      	movs	r3, #64	; 0x40
 8001762:	73bb      	strb	r3, [r7, #14]
            break;
 8001764:	e00c      	b.n	8001780 <i2c_pt_d1_pressure_conversion+0x50>
        case OSR_512:
        	command = CMD_CONVERT_D1_OSR_512;
 8001766:	2342      	movs	r3, #66	; 0x42
 8001768:	73bb      	strb	r3, [r7, #14]
            break;
 800176a:	e009      	b.n	8001780 <i2c_pt_d1_pressure_conversion+0x50>
        case OSR_1024:
        	command = CMD_CONVERT_D1_OSR_1024;
 800176c:	2344      	movs	r3, #68	; 0x44
 800176e:	73bb      	strb	r3, [r7, #14]
            break;
 8001770:	e006      	b.n	8001780 <i2c_pt_d1_pressure_conversion+0x50>
        case OSR_2048:
        	command = CMD_CONVERT_D1_OSR_2048;
 8001772:	2346      	movs	r3, #70	; 0x46
 8001774:	73bb      	strb	r3, [r7, #14]
            break;
 8001776:	e003      	b.n	8001780 <i2c_pt_d1_pressure_conversion+0x50>
        case OSR_4096:
        	command = CMD_CONVERT_D1_OSR_4096;
 8001778:	2348      	movs	r3, #72	; 0x48
 800177a:	73bb      	strb	r3, [r7, #14]
            break;
 800177c:	e000      	b.n	8001780 <i2c_pt_d1_pressure_conversion+0x50>
        default:
            break;
 800177e:	bf00      	nop
    }

    // Send the command
    status = i2c_write(hi2c, ADDR_PRESS_TEMP, &command, 1);
 8001780:	f107 020e 	add.w	r2, r7, #14
 8001784:	2301      	movs	r3, #1
 8001786:	21ee      	movs	r1, #238	; 0xee
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff f95d 	bl	8000a48 <i2c_write>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	bf14      	ite	ne
 8001794:	2301      	movne	r3, #1
 8001796:	2300      	moveq	r3, #0
 8001798:	73fb      	strb	r3, [r7, #15]

    // Around 10ms for conversion
    HAL_Delay(10);
 800179a:	200a      	movs	r0, #10
 800179c:	f001 f846 	bl	800282c <HAL_Delay>

    return(status);
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop

080017ac <i2c_pt_d2_temperature_conversion>:

bool i2c_pt_d2_temperature_conversion(I2C_HandleTypeDef *hi2c, uint8_t osr)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	70fb      	strb	r3, [r7, #3]

    // Perform the I2C conversion for D2 - temperature sensor
    bool status = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	73fb      	strb	r3, [r7, #15]
    uint8_t command;

    switch(osr)
 80017bc:	78fb      	ldrb	r3, [r7, #3]
 80017be:	2b04      	cmp	r3, #4
 80017c0:	d81b      	bhi.n	80017fa <i2c_pt_d2_temperature_conversion+0x4e>
 80017c2:	a201      	add	r2, pc, #4	; (adr r2, 80017c8 <i2c_pt_d2_temperature_conversion+0x1c>)
 80017c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017c8:	080017dd 	.word	0x080017dd
 80017cc:	080017e3 	.word	0x080017e3
 80017d0:	080017e9 	.word	0x080017e9
 80017d4:	080017ef 	.word	0x080017ef
 80017d8:	080017f5 	.word	0x080017f5
    {
        case OSR_256:
            command = CMD_CONVERT_D2_OSR_256;
 80017dc:	2350      	movs	r3, #80	; 0x50
 80017de:	73bb      	strb	r3, [r7, #14]
            break;
 80017e0:	e00c      	b.n	80017fc <i2c_pt_d2_temperature_conversion+0x50>
        case OSR_512:
            command = CMD_CONVERT_D2_OSR_512;
 80017e2:	2352      	movs	r3, #82	; 0x52
 80017e4:	73bb      	strb	r3, [r7, #14]
            break;
 80017e6:	e009      	b.n	80017fc <i2c_pt_d2_temperature_conversion+0x50>
        case OSR_1024:
            command = CMD_CONVERT_D2_OSR_1024;
 80017e8:	2354      	movs	r3, #84	; 0x54
 80017ea:	73bb      	strb	r3, [r7, #14]
            break;
 80017ec:	e006      	b.n	80017fc <i2c_pt_d2_temperature_conversion+0x50>
        case OSR_2048:
            command = CMD_CONVERT_D2_OSR_2048;
 80017ee:	2356      	movs	r3, #86	; 0x56
 80017f0:	73bb      	strb	r3, [r7, #14]
            break;
 80017f2:	e003      	b.n	80017fc <i2c_pt_d2_temperature_conversion+0x50>
        case OSR_4096:
            command = CMD_CONVERT_D2_OSR_4096;
 80017f4:	2358      	movs	r3, #88	; 0x58
 80017f6:	73bb      	strb	r3, [r7, #14]
            break;
 80017f8:	e000      	b.n	80017fc <i2c_pt_d2_temperature_conversion+0x50>
        default:
            break;
 80017fa:	bf00      	nop
    }

    // Send the command
    status = i2c_write(hi2c, ADDR_PRESS_TEMP, &command, 1);
 80017fc:	f107 020e 	add.w	r2, r7, #14
 8001800:	2301      	movs	r3, #1
 8001802:	21ee      	movs	r1, #238	; 0xee
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f7ff f91f 	bl	8000a48 <i2c_write>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	bf14      	ite	ne
 8001810:	2301      	movne	r3, #1
 8001812:	2300      	moveq	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(10);
 8001816:	200a      	movs	r0, #10
 8001818:	f001 f808 	bl	800282c <HAL_Delay>

    return(status);
 800181c:	7bfb      	ldrb	r3, [r7, #15]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop

08001828 <i2c_pt_measure_d2_temperature>:


bool i2c_pt_measure_d2_temperature(I2C_HandleTypeDef *hi2c, uint8_t osr, uint32_t *r_buffer)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	460b      	mov	r3, r1
 8001832:	607a      	str	r2, [r7, #4]
 8001834:	72fb      	strb	r3, [r7, #11]

    // Should check that the ADC has actully measured something
    bool status = 0;
 8001836:	2300      	movs	r3, #0
 8001838:	75fb      	strb	r3, [r7, #23]

    // Send the command to initiate the conversion
    if(status == 0) status = i2c_pt_d2_temperature_conversion(hi2c, osr);
 800183a:	7dfb      	ldrb	r3, [r7, #23]
 800183c:	f083 0301 	eor.w	r3, r3, #1
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d006      	beq.n	8001854 <i2c_pt_measure_d2_temperature+0x2c>
 8001846:	7afb      	ldrb	r3, [r7, #11]
 8001848:	4619      	mov	r1, r3
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f7ff ffae 	bl	80017ac <i2c_pt_d2_temperature_conversion>
 8001850:	4603      	mov	r3, r0
 8001852:	75fb      	strb	r3, [r7, #23]
    // Read the ADC
    if(status == 0) status = i2c_pt_adc_read_sequence(hi2c, r_buffer);
 8001854:	7dfb      	ldrb	r3, [r7, #23]
 8001856:	f083 0301 	eor.w	r3, r3, #1
 800185a:	b2db      	uxtb	r3, r3
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <i2c_pt_measure_d2_temperature+0x44>
 8001860:	6879      	ldr	r1, [r7, #4]
 8001862:	68f8      	ldr	r0, [r7, #12]
 8001864:	f000 f82e 	bl	80018c4 <i2c_pt_adc_read_sequence>
 8001868:	4603      	mov	r3, r0
 800186a:	75fb      	strb	r3, [r7, #23]

    return(status);
 800186c:	7dfb      	ldrb	r3, [r7, #23]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <i2c_pt_measure_d1_pressure>:


bool i2c_pt_measure_d1_pressure(I2C_HandleTypeDef *hi2c, uint8_t osr, uint32_t *r_buffer)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b086      	sub	sp, #24
 800187a:	af00      	add	r7, sp, #0
 800187c:	60f8      	str	r0, [r7, #12]
 800187e:	460b      	mov	r3, r1
 8001880:	607a      	str	r2, [r7, #4]
 8001882:	72fb      	strb	r3, [r7, #11]

    // Should check that the ADC has actully measured something
    bool status = 0;
 8001884:	2300      	movs	r3, #0
 8001886:	75fb      	strb	r3, [r7, #23]

    // Send the command to initiate the conversion
    if(status == 0) status = i2c_pt_d1_pressure_conversion(hi2c, osr);
 8001888:	7dfb      	ldrb	r3, [r7, #23]
 800188a:	f083 0301 	eor.w	r3, r3, #1
 800188e:	b2db      	uxtb	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	d006      	beq.n	80018a2 <i2c_pt_measure_d1_pressure+0x2c>
 8001894:	7afb      	ldrb	r3, [r7, #11]
 8001896:	4619      	mov	r1, r3
 8001898:	68f8      	ldr	r0, [r7, #12]
 800189a:	f7ff ff49 	bl	8001730 <i2c_pt_d1_pressure_conversion>
 800189e:	4603      	mov	r3, r0
 80018a0:	75fb      	strb	r3, [r7, #23]
    // Read the ADC
    if(status == 0) status = i2c_pt_adc_read_sequence(hi2c, r_buffer);
 80018a2:	7dfb      	ldrb	r3, [r7, #23]
 80018a4:	f083 0301 	eor.w	r3, r3, #1
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d005      	beq.n	80018ba <i2c_pt_measure_d1_pressure+0x44>
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	68f8      	ldr	r0, [r7, #12]
 80018b2:	f000 f807 	bl	80018c4 <i2c_pt_adc_read_sequence>
 80018b6:	4603      	mov	r3, r0
 80018b8:	75fb      	strb	r3, [r7, #23]

    return(status);
 80018ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	3718      	adds	r7, #24
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <i2c_pt_adc_read_sequence>:


bool i2c_pt_adc_read_sequence(I2C_HandleTypeDef *hi2c, uint32_t *r_buffer)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b086      	sub	sp, #24
 80018c8:	af02      	add	r7, sp, #8
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
    // Need to check the number of returned bytes is correct
    bool status = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	73fb      	strb	r3, [r7, #15]
    uint8_t command = CMD_ADC_READ;
 80018d2:	2300      	movs	r3, #0
 80018d4:	737b      	strb	r3, [r7, #13]
    uint8_t number_of_bytes = 3;
 80018d6:	2303      	movs	r3, #3
 80018d8:	73bb      	strb	r3, [r7, #14]
    uint8_t read_buffer[3] = {0};
 80018da:	4b13      	ldr	r3, [pc, #76]	; (8001928 <i2c_pt_adc_read_sequence+0x64>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	813b      	strh	r3, [r7, #8]
 80018e0:	2300      	movs	r3, #0
 80018e2:	72bb      	strb	r3, [r7, #10]


    // Send the command

    status = i2c_write_read(hi2c, ADDR_PRESS_TEMP, &command, 1, &read_buffer[0], number_of_bytes);
 80018e4:	7bbb      	ldrb	r3, [r7, #14]
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	f107 020d 	add.w	r2, r7, #13
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	f107 0308 	add.w	r3, r7, #8
 80018f2:	9300      	str	r3, [sp, #0]
 80018f4:	2301      	movs	r3, #1
 80018f6:	21ee      	movs	r1, #238	; 0xee
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f7ff f8bf 	bl	8000a7c <i2c_write_read>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	bf14      	ite	ne
 8001904:	2301      	movne	r3, #1
 8001906:	2300      	moveq	r3, #0
 8001908:	73fb      	strb	r3, [r7, #15]

    //*r_buffer = *r_buffer | ((read_buffer[0]<<16 | read_buffer[1]<<8 | read_buffer[2]));
    *r_buffer = ((read_buffer[0]<<16 | read_buffer[1]<<8 | read_buffer[2]));
 800190a:	7a3b      	ldrb	r3, [r7, #8]
 800190c:	041a      	lsls	r2, r3, #16
 800190e:	7a7b      	ldrb	r3, [r7, #9]
 8001910:	021b      	lsls	r3, r3, #8
 8001912:	4313      	orrs	r3, r2
 8001914:	7aba      	ldrb	r2, [r7, #10]
 8001916:	4313      	orrs	r3, r2
 8001918:	461a      	mov	r2, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	601a      	str	r2, [r3, #0]

    return(status);
 800191e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001920:	4618      	mov	r0, r3
 8001922:	3710      	adds	r7, #16
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	08007750 	.word	0x08007750

0800192c <run_complete_readout>:


bool run_complete_readout(struct meas measurement)
{
 800192c:	b084      	sub	sp, #16
 800192e:	b580      	push	{r7, lr}
 8001930:	b082      	sub	sp, #8
 8001932:	af00      	add	r7, sp, #0
 8001934:	f107 0c10 	add.w	ip, r7, #16
 8001938:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    bool status = EXIT_SUCCESS;      // A status record of the operation
 800193c:	2300      	movs	r3, #0
 800193e:	71fb      	strb	r3, [r7, #7]

    // Attempt to reset the I2C device - add a delay at the end to allow the device to reset
    if(status == 0) status = i2c_pt_reset(&hi2c2);
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	f083 0301 	eor.w	r3, r3, #1
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b00      	cmp	r3, #0
 800194a:	d004      	beq.n	8001956 <run_complete_readout+0x2a>
 800194c:	4816      	ldr	r0, [pc, #88]	; (80019a8 <run_complete_readout+0x7c>)
 800194e:	f7ff fed1 	bl	80016f4 <i2c_pt_reset>
 8001952:	4603      	mov	r3, r0
 8001954:	71fb      	strb	r3, [r7, #7]

    // Attempt to read into memory all the I2C prom calibration bytes
    //if(status == 0) status = i2c_pt_prom_read_all(&hi2c2, &measurement.prom_regs[0]);

    // Attempt conversion sequence for pressure at OSR 4096 with conversion duration <9.04ms
    if(status == 0) status = i2c_pt_measure_d1_pressure(&hi2c2, OSR_4096, &measurement.uncomp_press);
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	f083 0301 	eor.w	r3, r3, #1
 800195c:	b2db      	uxtb	r3, r3
 800195e:	2b00      	cmp	r3, #0
 8001960:	d008      	beq.n	8001974 <run_complete_readout+0x48>
 8001962:	f107 0314 	add.w	r3, r7, #20
 8001966:	461a      	mov	r2, r3
 8001968:	2104      	movs	r1, #4
 800196a:	480f      	ldr	r0, [pc, #60]	; (80019a8 <run_complete_readout+0x7c>)
 800196c:	f7ff ff83 	bl	8001876 <i2c_pt_measure_d1_pressure>
 8001970:	4603      	mov	r3, r0
 8001972:	71fb      	strb	r3, [r7, #7]

    HAL_Delay(10);
 8001974:	200a      	movs	r0, #10
 8001976:	f000 ff59 	bl	800282c <HAL_Delay>

    // Attempt conversion sequence for temperature at OSR 4096 with conversion duration <9.04ms
    if(status == 0) status = i2c_pt_measure_d2_temperature(&hi2c2, OSR_4096, &measurement.uncomp_temp);
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	f083 0301 	eor.w	r3, r3, #1
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d007      	beq.n	8001996 <run_complete_readout+0x6a>
 8001986:	f107 0210 	add.w	r2, r7, #16
 800198a:	2104      	movs	r1, #4
 800198c:	4806      	ldr	r0, [pc, #24]	; (80019a8 <run_complete_readout+0x7c>)
 800198e:	f7ff ff4b 	bl	8001828 <i2c_pt_measure_d2_temperature>
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]

    return(status);
 8001996:	79fb      	ldrb	r3, [r7, #7]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80019a2:	b004      	add	sp, #16
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	20000084 	.word	0x20000084

080019ac <i2c_slv_cmd_rx_tx_handle>:
//************************************
//            I2C Slave
//************************************

bool i2c_slv_cmd_rx_tx_handle(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b088      	sub	sp, #32
 80019b0:	af00      	add	r7, sp, #0
	bool status = EXIT_SUCCESS;
 80019b2:	2300      	movs	r3, #0
 80019b4:	77fb      	strb	r3, [r7, #31]


	// SOME FUNCTION HERE TO HANDLE RX/TX
    switch(i2c_slv_rx.bytes.cmd)
 80019b6:	4bb1      	ldr	r3, [pc, #708]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 80019b8:	78db      	ldrb	r3, [r3, #3]
 80019ba:	3b40      	subs	r3, #64	; 0x40
 80019bc:	2b47      	cmp	r3, #71	; 0x47
 80019be:	f200 836b 	bhi.w	8002098 <i2c_slv_cmd_rx_tx_handle+0x6ec>
 80019c2:	a201      	add	r2, pc, #4	; (adr r2, 80019c8 <i2c_slv_cmd_rx_tx_handle+0x1c>)
 80019c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c8:	08001bd3 	.word	0x08001bd3
 80019cc:	08001c65 	.word	0x08001c65
 80019d0:	08001cdb 	.word	0x08001cdb
 80019d4:	08001d1b 	.word	0x08001d1b
 80019d8:	08001d5b 	.word	0x08001d5b
 80019dc:	08002099 	.word	0x08002099
 80019e0:	08002099 	.word	0x08002099
 80019e4:	08002099 	.word	0x08002099
 80019e8:	08002099 	.word	0x08002099
 80019ec:	08002099 	.word	0x08002099
 80019f0:	08002099 	.word	0x08002099
 80019f4:	08002099 	.word	0x08002099
 80019f8:	08002099 	.word	0x08002099
 80019fc:	08002099 	.word	0x08002099
 8001a00:	08002099 	.word	0x08002099
 8001a04:	08002099 	.word	0x08002099
 8001a08:	08002099 	.word	0x08002099
 8001a0c:	08002099 	.word	0x08002099
 8001a10:	08002099 	.word	0x08002099
 8001a14:	08002099 	.word	0x08002099
 8001a18:	08002099 	.word	0x08002099
 8001a1c:	08002099 	.word	0x08002099
 8001a20:	08002099 	.word	0x08002099
 8001a24:	08002099 	.word	0x08002099
 8001a28:	08002099 	.word	0x08002099
 8001a2c:	08002099 	.word	0x08002099
 8001a30:	08002099 	.word	0x08002099
 8001a34:	08002099 	.word	0x08002099
 8001a38:	08002099 	.word	0x08002099
 8001a3c:	08002099 	.word	0x08002099
 8001a40:	08002099 	.word	0x08002099
 8001a44:	08002099 	.word	0x08002099
 8001a48:	08001db3 	.word	0x08001db3
 8001a4c:	08001e45 	.word	0x08001e45
 8001a50:	08001fc7 	.word	0x08001fc7
 8001a54:	08002005 	.word	0x08002005
 8001a58:	08002043 	.word	0x08002043
 8001a5c:	08001ea5 	.word	0x08001ea5
 8001a60:	08001efd 	.word	0x08001efd
 8001a64:	08001f47 	.word	0x08001f47
 8001a68:	08001f87 	.word	0x08001f87
 8001a6c:	08002099 	.word	0x08002099
 8001a70:	08002099 	.word	0x08002099
 8001a74:	08002099 	.word	0x08002099
 8001a78:	08002099 	.word	0x08002099
 8001a7c:	08002099 	.word	0x08002099
 8001a80:	08002099 	.word	0x08002099
 8001a84:	08002099 	.word	0x08002099
 8001a88:	08002099 	.word	0x08002099
 8001a8c:	08002099 	.word	0x08002099
 8001a90:	08002099 	.word	0x08002099
 8001a94:	08002099 	.word	0x08002099
 8001a98:	08002099 	.word	0x08002099
 8001a9c:	08002099 	.word	0x08002099
 8001aa0:	08002099 	.word	0x08002099
 8001aa4:	08002099 	.word	0x08002099
 8001aa8:	08002099 	.word	0x08002099
 8001aac:	08002099 	.word	0x08002099
 8001ab0:	08002099 	.word	0x08002099
 8001ab4:	08002099 	.word	0x08002099
 8001ab8:	08002099 	.word	0x08002099
 8001abc:	08002099 	.word	0x08002099
 8001ac0:	08002099 	.word	0x08002099
 8001ac4:	08002099 	.word	0x08002099
 8001ac8:	08001ae9 	.word	0x08001ae9
 8001acc:	08002099 	.word	0x08002099
 8001ad0:	08002099 	.word	0x08002099
 8001ad4:	08002099 	.word	0x08002099
 8001ad8:	08002099 	.word	0x08002099
 8001adc:	08002099 	.word	0x08002099
 8001ae0:	08001b53 	.word	0x08001b53
 8001ae4:	08001b93 	.word	0x08001b93
		//                     UCD Detector Commands
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_UCD_ENABLE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001ae8:	4b64      	ldr	r3, [pc, #400]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001aea:	789b      	ldrb	r3, [r3, #2]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d10b      	bne.n	8001b08 <i2c_slv_cmd_rx_tx_handle+0x15c>
			{
				ucd_detector.board_enable_state = (uint16_t)ucd_board_enable_get(); // Read the state enable pin
 8001af0:	f7ff fb42 	bl	8001178 <ucd_board_enable_get>
 8001af4:	4603      	mov	r3, r0
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	4b61      	ldr	r3, [pc, #388]	; (8001c80 <i2c_slv_cmd_rx_tx_handle+0x2d4>)
 8001afa:	815a      	strh	r2, [r3, #10]
				i2c_slv_tx.data = ucd_detector.board_enable_state; 					// Prepare the date into the transmit
 8001afc:	4b60      	ldr	r3, [pc, #384]	; (8001c80 <i2c_slv_cmd_rx_tx_handle+0x2d4>)
 8001afe:	895a      	ldrh	r2, [r3, #10]
 8001b00:	4b60      	ldr	r3, [pc, #384]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001b02:	801a      	strh	r2, [r3, #0]
				return(status);
 8001b04:	7ffb      	ldrb	r3, [r7, #31]
 8001b06:	e2ef      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001b08:	4b5c      	ldr	r3, [pc, #368]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001b0a:	789b      	ldrb	r3, [r3, #2]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f040 82c7 	bne.w	80020a0 <i2c_slv_cmd_rx_tx_handle+0x6f4>
			{
				// Write the state of the enable pin
				if(i2c_slv_rx.bytes.data_byte_lsb == GPIO_PIN_SET)
 8001b12:	4b5a      	ldr	r3, [pc, #360]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d107      	bne.n	8001b2a <i2c_slv_cmd_rx_tx_handle+0x17e>
				{
					ucd_board_enable_set(GPIO_PIN_SET);								// Set the state of the pin
 8001b1a:	2001      	movs	r0, #1
 8001b1c:	f7ff fb14 	bl	8001148 <ucd_board_enable_set>
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001b20:	4b58      	ldr	r3, [pc, #352]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	801a      	strh	r2, [r3, #0]
					return(status);
 8001b26:	7ffb      	ldrb	r3, [r7, #31]
 8001b28:	e2de      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				else if(i2c_slv_rx.bytes.data_byte_lsb == GPIO_PIN_RESET)
 8001b2a:	4b54      	ldr	r3, [pc, #336]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d107      	bne.n	8001b42 <i2c_slv_cmd_rx_tx_handle+0x196>
				{
					ucd_board_enable_set(GPIO_PIN_RESET);                           // Set the state of the pin
 8001b32:	2000      	movs	r0, #0
 8001b34:	f7ff fb08 	bl	8001148 <ucd_board_enable_set>
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001b38:	4b52      	ldr	r3, [pc, #328]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	801a      	strh	r2, [r3, #0]
					return(status);
 8001b3e:	7ffb      	ldrb	r3, [r7, #31]
 8001b40:	e2d2      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001b42:	4b50      	ldr	r3, [pc, #320]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001b44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b48:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001b4e:	7ffb      	ldrb	r3, [r7, #31]
 8001b50:	e2ca      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_UCD_AVDD_VOLTAGE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001b52:	4b4a      	ldr	r3, [pc, #296]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001b54:	789b      	ldrb	r3, [r3, #2]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d10e      	bne.n	8001b78 <i2c_slv_cmd_rx_tx_handle+0x1cc>
			{
				// read the UCD max6911 AVDD device
				uint16_t dataread = 0;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	837b      	strh	r3, [r7, #26]
				dataread = max6911_read(&hi2c3, ADDR_UCD_MAX9611_AVDD, RSP_DATA_BYTE_MSB, RSP_DATA_BYTE_LSB);
 8001b5e:	2303      	movs	r3, #3
 8001b60:	2202      	movs	r2, #2
 8001b62:	21e4      	movs	r1, #228	; 0xe4
 8001b64:	4848      	ldr	r0, [pc, #288]	; (8001c88 <i2c_slv_cmd_rx_tx_handle+0x2dc>)
 8001b66:	f7fe ffd5 	bl	8000b14 <max6911_read>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	837b      	strh	r3, [r7, #26]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001b6e:	4a45      	ldr	r2, [pc, #276]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001b70:	8b7b      	ldrh	r3, [r7, #26]
 8001b72:	8013      	strh	r3, [r2, #0]

				return(status);
 8001b74:	7ffb      	ldrb	r3, [r7, #31]
 8001b76:	e2b7      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001b78:	4b40      	ldr	r3, [pc, #256]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001b7a:	789b      	ldrb	r3, [r3, #2]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f040 8291 	bne.w	80020a4 <i2c_slv_cmd_rx_tx_handle+0x6f8>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001b82:	4b40      	ldr	r3, [pc, #256]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001b84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b88:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001b8e:	7ffb      	ldrb	r3, [r7, #31]
 8001b90:	e2aa      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_UCD_AVDD_CURRENT):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001b92:	4b3a      	ldr	r3, [pc, #232]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001b94:	789b      	ldrb	r3, [r3, #2]
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	d10e      	bne.n	8001bb8 <i2c_slv_cmd_rx_tx_handle+0x20c>
			{
				// read the UCD max6911 AVDD device
				uint16_t dataread = 0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	83bb      	strh	r3, [r7, #28]
				dataread = max6911_read(&hi2c3, ADDR_UCD_MAX9611_AVDD, CSA_DATA_BYTE_MSB, CSA_DATA_BYTE_LSB);
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	21e4      	movs	r1, #228	; 0xe4
 8001ba4:	4838      	ldr	r0, [pc, #224]	; (8001c88 <i2c_slv_cmd_rx_tx_handle+0x2dc>)
 8001ba6:	f7fe ffb5 	bl	8000b14 <max6911_read>
 8001baa:	4603      	mov	r3, r0
 8001bac:	83bb      	strh	r3, [r7, #28]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001bae:	4a35      	ldr	r2, [pc, #212]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001bb0:	8bbb      	ldrh	r3, [r7, #28]
 8001bb2:	8013      	strh	r3, [r2, #0]

				return(status);
 8001bb4:	7ffb      	ldrb	r3, [r7, #31]
 8001bb6:	e297      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001bb8:	4b30      	ldr	r3, [pc, #192]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001bba:	789b      	ldrb	r3, [r3, #2]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f040 8273 	bne.w	80020a8 <i2c_slv_cmd_rx_tx_handle+0x6fc>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001bc2:	4b30      	ldr	r3, [pc, #192]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001bc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001bc8:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001bce:	7ffb      	ldrb	r3, [r7, #31]
 8001bd0:	e28a      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
    	//                     CEA Detector Commands
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_CEA_ENABLE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001bd2:	4b2a      	ldr	r3, [pc, #168]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001bd4:	789b      	ldrb	r3, [r3, #2]
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d10b      	bne.n	8001bf2 <i2c_slv_cmd_rx_tx_handle+0x246>
			{
				cea_detector.board_enable_state = (uint16_t)cea_board_enable_get(); // Read the state enable pin
 8001bda:	f7ff fcdf 	bl	800159c <cea_board_enable_get>
 8001bde:	4603      	mov	r3, r0
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	4b2a      	ldr	r3, [pc, #168]	; (8001c8c <i2c_slv_cmd_rx_tx_handle+0x2e0>)
 8001be4:	815a      	strh	r2, [r3, #10]
				i2c_slv_tx.data = cea_detector.board_enable_state; 					// Prepare the date into the transmit
 8001be6:	4b29      	ldr	r3, [pc, #164]	; (8001c8c <i2c_slv_cmd_rx_tx_handle+0x2e0>)
 8001be8:	895a      	ldrh	r2, [r3, #10]
 8001bea:	4b26      	ldr	r3, [pc, #152]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001bec:	801a      	strh	r2, [r3, #0]
				return(status);
 8001bee:	7ffb      	ldrb	r3, [r7, #31]
 8001bf0:	e27a      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001bf2:	4b22      	ldr	r3, [pc, #136]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001bf4:	789b      	ldrb	r3, [r3, #2]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f040 8258 	bne.w	80020ac <i2c_slv_cmd_rx_tx_handle+0x700>
			{
				// Write the state of the enable pin
				if(i2c_slv_rx.bytes.data_byte_lsb == GPIO_PIN_SET)
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d11b      	bne.n	8001c3c <i2c_slv_cmd_rx_tx_handle+0x290>
				{
					bool enable_status = cea_board_enable_set(GPIO_PIN_SET);								// Set the state of the pin
 8001c04:	2001      	movs	r0, #1
 8001c06:	f7ff fc6b 	bl	80014e0 <cea_board_enable_set>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71fb      	strb	r3, [r7, #7]
					if(enable_status == EXIT_SUCCESS)
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	f083 0301 	eor.w	r3, r3, #1
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d005      	beq.n	8001c26 <i2c_slv_cmd_rx_tx_handle+0x27a>
					{
						i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001c1a:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	801a      	strh	r2, [r3, #0]
						status =  EXIT_SUCCESS;
 8001c20:	2300      	movs	r3, #0
 8001c22:	77fb      	strb	r3, [r7, #31]
 8001c24:	e008      	b.n	8001c38 <i2c_slv_cmd_rx_tx_handle+0x28c>
					}
					else if (enable_status == EXIT_FAILURE)
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <i2c_slv_cmd_rx_tx_handle+0x28c>
					{
						status =  EXIT_FAILURE;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	77fb      	strb	r3, [r7, #31]
						i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001c30:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001c32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c36:	801a      	strh	r2, [r3, #0]
					}
					return(status);
 8001c38:	7ffb      	ldrb	r3, [r7, #31]
 8001c3a:	e255      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				else if(i2c_slv_rx.bytes.data_byte_lsb == GPIO_PIN_RESET)
 8001c3c:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d107      	bne.n	8001c54 <i2c_slv_cmd_rx_tx_handle+0x2a8>
				{
					cea_board_enable_set(GPIO_PIN_RESET);                           // Set the state of the pin
 8001c44:	2000      	movs	r0, #0
 8001c46:	f7ff fc4b 	bl	80014e0 <cea_board_enable_set>
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	801a      	strh	r2, [r3, #0]
					return(status);
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	e249      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001c56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c5a:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001c60:	7ffb      	ldrb	r3, [r7, #31]
 8001c62:	e241      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_CEA_HV_LOOP_ENABLE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001c64:	4b05      	ldr	r3, [pc, #20]	; (8001c7c <i2c_slv_cmd_rx_tx_handle+0x2d0>)
 8001c66:	789b      	ldrb	r3, [r3, #2]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d111      	bne.n	8001c90 <i2c_slv_cmd_rx_tx_handle+0x2e4>
			{
				i2c_slv_tx.data = cea_detector.hv_loop_enable; 						// Prepare the date into the transmit
 8001c6c:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <i2c_slv_cmd_rx_tx_handle+0x2e0>)
 8001c6e:	785b      	ldrb	r3, [r3, #1]
 8001c70:	b29a      	uxth	r2, r3
 8001c72:	4b04      	ldr	r3, [pc, #16]	; (8001c84 <i2c_slv_cmd_rx_tx_handle+0x2d8>)
 8001c74:	801a      	strh	r2, [r3, #0]
				return(status);
 8001c76:	7ffb      	ldrb	r3, [r7, #31]
 8001c78:	e236      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
 8001c7a:	bf00      	nop
 8001c7c:	2000024c 	.word	0x2000024c
 8001c80:	20000204 	.word	0x20000204
 8001c84:	20000250 	.word	0x20000250
 8001c88:	200000d8 	.word	0x200000d8
 8001c8c:	20000224 	.word	0x20000224
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001c90:	4b94      	ldr	r3, [pc, #592]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001c92:	789b      	ldrb	r3, [r3, #2]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f040 820b 	bne.w	80020b0 <i2c_slv_cmd_rx_tx_handle+0x704>
			{
				// Write the state of the enable pin
				if(i2c_slv_rx.bytes.data_byte_lsb == 1)
 8001c9a:	4b92      	ldr	r3, [pc, #584]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d107      	bne.n	8001cb2 <i2c_slv_cmd_rx_tx_handle+0x306>
				{
					cea_detector.hv_loop_enable = true;								// Set the state of the flag
 8001ca2:	4b91      	ldr	r3, [pc, #580]	; (8001ee8 <i2c_slv_cmd_rx_tx_handle+0x53c>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	705a      	strb	r2, [r3, #1]
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001ca8:	4b90      	ldr	r3, [pc, #576]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	801a      	strh	r2, [r3, #0]
					return(status);
 8001cae:	7ffb      	ldrb	r3, [r7, #31]
 8001cb0:	e21a      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				else if(i2c_slv_rx.bytes.data_byte_lsb == 0)
 8001cb2:	4b8c      	ldr	r3, [pc, #560]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d107      	bne.n	8001cca <i2c_slv_cmd_rx_tx_handle+0x31e>
				{
					cea_detector.hv_loop_enable = false;						    // Set the state of the flag
 8001cba:	4b8b      	ldr	r3, [pc, #556]	; (8001ee8 <i2c_slv_cmd_rx_tx_handle+0x53c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	705a      	strb	r2, [r3, #1]
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001cc0:	4b8a      	ldr	r3, [pc, #552]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	801a      	strh	r2, [r3, #0]
					return(status);
 8001cc6:	7ffb      	ldrb	r3, [r7, #31]
 8001cc8:	e20e      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001cca:	4b88      	ldr	r3, [pc, #544]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001ccc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cd0:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001cd6:	7ffb      	ldrb	r3, [r7, #31]
 8001cd8:	e206      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_CEA_HV_VOLTAGE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001cda:	4b82      	ldr	r3, [pc, #520]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001cdc:	789b      	ldrb	r3, [r3, #2]
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d10e      	bne.n	8001d00 <i2c_slv_cmd_rx_tx_handle+0x354>
			{
				uint16_t dataread = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	813b      	strh	r3, [r7, #8]
				dataread = max6911_read(&hi2c3, ADDR_CEA_MAX9611_HV_VOLTAGE, RSP_DATA_BYTE_MSB, RSP_DATA_BYTE_LSB);
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	2202      	movs	r2, #2
 8001cea:	21ee      	movs	r1, #238	; 0xee
 8001cec:	4880      	ldr	r0, [pc, #512]	; (8001ef0 <i2c_slv_cmd_rx_tx_handle+0x544>)
 8001cee:	f7fe ff11 	bl	8000b14 <max6911_read>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	813b      	strh	r3, [r7, #8]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001cf6:	4a7d      	ldr	r2, [pc, #500]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001cf8:	893b      	ldrh	r3, [r7, #8]
 8001cfa:	8013      	strh	r3, [r2, #0]

				return(status);
 8001cfc:	7ffb      	ldrb	r3, [r7, #31]
 8001cfe:	e1f3      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001d00:	4b78      	ldr	r3, [pc, #480]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d02:	789b      	ldrb	r3, [r3, #2]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	f040 81d5 	bne.w	80020b4 <i2c_slv_cmd_rx_tx_handle+0x708>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001d0a:	4b78      	ldr	r3, [pc, #480]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001d0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d10:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001d12:	2301      	movs	r3, #1
 8001d14:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001d16:	7ffb      	ldrb	r3, [r7, #31]
 8001d18:	e1e6      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_CEA_HV_CURRENT):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001d1a:	4b72      	ldr	r3, [pc, #456]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d1c:	789b      	ldrb	r3, [r3, #2]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d10e      	bne.n	8001d40 <i2c_slv_cmd_rx_tx_handle+0x394>
			{
				// read the UCD max6911 AVDD device
				uint16_t dataread = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	817b      	strh	r3, [r7, #10]
				dataread = max6911_read(&hi2c3, ADDR_CEA_MAX9611_HV_CURRENT, CSA_DATA_BYTE_MSB, CSA_DATA_BYTE_LSB);
 8001d26:	2301      	movs	r3, #1
 8001d28:	2200      	movs	r2, #0
 8001d2a:	21f0      	movs	r1, #240	; 0xf0
 8001d2c:	4870      	ldr	r0, [pc, #448]	; (8001ef0 <i2c_slv_cmd_rx_tx_handle+0x544>)
 8001d2e:	f7fe fef1 	bl	8000b14 <max6911_read>
 8001d32:	4603      	mov	r3, r0
 8001d34:	817b      	strh	r3, [r7, #10]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001d36:	4a6d      	ldr	r2, [pc, #436]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001d38:	897b      	ldrh	r3, [r7, #10]
 8001d3a:	8013      	strh	r3, [r2, #0]

				return(status);
 8001d3c:	7ffb      	ldrb	r3, [r7, #31]
 8001d3e:	e1d3      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001d40:	4b68      	ldr	r3, [pc, #416]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d42:	789b      	ldrb	r3, [r3, #2]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	f040 81b7 	bne.w	80020b8 <i2c_slv_cmd_rx_tx_handle+0x70c>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001d4a:	4b68      	ldr	r3, [pc, #416]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001d4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d50:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001d52:	2301      	movs	r3, #1
 8001d54:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001d56:	7ffb      	ldrb	r3, [r7, #31]
 8001d58:	e1c6      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
    	// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_CEA_TARGET_HV_VOLTAGE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001d5a:	4b62      	ldr	r3, [pc, #392]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d5c:	789b      	ldrb	r3, [r3, #2]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d105      	bne.n	8001d6e <i2c_slv_cmd_rx_tx_handle+0x3c2>
			{
				i2c_slv_tx.data = cea_detector.hv_targate_value;        // Prepare the date into the transmit
 8001d62:	4b61      	ldr	r3, [pc, #388]	; (8001ee8 <i2c_slv_cmd_rx_tx_handle+0x53c>)
 8001d64:	891a      	ldrh	r2, [r3, #8]
 8001d66:	4b61      	ldr	r3, [pc, #388]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001d68:	801a      	strh	r2, [r3, #0]
				return(status);
 8001d6a:	7ffb      	ldrb	r3, [r7, #31]
 8001d6c:	e1bc      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001d6e:	4b5d      	ldr	r3, [pc, #372]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d70:	789b      	ldrb	r3, [r3, #2]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f040 81a2 	bne.w	80020bc <i2c_slv_cmd_rx_tx_handle+0x710>
			{
				if(i2c_slv_rx.bytes.data_byte_msb <= 0x0F)
 8001d78:	4b5a      	ldr	r3, [pc, #360]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d7a:	785b      	ldrb	r3, [r3, #1]
 8001d7c:	2b0f      	cmp	r3, #15
 8001d7e:	d810      	bhi.n	8001da2 <i2c_slv_cmd_rx_tx_handle+0x3f6>
				{
					// Read the data from the buffer
					cea_detector.hv_targate_value = (i2c_slv_rx.bytes.data_byte_msb << 8) |
 8001d80:	4b58      	ldr	r3, [pc, #352]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d82:	785b      	ldrb	r3, [r3, #1]
 8001d84:	021b      	lsls	r3, r3, #8
 8001d86:	b21a      	sxth	r2, r3
													 i2c_slv_rx.bytes.data_byte_lsb;
 8001d88:	4b56      	ldr	r3, [pc, #344]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	b21b      	sxth	r3, r3
					cea_detector.hv_targate_value = (i2c_slv_rx.bytes.data_byte_msb << 8) |
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	b21b      	sxth	r3, r3
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	4b54      	ldr	r3, [pc, #336]	; (8001ee8 <i2c_slv_cmd_rx_tx_handle+0x53c>)
 8001d96:	811a      	strh	r2, [r3, #8]
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001d98:	4b54      	ldr	r3, [pc, #336]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	801a      	strh	r2, [r3, #0]
					return(status);
 8001d9e:	7ffb      	ldrb	r3, [r7, #31]
 8001da0:	e1a2      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				else
				{
					i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001da2:	4b52      	ldr	r3, [pc, #328]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001da4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001da8:	801a      	strh	r2, [r3, #0]
					status =  EXIT_FAILURE;
 8001daa:	2301      	movs	r3, #1
 8001dac:	77fb      	strb	r3, [r7, #31]
					return(status);
 8001dae:	7ffb      	ldrb	r3, [r7, #31]
 8001db0:	e19a      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
    	//                     IJC Detector Commands
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_ENABLE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001db2:	4b4c      	ldr	r3, [pc, #304]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001db4:	789b      	ldrb	r3, [r3, #2]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d10b      	bne.n	8001dd2 <i2c_slv_cmd_rx_tx_handle+0x426>
			{
				ijc_detector.board_enable_state = (uint16_t)ijc_board_enable_get(); // Read the state enable pin
 8001dba:	f7ff fafb 	bl	80013b4 <ijc_board_enable_get>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	4b4c      	ldr	r3, [pc, #304]	; (8001ef4 <i2c_slv_cmd_rx_tx_handle+0x548>)
 8001dc4:	815a      	strh	r2, [r3, #10]
				i2c_slv_tx.data = ijc_detector.board_enable_state; 					// Prepare the date into the transmit
 8001dc6:	4b4b      	ldr	r3, [pc, #300]	; (8001ef4 <i2c_slv_cmd_rx_tx_handle+0x548>)
 8001dc8:	895a      	ldrh	r2, [r3, #10]
 8001dca:	4b48      	ldr	r3, [pc, #288]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001dcc:	801a      	strh	r2, [r3, #0]
				return(status);
 8001dce:	7ffb      	ldrb	r3, [r7, #31]
 8001dd0:	e18a      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001dd2:	4b44      	ldr	r3, [pc, #272]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001dd4:	789b      	ldrb	r3, [r3, #2]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f040 8172 	bne.w	80020c0 <i2c_slv_cmd_rx_tx_handle+0x714>
			{
				// Write the state of the enable pin
				if(i2c_slv_rx.bytes.data_byte_lsb == GPIO_PIN_SET)
 8001ddc:	4b41      	ldr	r3, [pc, #260]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d11b      	bne.n	8001e1c <i2c_slv_cmd_rx_tx_handle+0x470>
				{
					bool enable_status = ijc_board_enable_set(GPIO_PIN_SET);								// Set the state of the pin
 8001de4:	2001      	movs	r0, #1
 8001de6:	f7ff fa87 	bl	80012f8 <ijc_board_enable_set>
 8001dea:	4603      	mov	r3, r0
 8001dec:	737b      	strb	r3, [r7, #13]
					if(enable_status == EXIT_SUCCESS)
 8001dee:	7b7b      	ldrb	r3, [r7, #13]
 8001df0:	f083 0301 	eor.w	r3, r3, #1
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d005      	beq.n	8001e06 <i2c_slv_cmd_rx_tx_handle+0x45a>
					{
						i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001dfa:	4b3c      	ldr	r3, [pc, #240]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	801a      	strh	r2, [r3, #0]
						status =  EXIT_SUCCESS;
 8001e00:	2300      	movs	r3, #0
 8001e02:	77fb      	strb	r3, [r7, #31]
 8001e04:	e008      	b.n	8001e18 <i2c_slv_cmd_rx_tx_handle+0x46c>
					}
					else if (enable_status == EXIT_FAILURE)
 8001e06:	7b7b      	ldrb	r3, [r7, #13]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d005      	beq.n	8001e18 <i2c_slv_cmd_rx_tx_handle+0x46c>
					{
						status =  EXIT_FAILURE;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	77fb      	strb	r3, [r7, #31]
						i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001e10:	4b36      	ldr	r3, [pc, #216]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001e12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e16:	801a      	strh	r2, [r3, #0]
					}
					return(status);
 8001e18:	7ffb      	ldrb	r3, [r7, #31]
 8001e1a:	e165      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				else if(i2c_slv_rx.bytes.data_byte_lsb == GPIO_PIN_RESET)
 8001e1c:	4b31      	ldr	r3, [pc, #196]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d107      	bne.n	8001e34 <i2c_slv_cmd_rx_tx_handle+0x488>
				{
					ijc_board_enable_set(GPIO_PIN_RESET);                           // Set the state of the pin
 8001e24:	2000      	movs	r0, #0
 8001e26:	f7ff fa67 	bl	80012f8 <ijc_board_enable_set>
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001e2a:	4b30      	ldr	r3, [pc, #192]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	801a      	strh	r2, [r3, #0]
					return(status);
 8001e30:	7ffb      	ldrb	r3, [r7, #31]
 8001e32:	e159      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001e34:	4b2d      	ldr	r3, [pc, #180]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001e36:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e3a:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001e40:	7ffb      	ldrb	r3, [r7, #31]
 8001e42:	e151      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_HV_LOOP_ENABLE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001e44:	4b27      	ldr	r3, [pc, #156]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001e46:	789b      	ldrb	r3, [r3, #2]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d106      	bne.n	8001e5a <i2c_slv_cmd_rx_tx_handle+0x4ae>
			{
				i2c_slv_tx.data = ijc_detector.hv_loop_enable; 						// Prepare the date into the transmit
 8001e4c:	4b29      	ldr	r3, [pc, #164]	; (8001ef4 <i2c_slv_cmd_rx_tx_handle+0x548>)
 8001e4e:	785b      	ldrb	r3, [r3, #1]
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	4b26      	ldr	r3, [pc, #152]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001e54:	801a      	strh	r2, [r3, #0]
				return(status);
 8001e56:	7ffb      	ldrb	r3, [r7, #31]
 8001e58:	e146      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001e5a:	4b22      	ldr	r3, [pc, #136]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001e5c:	789b      	ldrb	r3, [r3, #2]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f040 8130 	bne.w	80020c4 <i2c_slv_cmd_rx_tx_handle+0x718>
			{
				// Write the state of the enable pin
				if(i2c_slv_rx.bytes.data_byte_lsb == 1)
 8001e64:	4b1f      	ldr	r3, [pc, #124]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d107      	bne.n	8001e7c <i2c_slv_cmd_rx_tx_handle+0x4d0>
				{
					ijc_detector.hv_loop_enable = true;								// Set the state of the flag
 8001e6c:	4b21      	ldr	r3, [pc, #132]	; (8001ef4 <i2c_slv_cmd_rx_tx_handle+0x548>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	705a      	strb	r2, [r3, #1]
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001e72:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	801a      	strh	r2, [r3, #0]
					return(status);
 8001e78:	7ffb      	ldrb	r3, [r7, #31]
 8001e7a:	e135      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				else if(i2c_slv_rx.bytes.data_byte_lsb == 0)
 8001e7c:	4b19      	ldr	r3, [pc, #100]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d107      	bne.n	8001e94 <i2c_slv_cmd_rx_tx_handle+0x4e8>
				{
					ijc_detector.hv_loop_enable = false;						    // Set the state of the flag
 8001e84:	4b1b      	ldr	r3, [pc, #108]	; (8001ef4 <i2c_slv_cmd_rx_tx_handle+0x548>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	705a      	strb	r2, [r3, #1]
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 8001e8a:	4b18      	ldr	r3, [pc, #96]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	801a      	strh	r2, [r3, #0]
					return(status);
 8001e90:	7ffb      	ldrb	r3, [r7, #31]
 8001e92:	e129      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001e94:	4b15      	ldr	r3, [pc, #84]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001e96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e9a:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001ea0:	7ffb      	ldrb	r3, [r7, #31]
 8001ea2:	e121      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_1_5_VOLTAGE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001ea4:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001ea6:	789b      	ldrb	r3, [r3, #2]
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d10e      	bne.n	8001eca <i2c_slv_cmd_rx_tx_handle+0x51e>
			{
				uint16_t dataread = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	827b      	strh	r3, [r7, #18]
				dataread = max6911_read(&hi2c2, ADDR_IJC_MAX9611_1_5, RSP_DATA_BYTE_MSB, RSP_DATA_BYTE_LSB);
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	21e0      	movs	r1, #224	; 0xe0
 8001eb6:	4810      	ldr	r0, [pc, #64]	; (8001ef8 <i2c_slv_cmd_rx_tx_handle+0x54c>)
 8001eb8:	f7fe fe2c 	bl	8000b14 <max6911_read>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	827b      	strh	r3, [r7, #18]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001ec2:	8a7b      	ldrh	r3, [r7, #18]
 8001ec4:	8013      	strh	r3, [r2, #0]

				return(status);
 8001ec6:	7ffb      	ldrb	r3, [r7, #31]
 8001ec8:	e10e      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001eca:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <i2c_slv_cmd_rx_tx_handle+0x538>)
 8001ecc:	789b      	ldrb	r3, [r3, #2]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f040 80fa 	bne.w	80020c8 <i2c_slv_cmd_rx_tx_handle+0x71c>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <i2c_slv_cmd_rx_tx_handle+0x540>)
 8001ed6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eda:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001ee0:	7ffb      	ldrb	r3, [r7, #31]
 8001ee2:	e101      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
 8001ee4:	2000024c 	.word	0x2000024c
 8001ee8:	20000224 	.word	0x20000224
 8001eec:	20000250 	.word	0x20000250
 8001ef0:	200000d8 	.word	0x200000d8
 8001ef4:	20000214 	.word	0x20000214
 8001ef8:	20000084 	.word	0x20000084
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_1_5_CURRENT):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001efc:	4b7c      	ldr	r3, [pc, #496]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001efe:	789b      	ldrb	r3, [r3, #2]
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d10e      	bne.n	8001f22 <i2c_slv_cmd_rx_tx_handle+0x576>
			{
				// read the UCD max6911 AVDD device
				uint16_t dataread = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	82bb      	strh	r3, [r7, #20]
				dataread = max6911_read(&hi2c2, ADDR_IJC_MAX9611_1_5, CSA_DATA_BYTE_MSB, CSA_DATA_BYTE_LSB);
 8001f08:	2301      	movs	r3, #1
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	21e0      	movs	r1, #224	; 0xe0
 8001f0e:	4879      	ldr	r0, [pc, #484]	; (80020f4 <i2c_slv_cmd_rx_tx_handle+0x748>)
 8001f10:	f7fe fe00 	bl	8000b14 <max6911_read>
 8001f14:	4603      	mov	r3, r0
 8001f16:	82bb      	strh	r3, [r7, #20]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001f18:	4a77      	ldr	r2, [pc, #476]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001f1a:	8abb      	ldrh	r3, [r7, #20]
 8001f1c:	8013      	strh	r3, [r2, #0]

				return(status);
 8001f1e:	7ffb      	ldrb	r3, [r7, #31]
 8001f20:	e0e2      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001f22:	4b73      	ldr	r3, [pc, #460]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001f24:	789b      	ldrb	r3, [r3, #2]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f040 80d0 	bne.w	80020cc <i2c_slv_cmd_rx_tx_handle+0x720>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001f2c:	4b72      	ldr	r3, [pc, #456]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001f2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f32:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001f34:	2301      	movs	r3, #1
 8001f36:	77fb      	strb	r3, [r7, #31]
				{
				    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8001f38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f3c:	486f      	ldr	r0, [pc, #444]	; (80020fc <i2c_slv_cmd_rx_tx_handle+0x750>)
 8001f3e:	f000 ffa3 	bl	8002e88 <HAL_GPIO_TogglePin>
				}
				return(status);
 8001f42:	7ffb      	ldrb	r3, [r7, #31]
 8001f44:	e0d0      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_2_VOLTAGE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001f46:	4b6a      	ldr	r3, [pc, #424]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001f48:	789b      	ldrb	r3, [r3, #2]
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d10e      	bne.n	8001f6c <i2c_slv_cmd_rx_tx_handle+0x5c0>
			{
				uint16_t dataread = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	82fb      	strh	r3, [r7, #22]
				dataread = max6911_read(&hi2c2, ADDR_IJC_MAX9611_2, RSP_DATA_BYTE_MSB, RSP_DATA_BYTE_LSB);
 8001f52:	2303      	movs	r3, #3
 8001f54:	2202      	movs	r2, #2
 8001f56:	21e2      	movs	r1, #226	; 0xe2
 8001f58:	4866      	ldr	r0, [pc, #408]	; (80020f4 <i2c_slv_cmd_rx_tx_handle+0x748>)
 8001f5a:	f7fe fddb 	bl	8000b14 <max6911_read>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	82fb      	strh	r3, [r7, #22]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001f62:	4a65      	ldr	r2, [pc, #404]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001f64:	8afb      	ldrh	r3, [r7, #22]
 8001f66:	8013      	strh	r3, [r2, #0]

				return(status);
 8001f68:	7ffb      	ldrb	r3, [r7, #31]
 8001f6a:	e0bd      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001f6c:	4b60      	ldr	r3, [pc, #384]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001f6e:	789b      	ldrb	r3, [r3, #2]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f040 80ad 	bne.w	80020d0 <i2c_slv_cmd_rx_tx_handle+0x724>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001f76:	4b60      	ldr	r3, [pc, #384]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001f78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f7c:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001f82:	7ffb      	ldrb	r3, [r7, #31]
 8001f84:	e0b0      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_2_CURRENT):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001f86:	4b5a      	ldr	r3, [pc, #360]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001f88:	789b      	ldrb	r3, [r3, #2]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d10e      	bne.n	8001fac <i2c_slv_cmd_rx_tx_handle+0x600>
			{
				// read the UCD max6911 AVDD device
				uint16_t dataread = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	833b      	strh	r3, [r7, #24]
				dataread = max6911_read(&hi2c2, ADDR_IJC_MAX9611_2, CSA_DATA_BYTE_MSB, CSA_DATA_BYTE_LSB);
 8001f92:	2301      	movs	r3, #1
 8001f94:	2200      	movs	r2, #0
 8001f96:	21e2      	movs	r1, #226	; 0xe2
 8001f98:	4856      	ldr	r0, [pc, #344]	; (80020f4 <i2c_slv_cmd_rx_tx_handle+0x748>)
 8001f9a:	f7fe fdbb 	bl	8000b14 <max6911_read>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	833b      	strh	r3, [r7, #24]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001fa2:	4a55      	ldr	r2, [pc, #340]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001fa4:	8b3b      	ldrh	r3, [r7, #24]
 8001fa6:	8013      	strh	r3, [r2, #0]

				return(status);
 8001fa8:	7ffb      	ldrb	r3, [r7, #31]
 8001faa:	e09d      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001fac:	4b50      	ldr	r3, [pc, #320]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001fae:	789b      	ldrb	r3, [r3, #2]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f040 808f 	bne.w	80020d4 <i2c_slv_cmd_rx_tx_handle+0x728>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001fb6:	4b50      	ldr	r3, [pc, #320]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001fb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fbc:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	77fb      	strb	r3, [r7, #31]
				return(status);
 8001fc2:	7ffb      	ldrb	r3, [r7, #31]
 8001fc4:	e090      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_HV_VOLTAGE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8001fc6:	4b4a      	ldr	r3, [pc, #296]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001fc8:	789b      	ldrb	r3, [r3, #2]
 8001fca:	2b01      	cmp	r3, #1
 8001fcc:	d10e      	bne.n	8001fec <i2c_slv_cmd_rx_tx_handle+0x640>
			{
				uint16_t dataread = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	81fb      	strh	r3, [r7, #14]
				dataread = max6911_read(&hi2c2, ADDR_IJC_MAX9611_HV_VOLTAGE, RSP_DATA_BYTE_MSB, RSP_DATA_BYTE_LSB);
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	2202      	movs	r2, #2
 8001fd6:	21e4      	movs	r1, #228	; 0xe4
 8001fd8:	4846      	ldr	r0, [pc, #280]	; (80020f4 <i2c_slv_cmd_rx_tx_handle+0x748>)
 8001fda:	f7fe fd9b 	bl	8000b14 <max6911_read>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	81fb      	strh	r3, [r7, #14]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8001fe2:	4a45      	ldr	r2, [pc, #276]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001fe4:	89fb      	ldrh	r3, [r7, #14]
 8001fe6:	8013      	strh	r3, [r2, #0]

				return(status);
 8001fe8:	7ffb      	ldrb	r3, [r7, #31]
 8001fea:	e07d      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8001fec:	4b40      	ldr	r3, [pc, #256]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8001fee:	789b      	ldrb	r3, [r3, #2]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d171      	bne.n	80020d8 <i2c_slv_cmd_rx_tx_handle+0x72c>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8001ff4:	4b40      	ldr	r3, [pc, #256]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8001ff6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ffa:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	77fb      	strb	r3, [r7, #31]
				return(status);
 8002000:	7ffb      	ldrb	r3, [r7, #31]
 8002002:	e071      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
		// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_HV_CURRENT):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8002004:	4b3a      	ldr	r3, [pc, #232]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8002006:	789b      	ldrb	r3, [r3, #2]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d10e      	bne.n	800202a <i2c_slv_cmd_rx_tx_handle+0x67e>
			{
				// read the UCD max6911 AVDD device
				uint16_t dataread = 0;
 800200c:	2300      	movs	r3, #0
 800200e:	823b      	strh	r3, [r7, #16]
				dataread = max6911_read(&hi2c2, ADDR_IJC_MAX9611_HV_CURRENT, CSA_DATA_BYTE_MSB, CSA_DATA_BYTE_LSB);
 8002010:	2301      	movs	r3, #1
 8002012:	2200      	movs	r2, #0
 8002014:	21e6      	movs	r1, #230	; 0xe6
 8002016:	4837      	ldr	r0, [pc, #220]	; (80020f4 <i2c_slv_cmd_rx_tx_handle+0x748>)
 8002018:	f7fe fd7c 	bl	8000b14 <max6911_read>
 800201c:	4603      	mov	r3, r0
 800201e:	823b      	strh	r3, [r7, #16]

				// Load the MSB and LSB into the TX register buffer
				i2c_slv_tx.data = dataread;  		                    // Prepare the date into the transmit
 8002020:	4a35      	ldr	r2, [pc, #212]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8002022:	8a3b      	ldrh	r3, [r7, #16]
 8002024:	8013      	strh	r3, [r2, #0]

				return(status);
 8002026:	7ffb      	ldrb	r3, [r7, #31]
 8002028:	e05e      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 800202a:	4b31      	ldr	r3, [pc, #196]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 800202c:	789b      	ldrb	r3, [r3, #2]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d154      	bne.n	80020dc <i2c_slv_cmd_rx_tx_handle+0x730>
			{
				i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8002032:	4b31      	ldr	r3, [pc, #196]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8002034:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002038:	801a      	strh	r2, [r3, #0]
				status =  EXIT_FAILURE;
 800203a:	2301      	movs	r3, #1
 800203c:	77fb      	strb	r3, [r7, #31]
				return(status);
 800203e:	7ffb      	ldrb	r3, [r7, #31]
 8002040:	e052      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
		}
    	// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	case(CMD_IJC_TARGET_HV_VOLTAGE):
		{
			if(i2c_slv_rx.bytes.rw_state == CMD_READ)
 8002042:	4b2b      	ldr	r3, [pc, #172]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8002044:	789b      	ldrb	r3, [r3, #2]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d105      	bne.n	8002056 <i2c_slv_cmd_rx_tx_handle+0x6aa>
			{
				i2c_slv_tx.data = ijc_detector.hv_targate_value;        // Prepare the date into the transmit
 800204a:	4b2d      	ldr	r3, [pc, #180]	; (8002100 <i2c_slv_cmd_rx_tx_handle+0x754>)
 800204c:	891a      	ldrh	r2, [r3, #8]
 800204e:	4b2a      	ldr	r3, [pc, #168]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8002050:	801a      	strh	r2, [r3, #0]
				return(status);
 8002052:	7ffb      	ldrb	r3, [r7, #31]
 8002054:	e048      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			}
			else if (i2c_slv_rx.bytes.rw_state == CMD_WRITE)
 8002056:	4b26      	ldr	r3, [pc, #152]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8002058:	789b      	ldrb	r3, [r3, #2]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d140      	bne.n	80020e0 <i2c_slv_cmd_rx_tx_handle+0x734>
			{
				if(i2c_slv_rx.bytes.data_byte_msb <= 0x0F)
 800205e:	4b24      	ldr	r3, [pc, #144]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8002060:	785b      	ldrb	r3, [r3, #1]
 8002062:	2b0f      	cmp	r3, #15
 8002064:	d810      	bhi.n	8002088 <i2c_slv_cmd_rx_tx_handle+0x6dc>
				{
					// Read the data from the buffer
					ijc_detector.hv_targate_value = (i2c_slv_rx.bytes.data_byte_msb << 8) |
 8002066:	4b22      	ldr	r3, [pc, #136]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8002068:	785b      	ldrb	r3, [r3, #1]
 800206a:	021b      	lsls	r3, r3, #8
 800206c:	b21a      	sxth	r2, r3
													 i2c_slv_rx.bytes.data_byte_lsb;
 800206e:	4b20      	ldr	r3, [pc, #128]	; (80020f0 <i2c_slv_cmd_rx_tx_handle+0x744>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	b21b      	sxth	r3, r3
					ijc_detector.hv_targate_value = (i2c_slv_rx.bytes.data_byte_msb << 8) |
 8002074:	4313      	orrs	r3, r2
 8002076:	b21b      	sxth	r3, r3
 8002078:	b29a      	uxth	r2, r3
 800207a:	4b21      	ldr	r3, [pc, #132]	; (8002100 <i2c_slv_cmd_rx_tx_handle+0x754>)
 800207c:	811a      	strh	r2, [r3, #8]
					i2c_slv_tx.data = CMD_SUCCESS_RESP;
 800207e:	4b1e      	ldr	r3, [pc, #120]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 8002080:	2201      	movs	r2, #1
 8002082:	801a      	strh	r2, [r3, #0]
					return(status);
 8002084:	7ffb      	ldrb	r3, [r7, #31]
 8002086:	e02f      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
				}
				else
				{
					i2c_slv_tx.data = CMD_FAIL_OP_RESP;
 8002088:	4b1b      	ldr	r3, [pc, #108]	; (80020f8 <i2c_slv_cmd_rx_tx_handle+0x74c>)
 800208a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800208e:	801a      	strh	r2, [r3, #0]
					status =  EXIT_FAILURE;
 8002090:	2301      	movs	r3, #1
 8002092:	77fb      	strb	r3, [r7, #31]
					return(status);
 8002094:	7ffb      	ldrb	r3, [r7, #31]
 8002096:	e027      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			break;
		}
    	// ---------------------------------------------------------------------
		// ---------------------------------------------------------------------
    	default:
			status =  EXIT_FAILURE;
 8002098:	2301      	movs	r3, #1
 800209a:	77fb      	strb	r3, [r7, #31]
			return(status);
 800209c:	7ffb      	ldrb	r3, [r7, #31]
 800209e:	e023      	b.n	80020e8 <i2c_slv_cmd_rx_tx_handle+0x73c>
			break;
 80020a0:	bf00      	nop
 80020a2:	e01e      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020a4:	bf00      	nop
 80020a6:	e01c      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020a8:	bf00      	nop
 80020aa:	e01a      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020ac:	bf00      	nop
 80020ae:	e018      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020b0:	bf00      	nop
 80020b2:	e016      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020b4:	bf00      	nop
 80020b6:	e014      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020b8:	bf00      	nop
 80020ba:	e012      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020bc:	bf00      	nop
 80020be:	e010      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020c0:	bf00      	nop
 80020c2:	e00e      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020c4:	bf00      	nop
 80020c6:	e00c      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020c8:	bf00      	nop
 80020ca:	e00a      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020cc:	bf00      	nop
 80020ce:	e008      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020d0:	bf00      	nop
 80020d2:	e006      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020d4:	bf00      	nop
 80020d6:	e004      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020d8:	bf00      	nop
 80020da:	e002      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020dc:	bf00      	nop
 80020de:	e000      	b.n	80020e2 <i2c_slv_cmd_rx_tx_handle+0x736>
			break;
 80020e0:	bf00      	nop
	}

    // If no command is matched - return failure
	status =  EXIT_FAILURE;
 80020e2:	2301      	movs	r3, #1
 80020e4:	77fb      	strb	r3, [r7, #31]
	return(status);
 80020e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3720      	adds	r7, #32
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	2000024c 	.word	0x2000024c
 80020f4:	20000084 	.word	0x20000084
 80020f8:	20000250 	.word	0x20000250
 80020fc:	48000400 	.word	0x48000400
 8002100:	20000214 	.word	0x20000214

08002104 <i2c_slv_init>:



void i2c_slv_init(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
	// Clear the Tx and Rx buffers before use
	i2c_slv_clear_buffer(&i2c_tx_buffer[0], TXBUFFERSIZE);
 8002108:	2102      	movs	r1, #2
 800210a:	4808      	ldr	r0, [pc, #32]	; (800212c <i2c_slv_init+0x28>)
 800210c:	f000 f814 	bl	8002138 <i2c_slv_clear_buffer>
	i2c_slv_clear_buffer(&i2c_rx_buffer[0], RXBUFFERSIZE);
 8002110:	2104      	movs	r1, #4
 8002112:	4807      	ldr	r0, [pc, #28]	; (8002130 <i2c_slv_init+0x2c>)
 8002114:	f000 f810 	bl	8002138 <i2c_slv_clear_buffer>

	if(HAL_I2C_EnableListen_IT(&hi2c1) != HAL_OK)
 8002118:	4806      	ldr	r0, [pc, #24]	; (8002134 <i2c_slv_init+0x30>)
 800211a:	f001 fadd 	bl	80036d8 <HAL_I2C_EnableListen_IT>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <i2c_slv_init+0x24>
	{
		/* Transfer error in reception process */
		Error_Handler();
 8002124:	f000 f8e0 	bl	80022e8 <Error_Handler>
	}
}
 8002128:	bf00      	nop
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000244 	.word	0x20000244
 8002130:	20000248 	.word	0x20000248
 8002134:	20000030 	.word	0x20000030

08002138 <i2c_slv_clear_buffer>:


void i2c_slv_clear_buffer(uint8_t* buffer, uint8_t size)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	70fb      	strb	r3, [r7, #3]

	uint8_t idx = 0; // An index
 8002144:	2300      	movs	r3, #0
 8002146:	73fb      	strb	r3, [r7, #15]

	for(idx = 0; idx < size; idx++)
 8002148:	2300      	movs	r3, #0
 800214a:	73fb      	strb	r3, [r7, #15]
 800214c:	e008      	b.n	8002160 <i2c_slv_clear_buffer+0x28>
	{
		// Cycle through and clear the buffer array
		*buffer = 0x00;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	701a      	strb	r2, [r3, #0]
		buffer++;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	3301      	adds	r3, #1
 8002158:	607b      	str	r3, [r7, #4]
	for(idx = 0; idx < size; idx++)
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	3301      	adds	r3, #1
 800215e:	73fb      	strb	r3, [r7, #15]
 8002160:	7bfa      	ldrb	r2, [r7, #15]
 8002162:	78fb      	ldrb	r3, [r7, #3]
 8002164:	429a      	cmp	r2, r3
 8002166:	d3f2      	bcc.n	800214e <i2c_slv_clear_buffer+0x16>
	}

}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <HAL_I2C_SlaveTxCpltCallback>:
  *         you can add your own implementation.
  * @retval None
  */

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
	Xfer_Complete = 1;        // Set flag for RX completion
 8002180:	4b04      	ldr	r3, [pc, #16]	; (8002194 <HAL_I2C_SlaveTxCpltCallback+0x1c>)
 8002182:	2201      	movs	r2, #1
 8002184:	601a      	str	r2, [r3, #0]
}
 8002186:	bf00      	nop
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	2000002c 	.word	0x2000002c

08002198 <HAL_I2C_SlaveRxCpltCallback>:
  * @note   This example shows a simple way to report end of IT Rx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	// Handle the I2C receive callback complete
	i2c_slv_rx.data = (i2c_rx_buffer[0] << 24) 	 // Load the data from the RX buffer
 80021a0:	4b0e      	ldr	r3, [pc, #56]	; (80021dc <HAL_I2C_SlaveRxCpltCallback+0x44>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	061a      	lsls	r2, r3, #24
					| (i2c_rx_buffer[1] << 16)
 80021a6:	4b0d      	ldr	r3, [pc, #52]	; (80021dc <HAL_I2C_SlaveRxCpltCallback+0x44>)
 80021a8:	785b      	ldrb	r3, [r3, #1]
 80021aa:	041b      	lsls	r3, r3, #16
 80021ac:	431a      	orrs	r2, r3
					| (i2c_rx_buffer[2] << 8)
 80021ae:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <HAL_I2C_SlaveRxCpltCallback+0x44>)
 80021b0:	789b      	ldrb	r3, [r3, #2]
 80021b2:	021b      	lsls	r3, r3, #8
 80021b4:	4313      	orrs	r3, r2
					| (i2c_rx_buffer[3]);
 80021b6:	4a09      	ldr	r2, [pc, #36]	; (80021dc <HAL_I2C_SlaveRxCpltCallback+0x44>)
 80021b8:	78d2      	ldrb	r2, [r2, #3]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	461a      	mov	r2, r3
	i2c_slv_rx.data = (i2c_rx_buffer[0] << 24) 	 // Load the data from the RX buffer
 80021be:	4b08      	ldr	r3, [pc, #32]	; (80021e0 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 80021c0:	601a      	str	r2, [r3, #0]

	// Load the init/fail value into the tx buffer
	i2c_slv_tx.data = CMD_FAIL_OP_INPROG_RESP;
 80021c2:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 80021c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80021c8:	801a      	strh	r2, [r3, #0]

	Xfer_Complete = 1;                           // Set flag for RX completion
 80021ca:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <HAL_I2C_SlaveRxCpltCallback+0x50>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	601a      	str	r2, [r3, #0]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	20000248 	.word	0x20000248
 80021e0:	2000024c 	.word	0x2000024c
 80021e4:	20000250 	.word	0x20000250
 80021e8:	2000002c 	.word	0x2000002c

080021ec <HAL_I2C_AddrCallback>:
  * @param  TransferDirection: Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode: Address Match Code
  * @retval None
  */
void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	70fb      	strb	r3, [r7, #3]
 80021f8:	4613      	mov	r3, r2
 80021fa:	803b      	strh	r3, [r7, #0]
  Transfer_Direction = TransferDirection;
 80021fc:	78fb      	ldrb	r3, [r7, #3]
 80021fe:	4a15      	ldr	r2, [pc, #84]	; (8002254 <HAL_I2C_AddrCallback+0x68>)
 8002200:	6013      	str	r3, [r2, #0]
  if (Transfer_Direction != 0)
 8002202:	4b14      	ldr	r3, [pc, #80]	; (8002254 <HAL_I2C_AddrCallback+0x68>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d014      	beq.n	8002234 <HAL_I2C_AddrCallback+0x48>
	/*##- Start the transmission process #####################################*/
	/* While the I2C in reception process, user can transmit data through
	"i2c_tx_buffer" buffer */

	// Update the TX buffer
	i2c_tx_buffer[0] = i2c_slv_tx.bytes.byte_1;
 800220a:	4b13      	ldr	r3, [pc, #76]	; (8002258 <HAL_I2C_AddrCallback+0x6c>)
 800220c:	785a      	ldrb	r2, [r3, #1]
 800220e:	4b13      	ldr	r3, [pc, #76]	; (800225c <HAL_I2C_AddrCallback+0x70>)
 8002210:	701a      	strb	r2, [r3, #0]
	i2c_tx_buffer[1] = i2c_slv_tx.bytes.byte_2;
 8002212:	4b11      	ldr	r3, [pc, #68]	; (8002258 <HAL_I2C_AddrCallback+0x6c>)
 8002214:	781a      	ldrb	r2, [r3, #0]
 8002216:	4b11      	ldr	r3, [pc, #68]	; (800225c <HAL_I2C_AddrCallback+0x70>)
 8002218:	705a      	strb	r2, [r3, #1]
	//copy_array(&i2c_slv_tx.bytes.byte_1, i2c_tx_buffer[0], TXBUFFERSIZE);

	if (HAL_I2C_Slave_Seq_Transmit_IT(&hi2c1, (uint8_t *)i2c_tx_buffer, TXBUFFERSIZE, I2C_FIRST_AND_LAST_FRAME) != HAL_OK)
 800221a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800221e:	2202      	movs	r2, #2
 8002220:	490e      	ldr	r1, [pc, #56]	; (800225c <HAL_I2C_AddrCallback+0x70>)
 8002222:	480f      	ldr	r0, [pc, #60]	; (8002260 <HAL_I2C_AddrCallback+0x74>)
 8002224:	f001 f8f4 	bl	8003410 <HAL_I2C_Slave_Seq_Transmit_IT>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d00e      	beq.n	800224c <HAL_I2C_AddrCallback+0x60>
	{
		/* Transfer error in transmission process */
		Error_Handler();
 800222e:	f000 f85b 	bl	80022e8 <Error_Handler>
		Error_Handler();
	}

  }

}
 8002232:	e00b      	b.n	800224c <HAL_I2C_AddrCallback+0x60>
	if (HAL_I2C_Slave_Seq_Receive_IT(&hi2c1, (uint8_t *)i2c_rx_buffer, RXBUFFERSIZE, I2C_FIRST_AND_LAST_FRAME) != HAL_OK)
 8002234:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002238:	2204      	movs	r2, #4
 800223a:	490a      	ldr	r1, [pc, #40]	; (8002264 <HAL_I2C_AddrCallback+0x78>)
 800223c:	4808      	ldr	r0, [pc, #32]	; (8002260 <HAL_I2C_AddrCallback+0x74>)
 800223e:	f001 f999 	bl	8003574 <HAL_I2C_Slave_Seq_Receive_IT>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <HAL_I2C_AddrCallback+0x60>
		Error_Handler();
 8002248:	f000 f84e 	bl	80022e8 <Error_Handler>
}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20000028 	.word	0x20000028
 8002258:	20000250 	.word	0x20000250
 800225c:	20000244 	.word	0x20000244
 8002260:	20000030 	.word	0x20000030
 8002264:	20000248 	.word	0x20000248

08002268 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
	//HAL_I2C_EnableListen_IT(&hi2c1);
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <HAL_I2C_ErrorCallback>:
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave doesn't acknowledge its address, Master restarts communication.
    * 2- When Master doesn't acknowledge the last data transferred, Slave doesn't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF)
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f001 faee 	bl	8003866 <HAL_I2C_GetError>
 800228a:	4603      	mov	r3, r0
 800228c:	2b04      	cmp	r3, #4
 800228e:	d001      	beq.n	8002294 <HAL_I2C_ErrorCallback+0x18>
  {
    Error_Handler();
 8002290:	f000 f82a 	bl	80022e8 <Error_Handler>
  }
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
	counter ++;
 80022a4:	4b0b      	ldr	r3, [pc, #44]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	3301      	adds	r3, #1
 80022aa:	b2da      	uxtb	r2, r3
 80022ac:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80022ae:	701a      	strb	r2, [r3, #0]

	// Set the flags responsable for running through the DSSD loop
	ijc_detector.ramp_flag = true;
 80022b0:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	701a      	strb	r2, [r3, #0]
	cea_detector.ramp_flag = true;
 80022b6:	4b09      	ldr	r3, [pc, #36]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x40>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	701a      	strb	r2, [r3, #0]
	general_loop_flg = true;
 80022bc:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80022be:	2201      	movs	r2, #1
 80022c0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80022c2:	2140      	movs	r1, #64	; 0x40
 80022c4:	4807      	ldr	r0, [pc, #28]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80022c6:	f000 fddf 	bl	8002e88 <HAL_GPIO_TogglePin>
}
 80022ca:	bf00      	nop
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000252 	.word	0x20000252
 80022d8:	20000214 	.word	0x20000214
 80022dc:	20000224 	.word	0x20000224
 80022e0:	20000253 	.word	0x20000253
 80022e4:	48000800 	.word	0x48000800

080022e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022ec:	b672      	cpsid	i
}
 80022ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022f0:	e7fe      	b.n	80022f0 <Error_Handler+0x8>
	...

080022f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022fa:	4b0f      	ldr	r3, [pc, #60]	; (8002338 <HAL_MspInit+0x44>)
 80022fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022fe:	4a0e      	ldr	r2, [pc, #56]	; (8002338 <HAL_MspInit+0x44>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	6613      	str	r3, [r2, #96]	; 0x60
 8002306:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <HAL_MspInit+0x44>)
 8002308:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	607b      	str	r3, [r7, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002312:	4b09      	ldr	r3, [pc, #36]	; (8002338 <HAL_MspInit+0x44>)
 8002314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002316:	4a08      	ldr	r2, [pc, #32]	; (8002338 <HAL_MspInit+0x44>)
 8002318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800231c:	6593      	str	r3, [r2, #88]	; 0x58
 800231e:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_MspInit+0x44>)
 8002320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40021000 	.word	0x40021000

0800233c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b0a6      	sub	sp, #152	; 0x98
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002354:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002358:	2260      	movs	r2, #96	; 0x60
 800235a:	2100      	movs	r1, #0
 800235c:	4618      	mov	r0, r3
 800235e:	f005 f9b0 	bl	80076c2 <memset>
  if(hi2c->Instance==I2C1)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a6c      	ldr	r2, [pc, #432]	; (8002518 <HAL_I2C_MspInit+0x1dc>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d14d      	bne.n	8002408 <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800236c:	2340      	movs	r3, #64	; 0x40
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002370:	2300      	movs	r3, #0
 8002372:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002378:	4618      	mov	r0, r3
 800237a:	f003 fd87 	bl	8005e8c <HAL_RCCEx_PeriphCLKConfig>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002384:	f7ff ffb0 	bl	80022e8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002388:	4b64      	ldr	r3, [pc, #400]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 800238a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238c:	4a63      	ldr	r2, [pc, #396]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 800238e:	f043 0301 	orr.w	r3, r3, #1
 8002392:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002394:	4b61      	ldr	r3, [pc, #388]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 8002396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	623b      	str	r3, [r7, #32]
 800239e:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80023a0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80023a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023a8:	2312      	movs	r3, #18
 80023aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023ae:	2301      	movs	r3, #1
 80023b0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b4:	2303      	movs	r3, #3
 80023b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023ba:	2304      	movs	r3, #4
 80023bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80023c4:	4619      	mov	r1, r3
 80023c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ca:	f000 fbb3 	bl	8002b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023ce:	4b53      	ldr	r3, [pc, #332]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80023d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d2:	4a52      	ldr	r2, [pc, #328]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80023d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023d8:	6593      	str	r3, [r2, #88]	; 0x58
 80023da:	4b50      	ldr	r3, [pc, #320]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80023dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023e2:	61fb      	str	r3, [r7, #28]
 80023e4:	69fb      	ldr	r3, [r7, #28]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80023e6:	2200      	movs	r2, #0
 80023e8:	2100      	movs	r1, #0
 80023ea:	201f      	movs	r0, #31
 80023ec:	f000 fb1d 	bl	8002a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80023f0:	201f      	movs	r0, #31
 80023f2:	f000 fb36 	bl	8002a62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80023f6:	2200      	movs	r2, #0
 80023f8:	2100      	movs	r1, #0
 80023fa:	2020      	movs	r0, #32
 80023fc:	f000 fb15 	bl	8002a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002400:	2020      	movs	r0, #32
 8002402:	f000 fb2e 	bl	8002a62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002406:	e082      	b.n	800250e <HAL_I2C_MspInit+0x1d2>
  else if(hi2c->Instance==I2C2)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a44      	ldr	r2, [pc, #272]	; (8002520 <HAL_I2C_MspInit+0x1e4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d13c      	bne.n	800248c <HAL_I2C_MspInit+0x150>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002412:	2380      	movs	r3, #128	; 0x80
 8002414:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002416:	2300      	movs	r3, #0
 8002418:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800241a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800241e:	4618      	mov	r0, r3
 8002420:	f003 fd34 	bl	8005e8c <HAL_RCCEx_PeriphCLKConfig>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <HAL_I2C_MspInit+0xf2>
      Error_Handler();
 800242a:	f7ff ff5d 	bl	80022e8 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242e:	4b3b      	ldr	r3, [pc, #236]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 8002430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002432:	4a3a      	ldr	r2, [pc, #232]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 8002434:	f043 0302 	orr.w	r3, r3, #2
 8002438:	64d3      	str	r3, [r2, #76]	; 0x4c
 800243a:	4b38      	ldr	r3, [pc, #224]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 800243c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	61bb      	str	r3, [r7, #24]
 8002444:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002446:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800244a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800244e:	2312      	movs	r3, #18
 8002450:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800245a:	2303      	movs	r3, #3
 800245c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002460:	2304      	movs	r3, #4
 8002462:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002466:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800246a:	4619      	mov	r1, r3
 800246c:	482d      	ldr	r0, [pc, #180]	; (8002524 <HAL_I2C_MspInit+0x1e8>)
 800246e:	f000 fb61 	bl	8002b34 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002472:	4b2a      	ldr	r3, [pc, #168]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 8002474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002476:	4a29      	ldr	r2, [pc, #164]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 8002478:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800247c:	6593      	str	r3, [r2, #88]	; 0x58
 800247e:	4b27      	ldr	r3, [pc, #156]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 8002480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002482:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	697b      	ldr	r3, [r7, #20]
}
 800248a:	e040      	b.n	800250e <HAL_I2C_MspInit+0x1d2>
  else if(hi2c->Instance==I2C3)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a25      	ldr	r2, [pc, #148]	; (8002528 <HAL_I2C_MspInit+0x1ec>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d13b      	bne.n	800250e <HAL_I2C_MspInit+0x1d2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002496:	f44f 7380 	mov.w	r3, #256	; 0x100
 800249a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800249c:	2300      	movs	r3, #0
 800249e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024a4:	4618      	mov	r0, r3
 80024a6:	f003 fcf1 	bl	8005e8c <HAL_RCCEx_PeriphCLKConfig>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <HAL_I2C_MspInit+0x178>
      Error_Handler();
 80024b0:	f7ff ff1a 	bl	80022e8 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024b4:	4b19      	ldr	r3, [pc, #100]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80024b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b8:	4a18      	ldr	r2, [pc, #96]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80024ba:	f043 0304 	orr.w	r3, r3, #4
 80024be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024c0:	4b16      	ldr	r3, [pc, #88]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80024c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c4:	f003 0304 	and.w	r3, r3, #4
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024cc:	2303      	movs	r3, #3
 80024ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024d2:	2312      	movs	r3, #18
 80024d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024de:	2303      	movs	r3, #3
 80024e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80024e4:	2304      	movs	r3, #4
 80024e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ea:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80024ee:	4619      	mov	r1, r3
 80024f0:	480e      	ldr	r0, [pc, #56]	; (800252c <HAL_I2C_MspInit+0x1f0>)
 80024f2:	f000 fb1f 	bl	8002b34 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80024f6:	4b09      	ldr	r3, [pc, #36]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80024f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024fa:	4a08      	ldr	r2, [pc, #32]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 80024fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002500:	6593      	str	r3, [r2, #88]	; 0x58
 8002502:	4b06      	ldr	r3, [pc, #24]	; (800251c <HAL_I2C_MspInit+0x1e0>)
 8002504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002506:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
}
 800250e:	bf00      	nop
 8002510:	3798      	adds	r7, #152	; 0x98
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40005400 	.word	0x40005400
 800251c:	40021000 	.word	0x40021000
 8002520:	40005800 	.word	0x40005800
 8002524:	48000400 	.word	0x48000400
 8002528:	40005c00 	.word	0x40005c00
 800252c:	48000800 	.word	0x48000800

08002530 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002540:	d113      	bne.n	800256a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002542:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <HAL_TIM_Base_MspInit+0x44>)
 8002544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002546:	4a0b      	ldr	r2, [pc, #44]	; (8002574 <HAL_TIM_Base_MspInit+0x44>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6593      	str	r3, [r2, #88]	; 0x58
 800254e:	4b09      	ldr	r3, [pc, #36]	; (8002574 <HAL_TIM_Base_MspInit+0x44>)
 8002550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	201c      	movs	r0, #28
 8002560:	f000 fa63 	bl	8002a2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002564:	201c      	movs	r0, #28
 8002566:	f000 fa7c 	bl	8002a62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800256a:	bf00      	nop
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40021000 	.word	0x40021000

08002578 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b0a2      	sub	sp, #136	; 0x88
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002580:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002590:	f107 0314 	add.w	r3, r7, #20
 8002594:	2260      	movs	r2, #96	; 0x60
 8002596:	2100      	movs	r1, #0
 8002598:	4618      	mov	r0, r3
 800259a:	f005 f892 	bl	80076c2 <memset>
  if(huart->Instance==USART2)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a20      	ldr	r2, [pc, #128]	; (8002624 <HAL_UART_MspInit+0xac>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d138      	bne.n	800261a <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80025a8:	2302      	movs	r3, #2
 80025aa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80025ac:	2300      	movs	r3, #0
 80025ae:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025b0:	f107 0314 	add.w	r3, r7, #20
 80025b4:	4618      	mov	r0, r3
 80025b6:	f003 fc69 	bl	8005e8c <HAL_RCCEx_PeriphCLKConfig>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80025c0:	f7ff fe92 	bl	80022e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025c4:	4b18      	ldr	r3, [pc, #96]	; (8002628 <HAL_UART_MspInit+0xb0>)
 80025c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025c8:	4a17      	ldr	r2, [pc, #92]	; (8002628 <HAL_UART_MspInit+0xb0>)
 80025ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025ce:	6593      	str	r3, [r2, #88]	; 0x58
 80025d0:	4b15      	ldr	r3, [pc, #84]	; (8002628 <HAL_UART_MspInit+0xb0>)
 80025d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d8:	613b      	str	r3, [r7, #16]
 80025da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025dc:	4b12      	ldr	r3, [pc, #72]	; (8002628 <HAL_UART_MspInit+0xb0>)
 80025de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e0:	4a11      	ldr	r2, [pc, #68]	; (8002628 <HAL_UART_MspInit+0xb0>)
 80025e2:	f043 0301 	orr.w	r3, r3, #1
 80025e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025e8:	4b0f      	ldr	r3, [pc, #60]	; (8002628 <HAL_UART_MspInit+0xb0>)
 80025ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ec:	f003 0301 	and.w	r3, r3, #1
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80025f4:	230c      	movs	r3, #12
 80025f6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f8:	2302      	movs	r3, #2
 80025fa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fc:	2300      	movs	r3, #0
 80025fe:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002600:	2303      	movs	r3, #3
 8002602:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002606:	2307      	movs	r3, #7
 8002608:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002610:	4619      	mov	r1, r3
 8002612:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002616:	f000 fa8d 	bl	8002b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800261a:	bf00      	nop
 800261c:	3788      	adds	r7, #136	; 0x88
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40004400 	.word	0x40004400
 8002628:	40021000 	.word	0x40021000

0800262c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002630:	e7fe      	b.n	8002630 <NMI_Handler+0x4>

08002632 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002632:	b480      	push	{r7}
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002636:	e7fe      	b.n	8002636 <HardFault_Handler+0x4>

08002638 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800263c:	e7fe      	b.n	800263c <MemManage_Handler+0x4>

0800263e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800263e:	b480      	push	{r7}
 8002640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002642:	e7fe      	b.n	8002642 <BusFault_Handler+0x4>

08002644 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002648:	e7fe      	b.n	8002648 <UsageFault_Handler+0x4>

0800264a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800264a:	b480      	push	{r7}
 800264c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002658:	b480      	push	{r7}
 800265a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002666:	b480      	push	{r7}
 8002668:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800266a:	bf00      	nop
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002678:	f000 f8b8 	bl	80027ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800267c:	bf00      	nop
 800267e:	bd80      	pop	{r7, pc}

08002680 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002684:	4802      	ldr	r0, [pc, #8]	; (8002690 <TIM2_IRQHandler+0x10>)
 8002686:	f003 ffe9 	bl	800665c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	2000012c 	.word	0x2000012c

08002694 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002698:	4802      	ldr	r0, [pc, #8]	; (80026a4 <I2C1_EV_IRQHandler+0x10>)
 800269a:	f001 f83d 	bl	8003718 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000030 	.word	0x20000030

080026a8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80026ac:	4802      	ldr	r0, [pc, #8]	; (80026b8 <I2C1_ER_IRQHandler+0x10>)
 80026ae:	f001 f84d 	bl	800374c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80026b2:	bf00      	nop
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20000030 	.word	0x20000030

080026bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <SystemInit+0x20>)
 80026c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026c6:	4a05      	ldr	r2, [pc, #20]	; (80026dc <SystemInit+0x20>)
 80026c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002718 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026e4:	f7ff ffea 	bl	80026bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026e8:	480c      	ldr	r0, [pc, #48]	; (800271c <LoopForever+0x6>)
  ldr r1, =_edata
 80026ea:	490d      	ldr	r1, [pc, #52]	; (8002720 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026ec:	4a0d      	ldr	r2, [pc, #52]	; (8002724 <LoopForever+0xe>)
  movs r3, #0
 80026ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026f0:	e002      	b.n	80026f8 <LoopCopyDataInit>

080026f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026f6:	3304      	adds	r3, #4

080026f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026fc:	d3f9      	bcc.n	80026f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026fe:	4a0a      	ldr	r2, [pc, #40]	; (8002728 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002700:	4c0a      	ldr	r4, [pc, #40]	; (800272c <LoopForever+0x16>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002704:	e001      	b.n	800270a <LoopFillZerobss>

08002706 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002706:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002708:	3204      	adds	r2, #4

0800270a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800270a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800270c:	d3fb      	bcc.n	8002706 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800270e:	f004 ffe1 	bl	80076d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002712:	f7fd fed9 	bl	80004c8 <main>

08002716 <LoopForever>:

LoopForever:
    b LoopForever
 8002716:	e7fe      	b.n	8002716 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002718:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800271c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002720:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002724:	080077ac 	.word	0x080077ac
  ldr r2, =_sbss
 8002728:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800272c:	20000258 	.word	0x20000258

08002730 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002730:	e7fe      	b.n	8002730 <ADC1_IRQHandler>
	...

08002734 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800273a:	2300      	movs	r3, #0
 800273c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <HAL_Init+0x3c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a0b      	ldr	r2, [pc, #44]	; (8002770 <HAL_Init+0x3c>)
 8002744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002748:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800274a:	2003      	movs	r0, #3
 800274c:	f000 f962 	bl	8002a14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002750:	2000      	movs	r0, #0
 8002752:	f000 f80f 	bl	8002774 <HAL_InitTick>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d002      	beq.n	8002762 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	71fb      	strb	r3, [r7, #7]
 8002760:	e001      	b.n	8002766 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002762:	f7ff fdc7 	bl	80022f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002766:	79fb      	ldrb	r3, [r7, #7]
}
 8002768:	4618      	mov	r0, r3
 800276a:	3708      	adds	r7, #8
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40022000 	.word	0x40022000

08002774 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800277c:	2300      	movs	r3, #0
 800277e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002780:	4b17      	ldr	r3, [pc, #92]	; (80027e0 <HAL_InitTick+0x6c>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d023      	beq.n	80027d0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002788:	4b16      	ldr	r3, [pc, #88]	; (80027e4 <HAL_InitTick+0x70>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4b14      	ldr	r3, [pc, #80]	; (80027e0 <HAL_InitTick+0x6c>)
 800278e:	781b      	ldrb	r3, [r3, #0]
 8002790:	4619      	mov	r1, r3
 8002792:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002796:	fbb3 f3f1 	udiv	r3, r3, r1
 800279a:	fbb2 f3f3 	udiv	r3, r2, r3
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 f96d 	bl	8002a7e <HAL_SYSTICK_Config>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10f      	bne.n	80027ca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b0f      	cmp	r3, #15
 80027ae:	d809      	bhi.n	80027c4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027b0:	2200      	movs	r2, #0
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027b8:	f000 f937 	bl	8002a2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027bc:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <HAL_InitTick+0x74>)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6013      	str	r3, [r2, #0]
 80027c2:	e007      	b.n	80027d4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	73fb      	strb	r3, [r7, #15]
 80027c8:	e004      	b.n	80027d4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	73fb      	strb	r3, [r7, #15]
 80027ce:	e001      	b.n	80027d4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000008 	.word	0x20000008
 80027e4:	20000000 	.word	0x20000000
 80027e8:	20000004 	.word	0x20000004

080027ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027f0:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_IncTick+0x20>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	4b06      	ldr	r3, [pc, #24]	; (8002810 <HAL_IncTick+0x24>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4413      	add	r3, r2
 80027fc:	4a04      	ldr	r2, [pc, #16]	; (8002810 <HAL_IncTick+0x24>)
 80027fe:	6013      	str	r3, [r2, #0]
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	20000008 	.word	0x20000008
 8002810:	20000254 	.word	0x20000254

08002814 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002814:	b480      	push	{r7}
 8002816:	af00      	add	r7, sp, #0
  return uwTick;
 8002818:	4b03      	ldr	r3, [pc, #12]	; (8002828 <HAL_GetTick+0x14>)
 800281a:	681b      	ldr	r3, [r3, #0]
}
 800281c:	4618      	mov	r0, r3
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	20000254 	.word	0x20000254

0800282c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002834:	f7ff ffee 	bl	8002814 <HAL_GetTick>
 8002838:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002844:	d005      	beq.n	8002852 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002846:	4b0a      	ldr	r3, [pc, #40]	; (8002870 <HAL_Delay+0x44>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	461a      	mov	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	4413      	add	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002852:	bf00      	nop
 8002854:	f7ff ffde 	bl	8002814 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	429a      	cmp	r2, r3
 8002862:	d8f7      	bhi.n	8002854 <HAL_Delay+0x28>
  {
  }
}
 8002864:	bf00      	nop
 8002866:	bf00      	nop
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000008 	.word	0x20000008

08002874 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	f003 0307 	and.w	r3, r3, #7
 8002882:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002884:	4b0c      	ldr	r3, [pc, #48]	; (80028b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002890:	4013      	ands	r3, r2
 8002892:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800289c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028a6:	4a04      	ldr	r2, [pc, #16]	; (80028b8 <__NVIC_SetPriorityGrouping+0x44>)
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	60d3      	str	r3, [r2, #12]
}
 80028ac:	bf00      	nop
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	e000ed00 	.word	0xe000ed00

080028bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028c0:	4b04      	ldr	r3, [pc, #16]	; (80028d4 <__NVIC_GetPriorityGrouping+0x18>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	0a1b      	lsrs	r3, r3, #8
 80028c6:	f003 0307 	and.w	r3, r3, #7
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	e000ed00 	.word	0xe000ed00

080028d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	db0b      	blt.n	8002902 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	f003 021f 	and.w	r2, r3, #31
 80028f0:	4907      	ldr	r1, [pc, #28]	; (8002910 <__NVIC_EnableIRQ+0x38>)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	095b      	lsrs	r3, r3, #5
 80028f8:	2001      	movs	r0, #1
 80028fa:	fa00 f202 	lsl.w	r2, r0, r2
 80028fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	e000e100 	.word	0xe000e100

08002914 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	6039      	str	r1, [r7, #0]
 800291e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002920:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002924:	2b00      	cmp	r3, #0
 8002926:	db0a      	blt.n	800293e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	b2da      	uxtb	r2, r3
 800292c:	490c      	ldr	r1, [pc, #48]	; (8002960 <__NVIC_SetPriority+0x4c>)
 800292e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002932:	0112      	lsls	r2, r2, #4
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	440b      	add	r3, r1
 8002938:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800293c:	e00a      	b.n	8002954 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	b2da      	uxtb	r2, r3
 8002942:	4908      	ldr	r1, [pc, #32]	; (8002964 <__NVIC_SetPriority+0x50>)
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	3b04      	subs	r3, #4
 800294c:	0112      	lsls	r2, r2, #4
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	440b      	add	r3, r1
 8002952:	761a      	strb	r2, [r3, #24]
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	e000e100 	.word	0xe000e100
 8002964:	e000ed00 	.word	0xe000ed00

08002968 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002968:	b480      	push	{r7}
 800296a:	b089      	sub	sp, #36	; 0x24
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f1c3 0307 	rsb	r3, r3, #7
 8002982:	2b04      	cmp	r3, #4
 8002984:	bf28      	it	cs
 8002986:	2304      	movcs	r3, #4
 8002988:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	3304      	adds	r3, #4
 800298e:	2b06      	cmp	r3, #6
 8002990:	d902      	bls.n	8002998 <NVIC_EncodePriority+0x30>
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	3b03      	subs	r3, #3
 8002996:	e000      	b.n	800299a <NVIC_EncodePriority+0x32>
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800299c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	43da      	mvns	r2, r3
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	401a      	ands	r2, r3
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ba:	43d9      	mvns	r1, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c0:	4313      	orrs	r3, r2
         );
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3724      	adds	r7, #36	; 0x24
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
	...

080029d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3b01      	subs	r3, #1
 80029dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029e0:	d301      	bcc.n	80029e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00f      	b.n	8002a06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029e6:	4a0a      	ldr	r2, [pc, #40]	; (8002a10 <SysTick_Config+0x40>)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029ee:	210f      	movs	r1, #15
 80029f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029f4:	f7ff ff8e 	bl	8002914 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029f8:	4b05      	ldr	r3, [pc, #20]	; (8002a10 <SysTick_Config+0x40>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029fe:	4b04      	ldr	r3, [pc, #16]	; (8002a10 <SysTick_Config+0x40>)
 8002a00:	2207      	movs	r2, #7
 8002a02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	e000e010 	.word	0xe000e010

08002a14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7ff ff29 	bl	8002874 <__NVIC_SetPriorityGrouping>
}
 8002a22:	bf00      	nop
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}

08002a2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	4603      	mov	r3, r0
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
 8002a36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a3c:	f7ff ff3e 	bl	80028bc <__NVIC_GetPriorityGrouping>
 8002a40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	68b9      	ldr	r1, [r7, #8]
 8002a46:	6978      	ldr	r0, [r7, #20]
 8002a48:	f7ff ff8e 	bl	8002968 <NVIC_EncodePriority>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a52:	4611      	mov	r1, r2
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff5d 	bl	8002914 <__NVIC_SetPriority>
}
 8002a5a:	bf00      	nop
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b082      	sub	sp, #8
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	4603      	mov	r3, r0
 8002a6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff ff31 	bl	80028d8 <__NVIC_EnableIRQ>
}
 8002a76:	bf00      	nop
 8002a78:	3708      	adds	r7, #8
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b082      	sub	sp, #8
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f7ff ffa2 	bl	80029d0 <SysTick_Config>
 8002a8c:	4603      	mov	r3, r0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b084      	sub	sp, #16
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d005      	beq.n	8002aba <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2204      	movs	r2, #4
 8002ab2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
 8002ab8:	e029      	b.n	8002b0e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 020e 	bic.w	r2, r2, #14
 8002ac8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 0201 	bic.w	r2, r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	f003 021c 	and.w	r2, r3, #28
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aec:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2201      	movs	r2, #1
 8002af2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	4798      	blx	r3
    }
  }
  return status;
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b26:	b2db      	uxtb	r3, r3
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b087      	sub	sp, #28
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b42:	e154      	b.n	8002dee <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	2101      	movs	r1, #1
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b50:	4013      	ands	r3, r2
 8002b52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8146 	beq.w	8002de8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 0303 	and.w	r3, r3, #3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d005      	beq.n	8002b74 <HAL_GPIO_Init+0x40>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 0303 	and.w	r3, r3, #3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d130      	bne.n	8002bd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	2203      	movs	r2, #3
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	43db      	mvns	r3, r3
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002baa:	2201      	movs	r2, #1
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	091b      	lsrs	r3, r3, #4
 8002bc0:	f003 0201 	and.w	r2, r3, #1
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d017      	beq.n	8002c12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	2203      	movs	r2, #3
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d123      	bne.n	8002c66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	08da      	lsrs	r2, r3, #3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3208      	adds	r2, #8
 8002c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	220f      	movs	r2, #15
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	08da      	lsrs	r2, r3, #3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3208      	adds	r2, #8
 8002c60:	6939      	ldr	r1, [r7, #16]
 8002c62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	2203      	movs	r2, #3
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43db      	mvns	r3, r3
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f003 0203 	and.w	r2, r3, #3
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 80a0 	beq.w	8002de8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca8:	4b58      	ldr	r3, [pc, #352]	; (8002e0c <HAL_GPIO_Init+0x2d8>)
 8002caa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cac:	4a57      	ldr	r2, [pc, #348]	; (8002e0c <HAL_GPIO_Init+0x2d8>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6613      	str	r3, [r2, #96]	; 0x60
 8002cb4:	4b55      	ldr	r3, [pc, #340]	; (8002e0c <HAL_GPIO_Init+0x2d8>)
 8002cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002cc0:	4a53      	ldr	r2, [pc, #332]	; (8002e10 <HAL_GPIO_Init+0x2dc>)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	220f      	movs	r2, #15
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002cea:	d019      	beq.n	8002d20 <HAL_GPIO_Init+0x1ec>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a49      	ldr	r2, [pc, #292]	; (8002e14 <HAL_GPIO_Init+0x2e0>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d013      	beq.n	8002d1c <HAL_GPIO_Init+0x1e8>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a48      	ldr	r2, [pc, #288]	; (8002e18 <HAL_GPIO_Init+0x2e4>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d00d      	beq.n	8002d18 <HAL_GPIO_Init+0x1e4>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a47      	ldr	r2, [pc, #284]	; (8002e1c <HAL_GPIO_Init+0x2e8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d007      	beq.n	8002d14 <HAL_GPIO_Init+0x1e0>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a46      	ldr	r2, [pc, #280]	; (8002e20 <HAL_GPIO_Init+0x2ec>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d101      	bne.n	8002d10 <HAL_GPIO_Init+0x1dc>
 8002d0c:	2304      	movs	r3, #4
 8002d0e:	e008      	b.n	8002d22 <HAL_GPIO_Init+0x1ee>
 8002d10:	2307      	movs	r3, #7
 8002d12:	e006      	b.n	8002d22 <HAL_GPIO_Init+0x1ee>
 8002d14:	2303      	movs	r3, #3
 8002d16:	e004      	b.n	8002d22 <HAL_GPIO_Init+0x1ee>
 8002d18:	2302      	movs	r3, #2
 8002d1a:	e002      	b.n	8002d22 <HAL_GPIO_Init+0x1ee>
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <HAL_GPIO_Init+0x1ee>
 8002d20:	2300      	movs	r3, #0
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	f002 0203 	and.w	r2, r2, #3
 8002d28:	0092      	lsls	r2, r2, #2
 8002d2a:	4093      	lsls	r3, r2
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d32:	4937      	ldr	r1, [pc, #220]	; (8002e10 <HAL_GPIO_Init+0x2dc>)
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	089b      	lsrs	r3, r3, #2
 8002d38:	3302      	adds	r3, #2
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d40:	4b38      	ldr	r3, [pc, #224]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	43db      	mvns	r3, r3
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d003      	beq.n	8002d64 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d64:	4a2f      	ldr	r2, [pc, #188]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d6a:	4b2e      	ldr	r3, [pc, #184]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	43db      	mvns	r3, r3
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	4013      	ands	r3, r2
 8002d78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d003      	beq.n	8002d8e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d8e:	4a25      	ldr	r2, [pc, #148]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d94:	4b23      	ldr	r3, [pc, #140]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4013      	ands	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d003      	beq.n	8002db8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002db8:	4a1a      	ldr	r2, [pc, #104]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002dbe:	4b19      	ldr	r3, [pc, #100]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	43db      	mvns	r3, r3
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002de2:	4a10      	ldr	r2, [pc, #64]	; (8002e24 <HAL_GPIO_Init+0x2f0>)
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	3301      	adds	r3, #1
 8002dec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	fa22 f303 	lsr.w	r3, r2, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f47f aea3 	bne.w	8002b44 <HAL_GPIO_Init+0x10>
  }
}
 8002dfe:	bf00      	nop
 8002e00:	bf00      	nop
 8002e02:	371c      	adds	r7, #28
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	40010000 	.word	0x40010000
 8002e14:	48000400 	.word	0x48000400
 8002e18:	48000800 	.word	0x48000800
 8002e1c:	48000c00 	.word	0x48000c00
 8002e20:	48001000 	.word	0x48001000
 8002e24:	40010400 	.word	0x40010400

08002e28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	460b      	mov	r3, r1
 8002e32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	887b      	ldrh	r3, [r7, #2]
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
 8002e44:	e001      	b.n	8002e4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e46:	2300      	movs	r3, #0
 8002e48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e68:	787b      	ldrb	r3, [r7, #1]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d003      	beq.n	8002e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e74:	e002      	b.n	8002e7c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e76:	887a      	ldrh	r2, [r7, #2]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	695b      	ldr	r3, [r3, #20]
 8002e98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e9a:	887a      	ldrh	r2, [r7, #2]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	041a      	lsls	r2, r3, #16
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	43d9      	mvns	r1, r3
 8002ea6:	887b      	ldrh	r3, [r7, #2]
 8002ea8:	400b      	ands	r3, r1
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	619a      	str	r2, [r3, #24]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e08d      	b.n	8002fea <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d106      	bne.n	8002ee8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff fa2a 	bl	800233c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2224      	movs	r2, #36	; 0x24
 8002eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 0201 	bic.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	685a      	ldr	r2, [r3, #4]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f0c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689a      	ldr	r2, [r3, #8]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f1c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d107      	bne.n	8002f36 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	e006      	b.n	8002f44 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689a      	ldr	r2, [r3, #8]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002f42:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d108      	bne.n	8002f5e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	685a      	ldr	r2, [r3, #4]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f5a:	605a      	str	r2, [r3, #4]
 8002f5c:	e007      	b.n	8002f6e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6812      	ldr	r2, [r2, #0]
 8002f78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f80:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f90:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	691a      	ldr	r2, [r3, #16]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69d9      	ldr	r1, [r3, #28]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6a1a      	ldr	r2, [r3, #32]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 0201 	orr.w	r2, r2, #1
 8002fca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
	...

08002ff4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	607a      	str	r2, [r7, #4]
 8002ffe:	461a      	mov	r2, r3
 8003000:	460b      	mov	r3, r1
 8003002:	817b      	strh	r3, [r7, #10]
 8003004:	4613      	mov	r3, r2
 8003006:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b20      	cmp	r3, #32
 8003012:	f040 80fd 	bne.w	8003210 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800301c:	2b01      	cmp	r3, #1
 800301e:	d101      	bne.n	8003024 <HAL_I2C_Master_Transmit+0x30>
 8003020:	2302      	movs	r3, #2
 8003022:	e0f6      	b.n	8003212 <HAL_I2C_Master_Transmit+0x21e>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800302c:	f7ff fbf2 	bl	8002814 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	2319      	movs	r3, #25
 8003038:	2201      	movs	r2, #1
 800303a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800303e:	68f8      	ldr	r0, [r7, #12]
 8003040:	f001 fca1 	bl	8004986 <I2C_WaitOnFlagUntilTimeout>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e0e1      	b.n	8003212 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2221      	movs	r2, #33	; 0x21
 8003052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2210      	movs	r2, #16
 800305a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	893a      	ldrh	r2, [r7, #8]
 800306e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2200      	movs	r2, #0
 8003074:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800307a:	b29b      	uxth	r3, r3
 800307c:	2bff      	cmp	r3, #255	; 0xff
 800307e:	d906      	bls.n	800308e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	22ff      	movs	r2, #255	; 0xff
 8003084:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003086:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	e007      	b.n	800309e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003092:	b29a      	uxth	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003098:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800309c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d024      	beq.n	80030f0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	781a      	ldrb	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b6:	1c5a      	adds	r2, r3, #1
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	3b01      	subs	r3, #1
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030ce:	3b01      	subs	r3, #1
 80030d0:	b29a      	uxth	r2, r3
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	3301      	adds	r3, #1
 80030de:	b2da      	uxtb	r2, r3
 80030e0:	8979      	ldrh	r1, [r7, #10]
 80030e2:	4b4e      	ldr	r3, [pc, #312]	; (800321c <HAL_I2C_Master_Transmit+0x228>)
 80030e4:	9300      	str	r3, [sp, #0]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	68f8      	ldr	r0, [r7, #12]
 80030ea:	f001 fe87 	bl	8004dfc <I2C_TransferConfig>
 80030ee:	e066      	b.n	80031be <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	8979      	ldrh	r1, [r7, #10]
 80030f8:	4b48      	ldr	r3, [pc, #288]	; (800321c <HAL_I2C_Master_Transmit+0x228>)
 80030fa:	9300      	str	r3, [sp, #0]
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f001 fe7c 	bl	8004dfc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003104:	e05b      	b.n	80031be <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	6a39      	ldr	r1, [r7, #32]
 800310a:	68f8      	ldr	r0, [r7, #12]
 800310c:	f001 fc8a 	bl	8004a24 <I2C_WaitOnTXISFlagUntilTimeout>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e07b      	b.n	8003212 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	781a      	ldrb	r2, [r3, #0]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003134:	b29b      	uxth	r3, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	b29a      	uxth	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800314e:	b29b      	uxth	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	d034      	beq.n	80031be <HAL_I2C_Master_Transmit+0x1ca>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003158:	2b00      	cmp	r3, #0
 800315a:	d130      	bne.n	80031be <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	6a3b      	ldr	r3, [r7, #32]
 8003162:	2200      	movs	r2, #0
 8003164:	2180      	movs	r1, #128	; 0x80
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f001 fc0d 	bl	8004986 <I2C_WaitOnFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e04d      	b.n	8003212 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800317a:	b29b      	uxth	r3, r3
 800317c:	2bff      	cmp	r3, #255	; 0xff
 800317e:	d90e      	bls.n	800319e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	22ff      	movs	r2, #255	; 0xff
 8003184:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800318a:	b2da      	uxtb	r2, r3
 800318c:	8979      	ldrh	r1, [r7, #10]
 800318e:	2300      	movs	r3, #0
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003196:	68f8      	ldr	r0, [r7, #12]
 8003198:	f001 fe30 	bl	8004dfc <I2C_TransferConfig>
 800319c:	e00f      	b.n	80031be <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	8979      	ldrh	r1, [r7, #10]
 80031b0:	2300      	movs	r3, #0
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f001 fe1f 	bl	8004dfc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d19e      	bne.n	8003106 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	6a39      	ldr	r1, [r7, #32]
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f001 fc70 	bl	8004ab2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d001      	beq.n	80031dc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e01a      	b.n	8003212 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2220      	movs	r2, #32
 80031e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	6859      	ldr	r1, [r3, #4]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	4b0c      	ldr	r3, [pc, #48]	; (8003220 <HAL_I2C_Master_Transmit+0x22c>)
 80031f0:	400b      	ands	r3, r1
 80031f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800320c:	2300      	movs	r3, #0
 800320e:	e000      	b.n	8003212 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003210:	2302      	movs	r3, #2
  }
}
 8003212:	4618      	mov	r0, r3
 8003214:	3718      	adds	r7, #24
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	80002000 	.word	0x80002000
 8003220:	fe00e800 	.word	0xfe00e800

08003224 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b088      	sub	sp, #32
 8003228:	af02      	add	r7, sp, #8
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	461a      	mov	r2, r3
 8003230:	460b      	mov	r3, r1
 8003232:	817b      	strh	r3, [r7, #10]
 8003234:	4613      	mov	r3, r2
 8003236:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800323e:	b2db      	uxtb	r3, r3
 8003240:	2b20      	cmp	r3, #32
 8003242:	f040 80db 	bne.w	80033fc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800324c:	2b01      	cmp	r3, #1
 800324e:	d101      	bne.n	8003254 <HAL_I2C_Master_Receive+0x30>
 8003250:	2302      	movs	r3, #2
 8003252:	e0d4      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800325c:	f7ff fada 	bl	8002814 <HAL_GetTick>
 8003260:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	2319      	movs	r3, #25
 8003268:	2201      	movs	r2, #1
 800326a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800326e:	68f8      	ldr	r0, [r7, #12]
 8003270:	f001 fb89 	bl	8004986 <I2C_WaitOnFlagUntilTimeout>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e0bf      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	2222      	movs	r2, #34	; 0x22
 8003282:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2210      	movs	r2, #16
 800328a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	893a      	ldrh	r2, [r7, #8]
 800329e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	2bff      	cmp	r3, #255	; 0xff
 80032ae:	d90e      	bls.n	80032ce <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	22ff      	movs	r2, #255	; 0xff
 80032b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	8979      	ldrh	r1, [r7, #10]
 80032be:	4b52      	ldr	r3, [pc, #328]	; (8003408 <HAL_I2C_Master_Receive+0x1e4>)
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032c6:	68f8      	ldr	r0, [r7, #12]
 80032c8:	f001 fd98 	bl	8004dfc <I2C_TransferConfig>
 80032cc:	e06d      	b.n	80033aa <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	8979      	ldrh	r1, [r7, #10]
 80032e0:	4b49      	ldr	r3, [pc, #292]	; (8003408 <HAL_I2C_Master_Receive+0x1e4>)
 80032e2:	9300      	str	r3, [sp, #0]
 80032e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f001 fd87 	bl	8004dfc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80032ee:	e05c      	b.n	80033aa <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	6a39      	ldr	r1, [r7, #32]
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f001 fc1f 	bl	8004b38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e07c      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	1c5a      	adds	r2, r3, #1
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800332c:	b29b      	uxth	r3, r3
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800333a:	b29b      	uxth	r3, r3
 800333c:	2b00      	cmp	r3, #0
 800333e:	d034      	beq.n	80033aa <HAL_I2C_Master_Receive+0x186>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003344:	2b00      	cmp	r3, #0
 8003346:	d130      	bne.n	80033aa <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	2200      	movs	r2, #0
 8003350:	2180      	movs	r1, #128	; 0x80
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f001 fb17 	bl	8004986 <I2C_WaitOnFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e04d      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	2bff      	cmp	r3, #255	; 0xff
 800336a:	d90e      	bls.n	800338a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	22ff      	movs	r2, #255	; 0xff
 8003370:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003376:	b2da      	uxtb	r2, r3
 8003378:	8979      	ldrh	r1, [r7, #10]
 800337a:	2300      	movs	r3, #0
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f001 fd3a 	bl	8004dfc <I2C_TransferConfig>
 8003388:	e00f      	b.n	80033aa <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003398:	b2da      	uxtb	r2, r3
 800339a:	8979      	ldrh	r1, [r7, #10]
 800339c:	2300      	movs	r3, #0
 800339e:	9300      	str	r3, [sp, #0]
 80033a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033a4:	68f8      	ldr	r0, [r7, #12]
 80033a6:	f001 fd29 	bl	8004dfc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d19d      	bne.n	80032f0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	6a39      	ldr	r1, [r7, #32]
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f001 fb7a 	bl	8004ab2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e01a      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2220      	movs	r2, #32
 80033ce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6859      	ldr	r1, [r3, #4]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	4b0c      	ldr	r3, [pc, #48]	; (800340c <HAL_I2C_Master_Receive+0x1e8>)
 80033dc:	400b      	ands	r3, r1
 80033de:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2220      	movs	r2, #32
 80033e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2200      	movs	r2, #0
 80033f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	e000      	b.n	80033fe <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80033fc:	2302      	movs	r3, #2
  }
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	80002400 	.word	0x80002400
 800340c:	fe00e800 	.word	0xfe00e800

08003410 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	60f8      	str	r0, [r7, #12]
 8003418:	60b9      	str	r1, [r7, #8]
 800341a:	603b      	str	r3, [r7, #0]
 800341c:	4613      	mov	r3, r2
 800341e:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003426:	b2db      	uxtb	r3, r3
 8003428:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800342c:	2b28      	cmp	r3, #40	; 0x28
 800342e:	f040 8098 	bne.w	8003562 <HAL_I2C_Slave_Seq_Transmit_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d002      	beq.n	800343e <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 8003438:	88fb      	ldrh	r3, [r7, #6]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d105      	bne.n	800344a <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003444:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e08c      	b.n	8003564 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800344a:	f248 0101 	movw	r1, #32769	; 0x8001
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f001 fd8a 	bl	8004f68 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800345a:	2b01      	cmp	r3, #1
 800345c:	d101      	bne.n	8003462 <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 800345e:	2302      	movs	r3, #2
 8003460:	e080      	b.n	8003564 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b2a      	cmp	r3, #42	; 0x2a
 8003474:	d12a      	bne.n	80034cc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003476:	2102      	movs	r1, #2
 8003478:	68f8      	ldr	r0, [r7, #12]
 800347a:	f001 fd75 	bl	8004f68 <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003488:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800348c:	d11e      	bne.n	80034cc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800349c:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d012      	beq.n	80034cc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034aa:	4a30      	ldr	r2, [pc, #192]	; (800356c <HAL_I2C_Slave_Seq_Transmit_IT+0x15c>)
 80034ac:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff faef 	bl	8002a96 <HAL_DMA_Abort_IT>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d006      	beq.n	80034cc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034c8:	4610      	mov	r0, r2
 80034ca:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2229      	movs	r2, #41	; 0x29
 80034d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034f0:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	88fa      	ldrh	r2, [r7, #6]
 80034fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003502:	b29a      	uxth	r2, r3
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4a17      	ldr	r2, [pc, #92]	; (8003570 <HAL_I2C_Slave_Seq_Transmit_IT+0x160>)
 8003512:	635a      	str	r2, [r3, #52]	; 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b08      	cmp	r3, #8
 8003520:	bf0c      	ite	eq
 8003522:	2301      	moveq	r3, #1
 8003524:	2300      	movne	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) && (tmp != RESET))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	0c1b      	lsrs	r3, r3, #16
 8003532:	b2db      	uxtb	r3, r3
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b01      	cmp	r3, #1
 800353c:	d106      	bne.n	800354c <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
 800353e:	7dfb      	ldrb	r3, [r7, #23]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <HAL_I2C_Slave_Seq_Transmit_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2208      	movs	r2, #8
 800354a:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8003554:	f248 0101 	movw	r1, #32769	; 0x8001
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f001 fc81 	bl	8004e60 <I2C_Enable_IRQ>

    return HAL_OK;
 800355e:	2300      	movs	r3, #0
 8003560:	e000      	b.n	8003564 <HAL_I2C_Slave_Seq_Transmit_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
  }
}
 8003564:	4618      	mov	r0, r3
 8003566:	3718      	adds	r7, #24
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	0800494b 	.word	0x0800494b
 8003570:	0800387f 	.word	0x0800387f

08003574 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	603b      	str	r3, [r7, #0]
 8003580:	4613      	mov	r3, r2
 8003582:	80fb      	strh	r3, [r7, #6]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800358a:	b2db      	uxtb	r3, r3
 800358c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003590:	2b28      	cmp	r3, #40	; 0x28
 8003592:	f040 8098 	bne.w	80036c6 <HAL_I2C_Slave_Seq_Receive_IT+0x152>
  {
    if ((pData == NULL) || (Size == 0U))
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 800359c:	88fb      	ldrh	r3, [r7, #6]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d105      	bne.n	80035ae <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035a8:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e08c      	b.n	80036c8 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80035ae:	f248 0102 	movw	r1, #32770	; 0x8002
 80035b2:	68f8      	ldr	r0, [r7, #12]
 80035b4:	f001 fcd8 	bl	8004f68 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d101      	bne.n	80035c6 <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 80035c2:	2302      	movs	r3, #2
 80035c4:	e080      	b.n	80036c8 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b29      	cmp	r3, #41	; 0x29
 80035d8:	d12a      	bne.n	8003630 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80035da:	2101      	movs	r1, #1
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f001 fcc3 	bl	8004f68 <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035f0:	d11e      	bne.n	8003630 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003600:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003606:	2b00      	cmp	r3, #0
 8003608:	d012      	beq.n	8003630 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360e:	4a30      	ldr	r2, [pc, #192]	; (80036d0 <HAL_I2C_Slave_Seq_Receive_IT+0x15c>)
 8003610:	639a      	str	r2, [r3, #56]	; 0x38

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff fa3d 	bl	8002a96 <HAL_DMA_Abort_IT>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d006      	beq.n	8003630 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800362c:	4610      	mov	r0, r2
 800362e:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	222a      	movs	r2, #42	; 0x2a
 8003634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003654:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	88fa      	ldrh	r2, [r7, #6]
 8003660:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	4a17      	ldr	r2, [pc, #92]	; (80036d4 <HAL_I2C_Slave_Seq_Receive_IT+0x160>)
 8003676:	635a      	str	r2, [r3, #52]	; 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b08      	cmp	r3, #8
 8003684:	bf0c      	ite	eq
 8003686:	2301      	moveq	r3, #1
 8003688:	2300      	movne	r3, #0
 800368a:	b2db      	uxtb	r3, r3
 800368c:	75fb      	strb	r3, [r7, #23]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	0c1b      	lsrs	r3, r3, #16
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d106      	bne.n	80036b0 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_I2C_Slave_Seq_Receive_IT+0x13c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2208      	movs	r2, #8
 80036ae:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 80036b8:	f248 0102 	movw	r1, #32770	; 0x8002
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f001 fbcf 	bl	8004e60 <I2C_Enable_IRQ>

    return HAL_OK;
 80036c2:	2300      	movs	r3, #0
 80036c4:	e000      	b.n	80036c8 <HAL_I2C_Slave_Seq_Receive_IT+0x154>
  }
  else
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
  }
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	3718      	adds	r7, #24
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	0800494b 	.word	0x0800494b
 80036d4:	0800387f 	.word	0x0800387f

080036d8 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d10d      	bne.n	8003708 <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2228      	movs	r2, #40	; 0x28
 80036f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	4a07      	ldr	r2, [pc, #28]	; (8003714 <HAL_I2C_EnableListen_IT+0x3c>)
 80036f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80036fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f001 fbae 	bl	8004e60 <I2C_Enable_IRQ>

    return HAL_OK;
 8003704:	2300      	movs	r3, #0
 8003706:	e000      	b.n	800370a <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 8003708:	2302      	movs	r3, #2
  }
}
 800370a:	4618      	mov	r0, r3
 800370c:	3708      	adds	r7, #8
 800370e:	46bd      	mov	sp, r7
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	0800387f 	.word	0x0800387f

08003718 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699b      	ldr	r3, [r3, #24]
 8003726:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003734:	2b00      	cmp	r3, #0
 8003736:	d005      	beq.n	8003744 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	68f9      	ldr	r1, [r7, #12]
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	4798      	blx	r3
  }
}
 8003744:	bf00      	nop
 8003746:	3710      	adds	r7, #16
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00f      	beq.n	800378e <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00a      	beq.n	800378e <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377c:	f043 0201 	orr.w	r2, r3, #1
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f44f 7280 	mov.w	r2, #256	; 0x100
 800378c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00f      	beq.n	80037b8 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00a      	beq.n	80037b8 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a6:	f043 0208 	orr.w	r2, r3, #8
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037b6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00f      	beq.n	80037e2 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00a      	beq.n	80037e2 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d0:	f043 0202 	orr.w	r2, r3, #2
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037e0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f003 030b 	and.w	r3, r3, #11
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80037f2:	68f9      	ldr	r1, [r7, #12]
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 ff6d 	bl	80046d4 <I2C_ITError>
  }
}
 80037fa:	bf00      	nop
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr

08003816 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr

0800382a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr

0800383e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800383e:	b480      	push	{r7}
 8003840:	b083      	sub	sp, #12
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr

08003852 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003852:	b480      	push	{r7}
 8003854:	b083      	sub	sp, #12
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800385a:	bf00      	nop
 800385c:	370c      	adds	r7, #12
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8003866:	b480      	push	{r7}
 8003868:	b083      	sub	sp, #12
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8003872:	4618      	mov	r0, r3
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800387e:	b580      	push	{r7, lr}
 8003880:	b086      	sub	sp, #24
 8003882:	af00      	add	r7, sp, #0
 8003884:	60f8      	str	r0, [r7, #12]
 8003886:	60b9      	str	r1, [r7, #8]
 8003888:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800389a:	2b01      	cmp	r3, #1
 800389c:	d101      	bne.n	80038a2 <I2C_Slave_ISR_IT+0x24>
 800389e:	2302      	movs	r3, #2
 80038a0:	e0e1      	b.n	8003a66 <I2C_Slave_ISR_IT+0x1e8>
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2201      	movs	r2, #1
 80038a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	f003 0320 	and.w	r3, r3, #32
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d008      	beq.n	80038c6 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80038be:	6939      	ldr	r1, [r7, #16]
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f000 fda1 	bl	8004408 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	f003 0310 	and.w	r3, r3, #16
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d04b      	beq.n	8003968 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d046      	beq.n	8003968 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038de:	b29b      	uxth	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d128      	bne.n	8003936 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	2b28      	cmp	r3, #40	; 0x28
 80038ee:	d108      	bne.n	8003902 <I2C_Slave_ISR_IT+0x84>
 80038f0:	697b      	ldr	r3, [r7, #20]
 80038f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80038f6:	d104      	bne.n	8003902 <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80038f8:	6939      	ldr	r1, [r7, #16]
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 fe96 	bl	800462c <I2C_ITListenCplt>
 8003900:	e031      	b.n	8003966 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b29      	cmp	r3, #41	; 0x29
 800390c:	d10e      	bne.n	800392c <I2C_Slave_ISR_IT+0xae>
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003914:	d00a      	beq.n	800392c <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2210      	movs	r2, #16
 800391c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f000 ffef 	bl	8004902 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 fc4a 	bl	80041be <I2C_ITSlaveSeqCplt>
 800392a:	e01c      	b.n	8003966 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	2210      	movs	r2, #16
 8003932:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003934:	e08f      	b.n	8003a56 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2210      	movs	r2, #16
 800393c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003942:	f043 0204 	orr.w	r2, r3, #4
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <I2C_Slave_ISR_IT+0xda>
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003956:	d17e      	bne.n	8003a56 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800395c:	4619      	mov	r1, r3
 800395e:	68f8      	ldr	r0, [r7, #12]
 8003960:	f000 feb8 	bl	80046d4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003964:	e077      	b.n	8003a56 <I2C_Slave_ISR_IT+0x1d8>
 8003966:	e076      	b.n	8003a56 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b00      	cmp	r3, #0
 8003970:	d02f      	beq.n	80039d2 <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003978:	2b00      	cmp	r3, #0
 800397a:	d02a      	beq.n	80039d2 <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003980:	b29b      	uxth	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d018      	beq.n	80039b8 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003990:	b2d2      	uxtb	r2, r2
 8003992:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29a      	uxth	r2, r3
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	3b01      	subs	r3, #1
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039bc:	b29b      	uxth	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d14b      	bne.n	8003a5a <I2C_Slave_ISR_IT+0x1dc>
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80039c8:	d047      	beq.n	8003a5a <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 fbf7 	bl	80041be <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80039d0:	e043      	b.n	8003a5a <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	f003 0308 	and.w	r3, r3, #8
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d009      	beq.n	80039f0 <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d004      	beq.n	80039f0 <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80039e6:	6939      	ldr	r1, [r7, #16]
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f000 fb27 	bl	800403c <I2C_ITAddrCplt>
 80039ee:	e035      	b.n	8003a5c <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d030      	beq.n	8003a5c <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d02b      	beq.n	8003a5c <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a08:	b29b      	uxth	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d018      	beq.n	8003a40 <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	781a      	ldrb	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a1e:	1c5a      	adds	r2, r3, #1
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a28:	b29b      	uxth	r3, r3
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	b29a      	uxth	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a36:	3b01      	subs	r3, #1
 8003a38:	b29a      	uxth	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	851a      	strh	r2, [r3, #40]	; 0x28
 8003a3e:	e00d      	b.n	8003a5c <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a46:	d002      	beq.n	8003a4e <I2C_Slave_ISR_IT+0x1d0>
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d106      	bne.n	8003a5c <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 fbb5 	bl	80041be <I2C_ITSlaveSeqCplt>
 8003a54:	e002      	b.n	8003a5c <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8003a56:	bf00      	nop
 8003a58:	e000      	b.n	8003a5c <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8003a5a:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b088      	sub	sp, #32
 8003a72:	af02      	add	r7, sp, #8
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	60b9      	str	r1, [r7, #8]
 8003a78:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <I2C_Master_ISR_DMA+0x1a>
 8003a84:	2302      	movs	r3, #2
 8003a86:	e0d9      	b.n	8003c3c <I2C_Master_ISR_DMA+0x1ce>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	f003 0310 	and.w	r3, r3, #16
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d016      	beq.n	8003ac8 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d011      	beq.n	8003ac8 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab0:	f043 0204 	orr.w	r2, r3, #4
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003ab8:	2120      	movs	r1, #32
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f001 f9d0 	bl	8004e60 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f000 ff1e 	bl	8004902 <I2C_Flush_TXDR>
 8003ac6:	e0b4      	b.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d071      	beq.n	8003bb6 <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d06c      	beq.n	8003bb6 <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003aea:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d04e      	beq.n	8003b94 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b02:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2bff      	cmp	r3, #255	; 0xff
 8003b0c:	d906      	bls.n	8003b1c <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	22ff      	movs	r2, #255	; 0xff
 8003b12:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8003b14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	e010      	b.n	8003b3e <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b2e:	d003      	beq.n	8003b38 <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b34:	617b      	str	r3, [r7, #20]
 8003b36:	e002      	b.n	8003b3e <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003b38:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b3c:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	8a79      	ldrh	r1, [r7, #18]
 8003b46:	2300      	movs	r3, #0
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f001 f955 	bl	8004dfc <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b22      	cmp	r3, #34	; 0x22
 8003b6e:	d108      	bne.n	8003b82 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b7e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003b80:	e057      	b.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b90:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003b92:	e04e      	b.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ba2:	d003      	beq.n	8003bac <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 facd 	bl	8004144 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003baa:	e042      	b.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003bac:	2140      	movs	r1, #64	; 0x40
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 fd90 	bl	80046d4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003bb4:	e03d      	b.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003bb6:	68bb      	ldr	r3, [r7, #8]
 8003bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d028      	beq.n	8003c12 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d023      	beq.n	8003c12 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d119      	bne.n	8003c08 <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bde:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003be2:	d025      	beq.n	8003c30 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003bec:	d108      	bne.n	8003c00 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bfc:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003bfe:	e017      	b.n	8003c30 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 fa9f 	bl	8004144 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003c06:	e013      	b.n	8003c30 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003c08:	2140      	movs	r1, #64	; 0x40
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 fd62 	bl	80046d4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003c10:	e00e      	b.n	8003c30 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	f003 0320 	and.w	r3, r3, #32
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00a      	beq.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d005      	beq.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003c26:	68b9      	ldr	r1, [r7, #8]
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 fb25 	bl	8004278 <I2C_ITMasterCplt>
 8003c2e:	e000      	b.n	8003c32 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 8003c30:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b088      	sub	sp, #32
 8003c48:	af02      	add	r7, sp, #8
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003c50:	4b8d      	ldr	r3, [pc, #564]	; (8003e88 <I2C_Mem_ISR_DMA+0x244>)
 8003c52:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d101      	bne.n	8003c62 <I2C_Mem_ISR_DMA+0x1e>
 8003c5e:	2302      	movs	r3, #2
 8003c60:	e10e      	b.n	8003e80 <I2C_Mem_ISR_DMA+0x23c>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	f003 0310 	and.w	r3, r3, #16
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d016      	beq.n	8003ca2 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d011      	beq.n	8003ca2 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2210      	movs	r2, #16
 8003c84:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c8a:	f043 0204 	orr.w	r2, r3, #4
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003c92:	2120      	movs	r1, #32
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f001 f8e3 	bl	8004e60 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 fe31 	bl	8004902 <I2C_Flush_TXDR>
 8003ca0:	e0e9      	b.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00e      	beq.n	8003cca <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d009      	beq.n	8003cca <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003cbe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003cc6:	651a      	str	r2, [r3, #80]	; 0x50
 8003cc8:	e0d5      	b.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d05f      	beq.n	8003d94 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d05a      	beq.n	8003d94 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003cde:	2101      	movs	r1, #1
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f001 f941 	bl	8004f68 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003ce6:	2110      	movs	r1, #16
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f001 f8b9 	bl	8004e60 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d048      	beq.n	8003d8a <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2bff      	cmp	r3, #255	; 0xff
 8003d00:	d910      	bls.n	8003d24 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	22ff      	movs	r2, #255	; 0xff
 8003d06:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d0c:	b299      	uxth	r1, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	2300      	movs	r3, #0
 8003d16:	9300      	str	r3, [sp, #0]
 8003d18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d1c:	68f8      	ldr	r0, [r7, #12]
 8003d1e:	f001 f86d 	bl	8004dfc <I2C_TransferConfig>
 8003d22:	e011      	b.n	8003d48 <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d32:	b299      	uxth	r1, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	9300      	str	r3, [sp, #0]
 8003d3e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f001 f85a 	bl	8004dfc <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b22      	cmp	r3, #34	; 0x22
 8003d64:	d108      	bne.n	8003d78 <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d74:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003d76:	e07e      	b.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d86:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003d88:	e075      	b.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003d8a:	2140      	movs	r1, #64	; 0x40
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f000 fca1 	bl	80046d4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003d92:	e070      	b.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d05d      	beq.n	8003e5a <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d058      	beq.n	8003e5a <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003da8:	2101      	movs	r1, #1
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f001 f8dc 	bl	8004f68 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003db0:	2110      	movs	r1, #16
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f001 f854 	bl	8004e60 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b22      	cmp	r3, #34	; 0x22
 8003dc2:	d101      	bne.n	8003dc8 <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8003dc4:	4b31      	ldr	r3, [pc, #196]	; (8003e8c <I2C_Mem_ISR_DMA+0x248>)
 8003dc6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	2bff      	cmp	r3, #255	; 0xff
 8003dd0:	d910      	bls.n	8003df4 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	22ff      	movs	r2, #255	; 0xff
 8003dd6:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ddc:	b299      	uxth	r1, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de2:	b2da      	uxtb	r2, r3
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f001 f805 	bl	8004dfc <I2C_TransferConfig>
 8003df2:	e011      	b.n	8003e18 <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df8:	b29a      	uxth	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e02:	b299      	uxth	r1, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e08:	b2da      	uxtb	r2, r3
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003e12:	68f8      	ldr	r0, [r7, #12]
 8003e14:	f000 fff2 	bl	8004dfc <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e1c:	b29a      	uxth	r2, r3
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	b29a      	uxth	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b22      	cmp	r3, #34	; 0x22
 8003e34:	d108      	bne.n	8003e48 <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e44:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e46:	e016      	b.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e56:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003e58:	e00d      	b.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	f003 0320 	and.w	r3, r3, #32
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d008      	beq.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003e6e:	68b9      	ldr	r1, [r7, #8]
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 fa01 	bl	8004278 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3718      	adds	r7, #24
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	80002000 	.word	0x80002000
 8003e8c:	80002400 	.word	0x80002400

08003e90 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b088      	sub	sp, #32
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea0:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d101      	bne.n	8003eb4 <I2C_Slave_ISR_DMA+0x24>
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	e0bf      	b.n	8004034 <I2C_Slave_ISR_DMA+0x1a4>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	f003 0320 	and.w	r3, r3, #32
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d008      	beq.n	8003ed8 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d003      	beq.n	8003ed8 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003ed0:	68b9      	ldr	r1, [r7, #8]
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f000 fa98 	bl	8004408 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	f003 0310 	and.w	r3, r3, #16
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 8095 	beq.w	800400e <I2C_Slave_ISR_DMA+0x17e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 808f 	beq.w	800400e <I2C_Slave_ISR_DMA+0x17e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d104      	bne.n	8003f04 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d07d      	beq.n	8004000 <I2C_Slave_ISR_DMA+0x170>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00c      	beq.n	8003f26 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d007      	beq.n	8003f26 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 8003f22:	2301      	movs	r3, #1
 8003f24:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00c      	beq.n	8003f48 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d007      	beq.n	8003f48 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8003f44:	2301      	movs	r3, #1
 8003f46:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d128      	bne.n	8003fa0 <I2C_Slave_ISR_DMA+0x110>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b28      	cmp	r3, #40	; 0x28
 8003f58:	d108      	bne.n	8003f6c <I2C_Slave_ISR_DMA+0xdc>
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f60:	d104      	bne.n	8003f6c <I2C_Slave_ISR_DMA+0xdc>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003f62:	68b9      	ldr	r1, [r7, #8]
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 fb61 	bl	800462c <I2C_ITListenCplt>
 8003f6a:	e048      	b.n	8003ffe <I2C_Slave_ISR_DMA+0x16e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b29      	cmp	r3, #41	; 0x29
 8003f76:	d10e      	bne.n	8003f96 <I2C_Slave_ISR_DMA+0x106>
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f7e:	d00a      	beq.n	8003f96 <I2C_Slave_ISR_DMA+0x106>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2210      	movs	r2, #16
 8003f86:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f000 fcba 	bl	8004902 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 f915 	bl	80041be <I2C_ITSlaveSeqCplt>
 8003f94:	e033      	b.n	8003ffe <I2C_Slave_ISR_DMA+0x16e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2210      	movs	r2, #16
 8003f9c:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003f9e:	e034      	b.n	800400a <I2C_Slave_ISR_DMA+0x17a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2210      	movs	r2, #16
 8003fa6:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fac:	f043 0204 	orr.w	r2, r3, #4
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fba:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <I2C_Slave_ISR_DMA+0x13a>
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fc8:	d11f      	bne.n	800400a <I2C_Slave_ISR_DMA+0x17a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
 8003fcc:	2b21      	cmp	r3, #33	; 0x21
 8003fce:	d002      	beq.n	8003fd6 <I2C_Slave_ISR_DMA+0x146>
 8003fd0:	7dfb      	ldrb	r3, [r7, #23]
 8003fd2:	2b29      	cmp	r3, #41	; 0x29
 8003fd4:	d103      	bne.n	8003fde <I2C_Slave_ISR_DMA+0x14e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2221      	movs	r2, #33	; 0x21
 8003fda:	631a      	str	r2, [r3, #48]	; 0x30
 8003fdc:	e008      	b.n	8003ff0 <I2C_Slave_ISR_DMA+0x160>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
 8003fe0:	2b22      	cmp	r3, #34	; 0x22
 8003fe2:	d002      	beq.n	8003fea <I2C_Slave_ISR_DMA+0x15a>
 8003fe4:	7dfb      	ldrb	r3, [r7, #23]
 8003fe6:	2b2a      	cmp	r3, #42	; 0x2a
 8003fe8:	d102      	bne.n	8003ff0 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2222      	movs	r2, #34	; 0x22
 8003fee:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fb6c 	bl	80046d4 <I2C_ITError>
      if (treatdmanack == 1U)
 8003ffc:	e005      	b.n	800400a <I2C_Slave_ISR_DMA+0x17a>
 8003ffe:	e004      	b.n	800400a <I2C_Slave_ISR_DMA+0x17a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	2210      	movs	r2, #16
 8004006:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004008:	e00f      	b.n	800402a <I2C_Slave_ISR_DMA+0x19a>
      if (treatdmanack == 1U)
 800400a:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800400c:	e00d      	b.n	800402a <I2C_Slave_ISR_DMA+0x19a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	f003 0308 	and.w	r3, r3, #8
 8004014:	2b00      	cmp	r3, #0
 8004016:	d008      	beq.n	800402a <I2C_Slave_ISR_DMA+0x19a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800401e:	2b00      	cmp	r3, #0
 8004020:	d003      	beq.n	800402a <I2C_Slave_ISR_DMA+0x19a>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004022:	68b9      	ldr	r1, [r7, #8]
 8004024:	68f8      	ldr	r0, [r7, #12]
 8004026:	f000 f809 	bl	800403c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3720      	adds	r7, #32
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800404c:	b2db      	uxtb	r3, r3
 800404e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004052:	2b28      	cmp	r3, #40	; 0x28
 8004054:	d16a      	bne.n	800412c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	699b      	ldr	r3, [r3, #24]
 800405c:	0c1b      	lsrs	r3, r3, #16
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	0c1b      	lsrs	r3, r3, #16
 800406e:	b29b      	uxth	r3, r3
 8004070:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004074:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	b29b      	uxth	r3, r3
 800407e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004082:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	b29b      	uxth	r3, r3
 800408c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004090:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	2b02      	cmp	r3, #2
 8004098:	d138      	bne.n	800410c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800409a:	897b      	ldrh	r3, [r7, #10]
 800409c:	09db      	lsrs	r3, r3, #7
 800409e:	b29a      	uxth	r2, r3
 80040a0:	89bb      	ldrh	r3, [r7, #12]
 80040a2:	4053      	eors	r3, r2
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	f003 0306 	and.w	r3, r3, #6
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d11c      	bne.n	80040e8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80040ae:	897b      	ldrh	r3, [r7, #10]
 80040b0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d13b      	bne.n	800413c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	2208      	movs	r2, #8
 80040d0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80040da:	89ba      	ldrh	r2, [r7, #12]
 80040dc:	7bfb      	ldrb	r3, [r7, #15]
 80040de:	4619      	mov	r1, r3
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f7fe f883 	bl	80021ec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80040e6:	e029      	b.n	800413c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80040e8:	893b      	ldrh	r3, [r7, #8]
 80040ea:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80040ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 ff39 	bl	8004f68 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80040fe:	89ba      	ldrh	r2, [r7, #12]
 8004100:	7bfb      	ldrb	r3, [r7, #15]
 8004102:	4619      	mov	r1, r3
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f7fe f871 	bl	80021ec <HAL_I2C_AddrCallback>
}
 800410a:	e017      	b.n	800413c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800410c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f000 ff29 	bl	8004f68 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800411e:	89ba      	ldrh	r2, [r7, #12]
 8004120:	7bfb      	ldrb	r3, [r7, #15]
 8004122:	4619      	mov	r1, r3
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f7fe f861 	bl	80021ec <HAL_I2C_AddrCallback>
}
 800412a:	e007      	b.n	800413c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2208      	movs	r2, #8
 8004132:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800413c:	bf00      	nop
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b21      	cmp	r3, #33	; 0x21
 800415e:	d115      	bne.n	800418c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2211      	movs	r2, #17
 800416c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004174:	2101      	movs	r1, #1
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 fef6 	bl	8004f68 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f7ff fb3c 	bl	8003802 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800418a:	e014      	b.n	80041b6 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2220      	movs	r2, #32
 8004190:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2212      	movs	r2, #18
 8004198:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80041a0:	2102      	movs	r1, #2
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 fee0 	bl	8004f68 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f7ff fb30 	bl	8003816 <HAL_I2C_MasterRxCpltCallback>
}
 80041b6:	bf00      	nop
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b084      	sub	sp, #16
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d008      	beq.n	80041f2 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	e00c      	b.n	800420c <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d007      	beq.n	800420c <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800420a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004212:	b2db      	uxtb	r3, r3
 8004214:	2b29      	cmp	r3, #41	; 0x29
 8004216:	d112      	bne.n	800423e <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2228      	movs	r2, #40	; 0x28
 800421c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2221      	movs	r2, #33	; 0x21
 8004224:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004226:	2101      	movs	r1, #1
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 fe9d 	bl	8004f68 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7fd ff9e 	bl	8002178 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800423c:	e017      	b.n	800426e <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004244:	b2db      	uxtb	r3, r3
 8004246:	2b2a      	cmp	r3, #42	; 0x2a
 8004248:	d111      	bne.n	800426e <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2228      	movs	r2, #40	; 0x28
 800424e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2222      	movs	r2, #34	; 0x22
 8004256:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004258:	2102      	movs	r1, #2
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 fe84 	bl	8004f68 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f7fd ff95 	bl	8002198 <HAL_I2C_SlaveRxCpltCallback>
}
 800426e:	bf00      	nop
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
	...

08004278 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b086      	sub	sp, #24
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	2220      	movs	r2, #32
 800428c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b21      	cmp	r3, #33	; 0x21
 8004298:	d107      	bne.n	80042aa <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800429a:	2101      	movs	r1, #1
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 fe63 	bl	8004f68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2211      	movs	r2, #17
 80042a6:	631a      	str	r2, [r3, #48]	; 0x30
 80042a8:	e00c      	b.n	80042c4 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b22      	cmp	r3, #34	; 0x22
 80042b4:	d106      	bne.n	80042c4 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80042b6:	2102      	movs	r1, #2
 80042b8:	6878      	ldr	r0, [r7, #4]
 80042ba:	f000 fe55 	bl	8004f68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2212      	movs	r2, #18
 80042c2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	6859      	ldr	r1, [r3, #4]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4b4c      	ldr	r3, [pc, #304]	; (8004400 <I2C_ITMasterCplt+0x188>)
 80042d0:	400b      	ands	r3, r1
 80042d2:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2200      	movs	r2, #0
 80042d8:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a49      	ldr	r2, [pc, #292]	; (8004404 <I2C_ITMasterCplt+0x18c>)
 80042de:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d009      	beq.n	80042fe <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2210      	movs	r2, #16
 80042f0:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f6:	f043 0204 	orr.w	r2, r3, #4
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004304:	b2db      	uxtb	r3, r3
 8004306:	2b60      	cmp	r3, #96	; 0x60
 8004308:	d10a      	bne.n	8004320 <I2C_ITMasterCplt+0xa8>
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b00      	cmp	r3, #0
 8004312:	d005      	beq.n	8004320 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431a:	b2db      	uxtb	r3, r3
 800431c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800431e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 faee 	bl	8004902 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b60      	cmp	r3, #96	; 0x60
 8004336:	d002      	beq.n	800433e <I2C_ITMasterCplt+0xc6>
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d006      	beq.n	800434c <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004342:	4619      	mov	r1, r3
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f000 f9c5 	bl	80046d4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800434a:	e054      	b.n	80043f6 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b21      	cmp	r3, #33	; 0x21
 8004356:	d124      	bne.n	80043a2 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b40      	cmp	r3, #64	; 0x40
 8004370:	d10b      	bne.n	800438a <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff fa51 	bl	800382a <HAL_I2C_MemTxCpltCallback>
}
 8004388:	e035      	b.n	80043f6 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f7ff fa31 	bl	8003802 <HAL_I2C_MasterTxCpltCallback>
}
 80043a0:	e029      	b.n	80043f6 <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b22      	cmp	r3, #34	; 0x22
 80043ac:	d123      	bne.n	80043f6 <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b40      	cmp	r3, #64	; 0x40
 80043c6:	d10b      	bne.n	80043e0 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f7ff fa30 	bl	800383e <HAL_I2C_MemRxCpltCallback>
}
 80043de:	e00a      	b.n	80043f6 <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7ff fa10 	bl	8003816 <HAL_I2C_MasterRxCpltCallback>
}
 80043f6:	bf00      	nop
 80043f8:	3718      	adds	r7, #24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	fe00e800 	.word	0xfe00e800
 8004404:	ffff0000 	.word	0xffff0000

08004408 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004424:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2220      	movs	r2, #32
 800442c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800442e:	7bfb      	ldrb	r3, [r7, #15]
 8004430:	2b21      	cmp	r3, #33	; 0x21
 8004432:	d002      	beq.n	800443a <I2C_ITSlaveCplt+0x32>
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	2b29      	cmp	r3, #41	; 0x29
 8004438:	d108      	bne.n	800444c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800443a:	f248 0101 	movw	r1, #32769	; 0x8001
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 fd92 	bl	8004f68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2221      	movs	r2, #33	; 0x21
 8004448:	631a      	str	r2, [r3, #48]	; 0x30
 800444a:	e019      	b.n	8004480 <I2C_ITSlaveCplt+0x78>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800444c:	7bfb      	ldrb	r3, [r7, #15]
 800444e:	2b22      	cmp	r3, #34	; 0x22
 8004450:	d002      	beq.n	8004458 <I2C_ITSlaveCplt+0x50>
 8004452:	7bfb      	ldrb	r3, [r7, #15]
 8004454:	2b2a      	cmp	r3, #42	; 0x2a
 8004456:	d108      	bne.n	800446a <I2C_ITSlaveCplt+0x62>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004458:	f248 0102 	movw	r1, #32770	; 0x8002
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 fd83 	bl	8004f68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2222      	movs	r2, #34	; 0x22
 8004466:	631a      	str	r2, [r3, #48]	; 0x30
 8004468:	e00a      	b.n	8004480 <I2C_ITSlaveCplt+0x78>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800446a:	7bfb      	ldrb	r3, [r7, #15]
 800446c:	2b28      	cmp	r3, #40	; 0x28
 800446e:	d107      	bne.n	8004480 <I2C_ITSlaveCplt+0x78>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004470:	f248 0103 	movw	r1, #32771	; 0x8003
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 fd77 	bl	8004f68 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800448e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6859      	ldr	r1, [r3, #4]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	4b62      	ldr	r3, [pc, #392]	; (8004624 <I2C_ITSlaveCplt+0x21c>)
 800449c:	400b      	ands	r3, r1
 800449e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 fa2e 	bl	8004902 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d013      	beq.n	80044d8 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80044be:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d01f      	beq.n	8004508 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044d6:	e017      	b.n	8004508 <I2C_ITSlaveCplt+0x100>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d012      	beq.n	8004508 <I2C_ITSlaveCplt+0x100>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044f0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d006      	beq.n	8004508 <I2C_ITSlaveCplt+0x100>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	b29a      	uxth	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	f003 0304 	and.w	r3, r3, #4
 800450e:	2b00      	cmp	r3, #0
 8004510:	d020      	beq.n	8004554 <I2C_ITSlaveCplt+0x14c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f023 0304 	bic.w	r3, r3, #4
 8004518:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	b2d2      	uxtb	r2, r2
 8004526:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00c      	beq.n	8004554 <I2C_ITSlaveCplt+0x14c>
    {
      hi2c->XferSize--;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800453e:	3b01      	subs	r3, #1
 8004540:	b29a      	uxth	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800454a:	b29b      	uxth	r3, r3
 800454c:	3b01      	subs	r3, #1
 800454e:	b29a      	uxth	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004558:	b29b      	uxth	r3, r3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d005      	beq.n	800456a <I2C_ITSlaveCplt+0x162>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004562:	f043 0204 	orr.w	r2, r3, #4
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457c:	2b00      	cmp	r3, #0
 800457e:	d010      	beq.n	80045a2 <I2C_ITSlaveCplt+0x19a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004584:	4619      	mov	r1, r3
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 f8a4 	bl	80046d4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004592:	b2db      	uxtb	r3, r3
 8004594:	2b28      	cmp	r3, #40	; 0x28
 8004596:	d141      	bne.n	800461c <I2C_ITSlaveCplt+0x214>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004598:	6979      	ldr	r1, [r7, #20]
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f846 	bl	800462c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045a0:	e03c      	b.n	800461c <I2C_ITSlaveCplt+0x214>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045aa:	d014      	beq.n	80045d6 <I2C_ITSlaveCplt+0x1ce>
    I2C_ITSlaveSeqCplt(hi2c);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f7ff fe06 	bl	80041be <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	4a1c      	ldr	r2, [pc, #112]	; (8004628 <I2C_ITSlaveCplt+0x220>)
 80045b6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7fd fe4a 	bl	8002268 <HAL_I2C_ListenCpltCallback>
}
 80045d4:	e022      	b.n	800461c <I2C_ITSlaveCplt+0x214>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b22      	cmp	r3, #34	; 0x22
 80045e0:	d10e      	bne.n	8004600 <I2C_ITSlaveCplt+0x1f8>
    hi2c->State = HAL_I2C_STATE_READY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2220      	movs	r2, #32
 80045e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2200      	movs	r2, #0
 80045ee:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f7fd fdcd 	bl	8002198 <HAL_I2C_SlaveRxCpltCallback>
}
 80045fe:	e00d      	b.n	800461c <I2C_ITSlaveCplt+0x214>
    hi2c->State = HAL_I2C_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fd fdae 	bl	8002178 <HAL_I2C_SlaveTxCpltCallback>
}
 800461c:	bf00      	nop
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	fe00e800 	.word	0xfe00e800
 8004628:	ffff0000 	.word	0xffff0000

0800462c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a25      	ldr	r2, [pc, #148]	; (80046d0 <I2C_ITListenCplt+0xa4>)
 800463a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2220      	movs	r2, #32
 8004646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	f003 0304 	and.w	r3, r3, #4
 800465e:	2b00      	cmp	r3, #0
 8004660:	d022      	beq.n	80046a8 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466c:	b2d2      	uxtb	r2, r2
 800466e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	1c5a      	adds	r2, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800467e:	2b00      	cmp	r3, #0
 8004680:	d012      	beq.n	80046a8 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004692:	b29b      	uxth	r3, r3
 8004694:	3b01      	subs	r3, #1
 8004696:	b29a      	uxth	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046a0:	f043 0204 	orr.w	r2, r3, #4
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046a8:	f248 0103 	movw	r1, #32771	; 0x8003
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 fc5b 	bl	8004f68 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2210      	movs	r2, #16
 80046b8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7fd fdd0 	bl	8002268 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80046c8:	bf00      	nop
 80046ca:	3708      	adds	r7, #8
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bd80      	pop	{r7, pc}
 80046d0:	ffff0000 	.word	0xffff0000

080046d4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046e4:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a6d      	ldr	r2, [pc, #436]	; (80048a8 <I2C_ITError+0x1d4>)
 80046f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004706:	7bfb      	ldrb	r3, [r7, #15]
 8004708:	2b28      	cmp	r3, #40	; 0x28
 800470a:	d005      	beq.n	8004718 <I2C_ITError+0x44>
 800470c:	7bfb      	ldrb	r3, [r7, #15]
 800470e:	2b29      	cmp	r3, #41	; 0x29
 8004710:	d002      	beq.n	8004718 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004712:	7bfb      	ldrb	r3, [r7, #15]
 8004714:	2b2a      	cmp	r3, #42	; 0x2a
 8004716:	d10b      	bne.n	8004730 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004718:	2103      	movs	r1, #3
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 fc24 	bl	8004f68 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2228      	movs	r2, #40	; 0x28
 8004724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a60      	ldr	r2, [pc, #384]	; (80048ac <I2C_ITError+0x1d8>)
 800472c:	635a      	str	r2, [r3, #52]	; 0x34
 800472e:	e030      	b.n	8004792 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004730:	f248 0103 	movw	r1, #32771	; 0x8003
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 fc17 	bl	8004f68 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f000 f8e1 	bl	8004902 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004746:	b2db      	uxtb	r3, r3
 8004748:	2b60      	cmp	r3, #96	; 0x60
 800474a:	d01f      	beq.n	800478c <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2220      	movs	r2, #32
 8004750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	f003 0320 	and.w	r3, r3, #32
 800475e:	2b20      	cmp	r3, #32
 8004760:	d114      	bne.n	800478c <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	f003 0310 	and.w	r3, r3, #16
 800476c:	2b10      	cmp	r3, #16
 800476e:	d109      	bne.n	8004784 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2210      	movs	r2, #16
 8004776:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477c:	f043 0204 	orr.w	r2, r3, #4
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2220      	movs	r2, #32
 800478a:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004796:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479c:	2b00      	cmp	r3, #0
 800479e:	d039      	beq.n	8004814 <I2C_ITError+0x140>
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b11      	cmp	r3, #17
 80047a4:	d002      	beq.n	80047ac <I2C_ITError+0xd8>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2b21      	cmp	r3, #33	; 0x21
 80047aa:	d133      	bne.n	8004814 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047ba:	d107      	bne.n	80047cc <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80047ca:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d0:	4618      	mov	r0, r3
 80047d2:	f7fe f9a1 	bl	8002b18 <HAL_DMA_GetState>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d017      	beq.n	800480c <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e0:	4a33      	ldr	r2, [pc, #204]	; (80048b0 <I2C_ITError+0x1dc>)
 80047e2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f0:	4618      	mov	r0, r3
 80047f2:	f7fe f950 	bl	8002a96 <HAL_DMA_Abort_IT>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d04d      	beq.n	8004898 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004806:	4610      	mov	r0, r2
 8004808:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800480a:	e045      	b.n	8004898 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f000 f851 	bl	80048b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004812:	e041      	b.n	8004898 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004818:	2b00      	cmp	r3, #0
 800481a:	d039      	beq.n	8004890 <I2C_ITError+0x1bc>
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	2b12      	cmp	r3, #18
 8004820:	d002      	beq.n	8004828 <I2C_ITError+0x154>
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b22      	cmp	r3, #34	; 0x22
 8004826:	d133      	bne.n	8004890 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004832:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004836:	d107      	bne.n	8004848 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004846:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800484c:	4618      	mov	r0, r3
 800484e:	f7fe f963 	bl	8002b18 <HAL_DMA_GetState>
 8004852:	4603      	mov	r3, r0
 8004854:	2b01      	cmp	r3, #1
 8004856:	d017      	beq.n	8004888 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485c:	4a14      	ldr	r2, [pc, #80]	; (80048b0 <I2C_ITError+0x1dc>)
 800485e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486c:	4618      	mov	r0, r3
 800486e:	f7fe f912 	bl	8002a96 <HAL_DMA_Abort_IT>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d011      	beq.n	800489c <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004882:	4610      	mov	r0, r2
 8004884:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004886:	e009      	b.n	800489c <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 f813 	bl	80048b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800488e:	e005      	b.n	800489c <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 f80f 	bl	80048b4 <I2C_TreatErrorCallback>
  }
}
 8004896:	e002      	b.n	800489e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004898:	bf00      	nop
 800489a:	e000      	b.n	800489e <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800489c:	bf00      	nop
}
 800489e:	bf00      	nop
 80048a0:	3710      	adds	r7, #16
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	ffff0000 	.word	0xffff0000
 80048ac:	0800387f 	.word	0x0800387f
 80048b0:	0800494b 	.word	0x0800494b

080048b4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	2b60      	cmp	r3, #96	; 0x60
 80048c6:	d10e      	bne.n	80048e6 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2220      	movs	r2, #32
 80048cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f7fe ffb7 	bl	8003852 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048e4:	e009      	b.n	80048fa <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7fd fcc1 	bl	800227c <HAL_I2C_ErrorCallback>
}
 80048fa:	bf00      	nop
 80048fc:	3708      	adds	r7, #8
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004902:	b480      	push	{r7}
 8004904:	b083      	sub	sp, #12
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b02      	cmp	r3, #2
 8004916:	d103      	bne.n	8004920 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2200      	movs	r2, #0
 800491e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699b      	ldr	r3, [r3, #24]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b01      	cmp	r3, #1
 800492c:	d007      	beq.n	800493e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	699a      	ldr	r2, [r3, #24]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f042 0201 	orr.w	r2, r2, #1
 800493c:	619a      	str	r2, [r3, #24]
  }
}
 800493e:	bf00      	nop
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b084      	sub	sp, #16
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004956:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004964:	2200      	movs	r2, #0
 8004966:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800496c:	2b00      	cmp	r3, #0
 800496e:	d003      	beq.n	8004978 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004974:	2200      	movs	r2, #0
 8004976:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f7ff ff9b 	bl	80048b4 <I2C_TreatErrorCallback>
}
 800497e:	bf00      	nop
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}

08004986 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b084      	sub	sp, #16
 800498a:	af00      	add	r7, sp, #0
 800498c:	60f8      	str	r0, [r7, #12]
 800498e:	60b9      	str	r1, [r7, #8]
 8004990:	603b      	str	r3, [r7, #0]
 8004992:	4613      	mov	r3, r2
 8004994:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004996:	e031      	b.n	80049fc <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800499e:	d02d      	beq.n	80049fc <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a0:	f7fd ff38 	bl	8002814 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	683a      	ldr	r2, [r7, #0]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d302      	bcc.n	80049b6 <I2C_WaitOnFlagUntilTimeout+0x30>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d122      	bne.n	80049fc <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699a      	ldr	r2, [r3, #24]
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	4013      	ands	r3, r2
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	bf0c      	ite	eq
 80049c6:	2301      	moveq	r3, #1
 80049c8:	2300      	movne	r3, #0
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	461a      	mov	r2, r3
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d113      	bne.n	80049fc <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d8:	f043 0220 	orr.w	r2, r3, #32
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e00f      	b.n	8004a1c <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	699a      	ldr	r2, [r3, #24]
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	4013      	ands	r3, r2
 8004a06:	68ba      	ldr	r2, [r7, #8]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	bf0c      	ite	eq
 8004a0c:	2301      	moveq	r3, #1
 8004a0e:	2300      	movne	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	461a      	mov	r2, r3
 8004a14:	79fb      	ldrb	r3, [r7, #7]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d0be      	beq.n	8004998 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a30:	e033      	b.n	8004a9a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	68b9      	ldr	r1, [r7, #8]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 f900 	bl	8004c3c <I2C_IsErrorOccurred>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d001      	beq.n	8004a46 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e031      	b.n	8004aaa <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a4c:	d025      	beq.n	8004a9a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a4e:	f7fd fee1 	bl	8002814 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d302      	bcc.n	8004a64 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d11a      	bne.n	8004a9a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d013      	beq.n	8004a9a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a76:	f043 0220 	orr.w	r2, r3, #32
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2220      	movs	r2, #32
 8004a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e007      	b.n	8004aaa <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d1c4      	bne.n	8004a32 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b084      	sub	sp, #16
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	60f8      	str	r0, [r7, #12]
 8004aba:	60b9      	str	r1, [r7, #8]
 8004abc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004abe:	e02f      	b.n	8004b20 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	68b9      	ldr	r1, [r7, #8]
 8004ac4:	68f8      	ldr	r0, [r7, #12]
 8004ac6:	f000 f8b9 	bl	8004c3c <I2C_IsErrorOccurred>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d001      	beq.n	8004ad4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e02d      	b.n	8004b30 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ad4:	f7fd fe9e 	bl	8002814 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	68ba      	ldr	r2, [r7, #8]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d302      	bcc.n	8004aea <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d11a      	bne.n	8004b20 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	f003 0320 	and.w	r3, r3, #32
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	d013      	beq.n	8004b20 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afc:	f043 0220 	orr.w	r2, r3, #32
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2220      	movs	r2, #32
 8004b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e007      	b.n	8004b30 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	f003 0320 	and.w	r3, r3, #32
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	d1c8      	bne.n	8004ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b44:	e06b      	b.n	8004c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	68b9      	ldr	r1, [r7, #8]
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f000 f876 	bl	8004c3c <I2C_IsErrorOccurred>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d001      	beq.n	8004b5a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e069      	b.n	8004c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	f003 0320 	and.w	r3, r3, #32
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	d138      	bne.n	8004bda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b04      	cmp	r3, #4
 8004b74:	d105      	bne.n	8004b82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d001      	beq.n	8004b82 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e055      	b.n	8004c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	f003 0310 	and.w	r3, r3, #16
 8004b8c:	2b10      	cmp	r3, #16
 8004b8e:	d107      	bne.n	8004ba0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2210      	movs	r2, #16
 8004b96:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2204      	movs	r2, #4
 8004b9c:	645a      	str	r2, [r3, #68]	; 0x44
 8004b9e:	e002      	b.n	8004ba6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2220      	movs	r2, #32
 8004bac:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	6859      	ldr	r1, [r3, #4]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	4b1f      	ldr	r3, [pc, #124]	; (8004c38 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8004bba:	400b      	ands	r3, r1
 8004bbc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e029      	b.n	8004c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bda:	f7fd fe1b 	bl	8002814 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d302      	bcc.n	8004bf0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d116      	bne.n	8004c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	f003 0304 	and.w	r3, r3, #4
 8004bfa:	2b04      	cmp	r3, #4
 8004bfc:	d00f      	beq.n	8004c1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c02:	f043 0220 	orr.w	r2, r3, #32
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e007      	b.n	8004c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	2b04      	cmp	r3, #4
 8004c2a:	d18c      	bne.n	8004b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	fe00e800 	.word	0xfe00e800

08004c3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08a      	sub	sp, #40	; 0x28
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004c56:	2300      	movs	r3, #0
 8004c58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	f003 0310 	and.w	r3, r3, #16
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d068      	beq.n	8004d3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2210      	movs	r2, #16
 8004c6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c70:	e049      	b.n	8004d06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c78:	d045      	beq.n	8004d06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c7a:	f7fd fdcb 	bl	8002814 <HAL_GetTick>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d302      	bcc.n	8004c90 <I2C_IsErrorOccurred+0x54>
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d13a      	bne.n	8004d06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ca2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004cae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cb2:	d121      	bne.n	8004cf8 <I2C_IsErrorOccurred+0xbc>
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004cba:	d01d      	beq.n	8004cf8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004cbc:	7cfb      	ldrb	r3, [r7, #19]
 8004cbe:	2b20      	cmp	r3, #32
 8004cc0:	d01a      	beq.n	8004cf8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cd0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004cd2:	f7fd fd9f 	bl	8002814 <HAL_GetTick>
 8004cd6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cd8:	e00e      	b.n	8004cf8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004cda:	f7fd fd9b 	bl	8002814 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	69fb      	ldr	r3, [r7, #28]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	2b19      	cmp	r3, #25
 8004ce6:	d907      	bls.n	8004cf8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	f043 0320 	orr.w	r3, r3, #32
 8004cee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8004cf6:	e006      	b.n	8004d06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	f003 0320 	and.w	r3, r3, #32
 8004d02:	2b20      	cmp	r3, #32
 8004d04:	d1e9      	bne.n	8004cda <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	f003 0320 	and.w	r3, r3, #32
 8004d10:	2b20      	cmp	r3, #32
 8004d12:	d003      	beq.n	8004d1c <I2C_IsErrorOccurred+0xe0>
 8004d14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d0aa      	beq.n	8004c72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d103      	bne.n	8004d2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004d2c:	6a3b      	ldr	r3, [r7, #32]
 8004d2e:	f043 0304 	orr.w	r3, r3, #4
 8004d32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004d34:	2301      	movs	r3, #1
 8004d36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004d42:	69bb      	ldr	r3, [r7, #24]
 8004d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00b      	beq.n	8004d64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	f043 0301 	orr.w	r3, r3, #1
 8004d52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00b      	beq.n	8004d86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	f043 0308 	orr.w	r3, r3, #8
 8004d74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00b      	beq.n	8004da8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d90:	6a3b      	ldr	r3, [r7, #32]
 8004d92:	f043 0302 	orr.w	r3, r3, #2
 8004d96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004da0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004da8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d01c      	beq.n	8004dea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f7ff fda6 	bl	8004902 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	6859      	ldr	r1, [r3, #4]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	4b0d      	ldr	r3, [pc, #52]	; (8004df8 <I2C_IsErrorOccurred+0x1bc>)
 8004dc2:	400b      	ands	r3, r1
 8004dc4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dca:	6a3b      	ldr	r3, [r7, #32]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2220      	movs	r2, #32
 8004dd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004dea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3728      	adds	r7, #40	; 0x28
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	fe00e800 	.word	0xfe00e800

08004dfc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	607b      	str	r3, [r7, #4]
 8004e06:	460b      	mov	r3, r1
 8004e08:	817b      	strh	r3, [r7, #10]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e0e:	897b      	ldrh	r3, [r7, #10]
 8004e10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e14:	7a7b      	ldrb	r3, [r7, #9]
 8004e16:	041b      	lsls	r3, r3, #16
 8004e18:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e1c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004e22:	6a3b      	ldr	r3, [r7, #32]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e2a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	685a      	ldr	r2, [r3, #4]
 8004e32:	6a3b      	ldr	r3, [r7, #32]
 8004e34:	0d5b      	lsrs	r3, r3, #21
 8004e36:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004e3a:	4b08      	ldr	r3, [pc, #32]	; (8004e5c <I2C_TransferConfig+0x60>)
 8004e3c:	430b      	orrs	r3, r1
 8004e3e:	43db      	mvns	r3, r3
 8004e40:	ea02 0103 	and.w	r1, r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004e4e:	bf00      	nop
 8004e50:	371c      	adds	r7, #28
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	03ff63ff 	.word	0x03ff63ff

08004e60 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	460b      	mov	r3, r1
 8004e6a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e74:	4a39      	ldr	r2, [pc, #228]	; (8004f5c <I2C_Enable_IRQ+0xfc>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d032      	beq.n	8004ee0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004e7e:	4a38      	ldr	r2, [pc, #224]	; (8004f60 <I2C_Enable_IRQ+0x100>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d02d      	beq.n	8004ee0 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004e88:	4a36      	ldr	r2, [pc, #216]	; (8004f64 <I2C_Enable_IRQ+0x104>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d028      	beq.n	8004ee0 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004e8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	da03      	bge.n	8004e9e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004e9c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004e9e:	887b      	ldrh	r3, [r7, #2]
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8004eae:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004eb0:	887b      	ldrh	r3, [r7, #2]
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8004ec0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004ec2:	887b      	ldrh	r3, [r7, #2]
 8004ec4:	2b10      	cmp	r3, #16
 8004ec6:	d103      	bne.n	8004ed0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004ece:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004ed0:	887b      	ldrh	r3, [r7, #2]
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d133      	bne.n	8004f3e <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f043 0320 	orr.w	r3, r3, #32
 8004edc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004ede:	e02e      	b.n	8004f3e <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004ee0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	da03      	bge.n	8004ef0 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004eee:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004ef0:	887b      	ldrh	r3, [r7, #2]
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8004f00:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004f02:	887b      	ldrh	r3, [r7, #2]
 8004f04:	f003 0302 	and.w	r3, r3, #2
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8004f12:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004f14:	887b      	ldrh	r3, [r7, #2]
 8004f16:	2b10      	cmp	r3, #16
 8004f18:	d103      	bne.n	8004f22 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004f20:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004f22:	887b      	ldrh	r3, [r7, #2]
 8004f24:	2b20      	cmp	r3, #32
 8004f26:	d103      	bne.n	8004f30 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004f2e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004f30:	887b      	ldrh	r3, [r7, #2]
 8004f32:	2b40      	cmp	r3, #64	; 0x40
 8004f34:	d103      	bne.n	8004f3e <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f3c:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6819      	ldr	r1, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	601a      	str	r2, [r3, #0]
}
 8004f4e:	bf00      	nop
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	08003a6f 	.word	0x08003a6f
 8004f60:	08003e91 	.word	0x08003e91
 8004f64:	08003c45 	.word	0x08003c45

08004f68 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	460b      	mov	r3, r1
 8004f72:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004f78:	887b      	ldrh	r3, [r7, #2]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00f      	beq.n	8004fa2 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8004f88:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004f96:	2b28      	cmp	r3, #40	; 0x28
 8004f98:	d003      	beq.n	8004fa2 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004fa0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004fa2:	887b      	ldrh	r3, [r7, #2]
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00f      	beq.n	8004fcc <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004fb2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004fc0:	2b28      	cmp	r3, #40	; 0x28
 8004fc2:	d003      	beq.n	8004fcc <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004fca:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004fcc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	da03      	bge.n	8004fdc <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004fda:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004fdc:	887b      	ldrh	r3, [r7, #2]
 8004fde:	2b10      	cmp	r3, #16
 8004fe0:	d103      	bne.n	8004fea <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004fe8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004fea:	887b      	ldrh	r3, [r7, #2]
 8004fec:	2b20      	cmp	r3, #32
 8004fee:	d103      	bne.n	8004ff8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f043 0320 	orr.w	r3, r3, #32
 8004ff6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004ff8:	887b      	ldrh	r3, [r7, #2]
 8004ffa:	2b40      	cmp	r3, #64	; 0x40
 8004ffc:	d103      	bne.n	8005006 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005004:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6819      	ldr	r1, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	43da      	mvns	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	400a      	ands	r2, r1
 8005016:	601a      	str	r2, [r3, #0]
}
 8005018:	bf00      	nop
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b20      	cmp	r3, #32
 8005038:	d138      	bne.n	80050ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005040:	2b01      	cmp	r3, #1
 8005042:	d101      	bne.n	8005048 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005044:	2302      	movs	r3, #2
 8005046:	e032      	b.n	80050ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2224      	movs	r2, #36	; 0x24
 8005054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0201 	bic.w	r2, r2, #1
 8005066:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005076:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	6819      	ldr	r1, [r3, #0]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	683a      	ldr	r2, [r7, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f042 0201 	orr.w	r2, r2, #1
 8005096:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2220      	movs	r2, #32
 800509c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	e000      	b.n	80050ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050ac:	2302      	movs	r3, #2
  }
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	370c      	adds	r7, #12
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr

080050ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80050ba:	b480      	push	{r7}
 80050bc:	b085      	sub	sp, #20
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
 80050c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050ca:	b2db      	uxtb	r3, r3
 80050cc:	2b20      	cmp	r3, #32
 80050ce:	d139      	bne.n	8005144 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d101      	bne.n	80050de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80050da:	2302      	movs	r3, #2
 80050dc:	e033      	b.n	8005146 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2224      	movs	r2, #36	; 0x24
 80050ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0201 	bic.w	r2, r2, #1
 80050fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800510c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	021b      	lsls	r3, r3, #8
 8005112:	68fa      	ldr	r2, [r7, #12]
 8005114:	4313      	orrs	r3, r2
 8005116:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f042 0201 	orr.w	r2, r2, #1
 800512e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005140:	2300      	movs	r3, #0
 8005142:	e000      	b.n	8005146 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005144:	2302      	movs	r3, #2
  }
}
 8005146:	4618      	mov	r0, r3
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
	...

08005154 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005154:	b480      	push	{r7}
 8005156:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005158:	4b04      	ldr	r3, [pc, #16]	; (800516c <HAL_PWREx_GetVoltageRange+0x18>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005160:	4618      	mov	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40007000 	.word	0x40007000

08005170 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800517e:	d130      	bne.n	80051e2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005180:	4b23      	ldr	r3, [pc, #140]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005188:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800518c:	d038      	beq.n	8005200 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800518e:	4b20      	ldr	r3, [pc, #128]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005196:	4a1e      	ldr	r2, [pc, #120]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005198:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800519c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800519e:	4b1d      	ldr	r3, [pc, #116]	; (8005214 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2232      	movs	r2, #50	; 0x32
 80051a4:	fb02 f303 	mul.w	r3, r2, r3
 80051a8:	4a1b      	ldr	r2, [pc, #108]	; (8005218 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80051aa:	fba2 2303 	umull	r2, r3, r2, r3
 80051ae:	0c9b      	lsrs	r3, r3, #18
 80051b0:	3301      	adds	r3, #1
 80051b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051b4:	e002      	b.n	80051bc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	3b01      	subs	r3, #1
 80051ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80051bc:	4b14      	ldr	r3, [pc, #80]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051c8:	d102      	bne.n	80051d0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1f2      	bne.n	80051b6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80051d0:	4b0f      	ldr	r3, [pc, #60]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051dc:	d110      	bne.n	8005200 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e00f      	b.n	8005202 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80051e2:	4b0b      	ldr	r3, [pc, #44]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ee:	d007      	beq.n	8005200 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80051f0:	4b07      	ldr	r3, [pc, #28]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80051f8:	4a05      	ldr	r2, [pc, #20]	; (8005210 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80051fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80051fe:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	40007000 	.word	0x40007000
 8005214:	20000000 	.word	0x20000000
 8005218:	431bde83 	.word	0x431bde83

0800521c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b088      	sub	sp, #32
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d102      	bne.n	8005230 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	f000 bc02 	b.w	8005a34 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005230:	4b96      	ldr	r3, [pc, #600]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f003 030c 	and.w	r3, r3, #12
 8005238:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800523a:	4b94      	ldr	r3, [pc, #592]	; (800548c <HAL_RCC_OscConfig+0x270>)
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	f003 0303 	and.w	r3, r3, #3
 8005242:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 0310 	and.w	r3, r3, #16
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 80e4 	beq.w	800541a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d007      	beq.n	8005268 <HAL_RCC_OscConfig+0x4c>
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	2b0c      	cmp	r3, #12
 800525c:	f040 808b 	bne.w	8005376 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	2b01      	cmp	r3, #1
 8005264:	f040 8087 	bne.w	8005376 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005268:	4b88      	ldr	r3, [pc, #544]	; (800548c <HAL_RCC_OscConfig+0x270>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d005      	beq.n	8005280 <HAL_RCC_OscConfig+0x64>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e3d9      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a1a      	ldr	r2, [r3, #32]
 8005284:	4b81      	ldr	r3, [pc, #516]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b00      	cmp	r3, #0
 800528e:	d004      	beq.n	800529a <HAL_RCC_OscConfig+0x7e>
 8005290:	4b7e      	ldr	r3, [pc, #504]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005298:	e005      	b.n	80052a6 <HAL_RCC_OscConfig+0x8a>
 800529a:	4b7c      	ldr	r3, [pc, #496]	; (800548c <HAL_RCC_OscConfig+0x270>)
 800529c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052a0:	091b      	lsrs	r3, r3, #4
 80052a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d223      	bcs.n	80052f2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a1b      	ldr	r3, [r3, #32]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f000 fd8c 	bl	8005dcc <RCC_SetFlashLatencyFromMSIRange>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e3ba      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052be:	4b73      	ldr	r3, [pc, #460]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a72      	ldr	r2, [pc, #456]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052c4:	f043 0308 	orr.w	r3, r3, #8
 80052c8:	6013      	str	r3, [r2, #0]
 80052ca:	4b70      	ldr	r3, [pc, #448]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6a1b      	ldr	r3, [r3, #32]
 80052d6:	496d      	ldr	r1, [pc, #436]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052dc:	4b6b      	ldr	r3, [pc, #428]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	69db      	ldr	r3, [r3, #28]
 80052e8:	021b      	lsls	r3, r3, #8
 80052ea:	4968      	ldr	r1, [pc, #416]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	604b      	str	r3, [r1, #4]
 80052f0:	e025      	b.n	800533e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052f2:	4b66      	ldr	r3, [pc, #408]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a65      	ldr	r2, [pc, #404]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80052f8:	f043 0308 	orr.w	r3, r3, #8
 80052fc:	6013      	str	r3, [r2, #0]
 80052fe:	4b63      	ldr	r3, [pc, #396]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	4960      	ldr	r1, [pc, #384]	; (800548c <HAL_RCC_OscConfig+0x270>)
 800530c:	4313      	orrs	r3, r2
 800530e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005310:	4b5e      	ldr	r3, [pc, #376]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	69db      	ldr	r3, [r3, #28]
 800531c:	021b      	lsls	r3, r3, #8
 800531e:	495b      	ldr	r1, [pc, #364]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005320:	4313      	orrs	r3, r2
 8005322:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d109      	bne.n	800533e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a1b      	ldr	r3, [r3, #32]
 800532e:	4618      	mov	r0, r3
 8005330:	f000 fd4c 	bl	8005dcc <RCC_SetFlashLatencyFromMSIRange>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d001      	beq.n	800533e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e37a      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800533e:	f000 fc81 	bl	8005c44 <HAL_RCC_GetSysClockFreq>
 8005342:	4602      	mov	r2, r0
 8005344:	4b51      	ldr	r3, [pc, #324]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	091b      	lsrs	r3, r3, #4
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	4950      	ldr	r1, [pc, #320]	; (8005490 <HAL_RCC_OscConfig+0x274>)
 8005350:	5ccb      	ldrb	r3, [r1, r3]
 8005352:	f003 031f 	and.w	r3, r3, #31
 8005356:	fa22 f303 	lsr.w	r3, r2, r3
 800535a:	4a4e      	ldr	r2, [pc, #312]	; (8005494 <HAL_RCC_OscConfig+0x278>)
 800535c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800535e:	4b4e      	ldr	r3, [pc, #312]	; (8005498 <HAL_RCC_OscConfig+0x27c>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4618      	mov	r0, r3
 8005364:	f7fd fa06 	bl	8002774 <HAL_InitTick>
 8005368:	4603      	mov	r3, r0
 800536a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800536c:	7bfb      	ldrb	r3, [r7, #15]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d052      	beq.n	8005418 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005372:	7bfb      	ldrb	r3, [r7, #15]
 8005374:	e35e      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d032      	beq.n	80053e4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800537e:	4b43      	ldr	r3, [pc, #268]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a42      	ldr	r2, [pc, #264]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005384:	f043 0301 	orr.w	r3, r3, #1
 8005388:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800538a:	f7fd fa43 	bl	8002814 <HAL_GetTick>
 800538e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005390:	e008      	b.n	80053a4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005392:	f7fd fa3f 	bl	8002814 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e347      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053a4:	4b39      	ldr	r3, [pc, #228]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0302 	and.w	r3, r3, #2
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0f0      	beq.n	8005392 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80053b0:	4b36      	ldr	r3, [pc, #216]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a35      	ldr	r2, [pc, #212]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053b6:	f043 0308 	orr.w	r3, r3, #8
 80053ba:	6013      	str	r3, [r2, #0]
 80053bc:	4b33      	ldr	r3, [pc, #204]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6a1b      	ldr	r3, [r3, #32]
 80053c8:	4930      	ldr	r1, [pc, #192]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053ce:	4b2f      	ldr	r3, [pc, #188]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	69db      	ldr	r3, [r3, #28]
 80053da:	021b      	lsls	r3, r3, #8
 80053dc:	492b      	ldr	r1, [pc, #172]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053de:	4313      	orrs	r3, r2
 80053e0:	604b      	str	r3, [r1, #4]
 80053e2:	e01a      	b.n	800541a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80053e4:	4b29      	ldr	r3, [pc, #164]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a28      	ldr	r2, [pc, #160]	; (800548c <HAL_RCC_OscConfig+0x270>)
 80053ea:	f023 0301 	bic.w	r3, r3, #1
 80053ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80053f0:	f7fd fa10 	bl	8002814 <HAL_GetTick>
 80053f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80053f6:	e008      	b.n	800540a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053f8:	f7fd fa0c 	bl	8002814 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	2b02      	cmp	r3, #2
 8005404:	d901      	bls.n	800540a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	e314      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800540a:	4b20      	ldr	r3, [pc, #128]	; (800548c <HAL_RCC_OscConfig+0x270>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d1f0      	bne.n	80053f8 <HAL_RCC_OscConfig+0x1dc>
 8005416:	e000      	b.n	800541a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005418:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b00      	cmp	r3, #0
 8005424:	d073      	beq.n	800550e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	2b08      	cmp	r3, #8
 800542a:	d005      	beq.n	8005438 <HAL_RCC_OscConfig+0x21c>
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	2b0c      	cmp	r3, #12
 8005430:	d10e      	bne.n	8005450 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2b03      	cmp	r3, #3
 8005436:	d10b      	bne.n	8005450 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005438:	4b14      	ldr	r3, [pc, #80]	; (800548c <HAL_RCC_OscConfig+0x270>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d063      	beq.n	800550c <HAL_RCC_OscConfig+0x2f0>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d15f      	bne.n	800550c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e2f1      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005458:	d106      	bne.n	8005468 <HAL_RCC_OscConfig+0x24c>
 800545a:	4b0c      	ldr	r3, [pc, #48]	; (800548c <HAL_RCC_OscConfig+0x270>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a0b      	ldr	r2, [pc, #44]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	e025      	b.n	80054b4 <HAL_RCC_OscConfig+0x298>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005470:	d114      	bne.n	800549c <HAL_RCC_OscConfig+0x280>
 8005472:	4b06      	ldr	r3, [pc, #24]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a05      	ldr	r2, [pc, #20]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005478:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800547c:	6013      	str	r3, [r2, #0]
 800547e:	4b03      	ldr	r3, [pc, #12]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a02      	ldr	r2, [pc, #8]	; (800548c <HAL_RCC_OscConfig+0x270>)
 8005484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005488:	6013      	str	r3, [r2, #0]
 800548a:	e013      	b.n	80054b4 <HAL_RCC_OscConfig+0x298>
 800548c:	40021000 	.word	0x40021000
 8005490:	08007754 	.word	0x08007754
 8005494:	20000000 	.word	0x20000000
 8005498:	20000004 	.word	0x20000004
 800549c:	4ba0      	ldr	r3, [pc, #640]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a9f      	ldr	r2, [pc, #636]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80054a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	4b9d      	ldr	r3, [pc, #628]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a9c      	ldr	r2, [pc, #624]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80054ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d013      	beq.n	80054e4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054bc:	f7fd f9aa 	bl	8002814 <HAL_GetTick>
 80054c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054c2:	e008      	b.n	80054d6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054c4:	f7fd f9a6 	bl	8002814 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b64      	cmp	r3, #100	; 0x64
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e2ae      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054d6:	4b92      	ldr	r3, [pc, #584]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d0f0      	beq.n	80054c4 <HAL_RCC_OscConfig+0x2a8>
 80054e2:	e014      	b.n	800550e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fd f996 	bl	8002814 <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054ec:	f7fd f992 	bl	8002814 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b64      	cmp	r3, #100	; 0x64
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e29a      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054fe:	4b88      	ldr	r3, [pc, #544]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1f0      	bne.n	80054ec <HAL_RCC_OscConfig+0x2d0>
 800550a:	e000      	b.n	800550e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800550c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0302 	and.w	r3, r3, #2
 8005516:	2b00      	cmp	r3, #0
 8005518:	d060      	beq.n	80055dc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	2b04      	cmp	r3, #4
 800551e:	d005      	beq.n	800552c <HAL_RCC_OscConfig+0x310>
 8005520:	69bb      	ldr	r3, [r7, #24]
 8005522:	2b0c      	cmp	r3, #12
 8005524:	d119      	bne.n	800555a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2b02      	cmp	r3, #2
 800552a:	d116      	bne.n	800555a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800552c:	4b7c      	ldr	r3, [pc, #496]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005534:	2b00      	cmp	r3, #0
 8005536:	d005      	beq.n	8005544 <HAL_RCC_OscConfig+0x328>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d101      	bne.n	8005544 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e277      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005544:	4b76      	ldr	r3, [pc, #472]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	691b      	ldr	r3, [r3, #16]
 8005550:	061b      	lsls	r3, r3, #24
 8005552:	4973      	ldr	r1, [pc, #460]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005554:	4313      	orrs	r3, r2
 8005556:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005558:	e040      	b.n	80055dc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d023      	beq.n	80055aa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005562:	4b6f      	ldr	r3, [pc, #444]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a6e      	ldr	r2, [pc, #440]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800556c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556e:	f7fd f951 	bl	8002814 <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005574:	e008      	b.n	8005588 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005576:	f7fd f94d 	bl	8002814 <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d901      	bls.n	8005588 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e255      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005588:	4b65      	ldr	r3, [pc, #404]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005590:	2b00      	cmp	r3, #0
 8005592:	d0f0      	beq.n	8005576 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005594:	4b62      	ldr	r3, [pc, #392]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	061b      	lsls	r3, r3, #24
 80055a2:	495f      	ldr	r1, [pc, #380]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	604b      	str	r3, [r1, #4]
 80055a8:	e018      	b.n	80055dc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055aa:	4b5d      	ldr	r3, [pc, #372]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a5c      	ldr	r2, [pc, #368]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80055b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b6:	f7fd f92d 	bl	8002814 <HAL_GetTick>
 80055ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055bc:	e008      	b.n	80055d0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055be:	f7fd f929 	bl	8002814 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	1ad3      	subs	r3, r2, r3
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	d901      	bls.n	80055d0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80055cc:	2303      	movs	r3, #3
 80055ce:	e231      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055d0:	4b53      	ldr	r3, [pc, #332]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d1f0      	bne.n	80055be <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0308 	and.w	r3, r3, #8
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d03c      	beq.n	8005662 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01c      	beq.n	800562a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055f0:	4b4b      	ldr	r3, [pc, #300]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80055f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055f6:	4a4a      	ldr	r2, [pc, #296]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80055f8:	f043 0301 	orr.w	r3, r3, #1
 80055fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005600:	f7fd f908 	bl	8002814 <HAL_GetTick>
 8005604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005606:	e008      	b.n	800561a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005608:	f7fd f904 	bl	8002814 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	2b02      	cmp	r3, #2
 8005614:	d901      	bls.n	800561a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005616:	2303      	movs	r3, #3
 8005618:	e20c      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800561a:	4b41      	ldr	r3, [pc, #260]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 800561c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d0ef      	beq.n	8005608 <HAL_RCC_OscConfig+0x3ec>
 8005628:	e01b      	b.n	8005662 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800562a:	4b3d      	ldr	r3, [pc, #244]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 800562c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005630:	4a3b      	ldr	r2, [pc, #236]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005632:	f023 0301 	bic.w	r3, r3, #1
 8005636:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800563a:	f7fd f8eb 	bl	8002814 <HAL_GetTick>
 800563e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005640:	e008      	b.n	8005654 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005642:	f7fd f8e7 	bl	8002814 <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b02      	cmp	r3, #2
 800564e:	d901      	bls.n	8005654 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e1ef      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005654:	4b32      	ldr	r3, [pc, #200]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005656:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1ef      	bne.n	8005642 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b00      	cmp	r3, #0
 800566c:	f000 80a6 	beq.w	80057bc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005670:	2300      	movs	r3, #0
 8005672:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005674:	4b2a      	ldr	r3, [pc, #168]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10d      	bne.n	800569c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005680:	4b27      	ldr	r3, [pc, #156]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005684:	4a26      	ldr	r2, [pc, #152]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800568a:	6593      	str	r3, [r2, #88]	; 0x58
 800568c:	4b24      	ldr	r3, [pc, #144]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 800568e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005694:	60bb      	str	r3, [r7, #8]
 8005696:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005698:	2301      	movs	r3, #1
 800569a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800569c:	4b21      	ldr	r3, [pc, #132]	; (8005724 <HAL_RCC_OscConfig+0x508>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d118      	bne.n	80056da <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056a8:	4b1e      	ldr	r3, [pc, #120]	; (8005724 <HAL_RCC_OscConfig+0x508>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4a1d      	ldr	r2, [pc, #116]	; (8005724 <HAL_RCC_OscConfig+0x508>)
 80056ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056b4:	f7fd f8ae 	bl	8002814 <HAL_GetTick>
 80056b8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056ba:	e008      	b.n	80056ce <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056bc:	f7fd f8aa 	bl	8002814 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	693b      	ldr	r3, [r7, #16]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	2b02      	cmp	r3, #2
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e1b2      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056ce:	4b15      	ldr	r3, [pc, #84]	; (8005724 <HAL_RCC_OscConfig+0x508>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d0f0      	beq.n	80056bc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	2b01      	cmp	r3, #1
 80056e0:	d108      	bne.n	80056f4 <HAL_RCC_OscConfig+0x4d8>
 80056e2:	4b0f      	ldr	r3, [pc, #60]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80056e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056e8:	4a0d      	ldr	r2, [pc, #52]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80056ea:	f043 0301 	orr.w	r3, r3, #1
 80056ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80056f2:	e029      	b.n	8005748 <HAL_RCC_OscConfig+0x52c>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	2b05      	cmp	r3, #5
 80056fa:	d115      	bne.n	8005728 <HAL_RCC_OscConfig+0x50c>
 80056fc:	4b08      	ldr	r3, [pc, #32]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 80056fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005702:	4a07      	ldr	r2, [pc, #28]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005704:	f043 0304 	orr.w	r3, r3, #4
 8005708:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800570c:	4b04      	ldr	r3, [pc, #16]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 800570e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005712:	4a03      	ldr	r2, [pc, #12]	; (8005720 <HAL_RCC_OscConfig+0x504>)
 8005714:	f043 0301 	orr.w	r3, r3, #1
 8005718:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800571c:	e014      	b.n	8005748 <HAL_RCC_OscConfig+0x52c>
 800571e:	bf00      	nop
 8005720:	40021000 	.word	0x40021000
 8005724:	40007000 	.word	0x40007000
 8005728:	4b9a      	ldr	r3, [pc, #616]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 800572a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572e:	4a99      	ldr	r2, [pc, #612]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005730:	f023 0301 	bic.w	r3, r3, #1
 8005734:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005738:	4b96      	ldr	r3, [pc, #600]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 800573a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800573e:	4a95      	ldr	r2, [pc, #596]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005740:	f023 0304 	bic.w	r3, r3, #4
 8005744:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d016      	beq.n	800577e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005750:	f7fd f860 	bl	8002814 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005756:	e00a      	b.n	800576e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005758:	f7fd f85c 	bl	8002814 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	f241 3288 	movw	r2, #5000	; 0x1388
 8005766:	4293      	cmp	r3, r2
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e162      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576e:	4b89      	ldr	r3, [pc, #548]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b00      	cmp	r3, #0
 800577a:	d0ed      	beq.n	8005758 <HAL_RCC_OscConfig+0x53c>
 800577c:	e015      	b.n	80057aa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800577e:	f7fd f849 	bl	8002814 <HAL_GetTick>
 8005782:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005784:	e00a      	b.n	800579c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005786:	f7fd f845 	bl	8002814 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	f241 3288 	movw	r2, #5000	; 0x1388
 8005794:	4293      	cmp	r3, r2
 8005796:	d901      	bls.n	800579c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005798:	2303      	movs	r3, #3
 800579a:	e14b      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800579c:	4b7d      	ldr	r3, [pc, #500]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 800579e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1ed      	bne.n	8005786 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057aa:	7ffb      	ldrb	r3, [r7, #31]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d105      	bne.n	80057bc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b0:	4b78      	ldr	r3, [pc, #480]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80057b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057b4:	4a77      	ldr	r2, [pc, #476]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80057b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057ba:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0320 	and.w	r3, r3, #32
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d03c      	beq.n	8005842 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d01c      	beq.n	800580a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80057d0:	4b70      	ldr	r3, [pc, #448]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80057d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057d6:	4a6f      	ldr	r2, [pc, #444]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80057d8:	f043 0301 	orr.w	r3, r3, #1
 80057dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057e0:	f7fd f818 	bl	8002814 <HAL_GetTick>
 80057e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057e6:	e008      	b.n	80057fa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057e8:	f7fd f814 	bl	8002814 <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d901      	bls.n	80057fa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e11c      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80057fa:	4b66      	ldr	r3, [pc, #408]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80057fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d0ef      	beq.n	80057e8 <HAL_RCC_OscConfig+0x5cc>
 8005808:	e01b      	b.n	8005842 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800580a:	4b62      	ldr	r3, [pc, #392]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 800580c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005810:	4a60      	ldr	r2, [pc, #384]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005812:	f023 0301 	bic.w	r3, r3, #1
 8005816:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800581a:	f7fc fffb 	bl	8002814 <HAL_GetTick>
 800581e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005820:	e008      	b.n	8005834 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005822:	f7fc fff7 	bl	8002814 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	2b02      	cmp	r3, #2
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e0ff      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005834:	4b57      	ldr	r3, [pc, #348]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005836:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800583a:	f003 0302 	and.w	r3, r3, #2
 800583e:	2b00      	cmp	r3, #0
 8005840:	d1ef      	bne.n	8005822 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005846:	2b00      	cmp	r3, #0
 8005848:	f000 80f3 	beq.w	8005a32 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005850:	2b02      	cmp	r3, #2
 8005852:	f040 80c9 	bne.w	80059e8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005856:	4b4f      	ldr	r3, [pc, #316]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	f003 0203 	and.w	r2, r3, #3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005866:	429a      	cmp	r2, r3
 8005868:	d12c      	bne.n	80058c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005874:	3b01      	subs	r3, #1
 8005876:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005878:	429a      	cmp	r2, r3
 800587a:	d123      	bne.n	80058c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005886:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005888:	429a      	cmp	r2, r3
 800588a:	d11b      	bne.n	80058c4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005896:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005898:	429a      	cmp	r2, r3
 800589a:	d113      	bne.n	80058c4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a6:	085b      	lsrs	r3, r3, #1
 80058a8:	3b01      	subs	r3, #1
 80058aa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d109      	bne.n	80058c4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ba:	085b      	lsrs	r3, r3, #1
 80058bc:	3b01      	subs	r3, #1
 80058be:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d06b      	beq.n	800599c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058c4:	69bb      	ldr	r3, [r7, #24]
 80058c6:	2b0c      	cmp	r3, #12
 80058c8:	d062      	beq.n	8005990 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80058ca:	4b32      	ldr	r3, [pc, #200]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e0ac      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80058da:	4b2e      	ldr	r3, [pc, #184]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a2d      	ldr	r2, [pc, #180]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 80058e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80058e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80058e6:	f7fc ff95 	bl	8002814 <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058ee:	f7fc ff91 	bl	8002814 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e099      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005900:	4b24      	ldr	r3, [pc, #144]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1f0      	bne.n	80058ee <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800590c:	4b21      	ldr	r3, [pc, #132]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 800590e:	68da      	ldr	r2, [r3, #12]
 8005910:	4b21      	ldr	r3, [pc, #132]	; (8005998 <HAL_RCC_OscConfig+0x77c>)
 8005912:	4013      	ands	r3, r2
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800591c:	3a01      	subs	r2, #1
 800591e:	0112      	lsls	r2, r2, #4
 8005920:	4311      	orrs	r1, r2
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005926:	0212      	lsls	r2, r2, #8
 8005928:	4311      	orrs	r1, r2
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800592e:	0852      	lsrs	r2, r2, #1
 8005930:	3a01      	subs	r2, #1
 8005932:	0552      	lsls	r2, r2, #21
 8005934:	4311      	orrs	r1, r2
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800593a:	0852      	lsrs	r2, r2, #1
 800593c:	3a01      	subs	r2, #1
 800593e:	0652      	lsls	r2, r2, #25
 8005940:	4311      	orrs	r1, r2
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005946:	06d2      	lsls	r2, r2, #27
 8005948:	430a      	orrs	r2, r1
 800594a:	4912      	ldr	r1, [pc, #72]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 800594c:	4313      	orrs	r3, r2
 800594e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005950:	4b10      	ldr	r3, [pc, #64]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a0f      	ldr	r2, [pc, #60]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005956:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800595a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800595c:	4b0d      	ldr	r3, [pc, #52]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	4a0c      	ldr	r2, [pc, #48]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005962:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005966:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005968:	f7fc ff54 	bl	8002814 <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800596e:	e008      	b.n	8005982 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005970:	f7fc ff50 	bl	8002814 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e058      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005982:	4b04      	ldr	r3, [pc, #16]	; (8005994 <HAL_RCC_OscConfig+0x778>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0f0      	beq.n	8005970 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800598e:	e050      	b.n	8005a32 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e04f      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
 8005994:	40021000 	.word	0x40021000
 8005998:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800599c:	4b27      	ldr	r3, [pc, #156]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d144      	bne.n	8005a32 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80059a8:	4b24      	ldr	r3, [pc, #144]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a23      	ldr	r2, [pc, #140]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 80059ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059b2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059b4:	4b21      	ldr	r3, [pc, #132]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	4a20      	ldr	r2, [pc, #128]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 80059ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059be:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80059c0:	f7fc ff28 	bl	8002814 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c8:	f7fc ff24 	bl	8002814 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e02c      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059da:	4b18      	ldr	r3, [pc, #96]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0f0      	beq.n	80059c8 <HAL_RCC_OscConfig+0x7ac>
 80059e6:	e024      	b.n	8005a32 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	2b0c      	cmp	r3, #12
 80059ec:	d01f      	beq.n	8005a2e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ee:	4b13      	ldr	r3, [pc, #76]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a12      	ldr	r2, [pc, #72]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 80059f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80059f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059fa:	f7fc ff0b 	bl	8002814 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a00:	e008      	b.n	8005a14 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a02:	f7fc ff07 	bl	8002814 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d901      	bls.n	8005a14 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e00f      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a14:	4b09      	ldr	r3, [pc, #36]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1f0      	bne.n	8005a02 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005a20:	4b06      	ldr	r3, [pc, #24]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 8005a22:	68da      	ldr	r2, [r3, #12]
 8005a24:	4905      	ldr	r1, [pc, #20]	; (8005a3c <HAL_RCC_OscConfig+0x820>)
 8005a26:	4b06      	ldr	r3, [pc, #24]	; (8005a40 <HAL_RCC_OscConfig+0x824>)
 8005a28:	4013      	ands	r3, r2
 8005a2a:	60cb      	str	r3, [r1, #12]
 8005a2c:	e001      	b.n	8005a32 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e000      	b.n	8005a34 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3720      	adds	r7, #32
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	feeefffc 	.word	0xfeeefffc

08005a44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e0e7      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a58:	4b75      	ldr	r3, [pc, #468]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d910      	bls.n	8005a88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a66:	4b72      	ldr	r3, [pc, #456]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f023 0207 	bic.w	r2, r3, #7
 8005a6e:	4970      	ldr	r1, [pc, #448]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a76:	4b6e      	ldr	r3, [pc, #440]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0307 	and.w	r3, r3, #7
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d001      	beq.n	8005a88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e0cf      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0302 	and.w	r3, r3, #2
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d010      	beq.n	8005ab6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689a      	ldr	r2, [r3, #8]
 8005a98:	4b66      	ldr	r3, [pc, #408]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d908      	bls.n	8005ab6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005aa4:	4b63      	ldr	r3, [pc, #396]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	4960      	ldr	r1, [pc, #384]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d04c      	beq.n	8005b5c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2b03      	cmp	r3, #3
 8005ac8:	d107      	bne.n	8005ada <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aca:	4b5a      	ldr	r3, [pc, #360]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d121      	bne.n	8005b1a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e0a6      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d107      	bne.n	8005af2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ae2:	4b54      	ldr	r3, [pc, #336]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d115      	bne.n	8005b1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e09a      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d107      	bne.n	8005b0a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005afa:	4b4e      	ldr	r3, [pc, #312]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0302 	and.w	r3, r3, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d109      	bne.n	8005b1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e08e      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b0a:	4b4a      	ldr	r3, [pc, #296]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e086      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005b1a:	4b46      	ldr	r3, [pc, #280]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f023 0203 	bic.w	r2, r3, #3
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	4943      	ldr	r1, [pc, #268]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b2c:	f7fc fe72 	bl	8002814 <HAL_GetTick>
 8005b30:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b32:	e00a      	b.n	8005b4a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b34:	f7fc fe6e 	bl	8002814 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d901      	bls.n	8005b4a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e06e      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b4a:	4b3a      	ldr	r3, [pc, #232]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f003 020c 	and.w	r2, r3, #12
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d1eb      	bne.n	8005b34 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0302 	and.w	r3, r3, #2
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d010      	beq.n	8005b8a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	4b31      	ldr	r3, [pc, #196]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d208      	bcs.n	8005b8a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b78:	4b2e      	ldr	r3, [pc, #184]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	492b      	ldr	r1, [pc, #172]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005b86:	4313      	orrs	r3, r2
 8005b88:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b8a:	4b29      	ldr	r3, [pc, #164]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 0307 	and.w	r3, r3, #7
 8005b92:	683a      	ldr	r2, [r7, #0]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d210      	bcs.n	8005bba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b98:	4b25      	ldr	r3, [pc, #148]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f023 0207 	bic.w	r2, r3, #7
 8005ba0:	4923      	ldr	r1, [pc, #140]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ba8:	4b21      	ldr	r3, [pc, #132]	; (8005c30 <HAL_RCC_ClockConfig+0x1ec>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0307 	and.w	r3, r3, #7
 8005bb0:	683a      	ldr	r2, [r7, #0]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d001      	beq.n	8005bba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e036      	b.n	8005c28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d008      	beq.n	8005bd8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bc6:	4b1b      	ldr	r3, [pc, #108]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	4918      	ldr	r1, [pc, #96]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f003 0308 	and.w	r3, r3, #8
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d009      	beq.n	8005bf8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005be4:	4b13      	ldr	r3, [pc, #76]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	00db      	lsls	r3, r3, #3
 8005bf2:	4910      	ldr	r1, [pc, #64]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005bf8:	f000 f824 	bl	8005c44 <HAL_RCC_GetSysClockFreq>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	4b0d      	ldr	r3, [pc, #52]	; (8005c34 <HAL_RCC_ClockConfig+0x1f0>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	091b      	lsrs	r3, r3, #4
 8005c04:	f003 030f 	and.w	r3, r3, #15
 8005c08:	490b      	ldr	r1, [pc, #44]	; (8005c38 <HAL_RCC_ClockConfig+0x1f4>)
 8005c0a:	5ccb      	ldrb	r3, [r1, r3]
 8005c0c:	f003 031f 	and.w	r3, r3, #31
 8005c10:	fa22 f303 	lsr.w	r3, r2, r3
 8005c14:	4a09      	ldr	r2, [pc, #36]	; (8005c3c <HAL_RCC_ClockConfig+0x1f8>)
 8005c16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005c18:	4b09      	ldr	r3, [pc, #36]	; (8005c40 <HAL_RCC_ClockConfig+0x1fc>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f7fc fda9 	bl	8002774 <HAL_InitTick>
 8005c22:	4603      	mov	r3, r0
 8005c24:	72fb      	strb	r3, [r7, #11]

  return status;
 8005c26:	7afb      	ldrb	r3, [r7, #11]
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3710      	adds	r7, #16
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	40022000 	.word	0x40022000
 8005c34:	40021000 	.word	0x40021000
 8005c38:	08007754 	.word	0x08007754
 8005c3c:	20000000 	.word	0x20000000
 8005c40:	20000004 	.word	0x20000004

08005c44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b089      	sub	sp, #36	; 0x24
 8005c48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	61fb      	str	r3, [r7, #28]
 8005c4e:	2300      	movs	r3, #0
 8005c50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c52:	4b3e      	ldr	r3, [pc, #248]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 030c 	and.w	r3, r3, #12
 8005c5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c5c:	4b3b      	ldr	r3, [pc, #236]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	f003 0303 	and.w	r3, r3, #3
 8005c64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d005      	beq.n	8005c78 <HAL_RCC_GetSysClockFreq+0x34>
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	2b0c      	cmp	r3, #12
 8005c70:	d121      	bne.n	8005cb6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d11e      	bne.n	8005cb6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c78:	4b34      	ldr	r3, [pc, #208]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0308 	and.w	r3, r3, #8
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d107      	bne.n	8005c94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c84:	4b31      	ldr	r3, [pc, #196]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c8a:	0a1b      	lsrs	r3, r3, #8
 8005c8c:	f003 030f 	and.w	r3, r3, #15
 8005c90:	61fb      	str	r3, [r7, #28]
 8005c92:	e005      	b.n	8005ca0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c94:	4b2d      	ldr	r3, [pc, #180]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	091b      	lsrs	r3, r3, #4
 8005c9a:	f003 030f 	and.w	r3, r3, #15
 8005c9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005ca0:	4a2b      	ldr	r2, [pc, #172]	; (8005d50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ca8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10d      	bne.n	8005ccc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005cb4:	e00a      	b.n	8005ccc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	2b04      	cmp	r3, #4
 8005cba:	d102      	bne.n	8005cc2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005cbc:	4b25      	ldr	r3, [pc, #148]	; (8005d54 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cbe:	61bb      	str	r3, [r7, #24]
 8005cc0:	e004      	b.n	8005ccc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	2b08      	cmp	r3, #8
 8005cc6:	d101      	bne.n	8005ccc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005cc8:	4b23      	ldr	r3, [pc, #140]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x114>)
 8005cca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	2b0c      	cmp	r3, #12
 8005cd0:	d134      	bne.n	8005d3c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005cd2:	4b1e      	ldr	r3, [pc, #120]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	f003 0303 	and.w	r3, r3, #3
 8005cda:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	2b02      	cmp	r3, #2
 8005ce0:	d003      	beq.n	8005cea <HAL_RCC_GetSysClockFreq+0xa6>
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	2b03      	cmp	r3, #3
 8005ce6:	d003      	beq.n	8005cf0 <HAL_RCC_GetSysClockFreq+0xac>
 8005ce8:	e005      	b.n	8005cf6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005cea:	4b1a      	ldr	r3, [pc, #104]	; (8005d54 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cec:	617b      	str	r3, [r7, #20]
      break;
 8005cee:	e005      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005cf0:	4b19      	ldr	r3, [pc, #100]	; (8005d58 <HAL_RCC_GetSysClockFreq+0x114>)
 8005cf2:	617b      	str	r3, [r7, #20]
      break;
 8005cf4:	e002      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	617b      	str	r3, [r7, #20]
      break;
 8005cfa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cfc:	4b13      	ldr	r3, [pc, #76]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	091b      	lsrs	r3, r3, #4
 8005d02:	f003 0307 	and.w	r3, r3, #7
 8005d06:	3301      	adds	r3, #1
 8005d08:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005d0a:	4b10      	ldr	r3, [pc, #64]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	0a1b      	lsrs	r3, r3, #8
 8005d10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	fb03 f202 	mul.w	r2, r3, r2
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d20:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d22:	4b0a      	ldr	r3, [pc, #40]	; (8005d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	0e5b      	lsrs	r3, r3, #25
 8005d28:	f003 0303 	and.w	r3, r3, #3
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	005b      	lsls	r3, r3, #1
 8005d30:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d3a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d3c:	69bb      	ldr	r3, [r7, #24]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3724      	adds	r7, #36	; 0x24
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	40021000 	.word	0x40021000
 8005d50:	0800776c 	.word	0x0800776c
 8005d54:	00f42400 	.word	0x00f42400
 8005d58:	007a1200 	.word	0x007a1200

08005d5c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d60:	4b03      	ldr	r3, [pc, #12]	; (8005d70 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d62:	681b      	ldr	r3, [r3, #0]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	20000000 	.word	0x20000000

08005d74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d78:	f7ff fff0 	bl	8005d5c <HAL_RCC_GetHCLKFreq>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	4b06      	ldr	r3, [pc, #24]	; (8005d98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	0a1b      	lsrs	r3, r3, #8
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	4904      	ldr	r1, [pc, #16]	; (8005d9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d8a:	5ccb      	ldrb	r3, [r1, r3]
 8005d8c:	f003 031f 	and.w	r3, r3, #31
 8005d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	08007764 	.word	0x08007764

08005da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005da4:	f7ff ffda 	bl	8005d5c <HAL_RCC_GetHCLKFreq>
 8005da8:	4602      	mov	r2, r0
 8005daa:	4b06      	ldr	r3, [pc, #24]	; (8005dc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	0adb      	lsrs	r3, r3, #11
 8005db0:	f003 0307 	and.w	r3, r3, #7
 8005db4:	4904      	ldr	r1, [pc, #16]	; (8005dc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005db6:	5ccb      	ldrb	r3, [r1, r3]
 8005db8:	f003 031f 	and.w	r3, r3, #31
 8005dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	40021000 	.word	0x40021000
 8005dc8:	08007764 	.word	0x08007764

08005dcc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b086      	sub	sp, #24
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005dd8:	4b2a      	ldr	r3, [pc, #168]	; (8005e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ddc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005de4:	f7ff f9b6 	bl	8005154 <HAL_PWREx_GetVoltageRange>
 8005de8:	6178      	str	r0, [r7, #20]
 8005dea:	e014      	b.n	8005e16 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005dec:	4b25      	ldr	r3, [pc, #148]	; (8005e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005df0:	4a24      	ldr	r2, [pc, #144]	; (8005e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005df2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005df6:	6593      	str	r3, [r2, #88]	; 0x58
 8005df8:	4b22      	ldr	r3, [pc, #136]	; (8005e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005e04:	f7ff f9a6 	bl	8005154 <HAL_PWREx_GetVoltageRange>
 8005e08:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005e0a:	4b1e      	ldr	r3, [pc, #120]	; (8005e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e0e:	4a1d      	ldr	r2, [pc, #116]	; (8005e84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005e10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e14:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e1c:	d10b      	bne.n	8005e36 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b80      	cmp	r3, #128	; 0x80
 8005e22:	d919      	bls.n	8005e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2ba0      	cmp	r3, #160	; 0xa0
 8005e28:	d902      	bls.n	8005e30 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e2a:	2302      	movs	r3, #2
 8005e2c:	613b      	str	r3, [r7, #16]
 8005e2e:	e013      	b.n	8005e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e30:	2301      	movs	r3, #1
 8005e32:	613b      	str	r3, [r7, #16]
 8005e34:	e010      	b.n	8005e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2b80      	cmp	r3, #128	; 0x80
 8005e3a:	d902      	bls.n	8005e42 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005e3c:	2303      	movs	r3, #3
 8005e3e:	613b      	str	r3, [r7, #16]
 8005e40:	e00a      	b.n	8005e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2b80      	cmp	r3, #128	; 0x80
 8005e46:	d102      	bne.n	8005e4e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e48:	2302      	movs	r3, #2
 8005e4a:	613b      	str	r3, [r7, #16]
 8005e4c:	e004      	b.n	8005e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2b70      	cmp	r3, #112	; 0x70
 8005e52:	d101      	bne.n	8005e58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e54:	2301      	movs	r3, #1
 8005e56:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e58:	4b0b      	ldr	r3, [pc, #44]	; (8005e88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f023 0207 	bic.w	r2, r3, #7
 8005e60:	4909      	ldr	r1, [pc, #36]	; (8005e88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005e68:	4b07      	ldr	r3, [pc, #28]	; (8005e88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 0307 	and.w	r3, r3, #7
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d001      	beq.n	8005e7a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e000      	b.n	8005e7c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3718      	adds	r7, #24
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	40021000 	.word	0x40021000
 8005e88:	40022000 	.word	0x40022000

08005e8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e94:	2300      	movs	r3, #0
 8005e96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e98:	2300      	movs	r3, #0
 8005e9a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d031      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005eb0:	d01a      	beq.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005eb2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005eb6:	d814      	bhi.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d009      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005ebc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ec0:	d10f      	bne.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005ec2:	4b5d      	ldr	r3, [pc, #372]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	4a5c      	ldr	r2, [pc, #368]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ecc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ece:	e00c      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	3304      	adds	r3, #4
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 fa22 	bl	8006320 <RCCEx_PLLSAI1_Config>
 8005edc:	4603      	mov	r3, r0
 8005ede:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ee0:	e003      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	74fb      	strb	r3, [r7, #19]
      break;
 8005ee6:	e000      	b.n	8005eea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005ee8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005eea:	7cfb      	ldrb	r3, [r7, #19]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d10b      	bne.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ef0:	4b51      	ldr	r3, [pc, #324]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ef6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005efe:	494e      	ldr	r1, [pc, #312]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f00:	4313      	orrs	r3, r2
 8005f02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005f06:	e001      	b.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f08:	7cfb      	ldrb	r3, [r7, #19]
 8005f0a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 809e 	beq.w	8006056 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f1e:	4b46      	ldr	r3, [pc, #280]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d101      	bne.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e000      	b.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005f2e:	2300      	movs	r3, #0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00d      	beq.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f34:	4b40      	ldr	r3, [pc, #256]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f38:	4a3f      	ldr	r2, [pc, #252]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f3e:	6593      	str	r3, [r2, #88]	; 0x58
 8005f40:	4b3d      	ldr	r3, [pc, #244]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f48:	60bb      	str	r3, [r7, #8]
 8005f4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f50:	4b3a      	ldr	r3, [pc, #232]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a39      	ldr	r2, [pc, #228]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f5a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f5c:	f7fc fc5a 	bl	8002814 <HAL_GetTick>
 8005f60:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f62:	e009      	b.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f64:	f7fc fc56 	bl	8002814 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d902      	bls.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	74fb      	strb	r3, [r7, #19]
        break;
 8005f76:	e005      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f78:	4b30      	ldr	r3, [pc, #192]	; (800603c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d0ef      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005f84:	7cfb      	ldrb	r3, [r7, #19]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d15a      	bne.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f8a:	4b2b      	ldr	r3, [pc, #172]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f94:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d01e      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d019      	beq.n	8005fda <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fa6:	4b24      	ldr	r3, [pc, #144]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fb2:	4b21      	ldr	r3, [pc, #132]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb8:	4a1f      	ldr	r2, [pc, #124]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fc2:	4b1d      	ldr	r3, [pc, #116]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fc8:	4a1b      	ldr	r2, [pc, #108]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005fd2:	4a19      	ldr	r2, [pc, #100]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d016      	beq.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe4:	f7fc fc16 	bl	8002814 <HAL_GetTick>
 8005fe8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fea:	e00b      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fec:	f7fc fc12 	bl	8002814 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d902      	bls.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	74fb      	strb	r3, [r7, #19]
            break;
 8006002:	e006      	b.n	8006012 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006004:	4b0c      	ldr	r3, [pc, #48]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d0ec      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006012:	7cfb      	ldrb	r3, [r7, #19]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d10b      	bne.n	8006030 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006018:	4b07      	ldr	r3, [pc, #28]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800601a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800601e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006026:	4904      	ldr	r1, [pc, #16]	; (8006038 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006028:	4313      	orrs	r3, r2
 800602a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800602e:	e009      	b.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006030:	7cfb      	ldrb	r3, [r7, #19]
 8006032:	74bb      	strb	r3, [r7, #18]
 8006034:	e006      	b.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006036:	bf00      	nop
 8006038:	40021000 	.word	0x40021000
 800603c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006040:	7cfb      	ldrb	r3, [r7, #19]
 8006042:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006044:	7c7b      	ldrb	r3, [r7, #17]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d105      	bne.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800604a:	4b8d      	ldr	r3, [pc, #564]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800604c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800604e:	4a8c      	ldr	r2, [pc, #560]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006050:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006054:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f003 0301 	and.w	r3, r3, #1
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006062:	4b87      	ldr	r3, [pc, #540]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006068:	f023 0203 	bic.w	r2, r3, #3
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	4983      	ldr	r1, [pc, #524]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006072:	4313      	orrs	r3, r2
 8006074:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00a      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006084:	4b7e      	ldr	r3, [pc, #504]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800608a:	f023 020c 	bic.w	r2, r3, #12
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006092:	497b      	ldr	r1, [pc, #492]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006094:	4313      	orrs	r3, r2
 8006096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0304 	and.w	r3, r3, #4
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d00a      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80060a6:	4b76      	ldr	r3, [pc, #472]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ac:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b4:	4972      	ldr	r1, [pc, #456]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0320 	and.w	r3, r3, #32
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d00a      	beq.n	80060de <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80060c8:	4b6d      	ldr	r3, [pc, #436]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060d6:	496a      	ldr	r1, [pc, #424]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060d8:	4313      	orrs	r3, r2
 80060da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00a      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80060ea:	4b65      	ldr	r3, [pc, #404]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060f8:	4961      	ldr	r1, [pc, #388]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00a      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800610c:	4b5c      	ldr	r3, [pc, #368]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800610e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006112:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611a:	4959      	ldr	r1, [pc, #356]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800611c:	4313      	orrs	r3, r2
 800611e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00a      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800612e:	4b54      	ldr	r3, [pc, #336]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006134:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800613c:	4950      	ldr	r1, [pc, #320]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800613e:	4313      	orrs	r3, r2
 8006140:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00a      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006150:	4b4b      	ldr	r3, [pc, #300]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006156:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800615e:	4948      	ldr	r1, [pc, #288]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006160:	4313      	orrs	r3, r2
 8006162:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00a      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006172:	4b43      	ldr	r3, [pc, #268]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006174:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006178:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006180:	493f      	ldr	r1, [pc, #252]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006182:	4313      	orrs	r3, r2
 8006184:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d028      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006194:	4b3a      	ldr	r3, [pc, #232]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006196:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800619a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061a2:	4937      	ldr	r1, [pc, #220]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061a4:	4313      	orrs	r3, r2
 80061a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061b2:	d106      	bne.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061b4:	4b32      	ldr	r3, [pc, #200]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	4a31      	ldr	r2, [pc, #196]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061be:	60d3      	str	r3, [r2, #12]
 80061c0:	e011      	b.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80061ca:	d10c      	bne.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	3304      	adds	r3, #4
 80061d0:	2101      	movs	r1, #1
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 f8a4 	bl	8006320 <RCCEx_PLLSAI1_Config>
 80061d8:	4603      	mov	r3, r0
 80061da:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80061dc:	7cfb      	ldrb	r3, [r7, #19]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d001      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 80061e2:	7cfb      	ldrb	r3, [r7, #19]
 80061e4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d028      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80061f2:	4b23      	ldr	r3, [pc, #140]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80061f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006200:	491f      	ldr	r1, [pc, #124]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006202:	4313      	orrs	r3, r2
 8006204:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800620c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006210:	d106      	bne.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006212:	4b1b      	ldr	r3, [pc, #108]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	4a1a      	ldr	r2, [pc, #104]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006218:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800621c:	60d3      	str	r3, [r2, #12]
 800621e:	e011      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006224:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006228:	d10c      	bne.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	3304      	adds	r3, #4
 800622e:	2101      	movs	r1, #1
 8006230:	4618      	mov	r0, r3
 8006232:	f000 f875 	bl	8006320 <RCCEx_PLLSAI1_Config>
 8006236:	4603      	mov	r3, r0
 8006238:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800623a:	7cfb      	ldrb	r3, [r7, #19]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d001      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8006240:	7cfb      	ldrb	r3, [r7, #19]
 8006242:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800624c:	2b00      	cmp	r3, #0
 800624e:	d02b      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006250:	4b0b      	ldr	r3, [pc, #44]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006256:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800625e:	4908      	ldr	r1, [pc, #32]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006260:	4313      	orrs	r3, r2
 8006262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800626a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800626e:	d109      	bne.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006270:	4b03      	ldr	r3, [pc, #12]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	4a02      	ldr	r2, [pc, #8]	; (8006280 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8006276:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800627a:	60d3      	str	r3, [r2, #12]
 800627c:	e014      	b.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800627e:	bf00      	nop
 8006280:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006288:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800628c:	d10c      	bne.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	3304      	adds	r3, #4
 8006292:	2101      	movs	r1, #1
 8006294:	4618      	mov	r0, r3
 8006296:	f000 f843 	bl	8006320 <RCCEx_PLLSAI1_Config>
 800629a:	4603      	mov	r3, r0
 800629c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800629e:	7cfb      	ldrb	r3, [r7, #19]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d001      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 80062a4:	7cfb      	ldrb	r3, [r7, #19]
 80062a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d01c      	beq.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062b4:	4b19      	ldr	r3, [pc, #100]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062c2:	4916      	ldr	r1, [pc, #88]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062c4:	4313      	orrs	r3, r2
 80062c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062d2:	d10c      	bne.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	3304      	adds	r3, #4
 80062d8:	2102      	movs	r1, #2
 80062da:	4618      	mov	r0, r3
 80062dc:	f000 f820 	bl	8006320 <RCCEx_PLLSAI1_Config>
 80062e0:	4603      	mov	r3, r0
 80062e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062e4:	7cfb      	ldrb	r3, [r7, #19]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d001      	beq.n	80062ee <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 80062ea:	7cfb      	ldrb	r3, [r7, #19]
 80062ec:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00a      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80062fa:	4b08      	ldr	r3, [pc, #32]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006300:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006308:	4904      	ldr	r1, [pc, #16]	; (800631c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800630a:	4313      	orrs	r3, r2
 800630c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006310:	7cbb      	ldrb	r3, [r7, #18]
}
 8006312:	4618      	mov	r0, r3
 8006314:	3718      	adds	r7, #24
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	40021000 	.word	0x40021000

08006320 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800632a:	2300      	movs	r3, #0
 800632c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800632e:	4b74      	ldr	r3, [pc, #464]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	f003 0303 	and.w	r3, r3, #3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d018      	beq.n	800636c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800633a:	4b71      	ldr	r3, [pc, #452]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	f003 0203 	and.w	r2, r3, #3
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	429a      	cmp	r2, r3
 8006348:	d10d      	bne.n	8006366 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
       ||
 800634e:	2b00      	cmp	r3, #0
 8006350:	d009      	beq.n	8006366 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006352:	4b6b      	ldr	r3, [pc, #428]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	091b      	lsrs	r3, r3, #4
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	1c5a      	adds	r2, r3, #1
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
       ||
 8006362:	429a      	cmp	r2, r3
 8006364:	d047      	beq.n	80063f6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	73fb      	strb	r3, [r7, #15]
 800636a:	e044      	b.n	80063f6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2b03      	cmp	r3, #3
 8006372:	d018      	beq.n	80063a6 <RCCEx_PLLSAI1_Config+0x86>
 8006374:	2b03      	cmp	r3, #3
 8006376:	d825      	bhi.n	80063c4 <RCCEx_PLLSAI1_Config+0xa4>
 8006378:	2b01      	cmp	r3, #1
 800637a:	d002      	beq.n	8006382 <RCCEx_PLLSAI1_Config+0x62>
 800637c:	2b02      	cmp	r3, #2
 800637e:	d009      	beq.n	8006394 <RCCEx_PLLSAI1_Config+0x74>
 8006380:	e020      	b.n	80063c4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006382:	4b5f      	ldr	r3, [pc, #380]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0302 	and.w	r3, r3, #2
 800638a:	2b00      	cmp	r3, #0
 800638c:	d11d      	bne.n	80063ca <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006392:	e01a      	b.n	80063ca <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006394:	4b5a      	ldr	r3, [pc, #360]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800639c:	2b00      	cmp	r3, #0
 800639e:	d116      	bne.n	80063ce <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063a4:	e013      	b.n	80063ce <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80063a6:	4b56      	ldr	r3, [pc, #344]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d10f      	bne.n	80063d2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80063b2:	4b53      	ldr	r3, [pc, #332]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d109      	bne.n	80063d2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80063c2:	e006      	b.n	80063d2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	73fb      	strb	r3, [r7, #15]
      break;
 80063c8:	e004      	b.n	80063d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063ca:	bf00      	nop
 80063cc:	e002      	b.n	80063d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063ce:	bf00      	nop
 80063d0:	e000      	b.n	80063d4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80063d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80063d4:	7bfb      	ldrb	r3, [r7, #15]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10d      	bne.n	80063f6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80063da:	4b49      	ldr	r3, [pc, #292]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6819      	ldr	r1, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	3b01      	subs	r3, #1
 80063ec:	011b      	lsls	r3, r3, #4
 80063ee:	430b      	orrs	r3, r1
 80063f0:	4943      	ldr	r1, [pc, #268]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80063f6:	7bfb      	ldrb	r3, [r7, #15]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d17c      	bne.n	80064f6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80063fc:	4b40      	ldr	r3, [pc, #256]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a3f      	ldr	r2, [pc, #252]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006402:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006406:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006408:	f7fc fa04 	bl	8002814 <HAL_GetTick>
 800640c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800640e:	e009      	b.n	8006424 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006410:	f7fc fa00 	bl	8002814 <HAL_GetTick>
 8006414:	4602      	mov	r2, r0
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	2b02      	cmp	r3, #2
 800641c:	d902      	bls.n	8006424 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	73fb      	strb	r3, [r7, #15]
        break;
 8006422:	e005      	b.n	8006430 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006424:	4b36      	ldr	r3, [pc, #216]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800642c:	2b00      	cmp	r3, #0
 800642e:	d1ef      	bne.n	8006410 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006430:	7bfb      	ldrb	r3, [r7, #15]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d15f      	bne.n	80064f6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d110      	bne.n	800645e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800643c:	4b30      	ldr	r3, [pc, #192]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006444:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	6892      	ldr	r2, [r2, #8]
 800644c:	0211      	lsls	r1, r2, #8
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	68d2      	ldr	r2, [r2, #12]
 8006452:	06d2      	lsls	r2, r2, #27
 8006454:	430a      	orrs	r2, r1
 8006456:	492a      	ldr	r1, [pc, #168]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006458:	4313      	orrs	r3, r2
 800645a:	610b      	str	r3, [r1, #16]
 800645c:	e027      	b.n	80064ae <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d112      	bne.n	800648a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006464:	4b26      	ldr	r3, [pc, #152]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800646c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6892      	ldr	r2, [r2, #8]
 8006474:	0211      	lsls	r1, r2, #8
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	6912      	ldr	r2, [r2, #16]
 800647a:	0852      	lsrs	r2, r2, #1
 800647c:	3a01      	subs	r2, #1
 800647e:	0552      	lsls	r2, r2, #21
 8006480:	430a      	orrs	r2, r1
 8006482:	491f      	ldr	r1, [pc, #124]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006484:	4313      	orrs	r3, r2
 8006486:	610b      	str	r3, [r1, #16]
 8006488:	e011      	b.n	80064ae <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800648a:	4b1d      	ldr	r3, [pc, #116]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006492:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6892      	ldr	r2, [r2, #8]
 800649a:	0211      	lsls	r1, r2, #8
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	6952      	ldr	r2, [r2, #20]
 80064a0:	0852      	lsrs	r2, r2, #1
 80064a2:	3a01      	subs	r2, #1
 80064a4:	0652      	lsls	r2, r2, #25
 80064a6:	430a      	orrs	r2, r1
 80064a8:	4915      	ldr	r1, [pc, #84]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064aa:	4313      	orrs	r3, r2
 80064ac:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80064ae:	4b14      	ldr	r3, [pc, #80]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a13      	ldr	r2, [pc, #76]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064b4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80064b8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064ba:	f7fc f9ab 	bl	8002814 <HAL_GetTick>
 80064be:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064c0:	e009      	b.n	80064d6 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064c2:	f7fc f9a7 	bl	8002814 <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d902      	bls.n	80064d6 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	73fb      	strb	r3, [r7, #15]
          break;
 80064d4:	e005      	b.n	80064e2 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80064d6:	4b0a      	ldr	r3, [pc, #40]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d0ef      	beq.n	80064c2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80064e2:	7bfb      	ldrb	r3, [r7, #15]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d106      	bne.n	80064f6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80064e8:	4b05      	ldr	r3, [pc, #20]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064ea:	691a      	ldr	r2, [r3, #16]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	699b      	ldr	r3, [r3, #24]
 80064f0:	4903      	ldr	r1, [pc, #12]	; (8006500 <RCCEx_PLLSAI1_Config+0x1e0>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80064f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3710      	adds	r7, #16
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	40021000 	.word	0x40021000

08006504 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e049      	b.n	80065aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7fc f800 	bl	8002530 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	3304      	adds	r3, #4
 8006540:	4619      	mov	r1, r3
 8006542:	4610      	mov	r0, r2
 8006544:	f000 fa7e 	bl	8006a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2201      	movs	r2, #1
 8006564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2201      	movs	r2, #1
 800656c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2201      	movs	r2, #1
 800657c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065a8:	2300      	movs	r3, #0
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3708      	adds	r7, #8
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
	...

080065b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d001      	beq.n	80065cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e03b      	b.n	8006644 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2202      	movs	r2, #2
 80065d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68da      	ldr	r2, [r3, #12]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f042 0201 	orr.w	r2, r2, #1
 80065e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a19      	ldr	r2, [pc, #100]	; (8006650 <HAL_TIM_Base_Start_IT+0x9c>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d009      	beq.n	8006602 <HAL_TIM_Base_Start_IT+0x4e>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065f6:	d004      	beq.n	8006602 <HAL_TIM_Base_Start_IT+0x4e>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a15      	ldr	r2, [pc, #84]	; (8006654 <HAL_TIM_Base_Start_IT+0xa0>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d115      	bne.n	800662e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	689a      	ldr	r2, [r3, #8]
 8006608:	4b13      	ldr	r3, [pc, #76]	; (8006658 <HAL_TIM_Base_Start_IT+0xa4>)
 800660a:	4013      	ands	r3, r2
 800660c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2b06      	cmp	r3, #6
 8006612:	d015      	beq.n	8006640 <HAL_TIM_Base_Start_IT+0x8c>
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800661a:	d011      	beq.n	8006640 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f042 0201 	orr.w	r2, r2, #1
 800662a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800662c:	e008      	b.n	8006640 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f042 0201 	orr.w	r2, r2, #1
 800663c:	601a      	str	r2, [r3, #0]
 800663e:	e000      	b.n	8006642 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006640:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3714      	adds	r7, #20
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr
 8006650:	40012c00 	.word	0x40012c00
 8006654:	40014000 	.word	0x40014000
 8006658:	00010007 	.word	0x00010007

0800665c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f003 0302 	and.w	r3, r3, #2
 800667a:	2b00      	cmp	r3, #0
 800667c:	d020      	beq.n	80066c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	d01b      	beq.n	80066c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f06f 0202 	mvn.w	r2, #2
 8006690:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2201      	movs	r2, #1
 8006696:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	f003 0303 	and.w	r3, r3, #3
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d003      	beq.n	80066ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f9ad 	bl	8006a06 <HAL_TIM_IC_CaptureCallback>
 80066ac:	e005      	b.n	80066ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f99f 	bl	80069f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f000 f9b0 	bl	8006a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f003 0304 	and.w	r3, r3, #4
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d020      	beq.n	800670c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	f003 0304 	and.w	r3, r3, #4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d01b      	beq.n	800670c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f06f 0204 	mvn.w	r2, #4
 80066dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2202      	movs	r2, #2
 80066e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d003      	beq.n	80066fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f987 	bl	8006a06 <HAL_TIM_IC_CaptureCallback>
 80066f8:	e005      	b.n	8006706 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f979 	bl	80069f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 f98a 	bl	8006a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	f003 0308 	and.w	r3, r3, #8
 8006712:	2b00      	cmp	r3, #0
 8006714:	d020      	beq.n	8006758 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f003 0308 	and.w	r3, r3, #8
 800671c:	2b00      	cmp	r3, #0
 800671e:	d01b      	beq.n	8006758 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f06f 0208 	mvn.w	r2, #8
 8006728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2204      	movs	r2, #4
 800672e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	69db      	ldr	r3, [r3, #28]
 8006736:	f003 0303 	and.w	r3, r3, #3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f961 	bl	8006a06 <HAL_TIM_IC_CaptureCallback>
 8006744:	e005      	b.n	8006752 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f953 	bl	80069f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f964 	bl	8006a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	f003 0310 	and.w	r3, r3, #16
 800675e:	2b00      	cmp	r3, #0
 8006760:	d020      	beq.n	80067a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f003 0310 	and.w	r3, r3, #16
 8006768:	2b00      	cmp	r3, #0
 800676a:	d01b      	beq.n	80067a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f06f 0210 	mvn.w	r2, #16
 8006774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2208      	movs	r2, #8
 800677a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	69db      	ldr	r3, [r3, #28]
 8006782:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006786:	2b00      	cmp	r3, #0
 8006788:	d003      	beq.n	8006792 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f93b 	bl	8006a06 <HAL_TIM_IC_CaptureCallback>
 8006790:	e005      	b.n	800679e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f92d 	bl	80069f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 f93e 	bl	8006a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00c      	beq.n	80067c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d007      	beq.n	80067c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f06f 0201 	mvn.w	r2, #1
 80067c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f7fb fd6a 	bl	800229c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00c      	beq.n	80067ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d007      	beq.n	80067ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80067e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 fa9a 	bl	8006d20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00c      	beq.n	8006810 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d007      	beq.n	8006810 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 fa92 	bl	8006d34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00c      	beq.n	8006834 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006820:	2b00      	cmp	r3, #0
 8006822:	d007      	beq.n	8006834 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800682c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f000 f8fd 	bl	8006a2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	f003 0320 	and.w	r3, r3, #32
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00c      	beq.n	8006858 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f003 0320 	and.w	r3, r3, #32
 8006844:	2b00      	cmp	r3, #0
 8006846:	d007      	beq.n	8006858 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f06f 0220 	mvn.w	r2, #32
 8006850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 fa5a 	bl	8006d0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006858:	bf00      	nop
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800686a:	2300      	movs	r3, #0
 800686c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006874:	2b01      	cmp	r3, #1
 8006876:	d101      	bne.n	800687c <HAL_TIM_ConfigClockSource+0x1c>
 8006878:	2302      	movs	r3, #2
 800687a:	e0b6      	b.n	80069ea <HAL_TIM_ConfigClockSource+0x18a>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2202      	movs	r2, #2
 8006888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800689a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800689e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068b8:	d03e      	beq.n	8006938 <HAL_TIM_ConfigClockSource+0xd8>
 80068ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80068be:	f200 8087 	bhi.w	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 80068c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068c6:	f000 8086 	beq.w	80069d6 <HAL_TIM_ConfigClockSource+0x176>
 80068ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ce:	d87f      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 80068d0:	2b70      	cmp	r3, #112	; 0x70
 80068d2:	d01a      	beq.n	800690a <HAL_TIM_ConfigClockSource+0xaa>
 80068d4:	2b70      	cmp	r3, #112	; 0x70
 80068d6:	d87b      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 80068d8:	2b60      	cmp	r3, #96	; 0x60
 80068da:	d050      	beq.n	800697e <HAL_TIM_ConfigClockSource+0x11e>
 80068dc:	2b60      	cmp	r3, #96	; 0x60
 80068de:	d877      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 80068e0:	2b50      	cmp	r3, #80	; 0x50
 80068e2:	d03c      	beq.n	800695e <HAL_TIM_ConfigClockSource+0xfe>
 80068e4:	2b50      	cmp	r3, #80	; 0x50
 80068e6:	d873      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 80068e8:	2b40      	cmp	r3, #64	; 0x40
 80068ea:	d058      	beq.n	800699e <HAL_TIM_ConfigClockSource+0x13e>
 80068ec:	2b40      	cmp	r3, #64	; 0x40
 80068ee:	d86f      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 80068f0:	2b30      	cmp	r3, #48	; 0x30
 80068f2:	d064      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15e>
 80068f4:	2b30      	cmp	r3, #48	; 0x30
 80068f6:	d86b      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 80068f8:	2b20      	cmp	r3, #32
 80068fa:	d060      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15e>
 80068fc:	2b20      	cmp	r3, #32
 80068fe:	d867      	bhi.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
 8006900:	2b00      	cmp	r3, #0
 8006902:	d05c      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15e>
 8006904:	2b10      	cmp	r3, #16
 8006906:	d05a      	beq.n	80069be <HAL_TIM_ConfigClockSource+0x15e>
 8006908:	e062      	b.n	80069d0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800691a:	f000 f971 	bl	8006c00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800692c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68ba      	ldr	r2, [r7, #8]
 8006934:	609a      	str	r2, [r3, #8]
      break;
 8006936:	e04f      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006948:	f000 f95a 	bl	8006c00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800695a:	609a      	str	r2, [r3, #8]
      break;
 800695c:	e03c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800696a:	461a      	mov	r2, r3
 800696c:	f000 f8ce 	bl	8006b0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	2150      	movs	r1, #80	; 0x50
 8006976:	4618      	mov	r0, r3
 8006978:	f000 f927 	bl	8006bca <TIM_ITRx_SetConfig>
      break;
 800697c:	e02c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800698a:	461a      	mov	r2, r3
 800698c:	f000 f8ed 	bl	8006b6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2160      	movs	r1, #96	; 0x60
 8006996:	4618      	mov	r0, r3
 8006998:	f000 f917 	bl	8006bca <TIM_ITRx_SetConfig>
      break;
 800699c:	e01c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069aa:	461a      	mov	r2, r3
 80069ac:	f000 f8ae 	bl	8006b0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2140      	movs	r1, #64	; 0x40
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 f907 	bl	8006bca <TIM_ITRx_SetConfig>
      break;
 80069bc:	e00c      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4619      	mov	r1, r3
 80069c8:	4610      	mov	r0, r2
 80069ca:	f000 f8fe 	bl	8006bca <TIM_ITRx_SetConfig>
      break;
 80069ce:	e003      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	73fb      	strb	r3, [r7, #15]
      break;
 80069d4:	e000      	b.n	80069d8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80069d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80069e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069f2:	b480      	push	{r7}
 80069f4:	b083      	sub	sp, #12
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr

08006a1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b083      	sub	sp, #12
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a36:	bf00      	nop
 8006a38:	370c      	adds	r7, #12
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
	...

08006a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a2a      	ldr	r2, [pc, #168]	; (8006b00 <TIM_Base_SetConfig+0xbc>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_Base_SetConfig+0x20>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a62:	d108      	bne.n	8006a76 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a21      	ldr	r2, [pc, #132]	; (8006b00 <TIM_Base_SetConfig+0xbc>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d00b      	beq.n	8006a96 <TIM_Base_SetConfig+0x52>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a84:	d007      	beq.n	8006a96 <TIM_Base_SetConfig+0x52>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a1e      	ldr	r2, [pc, #120]	; (8006b04 <TIM_Base_SetConfig+0xc0>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d003      	beq.n	8006a96 <TIM_Base_SetConfig+0x52>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a1d      	ldr	r2, [pc, #116]	; (8006b08 <TIM_Base_SetConfig+0xc4>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d108      	bne.n	8006aa8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	68fa      	ldr	r2, [r7, #12]
 8006aba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	689a      	ldr	r2, [r3, #8]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a0c      	ldr	r2, [pc, #48]	; (8006b00 <TIM_Base_SetConfig+0xbc>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d007      	beq.n	8006ae4 <TIM_Base_SetConfig+0xa0>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a0b      	ldr	r2, [pc, #44]	; (8006b04 <TIM_Base_SetConfig+0xc0>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d003      	beq.n	8006ae4 <TIM_Base_SetConfig+0xa0>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a0a      	ldr	r2, [pc, #40]	; (8006b08 <TIM_Base_SetConfig+0xc4>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d103      	bne.n	8006aec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	691a      	ldr	r2, [r3, #16]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	615a      	str	r2, [r3, #20]
}
 8006af2:	bf00      	nop
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	40012c00 	.word	0x40012c00
 8006b04:	40014000 	.word	0x40014000
 8006b08:	40014400 	.word	0x40014400

08006b0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b087      	sub	sp, #28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6a1b      	ldr	r3, [r3, #32]
 8006b22:	f023 0201 	bic.w	r2, r3, #1
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	699b      	ldr	r3, [r3, #24]
 8006b2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	011b      	lsls	r3, r3, #4
 8006b3c:	693a      	ldr	r2, [r7, #16]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	f023 030a 	bic.w	r3, r3, #10
 8006b48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b4a:	697a      	ldr	r2, [r7, #20]
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	4313      	orrs	r3, r2
 8006b50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	693a      	ldr	r2, [r7, #16]
 8006b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	697a      	ldr	r2, [r7, #20]
 8006b5c:	621a      	str	r2, [r3, #32]
}
 8006b5e:	bf00      	nop
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr

08006b6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b6a:	b480      	push	{r7}
 8006b6c:	b087      	sub	sp, #28
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	60f8      	str	r0, [r7, #12]
 8006b72:	60b9      	str	r1, [r7, #8]
 8006b74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6a1b      	ldr	r3, [r3, #32]
 8006b80:	f023 0210 	bic.w	r2, r3, #16
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	699b      	ldr	r3, [r3, #24]
 8006b8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	031b      	lsls	r3, r3, #12
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ba6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	011b      	lsls	r3, r3, #4
 8006bac:	697a      	ldr	r2, [r7, #20]
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	693a      	ldr	r2, [r7, #16]
 8006bb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	621a      	str	r2, [r3, #32]
}
 8006bbe:	bf00      	nop
 8006bc0:	371c      	adds	r7, #28
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc8:	4770      	bx	lr

08006bca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006bca:	b480      	push	{r7}
 8006bcc:	b085      	sub	sp, #20
 8006bce:	af00      	add	r7, sp, #0
 8006bd0:	6078      	str	r0, [r7, #4]
 8006bd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006be0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006be2:	683a      	ldr	r2, [r7, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	4313      	orrs	r3, r2
 8006be8:	f043 0307 	orr.w	r3, r3, #7
 8006bec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	68fa      	ldr	r2, [r7, #12]
 8006bf2:	609a      	str	r2, [r3, #8]
}
 8006bf4:	bf00      	nop
 8006bf6:	3714      	adds	r7, #20
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b087      	sub	sp, #28
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
 8006c0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	021a      	lsls	r2, r3, #8
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	431a      	orrs	r2, r3
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	697a      	ldr	r2, [r7, #20]
 8006c32:	609a      	str	r2, [r3, #8]
}
 8006c34:	bf00      	nop
 8006c36:	371c      	adds	r7, #28
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d101      	bne.n	8006c58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c54:	2302      	movs	r3, #2
 8006c56:	e04f      	b.n	8006cf8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2202      	movs	r2, #2
 8006c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a21      	ldr	r2, [pc, #132]	; (8006d04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d108      	bne.n	8006c94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006c88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a14      	ldr	r2, [pc, #80]	; (8006d04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d009      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc0:	d004      	beq.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a10      	ldr	r2, [pc, #64]	; (8006d08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d10c      	bne.n	8006ce6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cd2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	68ba      	ldr	r2, [r7, #8]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68ba      	ldr	r2, [r7, #8]
 8006ce4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cf6:	2300      	movs	r3, #0
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	3714      	adds	r7, #20
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d02:	4770      	bx	lr
 8006d04:	40012c00 	.word	0x40012c00
 8006d08:	40014000 	.word	0x40014000

08006d0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d14:	bf00      	nop
 8006d16:	370c      	adds	r7, #12
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr

08006d20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d20:	b480      	push	{r7}
 8006d22:	b083      	sub	sp, #12
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d28:	bf00      	nop
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr

08006d34 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b083      	sub	sp, #12
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr

08006d48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b082      	sub	sp, #8
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d101      	bne.n	8006d5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	e040      	b.n	8006ddc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d106      	bne.n	8006d70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f7fb fc04 	bl	8002578 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2224      	movs	r2, #36	; 0x24
 8006d74:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	681a      	ldr	r2, [r3, #0]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f022 0201 	bic.w	r2, r2, #1
 8006d84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fa82 	bl	8007298 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 f825 	bl	8006de4 <UART_SetConfig>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d101      	bne.n	8006da4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e01b      	b.n	8006ddc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	685a      	ldr	r2, [r3, #4]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006db2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689a      	ldr	r2, [r3, #8]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006dc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f042 0201 	orr.w	r2, r2, #1
 8006dd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f000 fb01 	bl	80073dc <UART_CheckIdleState>
 8006dda:	4603      	mov	r3, r0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3708      	adds	r7, #8
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bd80      	pop	{r7, pc}

08006de4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006de4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006de8:	b08a      	sub	sp, #40	; 0x28
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dee:	2300      	movs	r3, #0
 8006df0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	689a      	ldr	r2, [r3, #8]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	431a      	orrs	r2, r3
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	431a      	orrs	r2, r3
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	4b9e      	ldr	r3, [pc, #632]	; (800708c <UART_SetConfig+0x2a8>)
 8006e14:	4013      	ands	r3, r2
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	6812      	ldr	r2, [r2, #0]
 8006e1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006e1c:	430b      	orrs	r3, r1
 8006e1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	68da      	ldr	r2, [r3, #12]
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	430a      	orrs	r2, r1
 8006e34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a93      	ldr	r2, [pc, #588]	; (8007090 <UART_SetConfig+0x2ac>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d004      	beq.n	8006e50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e60:	430a      	orrs	r2, r1
 8006e62:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a8a      	ldr	r2, [pc, #552]	; (8007094 <UART_SetConfig+0x2b0>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d126      	bne.n	8006ebc <UART_SetConfig+0xd8>
 8006e6e:	4b8a      	ldr	r3, [pc, #552]	; (8007098 <UART_SetConfig+0x2b4>)
 8006e70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e74:	f003 0303 	and.w	r3, r3, #3
 8006e78:	2b03      	cmp	r3, #3
 8006e7a:	d81b      	bhi.n	8006eb4 <UART_SetConfig+0xd0>
 8006e7c:	a201      	add	r2, pc, #4	; (adr r2, 8006e84 <UART_SetConfig+0xa0>)
 8006e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e82:	bf00      	nop
 8006e84:	08006e95 	.word	0x08006e95
 8006e88:	08006ea5 	.word	0x08006ea5
 8006e8c:	08006e9d 	.word	0x08006e9d
 8006e90:	08006ead 	.word	0x08006ead
 8006e94:	2301      	movs	r3, #1
 8006e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e9a:	e0ab      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ea2:	e0a7      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006ea4:	2304      	movs	r3, #4
 8006ea6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eaa:	e0a3      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006eac:	2308      	movs	r3, #8
 8006eae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eb2:	e09f      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006eb4:	2310      	movs	r3, #16
 8006eb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eba:	e09b      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a76      	ldr	r2, [pc, #472]	; (800709c <UART_SetConfig+0x2b8>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d138      	bne.n	8006f38 <UART_SetConfig+0x154>
 8006ec6:	4b74      	ldr	r3, [pc, #464]	; (8007098 <UART_SetConfig+0x2b4>)
 8006ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ecc:	f003 030c 	and.w	r3, r3, #12
 8006ed0:	2b0c      	cmp	r3, #12
 8006ed2:	d82d      	bhi.n	8006f30 <UART_SetConfig+0x14c>
 8006ed4:	a201      	add	r2, pc, #4	; (adr r2, 8006edc <UART_SetConfig+0xf8>)
 8006ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eda:	bf00      	nop
 8006edc:	08006f11 	.word	0x08006f11
 8006ee0:	08006f31 	.word	0x08006f31
 8006ee4:	08006f31 	.word	0x08006f31
 8006ee8:	08006f31 	.word	0x08006f31
 8006eec:	08006f21 	.word	0x08006f21
 8006ef0:	08006f31 	.word	0x08006f31
 8006ef4:	08006f31 	.word	0x08006f31
 8006ef8:	08006f31 	.word	0x08006f31
 8006efc:	08006f19 	.word	0x08006f19
 8006f00:	08006f31 	.word	0x08006f31
 8006f04:	08006f31 	.word	0x08006f31
 8006f08:	08006f31 	.word	0x08006f31
 8006f0c:	08006f29 	.word	0x08006f29
 8006f10:	2300      	movs	r3, #0
 8006f12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f16:	e06d      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f18:	2302      	movs	r3, #2
 8006f1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f1e:	e069      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f20:	2304      	movs	r3, #4
 8006f22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f26:	e065      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f28:	2308      	movs	r3, #8
 8006f2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f2e:	e061      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f30:	2310      	movs	r3, #16
 8006f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f36:	e05d      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a58      	ldr	r2, [pc, #352]	; (80070a0 <UART_SetConfig+0x2bc>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d125      	bne.n	8006f8e <UART_SetConfig+0x1aa>
 8006f42:	4b55      	ldr	r3, [pc, #340]	; (8007098 <UART_SetConfig+0x2b4>)
 8006f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f48:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006f4c:	2b30      	cmp	r3, #48	; 0x30
 8006f4e:	d016      	beq.n	8006f7e <UART_SetConfig+0x19a>
 8006f50:	2b30      	cmp	r3, #48	; 0x30
 8006f52:	d818      	bhi.n	8006f86 <UART_SetConfig+0x1a2>
 8006f54:	2b20      	cmp	r3, #32
 8006f56:	d00a      	beq.n	8006f6e <UART_SetConfig+0x18a>
 8006f58:	2b20      	cmp	r3, #32
 8006f5a:	d814      	bhi.n	8006f86 <UART_SetConfig+0x1a2>
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d002      	beq.n	8006f66 <UART_SetConfig+0x182>
 8006f60:	2b10      	cmp	r3, #16
 8006f62:	d008      	beq.n	8006f76 <UART_SetConfig+0x192>
 8006f64:	e00f      	b.n	8006f86 <UART_SetConfig+0x1a2>
 8006f66:	2300      	movs	r3, #0
 8006f68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f6c:	e042      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f6e:	2302      	movs	r3, #2
 8006f70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f74:	e03e      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f76:	2304      	movs	r3, #4
 8006f78:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f7c:	e03a      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f7e:	2308      	movs	r3, #8
 8006f80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f84:	e036      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f86:	2310      	movs	r3, #16
 8006f88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f8c:	e032      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a3f      	ldr	r2, [pc, #252]	; (8007090 <UART_SetConfig+0x2ac>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d12a      	bne.n	8006fee <UART_SetConfig+0x20a>
 8006f98:	4b3f      	ldr	r3, [pc, #252]	; (8007098 <UART_SetConfig+0x2b4>)
 8006f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f9e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006fa2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006fa6:	d01a      	beq.n	8006fde <UART_SetConfig+0x1fa>
 8006fa8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006fac:	d81b      	bhi.n	8006fe6 <UART_SetConfig+0x202>
 8006fae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fb2:	d00c      	beq.n	8006fce <UART_SetConfig+0x1ea>
 8006fb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fb8:	d815      	bhi.n	8006fe6 <UART_SetConfig+0x202>
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d003      	beq.n	8006fc6 <UART_SetConfig+0x1e2>
 8006fbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fc2:	d008      	beq.n	8006fd6 <UART_SetConfig+0x1f2>
 8006fc4:	e00f      	b.n	8006fe6 <UART_SetConfig+0x202>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fcc:	e012      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006fce:	2302      	movs	r3, #2
 8006fd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fd4:	e00e      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006fd6:	2304      	movs	r3, #4
 8006fd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fdc:	e00a      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006fde:	2308      	movs	r3, #8
 8006fe0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fe4:	e006      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006fe6:	2310      	movs	r3, #16
 8006fe8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006fec:	e002      	b.n	8006ff4 <UART_SetConfig+0x210>
 8006fee:	2310      	movs	r3, #16
 8006ff0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a25      	ldr	r2, [pc, #148]	; (8007090 <UART_SetConfig+0x2ac>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	f040 808a 	bne.w	8007114 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007000:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007004:	2b08      	cmp	r3, #8
 8007006:	d824      	bhi.n	8007052 <UART_SetConfig+0x26e>
 8007008:	a201      	add	r2, pc, #4	; (adr r2, 8007010 <UART_SetConfig+0x22c>)
 800700a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700e:	bf00      	nop
 8007010:	08007035 	.word	0x08007035
 8007014:	08007053 	.word	0x08007053
 8007018:	0800703d 	.word	0x0800703d
 800701c:	08007053 	.word	0x08007053
 8007020:	08007043 	.word	0x08007043
 8007024:	08007053 	.word	0x08007053
 8007028:	08007053 	.word	0x08007053
 800702c:	08007053 	.word	0x08007053
 8007030:	0800704b 	.word	0x0800704b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007034:	f7fe fe9e 	bl	8005d74 <HAL_RCC_GetPCLK1Freq>
 8007038:	61f8      	str	r0, [r7, #28]
        break;
 800703a:	e010      	b.n	800705e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800703c:	4b19      	ldr	r3, [pc, #100]	; (80070a4 <UART_SetConfig+0x2c0>)
 800703e:	61fb      	str	r3, [r7, #28]
        break;
 8007040:	e00d      	b.n	800705e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007042:	f7fe fdff 	bl	8005c44 <HAL_RCC_GetSysClockFreq>
 8007046:	61f8      	str	r0, [r7, #28]
        break;
 8007048:	e009      	b.n	800705e <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800704a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800704e:	61fb      	str	r3, [r7, #28]
        break;
 8007050:	e005      	b.n	800705e <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8007052:	2300      	movs	r3, #0
 8007054:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007056:	2301      	movs	r3, #1
 8007058:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800705c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	2b00      	cmp	r3, #0
 8007062:	f000 8109 	beq.w	8007278 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	685a      	ldr	r2, [r3, #4]
 800706a:	4613      	mov	r3, r2
 800706c:	005b      	lsls	r3, r3, #1
 800706e:	4413      	add	r3, r2
 8007070:	69fa      	ldr	r2, [r7, #28]
 8007072:	429a      	cmp	r2, r3
 8007074:	d305      	bcc.n	8007082 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800707c:	69fa      	ldr	r2, [r7, #28]
 800707e:	429a      	cmp	r2, r3
 8007080:	d912      	bls.n	80070a8 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007082:	2301      	movs	r3, #1
 8007084:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007088:	e0f6      	b.n	8007278 <UART_SetConfig+0x494>
 800708a:	bf00      	nop
 800708c:	efff69f3 	.word	0xefff69f3
 8007090:	40008000 	.word	0x40008000
 8007094:	40013800 	.word	0x40013800
 8007098:	40021000 	.word	0x40021000
 800709c:	40004400 	.word	0x40004400
 80070a0:	40004800 	.word	0x40004800
 80070a4:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80070a8:	69fb      	ldr	r3, [r7, #28]
 80070aa:	2200      	movs	r2, #0
 80070ac:	461c      	mov	r4, r3
 80070ae:	4615      	mov	r5, r2
 80070b0:	f04f 0200 	mov.w	r2, #0
 80070b4:	f04f 0300 	mov.w	r3, #0
 80070b8:	022b      	lsls	r3, r5, #8
 80070ba:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80070be:	0222      	lsls	r2, r4, #8
 80070c0:	68f9      	ldr	r1, [r7, #12]
 80070c2:	6849      	ldr	r1, [r1, #4]
 80070c4:	0849      	lsrs	r1, r1, #1
 80070c6:	2000      	movs	r0, #0
 80070c8:	4688      	mov	r8, r1
 80070ca:	4681      	mov	r9, r0
 80070cc:	eb12 0a08 	adds.w	sl, r2, r8
 80070d0:	eb43 0b09 	adc.w	fp, r3, r9
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	603b      	str	r3, [r7, #0]
 80070dc:	607a      	str	r2, [r7, #4]
 80070de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070e2:	4650      	mov	r0, sl
 80070e4:	4659      	mov	r1, fp
 80070e6:	f7f9 f871 	bl	80001cc <__aeabi_uldivmod>
 80070ea:	4602      	mov	r2, r0
 80070ec:	460b      	mov	r3, r1
 80070ee:	4613      	mov	r3, r2
 80070f0:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80070f8:	d308      	bcc.n	800710c <UART_SetConfig+0x328>
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007100:	d204      	bcs.n	800710c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	69ba      	ldr	r2, [r7, #24]
 8007108:	60da      	str	r2, [r3, #12]
 800710a:	e0b5      	b.n	8007278 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800710c:	2301      	movs	r3, #1
 800710e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007112:	e0b1      	b.n	8007278 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	69db      	ldr	r3, [r3, #28]
 8007118:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800711c:	d15d      	bne.n	80071da <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800711e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007122:	2b08      	cmp	r3, #8
 8007124:	d827      	bhi.n	8007176 <UART_SetConfig+0x392>
 8007126:	a201      	add	r2, pc, #4	; (adr r2, 800712c <UART_SetConfig+0x348>)
 8007128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800712c:	08007151 	.word	0x08007151
 8007130:	08007159 	.word	0x08007159
 8007134:	08007161 	.word	0x08007161
 8007138:	08007177 	.word	0x08007177
 800713c:	08007167 	.word	0x08007167
 8007140:	08007177 	.word	0x08007177
 8007144:	08007177 	.word	0x08007177
 8007148:	08007177 	.word	0x08007177
 800714c:	0800716f 	.word	0x0800716f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007150:	f7fe fe10 	bl	8005d74 <HAL_RCC_GetPCLK1Freq>
 8007154:	61f8      	str	r0, [r7, #28]
        break;
 8007156:	e014      	b.n	8007182 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007158:	f7fe fe22 	bl	8005da0 <HAL_RCC_GetPCLK2Freq>
 800715c:	61f8      	str	r0, [r7, #28]
        break;
 800715e:	e010      	b.n	8007182 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007160:	4b4c      	ldr	r3, [pc, #304]	; (8007294 <UART_SetConfig+0x4b0>)
 8007162:	61fb      	str	r3, [r7, #28]
        break;
 8007164:	e00d      	b.n	8007182 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007166:	f7fe fd6d 	bl	8005c44 <HAL_RCC_GetSysClockFreq>
 800716a:	61f8      	str	r0, [r7, #28]
        break;
 800716c:	e009      	b.n	8007182 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800716e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007172:	61fb      	str	r3, [r7, #28]
        break;
 8007174:	e005      	b.n	8007182 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8007176:	2300      	movs	r3, #0
 8007178:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007180:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007182:	69fb      	ldr	r3, [r7, #28]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d077      	beq.n	8007278 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	005a      	lsls	r2, r3, #1
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	085b      	lsrs	r3, r3, #1
 8007192:	441a      	add	r2, r3
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	fbb2 f3f3 	udiv	r3, r2, r3
 800719c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	2b0f      	cmp	r3, #15
 80071a2:	d916      	bls.n	80071d2 <UART_SetConfig+0x3ee>
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071aa:	d212      	bcs.n	80071d2 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	f023 030f 	bic.w	r3, r3, #15
 80071b4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	085b      	lsrs	r3, r3, #1
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	f003 0307 	and.w	r3, r3, #7
 80071c0:	b29a      	uxth	r2, r3
 80071c2:	8afb      	ldrh	r3, [r7, #22]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	8afa      	ldrh	r2, [r7, #22]
 80071ce:	60da      	str	r2, [r3, #12]
 80071d0:	e052      	b.n	8007278 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80071d2:	2301      	movs	r3, #1
 80071d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80071d8:	e04e      	b.n	8007278 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80071de:	2b08      	cmp	r3, #8
 80071e0:	d827      	bhi.n	8007232 <UART_SetConfig+0x44e>
 80071e2:	a201      	add	r2, pc, #4	; (adr r2, 80071e8 <UART_SetConfig+0x404>)
 80071e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071e8:	0800720d 	.word	0x0800720d
 80071ec:	08007215 	.word	0x08007215
 80071f0:	0800721d 	.word	0x0800721d
 80071f4:	08007233 	.word	0x08007233
 80071f8:	08007223 	.word	0x08007223
 80071fc:	08007233 	.word	0x08007233
 8007200:	08007233 	.word	0x08007233
 8007204:	08007233 	.word	0x08007233
 8007208:	0800722b 	.word	0x0800722b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800720c:	f7fe fdb2 	bl	8005d74 <HAL_RCC_GetPCLK1Freq>
 8007210:	61f8      	str	r0, [r7, #28]
        break;
 8007212:	e014      	b.n	800723e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007214:	f7fe fdc4 	bl	8005da0 <HAL_RCC_GetPCLK2Freq>
 8007218:	61f8      	str	r0, [r7, #28]
        break;
 800721a:	e010      	b.n	800723e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800721c:	4b1d      	ldr	r3, [pc, #116]	; (8007294 <UART_SetConfig+0x4b0>)
 800721e:	61fb      	str	r3, [r7, #28]
        break;
 8007220:	e00d      	b.n	800723e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007222:	f7fe fd0f 	bl	8005c44 <HAL_RCC_GetSysClockFreq>
 8007226:	61f8      	str	r0, [r7, #28]
        break;
 8007228:	e009      	b.n	800723e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800722a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800722e:	61fb      	str	r3, [r7, #28]
        break;
 8007230:	e005      	b.n	800723e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800723c:	bf00      	nop
    }

    if (pclk != 0U)
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d019      	beq.n	8007278 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	085a      	lsrs	r2, r3, #1
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	441a      	add	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	fbb2 f3f3 	udiv	r3, r2, r3
 8007256:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	2b0f      	cmp	r3, #15
 800725c:	d909      	bls.n	8007272 <UART_SetConfig+0x48e>
 800725e:	69bb      	ldr	r3, [r7, #24]
 8007260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007264:	d205      	bcs.n	8007272 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007266:	69bb      	ldr	r3, [r7, #24]
 8007268:	b29a      	uxth	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	60da      	str	r2, [r3, #12]
 8007270:	e002      	b.n	8007278 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007272:	2301      	movs	r3, #1
 8007274:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2200      	movs	r2, #0
 800727c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007284:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007288:	4618      	mov	r0, r3
 800728a:	3728      	adds	r7, #40	; 0x28
 800728c:	46bd      	mov	sp, r7
 800728e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007292:	bf00      	nop
 8007294:	00f42400 	.word	0x00f42400

08007298 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a4:	f003 0308 	and.w	r3, r3, #8
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00a      	beq.n	80072c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	430a      	orrs	r2, r1
 80072c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c6:	f003 0301 	and.w	r3, r3, #1
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d00a      	beq.n	80072e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	430a      	orrs	r2, r1
 80072e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e8:	f003 0302 	and.w	r3, r3, #2
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00a      	beq.n	8007306 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	430a      	orrs	r2, r1
 8007304:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730a:	f003 0304 	and.w	r3, r3, #4
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00a      	beq.n	8007328 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800732c:	f003 0310 	and.w	r3, r3, #16
 8007330:	2b00      	cmp	r3, #0
 8007332:	d00a      	beq.n	800734a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734e:	f003 0320 	and.w	r3, r3, #32
 8007352:	2b00      	cmp	r3, #0
 8007354:	d00a      	beq.n	800736c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	430a      	orrs	r2, r1
 800736a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007370:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007374:	2b00      	cmp	r3, #0
 8007376:	d01a      	beq.n	80073ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	430a      	orrs	r2, r1
 800738c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007392:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007396:	d10a      	bne.n	80073ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	430a      	orrs	r2, r1
 80073ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00a      	beq.n	80073d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	430a      	orrs	r2, r1
 80073ce:	605a      	str	r2, [r3, #4]
  }
}
 80073d0:	bf00      	nop
 80073d2:	370c      	adds	r7, #12
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b098      	sub	sp, #96	; 0x60
 80073e0:	af02      	add	r7, sp, #8
 80073e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073ec:	f7fb fa12 	bl	8002814 <HAL_GetTick>
 80073f0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f003 0308 	and.w	r3, r3, #8
 80073fc:	2b08      	cmp	r3, #8
 80073fe:	d12e      	bne.n	800745e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007400:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007404:	9300      	str	r3, [sp, #0]
 8007406:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007408:	2200      	movs	r2, #0
 800740a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 f88c 	bl	800752c <UART_WaitOnFlagUntilTimeout>
 8007414:	4603      	mov	r3, r0
 8007416:	2b00      	cmp	r3, #0
 8007418:	d021      	beq.n	800745e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007422:	e853 3f00 	ldrex	r3, [r3]
 8007426:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800742a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800742e:	653b      	str	r3, [r7, #80]	; 0x50
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	461a      	mov	r2, r3
 8007436:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007438:	647b      	str	r3, [r7, #68]	; 0x44
 800743a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800743e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007440:	e841 2300 	strex	r3, r2, [r1]
 8007444:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007446:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1e6      	bne.n	800741a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2220      	movs	r2, #32
 8007450:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e062      	b.n	8007524 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f003 0304 	and.w	r3, r3, #4
 8007468:	2b04      	cmp	r3, #4
 800746a:	d149      	bne.n	8007500 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800746c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007470:	9300      	str	r3, [sp, #0]
 8007472:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007474:	2200      	movs	r2, #0
 8007476:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f856 	bl	800752c <UART_WaitOnFlagUntilTimeout>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d03c      	beq.n	8007500 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800748e:	e853 3f00 	ldrex	r3, [r3]
 8007492:	623b      	str	r3, [r7, #32]
   return(result);
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800749a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	461a      	mov	r2, r3
 80074a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074a4:	633b      	str	r3, [r7, #48]	; 0x30
 80074a6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80074aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074ac:	e841 2300 	strex	r3, r2, [r1]
 80074b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80074b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d1e6      	bne.n	8007486 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	3308      	adds	r3, #8
 80074be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	e853 3f00 	ldrex	r3, [r3]
 80074c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f023 0301 	bic.w	r3, r3, #1
 80074ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	3308      	adds	r3, #8
 80074d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80074d8:	61fa      	str	r2, [r7, #28]
 80074da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074dc:	69b9      	ldr	r1, [r7, #24]
 80074de:	69fa      	ldr	r2, [r7, #28]
 80074e0:	e841 2300 	strex	r3, r2, [r1]
 80074e4:	617b      	str	r3, [r7, #20]
   return(result);
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d1e5      	bne.n	80074b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2220      	movs	r2, #32
 80074f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e011      	b.n	8007524 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2220      	movs	r2, #32
 8007504:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2220      	movs	r2, #32
 800750a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2200      	movs	r2, #0
 800751e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007522:	2300      	movs	r3, #0
}
 8007524:	4618      	mov	r0, r3
 8007526:	3758      	adds	r7, #88	; 0x58
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	60b9      	str	r1, [r7, #8]
 8007536:	603b      	str	r3, [r7, #0]
 8007538:	4613      	mov	r3, r2
 800753a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800753c:	e049      	b.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800753e:	69bb      	ldr	r3, [r7, #24]
 8007540:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007544:	d045      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007546:	f7fb f965 	bl	8002814 <HAL_GetTick>
 800754a:	4602      	mov	r2, r0
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	1ad3      	subs	r3, r2, r3
 8007550:	69ba      	ldr	r2, [r7, #24]
 8007552:	429a      	cmp	r2, r3
 8007554:	d302      	bcc.n	800755c <UART_WaitOnFlagUntilTimeout+0x30>
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800755c:	2303      	movs	r3, #3
 800755e:	e048      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0304 	and.w	r3, r3, #4
 800756a:	2b00      	cmp	r3, #0
 800756c:	d031      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69db      	ldr	r3, [r3, #28]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b08      	cmp	r3, #8
 800757a:	d110      	bne.n	800759e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2208      	movs	r2, #8
 8007582:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 f838 	bl	80075fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2208      	movs	r2, #8
 800758e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e029      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075ac:	d111      	bne.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80075b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 f81e 	bl	80075fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e00f      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	69da      	ldr	r2, [r3, #28]
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	4013      	ands	r3, r2
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	429a      	cmp	r2, r3
 80075e0:	bf0c      	ite	eq
 80075e2:	2301      	moveq	r3, #1
 80075e4:	2300      	movne	r3, #0
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	461a      	mov	r2, r3
 80075ea:	79fb      	ldrb	r3, [r7, #7]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d0a6      	beq.n	800753e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075fa:	b480      	push	{r7}
 80075fc:	b095      	sub	sp, #84	; 0x54
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007610:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007612:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007616:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	461a      	mov	r2, r3
 800761e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007620:	643b      	str	r3, [r7, #64]	; 0x40
 8007622:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007624:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007626:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007628:	e841 2300 	strex	r3, r2, [r1]
 800762c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800762e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1e6      	bne.n	8007602 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3308      	adds	r3, #8
 800763a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	6a3b      	ldr	r3, [r7, #32]
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	61fb      	str	r3, [r7, #28]
   return(result);
 8007644:	69fb      	ldr	r3, [r7, #28]
 8007646:	f023 0301 	bic.w	r3, r3, #1
 800764a:	64bb      	str	r3, [r7, #72]	; 0x48
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3308      	adds	r3, #8
 8007652:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007654:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007656:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007658:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800765a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800765c:	e841 2300 	strex	r3, r2, [r1]
 8007660:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007664:	2b00      	cmp	r3, #0
 8007666:	d1e5      	bne.n	8007634 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800766c:	2b01      	cmp	r3, #1
 800766e:	d118      	bne.n	80076a2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	60bb      	str	r3, [r7, #8]
   return(result);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f023 0310 	bic.w	r3, r3, #16
 8007684:	647b      	str	r3, [r7, #68]	; 0x44
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	461a      	mov	r2, r3
 800768c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800768e:	61bb      	str	r3, [r7, #24]
 8007690:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007692:	6979      	ldr	r1, [r7, #20]
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	e841 2300 	strex	r3, r2, [r1]
 800769a:	613b      	str	r3, [r7, #16]
   return(result);
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1e6      	bne.n	8007670 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2220      	movs	r2, #32
 80076a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80076b6:	bf00      	nop
 80076b8:	3754      	adds	r7, #84	; 0x54
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr

080076c2 <memset>:
 80076c2:	4402      	add	r2, r0
 80076c4:	4603      	mov	r3, r0
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d100      	bne.n	80076cc <memset+0xa>
 80076ca:	4770      	bx	lr
 80076cc:	f803 1b01 	strb.w	r1, [r3], #1
 80076d0:	e7f9      	b.n	80076c6 <memset+0x4>
	...

080076d4 <__libc_init_array>:
 80076d4:	b570      	push	{r4, r5, r6, lr}
 80076d6:	4d0d      	ldr	r5, [pc, #52]	; (800770c <__libc_init_array+0x38>)
 80076d8:	4c0d      	ldr	r4, [pc, #52]	; (8007710 <__libc_init_array+0x3c>)
 80076da:	1b64      	subs	r4, r4, r5
 80076dc:	10a4      	asrs	r4, r4, #2
 80076de:	2600      	movs	r6, #0
 80076e0:	42a6      	cmp	r6, r4
 80076e2:	d109      	bne.n	80076f8 <__libc_init_array+0x24>
 80076e4:	4d0b      	ldr	r5, [pc, #44]	; (8007714 <__libc_init_array+0x40>)
 80076e6:	4c0c      	ldr	r4, [pc, #48]	; (8007718 <__libc_init_array+0x44>)
 80076e8:	f000 f826 	bl	8007738 <_init>
 80076ec:	1b64      	subs	r4, r4, r5
 80076ee:	10a4      	asrs	r4, r4, #2
 80076f0:	2600      	movs	r6, #0
 80076f2:	42a6      	cmp	r6, r4
 80076f4:	d105      	bne.n	8007702 <__libc_init_array+0x2e>
 80076f6:	bd70      	pop	{r4, r5, r6, pc}
 80076f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80076fc:	4798      	blx	r3
 80076fe:	3601      	adds	r6, #1
 8007700:	e7ee      	b.n	80076e0 <__libc_init_array+0xc>
 8007702:	f855 3b04 	ldr.w	r3, [r5], #4
 8007706:	4798      	blx	r3
 8007708:	3601      	adds	r6, #1
 800770a:	e7f2      	b.n	80076f2 <__libc_init_array+0x1e>
 800770c:	080077a4 	.word	0x080077a4
 8007710:	080077a4 	.word	0x080077a4
 8007714:	080077a4 	.word	0x080077a4
 8007718:	080077a8 	.word	0x080077a8

0800771c <memcpy>:
 800771c:	440a      	add	r2, r1
 800771e:	4291      	cmp	r1, r2
 8007720:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007724:	d100      	bne.n	8007728 <memcpy+0xc>
 8007726:	4770      	bx	lr
 8007728:	b510      	push	{r4, lr}
 800772a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800772e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007732:	4291      	cmp	r1, r2
 8007734:	d1f9      	bne.n	800772a <memcpy+0xe>
 8007736:	bd10      	pop	{r4, pc}

08007738 <_init>:
 8007738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800773a:	bf00      	nop
 800773c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800773e:	bc08      	pop	{r3}
 8007740:	469e      	mov	lr, r3
 8007742:	4770      	bx	lr

08007744 <_fini>:
 8007744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007746:	bf00      	nop
 8007748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800774a:	bc08      	pop	{r3}
 800774c:	469e      	mov	lr, r3
 800774e:	4770      	bx	lr
