Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 14 10:02:12 2025
| Host         : Yehoh running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/train_step_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7a100t
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------+
|      Characteristics      |                                        Path #1                                        |
+---------------------------+---------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                |
| Path Delay                | 6.369                                                                                 |
| Logic Delay               | 1.217(20%)                                                                            |
| Net Delay                 | 5.152(80%)                                                                            |
| Clock Skew                | -0.049                                                                                |
| Slack                     | 3.007                                                                                 |
| Clock Uncertainty         | 0.035                                                                                 |
| Clock Relationship        | Timed                                                                                 |
| Clock Delay Group         | Same Clock                                                                            |
| Logic Levels              | 3                                                                                     |
| Routes                    | 3                                                                                     |
| Logical Path              | FDRE/C-(7)-LUT2-(1)-CARRY4-CARRY4-DSP48E1/A[23]                                       |
| Start Point Clock         | ap_clk                                                                                |
| End Point Clock           | ap_clk                                                                                |
| DSP Block                 | Seq                                                                                   |
| RAM Registers             | None-None                                                                             |
| IO Crossings              | 0                                                                                     |
| Config Crossings          | 0                                                                                     |
| SLR Crossings             | 0                                                                                     |
| PBlocks                   | 0                                                                                     |
| High Fanout               | 7                                                                                     |
| Dont Touch                | 0                                                                                     |
| Mark Debug                | 0                                                                                     |
| Start Point Pin Primitive | FDRE/C                                                                                |
| End Point Pin Primitive   | DSP48E1/A[23]                                                                         |
| Start Point Pin           | train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]/C |
| End Point Pin             | p_reg_reg/A[23]                                                                       |
+---------------------------+---------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+---+-----+
| End Point Clock | Requirement |  0 |  1  | 2 |  3  |
+-----------------+-------------+----+-----+---+-----+
| ap_clk          | 10.000ns    | 96 | 697 | 9 | 198 |
+-----------------+-------------+----+-----+---+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


