`timescale 1ns / 1ps
module Register_file_8x8(
input clk,
input enable,
input [2:0] wr_addr,rd_addr1,rd_addr2,
input [7:0] data_in,
output [7:0] data_out1, data_out2
    );
 reg [7:0] regs[7:0];
 always@(posedge clk) begin
 if(enable)
 regs[wr_addr]<=data_in;
 end
 assign data_out1=regs[rd_addr1];
 assign data_out2= regs[rd_addr2];
endmodule
