BOARD = zc706
UBOOT_CONFIG = zc70x
BOARD_MODEL = xilinx.com:zc706:part0:1.0
PART = xc7z045ffg900-2

include ../../common/common.mk

.PRECIOUS: src/verilog/clocking.vh
