
MPU6050_DMP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011e1c  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ed8  08012008  08012008  00013008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013ee0  08013ee0  00015278  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013ee0  08013ee0  00014ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013ee8  08013ee8  00015278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013ee8  08013ee8  00014ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013eec  08013eec  00014eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  08013ef0  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000708  20000278  08014168  00015278  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000980  08014168  00015980  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00015278  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018414  00000000  00000000  000152a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004669  00000000  00000000  0002d6b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001888  00000000  00000000  00031d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012eb  00000000  00000000  000335a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000235d3  00000000  00000000  00034893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023630  00000000  00000000  00057e66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad462  00000000  00000000  0007b496  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001288f8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c3c  00000000  00000000  0012893c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00130578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000278 	.word	0x20000278
 8000204:	00000000 	.word	0x00000000
 8000208:	08011fec 	.word	0x08011fec

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000027c 	.word	0x2000027c
 8000224:	08011fec 	.word	0x08011fec

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	@ 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000eae:	2afd      	cmp	r2, #253	@ 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	@ 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	@ 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	@ 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_f2uiz>:
 8001234:	0042      	lsls	r2, r0, #1
 8001236:	d20e      	bcs.n	8001256 <__aeabi_f2uiz+0x22>
 8001238:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800123c:	d30b      	bcc.n	8001256 <__aeabi_f2uiz+0x22>
 800123e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001242:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001246:	d409      	bmi.n	800125c <__aeabi_f2uiz+0x28>
 8001248:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800124c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001250:	fa23 f002 	lsr.w	r0, r3, r2
 8001254:	4770      	bx	lr
 8001256:	f04f 0000 	mov.w	r0, #0
 800125a:	4770      	bx	lr
 800125c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001260:	d101      	bne.n	8001266 <__aeabi_f2uiz+0x32>
 8001262:	0242      	lsls	r2, r0, #9
 8001264:	d102      	bne.n	800126c <__aeabi_f2uiz+0x38>
 8001266:	f04f 30ff 	mov.w	r0, #4294967295
 800126a:	4770      	bx	lr
 800126c:	f04f 0000 	mov.w	r0, #0
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <__aeabi_ldivmod>:
 8001274:	b97b      	cbnz	r3, 8001296 <__aeabi_ldivmod+0x22>
 8001276:	b972      	cbnz	r2, 8001296 <__aeabi_ldivmod+0x22>
 8001278:	2900      	cmp	r1, #0
 800127a:	bfbe      	ittt	lt
 800127c:	2000      	movlt	r0, #0
 800127e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001282:	e006      	blt.n	8001292 <__aeabi_ldivmod+0x1e>
 8001284:	bf08      	it	eq
 8001286:	2800      	cmpeq	r0, #0
 8001288:	bf1c      	itt	ne
 800128a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800128e:	f04f 30ff 	movne.w	r0, #4294967295
 8001292:	f000 b9f5 	b.w	8001680 <__aeabi_idiv0>
 8001296:	f1ad 0c08 	sub.w	ip, sp, #8
 800129a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800129e:	2900      	cmp	r1, #0
 80012a0:	db09      	blt.n	80012b6 <__aeabi_ldivmod+0x42>
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	db1a      	blt.n	80012dc <__aeabi_ldivmod+0x68>
 80012a6:	f000 f86b 	bl	8001380 <__udivmoddi4>
 80012aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012b2:	b004      	add	sp, #16
 80012b4:	4770      	bx	lr
 80012b6:	4240      	negs	r0, r0
 80012b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012bc:	2b00      	cmp	r3, #0
 80012be:	db1b      	blt.n	80012f8 <__aeabi_ldivmod+0x84>
 80012c0:	f000 f85e 	bl	8001380 <__udivmoddi4>
 80012c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012cc:	b004      	add	sp, #16
 80012ce:	4240      	negs	r0, r0
 80012d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012d4:	4252      	negs	r2, r2
 80012d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012da:	4770      	bx	lr
 80012dc:	4252      	negs	r2, r2
 80012de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012e2:	f000 f84d 	bl	8001380 <__udivmoddi4>
 80012e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80012ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012ee:	b004      	add	sp, #16
 80012f0:	4240      	negs	r0, r0
 80012f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80012f6:	4770      	bx	lr
 80012f8:	4252      	negs	r2, r2
 80012fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80012fe:	f000 f83f 	bl	8001380 <__udivmoddi4>
 8001302:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001306:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800130a:	b004      	add	sp, #16
 800130c:	4252      	negs	r2, r2
 800130e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001312:	4770      	bx	lr

08001314 <__aeabi_d2lz>:
 8001314:	b538      	push	{r3, r4, r5, lr}
 8001316:	2200      	movs	r2, #0
 8001318:	2300      	movs	r3, #0
 800131a:	4604      	mov	r4, r0
 800131c:	460d      	mov	r5, r1
 800131e:	f7ff fbb9 	bl	8000a94 <__aeabi_dcmplt>
 8001322:	b928      	cbnz	r0, 8001330 <__aeabi_d2lz+0x1c>
 8001324:	4620      	mov	r0, r4
 8001326:	4629      	mov	r1, r5
 8001328:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800132c:	f000 b80a 	b.w	8001344 <__aeabi_d2ulz>
 8001330:	4620      	mov	r0, r4
 8001332:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001336:	f000 f805 	bl	8001344 <__aeabi_d2ulz>
 800133a:	4240      	negs	r0, r0
 800133c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001340:	bd38      	pop	{r3, r4, r5, pc}
 8001342:	bf00      	nop

08001344 <__aeabi_d2ulz>:
 8001344:	b5d0      	push	{r4, r6, r7, lr}
 8001346:	2200      	movs	r2, #0
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <__aeabi_d2ulz+0x34>)
 800134a:	4606      	mov	r6, r0
 800134c:	460f      	mov	r7, r1
 800134e:	f7ff f92f 	bl	80005b0 <__aeabi_dmul>
 8001352:	f7ff fc05 	bl	8000b60 <__aeabi_d2uiz>
 8001356:	4604      	mov	r4, r0
 8001358:	f7ff f8b0 	bl	80004bc <__aeabi_ui2d>
 800135c:	2200      	movs	r2, #0
 800135e:	4b07      	ldr	r3, [pc, #28]	@ (800137c <__aeabi_d2ulz+0x38>)
 8001360:	f7ff f926 	bl	80005b0 <__aeabi_dmul>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4630      	mov	r0, r6
 800136a:	4639      	mov	r1, r7
 800136c:	f7fe ff68 	bl	8000240 <__aeabi_dsub>
 8001370:	f7ff fbf6 	bl	8000b60 <__aeabi_d2uiz>
 8001374:	4621      	mov	r1, r4
 8001376:	bdd0      	pop	{r4, r6, r7, pc}
 8001378:	3df00000 	.word	0x3df00000
 800137c:	41f00000 	.word	0x41f00000

08001380 <__udivmoddi4>:
 8001380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001384:	9d08      	ldr	r5, [sp, #32]
 8001386:	468e      	mov	lr, r1
 8001388:	4604      	mov	r4, r0
 800138a:	4688      	mov	r8, r1
 800138c:	2b00      	cmp	r3, #0
 800138e:	d14a      	bne.n	8001426 <__udivmoddi4+0xa6>
 8001390:	428a      	cmp	r2, r1
 8001392:	4617      	mov	r7, r2
 8001394:	d962      	bls.n	800145c <__udivmoddi4+0xdc>
 8001396:	fab2 f682 	clz	r6, r2
 800139a:	b14e      	cbz	r6, 80013b0 <__udivmoddi4+0x30>
 800139c:	f1c6 0320 	rsb	r3, r6, #32
 80013a0:	fa01 f806 	lsl.w	r8, r1, r6
 80013a4:	fa20 f303 	lsr.w	r3, r0, r3
 80013a8:	40b7      	lsls	r7, r6
 80013aa:	ea43 0808 	orr.w	r8, r3, r8
 80013ae:	40b4      	lsls	r4, r6
 80013b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80013b8:	fa1f fc87 	uxth.w	ip, r7
 80013bc:	fb0e 8811 	mls	r8, lr, r1, r8
 80013c0:	fb01 f20c 	mul.w	r2, r1, ip
 80013c4:	0c23      	lsrs	r3, r4, #16
 80013c6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d909      	bls.n	80013e2 <__udivmoddi4+0x62>
 80013ce:	18fb      	adds	r3, r7, r3
 80013d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80013d4:	f080 80eb 	bcs.w	80015ae <__udivmoddi4+0x22e>
 80013d8:	429a      	cmp	r2, r3
 80013da:	f240 80e8 	bls.w	80015ae <__udivmoddi4+0x22e>
 80013de:	3902      	subs	r1, #2
 80013e0:	443b      	add	r3, r7
 80013e2:	1a9a      	subs	r2, r3, r2
 80013e4:	fbb2 f0fe 	udiv	r0, r2, lr
 80013e8:	fb0e 2210 	mls	r2, lr, r0, r2
 80013ec:	fb00 fc0c 	mul.w	ip, r0, ip
 80013f0:	b2a3      	uxth	r3, r4
 80013f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80013f6:	459c      	cmp	ip, r3
 80013f8:	d909      	bls.n	800140e <__udivmoddi4+0x8e>
 80013fa:	18fb      	adds	r3, r7, r3
 80013fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8001400:	f080 80d7 	bcs.w	80015b2 <__udivmoddi4+0x232>
 8001404:	459c      	cmp	ip, r3
 8001406:	f240 80d4 	bls.w	80015b2 <__udivmoddi4+0x232>
 800140a:	443b      	add	r3, r7
 800140c:	3802      	subs	r0, #2
 800140e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001412:	2100      	movs	r1, #0
 8001414:	eba3 030c 	sub.w	r3, r3, ip
 8001418:	b11d      	cbz	r5, 8001422 <__udivmoddi4+0xa2>
 800141a:	2200      	movs	r2, #0
 800141c:	40f3      	lsrs	r3, r6
 800141e:	e9c5 3200 	strd	r3, r2, [r5]
 8001422:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001426:	428b      	cmp	r3, r1
 8001428:	d905      	bls.n	8001436 <__udivmoddi4+0xb6>
 800142a:	b10d      	cbz	r5, 8001430 <__udivmoddi4+0xb0>
 800142c:	e9c5 0100 	strd	r0, r1, [r5]
 8001430:	2100      	movs	r1, #0
 8001432:	4608      	mov	r0, r1
 8001434:	e7f5      	b.n	8001422 <__udivmoddi4+0xa2>
 8001436:	fab3 f183 	clz	r1, r3
 800143a:	2900      	cmp	r1, #0
 800143c:	d146      	bne.n	80014cc <__udivmoddi4+0x14c>
 800143e:	4573      	cmp	r3, lr
 8001440:	d302      	bcc.n	8001448 <__udivmoddi4+0xc8>
 8001442:	4282      	cmp	r2, r0
 8001444:	f200 8108 	bhi.w	8001658 <__udivmoddi4+0x2d8>
 8001448:	1a84      	subs	r4, r0, r2
 800144a:	eb6e 0203 	sbc.w	r2, lr, r3
 800144e:	2001      	movs	r0, #1
 8001450:	4690      	mov	r8, r2
 8001452:	2d00      	cmp	r5, #0
 8001454:	d0e5      	beq.n	8001422 <__udivmoddi4+0xa2>
 8001456:	e9c5 4800 	strd	r4, r8, [r5]
 800145a:	e7e2      	b.n	8001422 <__udivmoddi4+0xa2>
 800145c:	2a00      	cmp	r2, #0
 800145e:	f000 8091 	beq.w	8001584 <__udivmoddi4+0x204>
 8001462:	fab2 f682 	clz	r6, r2
 8001466:	2e00      	cmp	r6, #0
 8001468:	f040 80a5 	bne.w	80015b6 <__udivmoddi4+0x236>
 800146c:	1a8a      	subs	r2, r1, r2
 800146e:	2101      	movs	r1, #1
 8001470:	0c03      	lsrs	r3, r0, #16
 8001472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001476:	b280      	uxth	r0, r0
 8001478:	b2bc      	uxth	r4, r7
 800147a:	fbb2 fcfe 	udiv	ip, r2, lr
 800147e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001486:	fb04 f20c 	mul.w	r2, r4, ip
 800148a:	429a      	cmp	r2, r3
 800148c:	d907      	bls.n	800149e <__udivmoddi4+0x11e>
 800148e:	18fb      	adds	r3, r7, r3
 8001490:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001494:	d202      	bcs.n	800149c <__udivmoddi4+0x11c>
 8001496:	429a      	cmp	r2, r3
 8001498:	f200 80e3 	bhi.w	8001662 <__udivmoddi4+0x2e2>
 800149c:	46c4      	mov	ip, r8
 800149e:	1a9b      	subs	r3, r3, r2
 80014a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80014a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80014a8:	fb02 f404 	mul.w	r4, r2, r4
 80014ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80014b0:	429c      	cmp	r4, r3
 80014b2:	d907      	bls.n	80014c4 <__udivmoddi4+0x144>
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80014ba:	d202      	bcs.n	80014c2 <__udivmoddi4+0x142>
 80014bc:	429c      	cmp	r4, r3
 80014be:	f200 80cd 	bhi.w	800165c <__udivmoddi4+0x2dc>
 80014c2:	4602      	mov	r2, r0
 80014c4:	1b1b      	subs	r3, r3, r4
 80014c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80014ca:	e7a5      	b.n	8001418 <__udivmoddi4+0x98>
 80014cc:	f1c1 0620 	rsb	r6, r1, #32
 80014d0:	408b      	lsls	r3, r1
 80014d2:	fa22 f706 	lsr.w	r7, r2, r6
 80014d6:	431f      	orrs	r7, r3
 80014d8:	fa2e fa06 	lsr.w	sl, lr, r6
 80014dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80014e0:	fbba f8f9 	udiv	r8, sl, r9
 80014e4:	fa0e fe01 	lsl.w	lr, lr, r1
 80014e8:	fa20 f306 	lsr.w	r3, r0, r6
 80014ec:	fb09 aa18 	mls	sl, r9, r8, sl
 80014f0:	fa1f fc87 	uxth.w	ip, r7
 80014f4:	ea43 030e 	orr.w	r3, r3, lr
 80014f8:	fa00 fe01 	lsl.w	lr, r0, r1
 80014fc:	fb08 f00c 	mul.w	r0, r8, ip
 8001500:	0c1c      	lsrs	r4, r3, #16
 8001502:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001506:	42a0      	cmp	r0, r4
 8001508:	fa02 f201 	lsl.w	r2, r2, r1
 800150c:	d90a      	bls.n	8001524 <__udivmoddi4+0x1a4>
 800150e:	193c      	adds	r4, r7, r4
 8001510:	f108 3aff 	add.w	sl, r8, #4294967295
 8001514:	f080 809e 	bcs.w	8001654 <__udivmoddi4+0x2d4>
 8001518:	42a0      	cmp	r0, r4
 800151a:	f240 809b 	bls.w	8001654 <__udivmoddi4+0x2d4>
 800151e:	f1a8 0802 	sub.w	r8, r8, #2
 8001522:	443c      	add	r4, r7
 8001524:	1a24      	subs	r4, r4, r0
 8001526:	b298      	uxth	r0, r3
 8001528:	fbb4 f3f9 	udiv	r3, r4, r9
 800152c:	fb09 4413 	mls	r4, r9, r3, r4
 8001530:	fb03 fc0c 	mul.w	ip, r3, ip
 8001534:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001538:	45a4      	cmp	ip, r4
 800153a:	d909      	bls.n	8001550 <__udivmoddi4+0x1d0>
 800153c:	193c      	adds	r4, r7, r4
 800153e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001542:	f080 8085 	bcs.w	8001650 <__udivmoddi4+0x2d0>
 8001546:	45a4      	cmp	ip, r4
 8001548:	f240 8082 	bls.w	8001650 <__udivmoddi4+0x2d0>
 800154c:	3b02      	subs	r3, #2
 800154e:	443c      	add	r4, r7
 8001550:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001554:	eba4 040c 	sub.w	r4, r4, ip
 8001558:	fba0 8c02 	umull	r8, ip, r0, r2
 800155c:	4564      	cmp	r4, ip
 800155e:	4643      	mov	r3, r8
 8001560:	46e1      	mov	r9, ip
 8001562:	d364      	bcc.n	800162e <__udivmoddi4+0x2ae>
 8001564:	d061      	beq.n	800162a <__udivmoddi4+0x2aa>
 8001566:	b15d      	cbz	r5, 8001580 <__udivmoddi4+0x200>
 8001568:	ebbe 0203 	subs.w	r2, lr, r3
 800156c:	eb64 0409 	sbc.w	r4, r4, r9
 8001570:	fa04 f606 	lsl.w	r6, r4, r6
 8001574:	fa22 f301 	lsr.w	r3, r2, r1
 8001578:	431e      	orrs	r6, r3
 800157a:	40cc      	lsrs	r4, r1
 800157c:	e9c5 6400 	strd	r6, r4, [r5]
 8001580:	2100      	movs	r1, #0
 8001582:	e74e      	b.n	8001422 <__udivmoddi4+0xa2>
 8001584:	fbb1 fcf2 	udiv	ip, r1, r2
 8001588:	0c01      	lsrs	r1, r0, #16
 800158a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800158e:	b280      	uxth	r0, r0
 8001590:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001594:	463b      	mov	r3, r7
 8001596:	fbb1 f1f7 	udiv	r1, r1, r7
 800159a:	4638      	mov	r0, r7
 800159c:	463c      	mov	r4, r7
 800159e:	46b8      	mov	r8, r7
 80015a0:	46be      	mov	lr, r7
 80015a2:	2620      	movs	r6, #32
 80015a4:	eba2 0208 	sub.w	r2, r2, r8
 80015a8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80015ac:	e765      	b.n	800147a <__udivmoddi4+0xfa>
 80015ae:	4601      	mov	r1, r0
 80015b0:	e717      	b.n	80013e2 <__udivmoddi4+0x62>
 80015b2:	4610      	mov	r0, r2
 80015b4:	e72b      	b.n	800140e <__udivmoddi4+0x8e>
 80015b6:	f1c6 0120 	rsb	r1, r6, #32
 80015ba:	fa2e fc01 	lsr.w	ip, lr, r1
 80015be:	40b7      	lsls	r7, r6
 80015c0:	fa0e fe06 	lsl.w	lr, lr, r6
 80015c4:	fa20 f101 	lsr.w	r1, r0, r1
 80015c8:	ea41 010e 	orr.w	r1, r1, lr
 80015cc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80015d0:	fbbc f8fe 	udiv	r8, ip, lr
 80015d4:	b2bc      	uxth	r4, r7
 80015d6:	fb0e cc18 	mls	ip, lr, r8, ip
 80015da:	fb08 f904 	mul.w	r9, r8, r4
 80015de:	0c0a      	lsrs	r2, r1, #16
 80015e0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80015e4:	40b0      	lsls	r0, r6
 80015e6:	4591      	cmp	r9, r2
 80015e8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80015ec:	b280      	uxth	r0, r0
 80015ee:	d93e      	bls.n	800166e <__udivmoddi4+0x2ee>
 80015f0:	18ba      	adds	r2, r7, r2
 80015f2:	f108 3cff 	add.w	ip, r8, #4294967295
 80015f6:	d201      	bcs.n	80015fc <__udivmoddi4+0x27c>
 80015f8:	4591      	cmp	r9, r2
 80015fa:	d81f      	bhi.n	800163c <__udivmoddi4+0x2bc>
 80015fc:	eba2 0209 	sub.w	r2, r2, r9
 8001600:	fbb2 f9fe 	udiv	r9, r2, lr
 8001604:	fb09 f804 	mul.w	r8, r9, r4
 8001608:	fb0e 2a19 	mls	sl, lr, r9, r2
 800160c:	b28a      	uxth	r2, r1
 800160e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001612:	4542      	cmp	r2, r8
 8001614:	d229      	bcs.n	800166a <__udivmoddi4+0x2ea>
 8001616:	18ba      	adds	r2, r7, r2
 8001618:	f109 31ff 	add.w	r1, r9, #4294967295
 800161c:	d2c2      	bcs.n	80015a4 <__udivmoddi4+0x224>
 800161e:	4542      	cmp	r2, r8
 8001620:	d2c0      	bcs.n	80015a4 <__udivmoddi4+0x224>
 8001622:	f1a9 0102 	sub.w	r1, r9, #2
 8001626:	443a      	add	r2, r7
 8001628:	e7bc      	b.n	80015a4 <__udivmoddi4+0x224>
 800162a:	45c6      	cmp	lr, r8
 800162c:	d29b      	bcs.n	8001566 <__udivmoddi4+0x1e6>
 800162e:	ebb8 0302 	subs.w	r3, r8, r2
 8001632:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001636:	3801      	subs	r0, #1
 8001638:	46e1      	mov	r9, ip
 800163a:	e794      	b.n	8001566 <__udivmoddi4+0x1e6>
 800163c:	eba7 0909 	sub.w	r9, r7, r9
 8001640:	444a      	add	r2, r9
 8001642:	fbb2 f9fe 	udiv	r9, r2, lr
 8001646:	f1a8 0c02 	sub.w	ip, r8, #2
 800164a:	fb09 f804 	mul.w	r8, r9, r4
 800164e:	e7db      	b.n	8001608 <__udivmoddi4+0x288>
 8001650:	4603      	mov	r3, r0
 8001652:	e77d      	b.n	8001550 <__udivmoddi4+0x1d0>
 8001654:	46d0      	mov	r8, sl
 8001656:	e765      	b.n	8001524 <__udivmoddi4+0x1a4>
 8001658:	4608      	mov	r0, r1
 800165a:	e6fa      	b.n	8001452 <__udivmoddi4+0xd2>
 800165c:	443b      	add	r3, r7
 800165e:	3a02      	subs	r2, #2
 8001660:	e730      	b.n	80014c4 <__udivmoddi4+0x144>
 8001662:	f1ac 0c02 	sub.w	ip, ip, #2
 8001666:	443b      	add	r3, r7
 8001668:	e719      	b.n	800149e <__udivmoddi4+0x11e>
 800166a:	4649      	mov	r1, r9
 800166c:	e79a      	b.n	80015a4 <__udivmoddi4+0x224>
 800166e:	eba2 0209 	sub.w	r2, r2, r9
 8001672:	fbb2 f9fe 	udiv	r9, r2, lr
 8001676:	46c4      	mov	ip, r8
 8001678:	fb09 f804 	mul.w	r8, r9, r4
 800167c:	e7c4      	b.n	8001608 <__udivmoddi4+0x288>
 800167e:	bf00      	nop

08001680 <__aeabi_idiv0>:
 8001680:	4770      	bx	lr
 8001682:	bf00      	nop

08001684 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 8001688:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800168c:	23c8      	movs	r3, #200	@ 0xc8
 800168e:	4904      	ldr	r1, [pc, #16]	@ (80016a0 <dmp_load_motion_driver_firmware+0x1c>)
 8001690:	f640 30f6 	movw	r0, #3062	@ 0xbf6
 8001694:	f004 fe26 	bl	80062e4 <mpu_load_firmware>
 8001698:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800169a:	4618      	mov	r0, r3
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	08012638 	.word	0x08012638

080016a4 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 80016ae:	4a6e      	ldr	r2, [pc, #440]	@ (8001868 <dmp_set_orientation+0x1c4>)
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	6812      	ldr	r2, [r2, #0]
 80016b6:	4611      	mov	r1, r2
 80016b8:	8019      	strh	r1, [r3, #0]
 80016ba:	3302      	adds	r3, #2
 80016bc:	0c12      	lsrs	r2, r2, #16
 80016be:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 80016c0:	4a6a      	ldr	r2, [pc, #424]	@ (800186c <dmp_set_orientation+0x1c8>)
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	6812      	ldr	r2, [r2, #0]
 80016c8:	4611      	mov	r1, r2
 80016ca:	8019      	strh	r1, [r3, #0]
 80016cc:	3302      	adds	r3, #2
 80016ce:	0c12      	lsrs	r2, r2, #16
 80016d0:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 80016d2:	4a67      	ldr	r2, [pc, #412]	@ (8001870 <dmp_set_orientation+0x1cc>)
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	4611      	mov	r1, r2
 80016dc:	8019      	strh	r1, [r3, #0]
 80016de:	3302      	adds	r3, #2
 80016e0:	0c12      	lsrs	r2, r2, #16
 80016e2:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 80016e4:	4a63      	ldr	r2, [pc, #396]	@ (8001874 <dmp_set_orientation+0x1d0>)
 80016e6:	f107 0308 	add.w	r3, r7, #8
 80016ea:	6812      	ldr	r2, [r2, #0]
 80016ec:	4611      	mov	r1, r2
 80016ee:	8019      	strh	r1, [r3, #0]
 80016f0:	3302      	adds	r3, #2
 80016f2:	0c12      	lsrs	r2, r2, #16
 80016f4:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 80016f6:	88fb      	ldrh	r3, [r7, #6]
 80016f8:	f003 0303 	and.w	r3, r3, #3
 80016fc:	3320      	adds	r3, #32
 80016fe:	443b      	add	r3, r7
 8001700:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001704:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	08db      	lsrs	r3, r3, #3
 800170a:	b29b      	uxth	r3, r3
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	3320      	adds	r3, #32
 8001712:	443b      	add	r3, r7
 8001714:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001718:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	099b      	lsrs	r3, r3, #6
 800171e:	b29b      	uxth	r3, r3
 8001720:	f003 0303 	and.w	r3, r3, #3
 8001724:	3320      	adds	r3, #32
 8001726:	443b      	add	r3, r7
 8001728:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800172c:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	3320      	adds	r3, #32
 8001736:	443b      	add	r3, r7
 8001738:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800173c:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	08db      	lsrs	r3, r3, #3
 8001742:	b29b      	uxth	r3, r3
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	3320      	adds	r3, #32
 800174a:	443b      	add	r3, r7
 800174c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001750:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	099b      	lsrs	r3, r3, #6
 8001756:	b29b      	uxth	r3, r3
 8001758:	f003 0303 	and.w	r3, r3, #3
 800175c:	3320      	adds	r3, #32
 800175e:	443b      	add	r3, r7
 8001760:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001764:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 8001766:	f107 031c 	add.w	r3, r7, #28
 800176a:	461a      	mov	r2, r3
 800176c:	2103      	movs	r1, #3
 800176e:	f240 4026 	movw	r0, #1062	@ 0x426
 8001772:	f004 fd13 	bl	800619c <mpu_write_mem>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d002      	beq.n	8001782 <dmp_set_orientation+0xde>
        return -1;
 800177c:	f04f 33ff 	mov.w	r3, #4294967295
 8001780:	e06e      	b.n	8001860 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 8001782:	f107 0318 	add.w	r3, r7, #24
 8001786:	461a      	mov	r2, r3
 8001788:	2103      	movs	r1, #3
 800178a:	f240 402a 	movw	r0, #1066	@ 0x42a
 800178e:	f004 fd05 	bl	800619c <mpu_write_mem>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d002      	beq.n	800179e <dmp_set_orientation+0xfa>
        return -1;
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
 800179c:	e060      	b.n	8001860 <dmp_set_orientation+0x1bc>

    memcpy(gyro_regs, gyro_sign, 3);
 800179e:	f107 031c 	add.w	r3, r7, #28
 80017a2:	f107 020c 	add.w	r2, r7, #12
 80017a6:	6812      	ldr	r2, [r2, #0]
 80017a8:	4611      	mov	r1, r2
 80017aa:	8019      	strh	r1, [r3, #0]
 80017ac:	3302      	adds	r3, #2
 80017ae:	0c12      	lsrs	r2, r2, #16
 80017b0:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 80017b2:	f107 0318 	add.w	r3, r7, #24
 80017b6:	f107 0208 	add.w	r2, r7, #8
 80017ba:	6812      	ldr	r2, [r2, #0]
 80017bc:	4611      	mov	r1, r2
 80017be:	8019      	strh	r1, [r3, #0]
 80017c0:	3302      	adds	r3, #2
 80017c2:	0c12      	lsrs	r2, r2, #16
 80017c4:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 80017c6:	88fb      	ldrh	r3, [r7, #6]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d009      	beq.n	80017e4 <dmp_set_orientation+0x140>
        gyro_regs[0] |= 1;
 80017d0:	7f3b      	ldrb	r3, [r7, #28]
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 80017da:	7e3b      	ldrb	r3, [r7, #24]
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 80017e4:	88fb      	ldrh	r3, [r7, #6]
 80017e6:	f003 0320 	and.w	r3, r3, #32
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d009      	beq.n	8001802 <dmp_set_orientation+0x15e>
        gyro_regs[1] |= 1;
 80017ee:	7f7b      	ldrb	r3, [r7, #29]
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 80017f8:	7e7b      	ldrb	r3, [r7, #25]
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001808:	2b00      	cmp	r3, #0
 800180a:	d009      	beq.n	8001820 <dmp_set_orientation+0x17c>
        gyro_regs[2] |= 1;
 800180c:	7fbb      	ldrb	r3, [r7, #30]
 800180e:	f043 0301 	orr.w	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 8001816:	7ebb      	ldrb	r3, [r7, #26]
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	b2db      	uxtb	r3, r3
 800181e:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 8001820:	f107 031c 	add.w	r3, r7, #28
 8001824:	461a      	mov	r2, r3
 8001826:	2103      	movs	r1, #3
 8001828:	f44f 6088 	mov.w	r0, #1088	@ 0x440
 800182c:	f004 fcb6 	bl	800619c <mpu_write_mem>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <dmp_set_orientation+0x198>
        return -1;
 8001836:	f04f 33ff 	mov.w	r3, #4294967295
 800183a:	e011      	b.n	8001860 <dmp_set_orientation+0x1bc>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800183c:	f107 0318 	add.w	r3, r7, #24
 8001840:	461a      	mov	r2, r3
 8001842:	2103      	movs	r1, #3
 8001844:	f240 4031 	movw	r0, #1073	@ 0x431
 8001848:	f004 fca8 	bl	800619c <mpu_write_mem>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d002      	beq.n	8001858 <dmp_set_orientation+0x1b4>
        return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
 8001856:	e003      	b.n	8001860 <dmp_set_orientation+0x1bc>
    dmp.orient = orient;
 8001858:	4a07      	ldr	r2, [pc, #28]	@ (8001878 <dmp_set_orientation+0x1d4>)
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	8113      	strh	r3, [r2, #8]
    return 0;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	3720      	adds	r7, #32
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	08012008 	.word	0x08012008
 800186c:	0801200c 	.word	0x0801200c
 8001870:	08012010 	.word	0x08012010
 8001874:	08012014 	.word	0x08012014
 8001878:	20000294 	.word	0x20000294

0800187c <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 800187c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001880:	b08c      	sub	sp, #48	@ 0x30
 8001882:	af00      	add	r7, sp, #0
 8001884:	61f8      	str	r0, [r7, #28]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 8001886:	4b80      	ldr	r3, [pc, #512]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 8001888:	891b      	ldrh	r3, [r3, #8]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	69fa      	ldr	r2, [r7, #28]
 8001892:	4413      	add	r3, r2
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dmp.orient & 4)
 8001898:	4b7b      	ldr	r3, [pc, #492]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 800189a:	891b      	ldrh	r3, [r3, #8]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <dmp_set_gyro_bias+0x2e>
        gyro_bias_body[0] *= -1;
 80018a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018a6:	425b      	negs	r3, r3
 80018a8:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 80018aa:	4b77      	ldr	r3, [pc, #476]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018ac:	891b      	ldrh	r3, [r3, #8]
 80018ae:	08db      	lsrs	r3, r3, #3
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	f003 0303 	and.w	r3, r3, #3
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	69fa      	ldr	r2, [r7, #28]
 80018ba:	4413      	add	r3, r2
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (dmp.orient & 0x20)
 80018c0:	4b71      	ldr	r3, [pc, #452]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018c2:	891b      	ldrh	r3, [r3, #8]
 80018c4:	f003 0320 	and.w	r3, r3, #32
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d002      	beq.n	80018d2 <dmp_set_gyro_bias+0x56>
        gyro_bias_body[1] *= -1;
 80018cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ce:	425b      	negs	r3, r3
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 80018d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018d4:	891b      	ldrh	r3, [r3, #8]
 80018d6:	099b      	lsrs	r3, r3, #6
 80018d8:	b29b      	uxth	r3, r3
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	69fa      	ldr	r2, [r7, #28]
 80018e2:	4413      	add	r3, r2
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dmp.orient & 0x100)
 80018e8:	4b67      	ldr	r3, [pc, #412]	@ (8001a88 <dmp_set_gyro_bias+0x20c>)
 80018ea:	891b      	ldrh	r3, [r3, #8]
 80018ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d002      	beq.n	80018fa <dmp_set_gyro_bias+0x7e>
        gyro_bias_body[2] *= -1;
 80018f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f6:	425b      	negs	r3, r3
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 80018fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fc:	17da      	asrs	r2, r3, #31
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	617a      	str	r2, [r7, #20]
 8001902:	4b62      	ldr	r3, [pc, #392]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 8001904:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001908:	460a      	mov	r2, r1
 800190a:	fb03 f202 	mul.w	r2, r3, r2
 800190e:	2300      	movs	r3, #0
 8001910:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001914:	4601      	mov	r1, r0
 8001916:	fb01 f303 	mul.w	r3, r1, r3
 800191a:	4413      	add	r3, r2
 800191c:	4a5b      	ldr	r2, [pc, #364]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800191e:	6939      	ldr	r1, [r7, #16]
 8001920:	fba1 ab02 	umull	sl, fp, r1, r2
 8001924:	445b      	add	r3, fp
 8001926:	469b      	mov	fp, r3
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8001934:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8001938:	ea4f 73ab 	mov.w	r3, fp, asr #30
 800193c:	4613      	mov	r3, r2
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 8001940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001942:	17da      	asrs	r2, r3, #31
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	60fa      	str	r2, [r7, #12]
 8001948:	4b50      	ldr	r3, [pc, #320]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800194a:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800194e:	465a      	mov	r2, fp
 8001950:	fb03 f202 	mul.w	r2, r3, r2
 8001954:	2300      	movs	r3, #0
 8001956:	4651      	mov	r1, sl
 8001958:	fb01 f303 	mul.w	r3, r1, r3
 800195c:	4413      	add	r3, r2
 800195e:	4a4b      	ldr	r2, [pc, #300]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 8001960:	4651      	mov	r1, sl
 8001962:	fba1 8902 	umull	r8, r9, r1, r2
 8001966:	444b      	add	r3, r9
 8001968:	4699      	mov	r9, r3
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8001976:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 800197a:	ea4f 73a9 	mov.w	r3, r9, asr #30
 800197e:	4613      	mov	r3, r2
 8001980:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 8001982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001984:	17da      	asrs	r2, r3, #31
 8001986:	603b      	str	r3, [r7, #0]
 8001988:	607a      	str	r2, [r7, #4]
 800198a:	4b40      	ldr	r3, [pc, #256]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 800198c:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001990:	464a      	mov	r2, r9
 8001992:	fb03 f202 	mul.w	r2, r3, r2
 8001996:	2300      	movs	r3, #0
 8001998:	4641      	mov	r1, r8
 800199a:	fb01 f303 	mul.w	r3, r1, r3
 800199e:	4413      	add	r3, r2
 80019a0:	4a3a      	ldr	r2, [pc, #232]	@ (8001a8c <dmp_set_gyro_bias+0x210>)
 80019a2:	4641      	mov	r1, r8
 80019a4:	fba1 4502 	umull	r4, r5, r1, r2
 80019a8:	442b      	add	r3, r5
 80019aa:	461d      	mov	r5, r3
 80019ac:	f04f 0200 	mov.w	r2, #0
 80019b0:	f04f 0300 	mov.w	r3, #0
 80019b4:	0fa2      	lsrs	r2, r4, #30
 80019b6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 80019ba:	17ab      	asrs	r3, r5, #30
 80019bc:	4613      	mov	r3, r2
 80019be:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	161b      	asrs	r3, r3, #24
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 80019ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019cc:	141b      	asrs	r3, r3, #16
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 80019d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d6:	121b      	asrs	r3, r3, #8
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 80019de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 80019e6:	f107 0320 	add.w	r3, r7, #32
 80019ea:	461a      	mov	r2, r3
 80019ec:	2104      	movs	r1, #4
 80019ee:	f44f 7074 	mov.w	r0, #976	@ 0x3d0
 80019f2:	f004 fbd3 	bl	800619c <mpu_write_mem>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <dmp_set_gyro_bias+0x186>
        return -1;
 80019fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001a00:	e03c      	b.n	8001a7c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 8001a02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a04:	161b      	asrs	r3, r3, #24
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 8001a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a0e:	141b      	asrs	r3, r3, #16
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 8001a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a18:	121b      	asrs	r3, r3, #8
 8001a1a:	b2db      	uxtb	r3, r3
 8001a1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 8001a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 8001a28:	f107 0320 	add.w	r3, r7, #32
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	2104      	movs	r1, #4
 8001a30:	f44f 7075 	mov.w	r0, #980	@ 0x3d4
 8001a34:	f004 fbb2 	bl	800619c <mpu_write_mem>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <dmp_set_gyro_bias+0x1c8>
        return -1;
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e01b      	b.n	8001a7c <dmp_set_gyro_bias+0x200>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 8001a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a46:	161b      	asrs	r3, r3, #24
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	f887 3020 	strb.w	r3, [r7, #32]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 8001a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a50:	141b      	asrs	r3, r3, #16
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 8001a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a5a:	121b      	asrs	r3, r3, #8
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 8001a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 8001a6a:	f107 0320 	add.w	r3, r7, #32
 8001a6e:	461a      	mov	r2, r3
 8001a70:	2104      	movs	r1, #4
 8001a72:	f44f 7076 	mov.w	r0, #984	@ 0x3d8
 8001a76:	f004 fb91 	bl	800619c <mpu_write_mem>
 8001a7a:	4603      	mov	r3, r0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3730      	adds	r7, #48	@ 0x30
 8001a80:	46bd      	mov	sp, r7
 8001a82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a86:	bf00      	nop
 8001a88:	20000294 	.word	0x20000294
 8001a8c:	02cae309 	.word	0x02cae309

08001a90 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 8001a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a94:	b094      	sub	sp, #80	@ 0x50
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6278      	str	r0, [r7, #36]	@ 0x24
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 8001a9a:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f003 fab2 	bl	8005008 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 8001aa4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	617a      	str	r2, [r7, #20]
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	6979      	ldr	r1, [r7, #20]
 8001ab8:	03cb      	lsls	r3, r1, #15
 8001aba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001abe:	4684      	mov	ip, r0
 8001ac0:	ea43 435c 	orr.w	r3, r3, ip, lsr #17
 8001ac4:	4601      	mov	r1, r0
 8001ac6:	03ca      	lsls	r2, r1, #15
 8001ac8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 8001acc:	4b71      	ldr	r3, [pc, #452]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001ace:	891b      	ldrh	r3, [r3, #8]
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ad8:	4413      	add	r3, r2
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (dmp.orient & 4)
 8001ade:	4b6d      	ldr	r3, [pc, #436]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001ae0:	891b      	ldrh	r3, [r3, #8]
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d002      	beq.n	8001af0 <dmp_set_accel_bias+0x60>
        accel_bias_body[0] *= -1;
 8001aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aec:	425b      	negs	r3, r3
 8001aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 8001af0:	4b68      	ldr	r3, [pc, #416]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001af2:	891b      	ldrh	r3, [r3, #8]
 8001af4:	08db      	lsrs	r3, r3, #3
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b00:	4413      	add	r3, r2
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	643b      	str	r3, [r7, #64]	@ 0x40
    if (dmp.orient & 0x20)
 8001b06:	4b63      	ldr	r3, [pc, #396]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b08:	891b      	ldrh	r3, [r3, #8]
 8001b0a:	f003 0320 	and.w	r3, r3, #32
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d002      	beq.n	8001b18 <dmp_set_accel_bias+0x88>
        accel_bias_body[1] *= -1;
 8001b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b14:	425b      	negs	r3, r3
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 8001b18:	4b5e      	ldr	r3, [pc, #376]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b1a:	891b      	ldrh	r3, [r3, #8]
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	f003 0303 	and.w	r3, r3, #3
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b28:	4413      	add	r3, r2
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	647b      	str	r3, [r7, #68]	@ 0x44
    if (dmp.orient & 0x100)
 8001b2e:	4b59      	ldr	r3, [pc, #356]	@ (8001c94 <dmp_set_accel_bias+0x204>)
 8001b30:	891b      	ldrh	r3, [r3, #8]
 8001b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d002      	beq.n	8001b40 <dmp_set_accel_bias+0xb0>
        accel_bias_body[2] *= -1;
 8001b3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b3c:	425b      	negs	r3, r3
 8001b3e:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 8001b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b42:	17da      	asrs	r2, r3, #31
 8001b44:	61bb      	str	r3, [r7, #24]
 8001b46:	61fa      	str	r2, [r7, #28]
 8001b48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b4a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b4e:	460a      	mov	r2, r1
 8001b50:	fb02 f203 	mul.w	r2, r2, r3
 8001b54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b56:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001b5a:	4601      	mov	r1, r0
 8001b5c:	fb01 f303 	mul.w	r3, r1, r3
 8001b60:	4413      	add	r3, r2
 8001b62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001b64:	69b9      	ldr	r1, [r7, #24]
 8001b66:	fba2 ab01 	umull	sl, fp, r2, r1
 8001b6a:	445b      	add	r3, fp
 8001b6c:	469b      	mov	fp, r3
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	ea4f 729a 	mov.w	r2, sl, lsr #30
 8001b7a:	ea42 028b 	orr.w	r2, r2, fp, lsl #2
 8001b7e:	ea4f 73ab 	mov.w	r3, fp, asr #30
 8001b82:	4613      	mov	r3, r2
 8001b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 8001b86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b88:	17da      	asrs	r2, r3, #31
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	60fa      	str	r2, [r7, #12]
 8001b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b90:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001b94:	465a      	mov	r2, fp
 8001b96:	fb02 f203 	mul.w	r2, r2, r3
 8001b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b9c:	4651      	mov	r1, sl
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	4413      	add	r3, r2
 8001ba4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001ba6:	4651      	mov	r1, sl
 8001ba8:	fba2 8901 	umull	r8, r9, r2, r1
 8001bac:	444b      	add	r3, r9
 8001bae:	4699      	mov	r9, r3
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	f04f 0300 	mov.w	r3, #0
 8001bb8:	ea4f 7298 	mov.w	r2, r8, lsr #30
 8001bbc:	ea42 0289 	orr.w	r2, r2, r9, lsl #2
 8001bc0:	ea4f 73a9 	mov.w	r3, r9, asr #30
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	643b      	str	r3, [r7, #64]	@ 0x40
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 8001bc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bca:	17da      	asrs	r2, r3, #31
 8001bcc:	603b      	str	r3, [r7, #0]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001bd2:	e9d7 8900 	ldrd	r8, r9, [r7]
 8001bd6:	464a      	mov	r2, r9
 8001bd8:	fb02 f203 	mul.w	r2, r2, r3
 8001bdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bde:	4641      	mov	r1, r8
 8001be0:	fb01 f303 	mul.w	r3, r1, r3
 8001be4:	4413      	add	r3, r2
 8001be6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001be8:	4641      	mov	r1, r8
 8001bea:	fba2 4501 	umull	r4, r5, r2, r1
 8001bee:	442b      	add	r3, r5
 8001bf0:	461d      	mov	r5, r3
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	0fa2      	lsrs	r2, r4, #30
 8001bfc:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8001c00:	17ab      	asrs	r3, r5, #30
 8001c02:	4613      	mov	r3, r2
 8001c04:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 8001c06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c08:	161b      	asrs	r3, r3, #24
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 8001c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c12:	141b      	asrs	r3, r3, #16
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 8001c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c1c:	121b      	asrs	r3, r3, #8
 8001c1e:	b2db      	uxtb	r3, r3
 8001c20:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 8001c24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 8001c2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c2e:	161b      	asrs	r3, r3, #24
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 8001c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c38:	141b      	asrs	r3, r3, #16
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 8001c40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c42:	121b      	asrs	r3, r3, #8
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 8001c4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 8001c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c54:	161b      	asrs	r3, r3, #24
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 8001c5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c5e:	141b      	asrs	r3, r3, #16
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 8001c66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c68:	121b      	asrs	r3, r3, #8
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 8001c70:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 8001c78:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	210c      	movs	r1, #12
 8001c80:	f44f 7025 	mov.w	r0, #660	@ 0x294
 8001c84:	f004 fa8a 	bl	800619c <mpu_write_mem>
 8001c88:	4603      	mov	r3, r0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3750      	adds	r7, #80	@ 0x50
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c94:	20000294 	.word	0x20000294

08001c98 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b088      	sub	sp, #32
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 8001ca2:	4a1f      	ldr	r2, [pc, #124]	@ (8001d20 <dmp_set_fifo_rate+0x88>)
 8001ca4:	f107 0310 	add.w	r3, r7, #16
 8001ca8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001caa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	2bc8      	cmp	r3, #200	@ 0xc8
 8001cb2:	d902      	bls.n	8001cba <dmp_set_fifo_rate+0x22>
        return -1;
 8001cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb8:	e02e      	b.n	8001d18 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 8001cba:	88fb      	ldrh	r3, [r7, #6]
 8001cbc:	22c8      	movs	r2, #200	@ 0xc8
 8001cbe:	fb92 f3f3 	sdiv	r3, r2, r3
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	3b01      	subs	r3, #1
 8001cc6:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 8001cc8:	8bfb      	ldrh	r3, [r7, #30]
 8001cca:	0a1b      	lsrs	r3, r3, #8
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 8001cd2:	8bfb      	ldrh	r3, [r7, #30]
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	461a      	mov	r2, r3
 8001cde:	2102      	movs	r1, #2
 8001ce0:	f240 2016 	movw	r0, #534	@ 0x216
 8001ce4:	f004 fa5a 	bl	800619c <mpu_write_mem>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d002      	beq.n	8001cf4 <dmp_set_fifo_rate+0x5c>
        return -1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	e011      	b.n	8001d18 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 8001cf4:	f107 0310 	add.w	r3, r7, #16
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	210c      	movs	r1, #12
 8001cfc:	f640 20c1 	movw	r0, #2753	@ 0xac1
 8001d00:	f004 fa4c 	bl	800619c <mpu_write_mem>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <dmp_set_fifo_rate+0x78>
        return -1;
 8001d0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0e:	e003      	b.n	8001d18 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <dmp_set_fifo_rate+0x8c>)
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	8193      	strh	r3, [r2, #12]
    return 0;
 8001d16:	2300      	movs	r3, #0
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3720      	adds	r7, #32
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	08012018 	.word	0x08012018
 8001d24:	20000294 	.word	0x20000294

08001d28 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	460a      	mov	r2, r1
 8001d32:	71fb      	strb	r3, [r7, #7]
 8001d34:	4613      	mov	r3, r2
 8001d36:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d003      	beq.n	8001d4a <dmp_set_tap_thresh+0x22>
 8001d42:	88bb      	ldrh	r3, [r7, #4]
 8001d44:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8001d48:	d902      	bls.n	8001d50 <dmp_set_tap_thresh+0x28>
        return -1;
 8001d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4e:	e107      	b.n	8001f60 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 8001d50:	88bb      	ldrh	r3, [r7, #4]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f82a 	bl	8000dac <__aeabi_ui2f>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	4983      	ldr	r1, [pc, #524]	@ (8001f68 <dmp_set_tap_thresh+0x240>)
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff f931 	bl	8000fc4 <__aeabi_fdiv>
 8001d62:	4603      	mov	r3, r0
 8001d64:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 8001d66:	f107 030b 	add.w	r3, r7, #11
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f002 ff6a 	bl	8004c44 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 8001d70:	7afb      	ldrb	r3, [r7, #11]
 8001d72:	3b02      	subs	r3, #2
 8001d74:	2b0e      	cmp	r3, #14
 8001d76:	d879      	bhi.n	8001e6c <dmp_set_tap_thresh+0x144>
 8001d78:	a201      	add	r2, pc, #4	@ (adr r2, 8001d80 <dmp_set_tap_thresh+0x58>)
 8001d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d7e:	bf00      	nop
 8001d80:	08001dbd 	.word	0x08001dbd
 8001d84:	08001e6d 	.word	0x08001e6d
 8001d88:	08001de9 	.word	0x08001de9
 8001d8c:	08001e6d 	.word	0x08001e6d
 8001d90:	08001e6d 	.word	0x08001e6d
 8001d94:	08001e6d 	.word	0x08001e6d
 8001d98:	08001e15 	.word	0x08001e15
 8001d9c:	08001e6d 	.word	0x08001e6d
 8001da0:	08001e6d 	.word	0x08001e6d
 8001da4:	08001e6d 	.word	0x08001e6d
 8001da8:	08001e6d 	.word	0x08001e6d
 8001dac:	08001e6d 	.word	0x08001e6d
 8001db0:	08001e6d 	.word	0x08001e6d
 8001db4:	08001e6d 	.word	0x08001e6d
 8001db8:	08001e41 	.word	0x08001e41
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 8001dbc:	f04f 418d 	mov.w	r1, #1182793728	@ 0x46800000
 8001dc0:	6938      	ldr	r0, [r7, #16]
 8001dc2:	f7ff f84b 	bl	8000e5c <__aeabi_fmul>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff fa33 	bl	8001234 <__aeabi_f2uiz>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 8001dd2:	4966      	ldr	r1, [pc, #408]	@ (8001f6c <dmp_set_tap_thresh+0x244>)
 8001dd4:	6938      	ldr	r0, [r7, #16]
 8001dd6:	f7ff f841 	bl	8000e5c <__aeabi_fmul>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fa29 	bl	8001234 <__aeabi_f2uiz>
 8001de2:	4603      	mov	r3, r0
 8001de4:	82bb      	strh	r3, [r7, #20]
        break;
 8001de6:	e044      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 8001de8:	f04f 418c 	mov.w	r1, #1174405120	@ 0x46000000
 8001dec:	6938      	ldr	r0, [r7, #16]
 8001dee:	f7ff f835 	bl	8000e5c <__aeabi_fmul>
 8001df2:	4603      	mov	r3, r0
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fa1d 	bl	8001234 <__aeabi_f2uiz>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 8001dfe:	495c      	ldr	r1, [pc, #368]	@ (8001f70 <dmp_set_tap_thresh+0x248>)
 8001e00:	6938      	ldr	r0, [r7, #16]
 8001e02:	f7ff f82b 	bl	8000e5c <__aeabi_fmul>
 8001e06:	4603      	mov	r3, r0
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fa13 	bl	8001234 <__aeabi_f2uiz>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	82bb      	strh	r3, [r7, #20]
        break;
 8001e12:	e02e      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 8001e14:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8001e18:	6938      	ldr	r0, [r7, #16]
 8001e1a:	f7ff f81f 	bl	8000e5c <__aeabi_fmul>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fa07 	bl	8001234 <__aeabi_f2uiz>
 8001e26:	4603      	mov	r3, r0
 8001e28:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 8001e2a:	4952      	ldr	r1, [pc, #328]	@ (8001f74 <dmp_set_tap_thresh+0x24c>)
 8001e2c:	6938      	ldr	r0, [r7, #16]
 8001e2e:	f7ff f815 	bl	8000e5c <__aeabi_fmul>
 8001e32:	4603      	mov	r3, r0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f7ff f9fd 	bl	8001234 <__aeabi_f2uiz>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	82bb      	strh	r3, [r7, #20]
        break;
 8001e3e:	e018      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 8001e40:	f04f 418a 	mov.w	r1, #1157627904	@ 0x45000000
 8001e44:	6938      	ldr	r0, [r7, #16]
 8001e46:	f7ff f809 	bl	8000e5c <__aeabi_fmul>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff f9f1 	bl	8001234 <__aeabi_f2uiz>
 8001e52:	4603      	mov	r3, r0
 8001e54:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 8001e56:	4948      	ldr	r1, [pc, #288]	@ (8001f78 <dmp_set_tap_thresh+0x250>)
 8001e58:	6938      	ldr	r0, [r7, #16]
 8001e5a:	f7fe ffff 	bl	8000e5c <__aeabi_fmul>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f7ff f9e7 	bl	8001234 <__aeabi_f2uiz>
 8001e66:	4603      	mov	r3, r0
 8001e68:	82bb      	strh	r3, [r7, #20]
        break;
 8001e6a:	e002      	b.n	8001e72 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 8001e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e70:	e076      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 8001e72:	8afb      	ldrh	r3, [r7, #22]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 8001e7c:	8afb      	ldrh	r3, [r7, #22]
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 8001e82:	8abb      	ldrh	r3, [r7, #20]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 8001e8c:	8abb      	ldrh	r3, [r7, #20]
 8001e8e:	b2db      	uxtb	r3, r3
 8001e90:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d01c      	beq.n	8001ed6 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 8001e9c:	f107 030c 	add.w	r3, r7, #12
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	2102      	movs	r1, #2
 8001ea4:	f44f 70ea 	mov.w	r0, #468	@ 0x1d4
 8001ea8:	f004 f978 	bl	800619c <mpu_write_mem>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <dmp_set_tap_thresh+0x190>
            return -1;
 8001eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001eb6:	e053      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 8001eb8:	f107 030c 	add.w	r3, r7, #12
 8001ebc:	3302      	adds	r3, #2
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	f44f 7092 	mov.w	r0, #292	@ 0x124
 8001ec6:	f004 f969 	bl	800619c <mpu_write_mem>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d002      	beq.n	8001ed6 <dmp_set_tap_thresh+0x1ae>
            return -1;
 8001ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed4:	e044      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d01c      	beq.n	8001f1a <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 8001ee0:	f107 030c 	add.w	r3, r7, #12
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	2102      	movs	r1, #2
 8001ee8:	f44f 70ec 	mov.w	r0, #472	@ 0x1d8
 8001eec:	f004 f956 	bl	800619c <mpu_write_mem>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d002      	beq.n	8001efc <dmp_set_tap_thresh+0x1d4>
            return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8001efa:	e031      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 8001efc:	f107 030c 	add.w	r3, r7, #12
 8001f00:	3302      	adds	r3, #2
 8001f02:	461a      	mov	r2, r3
 8001f04:	2102      	movs	r1, #2
 8001f06:	f44f 7094 	mov.w	r0, #296	@ 0x128
 8001f0a:	f004 f947 	bl	800619c <mpu_write_mem>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d002      	beq.n	8001f1a <dmp_set_tap_thresh+0x1f2>
            return -1;
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	e022      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d01c      	beq.n	8001f5e <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	461a      	mov	r2, r3
 8001f2a:	2102      	movs	r1, #2
 8001f2c:	f44f 70ee 	mov.w	r0, #476	@ 0x1dc
 8001f30:	f004 f934 	bl	800619c <mpu_write_mem>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d002      	beq.n	8001f40 <dmp_set_tap_thresh+0x218>
            return -1;
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	e00f      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 8001f40:	f107 030c 	add.w	r3, r7, #12
 8001f44:	3302      	adds	r3, #2
 8001f46:	461a      	mov	r2, r3
 8001f48:	2102      	movs	r1, #2
 8001f4a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001f4e:	f004 f925 	bl	800619c <mpu_write_mem>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d002      	beq.n	8001f5e <dmp_set_tap_thresh+0x236>
            return -1;
 8001f58:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5c:	e000      	b.n	8001f60 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3718      	adds	r7, #24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	43480000 	.word	0x43480000
 8001f6c:	46400000 	.word	0x46400000
 8001f70:	45c00000 	.word	0x45c00000
 8001f74:	45400000 	.word	0x45400000
 8001f78:	44c00000 	.word	0x44c00000

08001f7c <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 8001f86:	2300      	movs	r3, #0
 8001f88:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d004      	beq.n	8001f9e <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	f003 0302 	and.w	r3, r3, #2
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d004      	beq.n	8001fb2 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	f043 030c 	orr.w	r3, r3, #12
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	f003 0304 	and.w	r3, r3, #4
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d004      	beq.n	8001fc6 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	f043 0303 	orr.w	r3, r3, #3
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 8001fc6:	f107 030f 	add.w	r3, r7, #15
 8001fca:	461a      	mov	r2, r3
 8001fcc:	2101      	movs	r1, #1
 8001fce:	f44f 70a4 	mov.w	r0, #328	@ 0x148
 8001fd2:	f004 f8e3 	bl	800619c <mpu_write_mem>
 8001fd6:	4603      	mov	r3, r0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d102      	bne.n	8001ff6 <dmp_set_tap_count+0x16>
        min_taps = 1;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	71fb      	strb	r3, [r7, #7]
 8001ff4:	e004      	b.n	8002000 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	2b04      	cmp	r3, #4
 8001ffa:	d901      	bls.n	8002000 <dmp_set_tap_count+0x20>
        min_taps = 4;
 8001ffc:	2304      	movs	r3, #4
 8001ffe:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 8002000:	79fb      	ldrb	r3, [r7, #7]
 8002002:	3b01      	subs	r3, #1
 8002004:	b2db      	uxtb	r3, r3
 8002006:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 8002008:	f107 030f 	add.w	r3, r7, #15
 800200c:	461a      	mov	r2, r3
 800200e:	2101      	movs	r1, #1
 8002010:	f240 104f 	movw	r0, #335	@ 0x14f
 8002014:	f004 f8c2 	bl	800619c <mpu_write_mem>
 8002018:	4603      	mov	r3, r0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800202e:	88fb      	ldrh	r3, [r7, #6]
 8002030:	4a0c      	ldr	r2, [pc, #48]	@ (8002064 <dmp_set_tap_time+0x40>)
 8002032:	fba2 2303 	umull	r2, r3, r2, r3
 8002036:	089b      	lsrs	r3, r3, #2
 8002038:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800203a:	89fb      	ldrh	r3, [r7, #14]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	b29b      	uxth	r3, r3
 8002040:	b2db      	uxtb	r3, r3
 8002042:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8002044:	89fb      	ldrh	r3, [r7, #14]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	461a      	mov	r2, r3
 8002050:	2102      	movs	r1, #2
 8002052:	f44f 70ef 	mov.w	r0, #478	@ 0x1de
 8002056:	f004 f8a1 	bl	800619c <mpu_write_mem>
 800205a:	4603      	mov	r3, r0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	cccccccd 	.word	0xcccccccd

08002068 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 8002072:	88fb      	ldrh	r3, [r7, #6]
 8002074:	4a0c      	ldr	r2, [pc, #48]	@ (80020a8 <dmp_set_tap_time_multi+0x40>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800207e:	89fb      	ldrh	r3, [r7, #14]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	b29b      	uxth	r3, r3
 8002084:	b2db      	uxtb	r3, r3
 8002086:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 8002088:	89fb      	ldrh	r3, [r7, #14]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800208e:	f107 030c 	add.w	r3, r7, #12
 8002092:	461a      	mov	r2, r3
 8002094:	2102      	movs	r1, #2
 8002096:	f44f 70ed 	mov.w	r0, #474	@ 0x1da
 800209a:	f004 f87f 	bl	800619c <mpu_write_mem>
 800209e:	4603      	mov	r3, r0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	cccccccd 	.word	0xcccccccd

080020ac <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a13      	ldr	r2, [pc, #76]	@ (8002108 <dmp_set_shake_reject_thresh+0x5c>)
 80020bc:	fb82 1203 	smull	r1, r2, r2, r3
 80020c0:	1192      	asrs	r2, r2, #6
 80020c2:	17db      	asrs	r3, r3, #31
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	887a      	ldrh	r2, [r7, #2]
 80020c8:	fb02 f303 	mul.w	r3, r2, r3
 80020cc:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	161b      	asrs	r3, r3, #24
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	141b      	asrs	r3, r3, #16
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	121b      	asrs	r3, r3, #8
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 80020ec:	f107 0308 	add.w	r3, r7, #8
 80020f0:	461a      	mov	r2, r3
 80020f2:	2104      	movs	r1, #4
 80020f4:	f44f 70ae 	mov.w	r0, #348	@ 0x15c
 80020f8:	f004 f850 	bl	800619c <mpu_write_mem>
 80020fc:	4603      	mov	r3, r0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	10624dd3 	.word	0x10624dd3

0800210c <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 8002116:	88fb      	ldrh	r3, [r7, #6]
 8002118:	4a0c      	ldr	r2, [pc, #48]	@ (800214c <dmp_set_shake_reject_time+0x40>)
 800211a:	fba2 2303 	umull	r2, r3, r2, r3
 800211e:	089b      	lsrs	r3, r3, #2
 8002120:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	0a1b      	lsrs	r3, r3, #8
 8002126:	b29b      	uxth	r3, r3
 8002128:	b2db      	uxtb	r3, r3
 800212a:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800212c:	88fb      	ldrh	r3, [r7, #6]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 8002132:	f107 030c 	add.w	r3, r7, #12
 8002136:	461a      	mov	r2, r3
 8002138:	2102      	movs	r1, #2
 800213a:	f44f 70ad 	mov.w	r0, #346	@ 0x15a
 800213e:	f004 f82d 	bl	800619c <mpu_write_mem>
 8002142:	4603      	mov	r3, r0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3710      	adds	r7, #16
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	cccccccd 	.word	0xcccccccd

08002150 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800215a:	88fb      	ldrh	r3, [r7, #6]
 800215c:	4a0c      	ldr	r2, [pc, #48]	@ (8002190 <dmp_set_shake_reject_timeout+0x40>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	089b      	lsrs	r3, r3, #2
 8002164:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 8002166:	88fb      	ldrh	r3, [r7, #6]
 8002168:	0a1b      	lsrs	r3, r3, #8
 800216a:	b29b      	uxth	r3, r3
 800216c:	b2db      	uxtb	r3, r3
 800216e:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 8002170:	88fb      	ldrh	r3, [r7, #6]
 8002172:	b2db      	uxtb	r3, r3
 8002174:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 8002176:	f107 030c 	add.w	r3, r7, #12
 800217a:	461a      	mov	r2, r3
 800217c:	2102      	movs	r1, #2
 800217e:	f44f 70ac 	mov.w	r0, #344	@ 0x158
 8002182:	f004 f80b 	bl	800619c <mpu_write_mem>
 8002186:	4603      	mov	r3, r0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3710      	adds	r7, #16
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	cccccccd 	.word	0xcccccccd

08002194 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800219e:	2302      	movs	r3, #2
 80021a0:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 80021a2:	23ca      	movs	r3, #202	@ 0xca
 80021a4:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 80021a6:	23e3      	movs	r3, #227	@ 0xe3
 80021a8:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 80021aa:	2309      	movs	r3, #9
 80021ac:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 80021ae:	f107 030c 	add.w	r3, r7, #12
 80021b2:	461a      	mov	r2, r3
 80021b4:	2104      	movs	r1, #4
 80021b6:	2068      	movs	r0, #104	@ 0x68
 80021b8:	f003 fff0 	bl	800619c <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 80021bc:	23a3      	movs	r3, #163	@ 0xa3
 80021be:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d006      	beq.n	80021d8 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 80021ca:	23c0      	movs	r3, #192	@ 0xc0
 80021cc:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 80021ce:	23c8      	movs	r3, #200	@ 0xc8
 80021d0:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 80021d2:	23c2      	movs	r3, #194	@ 0xc2
 80021d4:	73fb      	strb	r3, [r7, #15]
 80021d6:	e005      	b.n	80021e4 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 80021d8:	23a3      	movs	r3, #163	@ 0xa3
 80021da:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 80021dc:	23a3      	movs	r3, #163	@ 0xa3
 80021de:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 80021e0:	23a3      	movs	r3, #163	@ 0xa3
 80021e2:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 80021e4:	88fb      	ldrh	r3, [r7, #6]
 80021e6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 80021ee:	23c4      	movs	r3, #196	@ 0xc4
 80021f0:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 80021f2:	23cc      	movs	r3, #204	@ 0xcc
 80021f4:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 80021f6:	23c6      	movs	r3, #198	@ 0xc6
 80021f8:	74bb      	strb	r3, [r7, #18]
 80021fa:	e005      	b.n	8002208 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 80021fc:	23a3      	movs	r3, #163	@ 0xa3
 80021fe:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 8002200:	23a3      	movs	r3, #163	@ 0xa3
 8002202:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 8002204:	23a3      	movs	r3, #163	@ 0xa3
 8002206:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 8002208:	23a3      	movs	r3, #163	@ 0xa3
 800220a:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800220c:	23a3      	movs	r3, #163	@ 0xa3
 800220e:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 8002210:	23a3      	movs	r3, #163	@ 0xa3
 8002212:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 8002214:	f107 030c 	add.w	r3, r7, #12
 8002218:	461a      	mov	r2, r3
 800221a:	210a      	movs	r1, #10
 800221c:	f640 20a7 	movw	r0, #2727	@ 0xaa7
 8002220:	f003 ffbc 	bl	800619c <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d002      	beq.n	8002234 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800222e:	2320      	movs	r3, #32
 8002230:	733b      	strb	r3, [r7, #12]
 8002232:	e001      	b.n	8002238 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 8002234:	23d8      	movs	r3, #216	@ 0xd8
 8002236:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 8002238:	f107 030c 	add.w	r3, r7, #12
 800223c:	461a      	mov	r2, r3
 800223e:	2101      	movs	r1, #1
 8002240:	f640 20b6 	movw	r0, #2742	@ 0xab6
 8002244:	f003 ffaa 	bl	800619c <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 8002248:	88fb      	ldrh	r3, [r7, #6]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 8002252:	2001      	movs	r0, #1
 8002254:	f000 f8c6 	bl	80023e4 <dmp_enable_gyro_cal>
 8002258:	e002      	b.n	8002260 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800225a:	2000      	movs	r0, #0
 800225c:	f000 f8c2 	bl	80023e4 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 8002260:	88fb      	ldrh	r3, [r7, #6]
 8002262:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002266:	2b00      	cmp	r3, #0
 8002268:	d01d      	beq.n	80022a6 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800226a:	88fb      	ldrh	r3, [r7, #6]
 800226c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 8002274:	23b2      	movs	r3, #178	@ 0xb2
 8002276:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 8002278:	238b      	movs	r3, #139	@ 0x8b
 800227a:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 800227c:	23b6      	movs	r3, #182	@ 0xb6
 800227e:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 8002280:	239b      	movs	r3, #155	@ 0x9b
 8002282:	73fb      	strb	r3, [r7, #15]
 8002284:	e007      	b.n	8002296 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 8002286:	23b0      	movs	r3, #176	@ 0xb0
 8002288:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800228a:	2380      	movs	r3, #128	@ 0x80
 800228c:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800228e:	23b4      	movs	r3, #180	@ 0xb4
 8002290:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 8002292:	2390      	movs	r3, #144	@ 0x90
 8002294:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 8002296:	f107 030c 	add.w	r3, r7, #12
 800229a:	461a      	mov	r2, r3
 800229c:	2104      	movs	r1, #4
 800229e:	f640 20a2 	movw	r0, #2722	@ 0xaa2
 80022a2:	f003 ff7b 	bl	800619c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 80022a6:	88fb      	ldrh	r3, [r7, #6]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d025      	beq.n	80022fc <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 80022b0:	23f8      	movs	r3, #248	@ 0xf8
 80022b2:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 80022b4:	f107 030c 	add.w	r3, r7, #12
 80022b8:	461a      	mov	r2, r3
 80022ba:	2101      	movs	r1, #1
 80022bc:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 80022c0:	f003 ff6c 	bl	800619c <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 80022c4:	21fa      	movs	r1, #250	@ 0xfa
 80022c6:	2007      	movs	r0, #7
 80022c8:	f7ff fd2e 	bl	8001d28 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 80022cc:	2007      	movs	r0, #7
 80022ce:	f7ff fe55 	bl	8001f7c <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 80022d2:	2001      	movs	r0, #1
 80022d4:	f7ff fe84 	bl	8001fe0 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 80022d8:	2064      	movs	r0, #100	@ 0x64
 80022da:	f7ff fea3 	bl	8002024 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 80022de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80022e2:	f7ff fec1 	bl	8002068 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 80022e6:	21c8      	movs	r1, #200	@ 0xc8
 80022e8:	483c      	ldr	r0, [pc, #240]	@ (80023dc <dmp_enable_feature+0x248>)
 80022ea:	f7ff fedf 	bl	80020ac <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 80022ee:	2028      	movs	r0, #40	@ 0x28
 80022f0:	f7ff ff0c 	bl	800210c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 80022f4:	200a      	movs	r0, #10
 80022f6:	f7ff ff2b 	bl	8002150 <dmp_set_shake_reject_timeout>
 80022fa:	e009      	b.n	8002310 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 80022fc:	23d8      	movs	r3, #216	@ 0xd8
 80022fe:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 8002300:	f107 030c 	add.w	r3, r7, #12
 8002304:	461a      	mov	r2, r3
 8002306:	2101      	movs	r1, #1
 8002308:	f44f 600b 	mov.w	r0, #2224	@ 0x8b0
 800230c:	f003 ff46 	bl	800619c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 8002310:	88fb      	ldrh	r3, [r7, #6]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d002      	beq.n	8002320 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800231a:	23d9      	movs	r3, #217	@ 0xd9
 800231c:	733b      	strb	r3, [r7, #12]
 800231e:	e001      	b.n	8002324 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 8002320:	23d8      	movs	r3, #216	@ 0xd8
 8002322:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 8002324:	f107 030c 	add.w	r3, r7, #12
 8002328:	461a      	mov	r2, r3
 800232a:	2101      	movs	r1, #1
 800232c:	f240 703d 	movw	r0, #1853	@ 0x73d
 8002330:	f003 ff34 	bl	800619c <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 8002334:	88fb      	ldrh	r3, [r7, #6]
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	2b00      	cmp	r3, #0
 800233c:	d003      	beq.n	8002346 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800233e:	2001      	movs	r0, #1
 8002340:	f000 f880 	bl	8002444 <dmp_enable_lp_quat>
 8002344:	e002      	b.n	800234c <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 8002346:	2000      	movs	r0, #0
 8002348:	f000 f87c 	bl	8002444 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800234c:	88fb      	ldrh	r3, [r7, #6]
 800234e:	f003 0310 	and.w	r3, r3, #16
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 8002356:	2001      	movs	r0, #1
 8002358:	f000 f89b 	bl	8002492 <dmp_enable_6x_lp_quat>
 800235c:	e002      	b.n	8002364 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800235e:	2000      	movs	r0, #0
 8002360:	f000 f897 	bl	8002492 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 8002364:	88fb      	ldrh	r3, [r7, #6]
 8002366:	f043 0308 	orr.w	r3, r3, #8
 800236a:	b29a      	uxth	r2, r3
 800236c:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800236e:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 8002370:	f002 fae2 	bl	8004938 <mpu_reset_fifo>

    dmp.packet_length = 0;
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <dmp_enable_feature+0x24c>)
 8002376:	2200      	movs	r2, #0
 8002378:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 8002384:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <dmp_enable_feature+0x24c>)
 8002386:	7b9b      	ldrb	r3, [r3, #14]
 8002388:	3306      	adds	r3, #6
 800238a:	b2da      	uxtb	r2, r3
 800238c:	4b14      	ldr	r3, [pc, #80]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800238e:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002396:	2b00      	cmp	r3, #0
 8002398:	d005      	beq.n	80023a6 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <dmp_enable_feature+0x24c>)
 800239c:	7b9b      	ldrb	r3, [r3, #14]
 800239e:	3306      	adds	r3, #6
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4b0f      	ldr	r3, [pc, #60]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023a4:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	f003 0314 	and.w	r3, r3, #20
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023b2:	7b9b      	ldrb	r3, [r3, #14]
 80023b4:	3310      	adds	r3, #16
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023ba:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 80023bc:	88fb      	ldrh	r3, [r7, #6]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d005      	beq.n	80023d2 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023c8:	7b9b      	ldrb	r3, [r3, #14]
 80023ca:	3304      	adds	r3, #4
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4b04      	ldr	r3, [pc, #16]	@ (80023e0 <dmp_enable_feature+0x24c>)
 80023d0:	739a      	strb	r2, [r3, #14]

    return 0;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	02cae309 	.word	0x02cae309
 80023e0:	20000294 	.word	0x20000294

080023e4 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	4603      	mov	r3, r0
 80023ec:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d00f      	beq.n	8002414 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 80023f4:	4a11      	ldr	r2, [pc, #68]	@ (800243c <dmp_enable_gyro_cal+0x58>)
 80023f6:	f107 0314 	add.w	r3, r7, #20
 80023fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80023fc:	c303      	stmia	r3!, {r0, r1}
 80023fe:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	461a      	mov	r2, r3
 8002406:	2109      	movs	r1, #9
 8002408:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 800240c:	f003 fec6 	bl	800619c <mpu_write_mem>
 8002410:	4603      	mov	r3, r0
 8002412:	e00e      	b.n	8002432 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 8002414:	4a0a      	ldr	r2, [pc, #40]	@ (8002440 <dmp_enable_gyro_cal+0x5c>)
 8002416:	f107 0308 	add.w	r3, r7, #8
 800241a:	ca07      	ldmia	r2, {r0, r1, r2}
 800241c:	c303      	stmia	r3!, {r0, r1}
 800241e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 8002420:	f107 0308 	add.w	r3, r7, #8
 8002424:	461a      	mov	r2, r3
 8002426:	2109      	movs	r1, #9
 8002428:	f44f 6097 	mov.w	r0, #1208	@ 0x4b8
 800242c:	f003 feb6 	bl	800619c <mpu_write_mem>
 8002430:	4603      	mov	r3, r0
    }
}
 8002432:	4618      	mov	r0, r3
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	08012024 	.word	0x08012024
 8002440:	08012030 	.word	0x08012030

08002444 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800244e:	79fb      	ldrb	r3, [r7, #7]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d008      	beq.n	8002466 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 8002454:	23c0      	movs	r3, #192	@ 0xc0
 8002456:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 8002458:	23c2      	movs	r3, #194	@ 0xc2
 800245a:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800245c:	23c4      	movs	r3, #196	@ 0xc4
 800245e:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 8002460:	23c6      	movs	r3, #198	@ 0xc6
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e006      	b.n	8002474 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 8002466:	f107 030c 	add.w	r3, r7, #12
 800246a:	2204      	movs	r2, #4
 800246c:	218b      	movs	r1, #139	@ 0x8b
 800246e:	4618      	mov	r0, r3
 8002470:	f00b fd1e 	bl	800deb0 <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 8002474:	f107 030c 	add.w	r3, r7, #12
 8002478:	461a      	mov	r2, r3
 800247a:	2104      	movs	r1, #4
 800247c:	f640 2098 	movw	r0, #2712	@ 0xa98
 8002480:	f003 fe8c 	bl	800619c <mpu_write_mem>

    return mpu_reset_fifo();
 8002484:	f002 fa58 	bl	8004938 <mpu_reset_fifo>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3710      	adds	r7, #16
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b084      	sub	sp, #16
 8002496:	af00      	add	r7, sp, #0
 8002498:	4603      	mov	r3, r0
 800249a:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d008      	beq.n	80024b4 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 80024a2:	2320      	movs	r3, #32
 80024a4:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 80024a6:	2328      	movs	r3, #40	@ 0x28
 80024a8:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 80024aa:	2330      	movs	r3, #48	@ 0x30
 80024ac:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 80024ae:	2338      	movs	r3, #56	@ 0x38
 80024b0:	73fb      	strb	r3, [r7, #15]
 80024b2:	e006      	b.n	80024c2 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 80024b4:	f107 030c 	add.w	r3, r7, #12
 80024b8:	2204      	movs	r2, #4
 80024ba:	21a3      	movs	r1, #163	@ 0xa3
 80024bc:	4618      	mov	r0, r3
 80024be:	f00b fcf7 	bl	800deb0 <memset>

    mpu_write_mem(CFG_8, 4, regs);
 80024c2:	f107 030c 	add.w	r3, r7, #12
 80024c6:	461a      	mov	r2, r3
 80024c8:	2104      	movs	r1, #4
 80024ca:	f640 209e 	movw	r0, #2718	@ 0xa9e
 80024ce:	f003 fe65 	bl	800619c <mpu_write_mem>

    return mpu_reset_fifo();
 80024d2:	f002 fa31 	bl	8004938 <mpu_reset_fifo>
 80024d6:	4603      	mov	r3, r0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3710      	adds	r7, #16
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3303      	adds	r3, #3
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024f2:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3303      	adds	r3, #3
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024fe:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	3301      	adds	r3, #1
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d012      	beq.n	8002534 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 800250e:	7bbb      	ldrb	r3, [r7, #14]
 8002510:	08db      	lsrs	r3, r3, #3
 8002512:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 8002514:	7bbb      	ldrb	r3, [r7, #14]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	b2db      	uxtb	r3, r3
 800251c:	3301      	adds	r3, #1
 800251e:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 8002520:	4b10      	ldr	r3, [pc, #64]	@ (8002564 <decode_gesture+0x84>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 8002528:	4b0e      	ldr	r3, [pc, #56]	@ (8002564 <decode_gesture+0x84>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	7b39      	ldrb	r1, [r7, #12]
 800252e:	7b7a      	ldrb	r2, [r7, #13]
 8002530:	4610      	mov	r0, r2
 8002532:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3301      	adds	r3, #1
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	f003 0308 	and.w	r3, r3, #8
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00a      	beq.n	8002558 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 8002542:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <decode_gesture+0x84>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d006      	beq.n	8002558 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800254a:	4b06      	ldr	r3, [pc, #24]	@ (8002564 <decode_gesture+0x84>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	0992      	lsrs	r2, r2, #6
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	4610      	mov	r0, r2
 8002556:	4798      	blx	r3
    }

    return 0;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000294 	.word	0x20000294

08002568 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b092      	sub	sp, #72	@ 0x48
 800256c:	af00      	add	r7, sp, #0
 800256e:	60f8      	str	r0, [r7, #12]
 8002570:	60b9      	str	r1, [r7, #8]
 8002572:	607a      	str	r2, [r7, #4]
 8002574:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    sensors[0] = 0;
 800257c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800257e:	2200      	movs	r2, #0
 8002580:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 8002582:	4bb1      	ldr	r3, [pc, #708]	@ (8002848 <dmp_read_fifo+0x2e0>)
 8002584:	7b9b      	ldrb	r3, [r3, #14]
 8002586:	4618      	mov	r0, r3
 8002588:	f107 0320 	add.w	r3, r7, #32
 800258c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800258e:	4619      	mov	r1, r3
 8002590:	f002 fe60 	bl	8005254 <mpu_read_fifo_stream>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d002      	beq.n	80025a0 <dmp_read_fifo+0x38>
        return -1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	e14e      	b.n	800283e <dmp_read_fifo+0x2d6>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 80025a0:	4ba9      	ldr	r3, [pc, #676]	@ (8002848 <dmp_read_fifo+0x2e0>)
 80025a2:	895b      	ldrh	r3, [r3, #10]
 80025a4:	f003 0314 	and.w	r3, r3, #20
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 808a 	beq.w	80026c2 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80025b2:	061a      	lsls	r2, r3, #24
 80025b4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80025b8:	041b      	lsls	r3, r3, #16
 80025ba:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80025bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80025c0:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025c2:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 80025c4:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80025c8:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80025d2:	061a      	lsls	r2, r3, #24
 80025d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80025d8:	041b      	lsls	r3, r3, #16
 80025da:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025e0:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025e2:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025e8:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 80025ee:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 80025f0:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 80025f2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80025f6:	061a      	lsls	r2, r3, #24
 80025f8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80025fc:	041b      	lsls	r3, r3, #16
 80025fe:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002600:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8002604:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8002606:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002608:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800260c:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 8002612:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 8002614:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002616:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800261a:	061a      	lsls	r2, r3, #24
 800261c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8002620:	041b      	lsls	r3, r3, #16
 8002622:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8002624:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002628:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800262a:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800262c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002630:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 8002636:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 8002638:	601a      	str	r2, [r3, #0]
        ii += 16;
 800263a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800263e:	3310      	adds	r3, #16
 8002640:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	141b      	asrs	r3, r3, #16
 800264a:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3304      	adds	r3, #4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	141b      	asrs	r3, r3, #16
 8002654:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	3308      	adds	r3, #8
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	141b      	asrs	r3, r3, #16
 800265e:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	330c      	adds	r3, #12
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	141b      	asrs	r3, r3, #16
 8002668:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	fb03 f202 	mul.w	r2, r3, r2
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	6979      	ldr	r1, [r7, #20]
 8002676:	fb01 f303 	mul.w	r3, r1, r3
 800267a:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	69b9      	ldr	r1, [r7, #24]
 8002680:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 8002684:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	69f9      	ldr	r1, [r7, #28]
 800268a:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800268e:	4413      	add	r3, r2
 8002690:	643b      	str	r3, [r7, #64]	@ 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 8002692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002698:	db03      	blt.n	80026a2 <dmp_read_fifo+0x13a>
 800269a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800269c:	f1b3 5f88 	cmp.w	r3, #285212672	@ 0x11000000
 80026a0:	dd07      	ble.n	80026b2 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 80026a2:	f002 f949 	bl	8004938 <mpu_reset_fifo>
            sensors[0] = 0;
 80026a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026a8:	2200      	movs	r2, #0
 80026aa:	801a      	strh	r2, [r3, #0]
            return -1;
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	e0c5      	b.n	800283e <dmp_read_fifo+0x2d6>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 80026b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026bc:	b21a      	sxth	r2, r3
 80026be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026c0:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 80026c2:	4b61      	ldr	r3, [pc, #388]	@ (8002848 <dmp_read_fifo+0x2e0>)
 80026c4:	895b      	ldrh	r3, [r3, #10]
 80026c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d04f      	beq.n	800276e <dmp_read_fifo+0x206>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 80026ce:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026d2:	3348      	adds	r3, #72	@ 0x48
 80026d4:	443b      	add	r3, r7
 80026d6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026da:	b21b      	sxth	r3, r3
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	b21a      	sxth	r2, r3
 80026e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026e4:	3301      	adds	r3, #1
 80026e6:	3348      	adds	r3, #72	@ 0x48
 80026e8:	443b      	add	r3, r7
 80026ea:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80026ee:	b21b      	sxth	r3, r3
 80026f0:	4313      	orrs	r3, r2
 80026f2:	b21a      	sxth	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80026f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80026fc:	3302      	adds	r3, #2
 80026fe:	3348      	adds	r3, #72	@ 0x48
 8002700:	443b      	add	r3, r7
 8002702:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002706:	b21b      	sxth	r3, r3
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	b219      	sxth	r1, r3
 800270c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002710:	3303      	adds	r3, #3
 8002712:	3348      	adds	r3, #72	@ 0x48
 8002714:	443b      	add	r3, r7
 8002716:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800271a:	b21a      	sxth	r2, r3
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	3302      	adds	r3, #2
 8002720:	430a      	orrs	r2, r1
 8002722:	b212      	sxth	r2, r2
 8002724:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 8002726:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800272a:	3304      	adds	r3, #4
 800272c:	3348      	adds	r3, #72	@ 0x48
 800272e:	443b      	add	r3, r7
 8002730:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002734:	b21b      	sxth	r3, r3
 8002736:	021b      	lsls	r3, r3, #8
 8002738:	b219      	sxth	r1, r3
 800273a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800273e:	3305      	adds	r3, #5
 8002740:	3348      	adds	r3, #72	@ 0x48
 8002742:	443b      	add	r3, r7
 8002744:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002748:	b21a      	sxth	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	3304      	adds	r3, #4
 800274e:	430a      	orrs	r2, r1
 8002750:	b212      	sxth	r2, r2
 8002752:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8002754:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002758:	3306      	adds	r3, #6
 800275a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800275e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002760:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002764:	f043 0308 	orr.w	r3, r3, #8
 8002768:	b21a      	sxth	r2, r3
 800276a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800276c:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800276e:	4b36      	ldr	r3, [pc, #216]	@ (8002848 <dmp_read_fifo+0x2e0>)
 8002770:	895b      	ldrh	r3, [r3, #10]
 8002772:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002776:	2b00      	cmp	r3, #0
 8002778:	d04f      	beq.n	800281a <dmp_read_fifo+0x2b2>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800277a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800277e:	3348      	adds	r3, #72	@ 0x48
 8002780:	443b      	add	r3, r7
 8002782:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002786:	b21b      	sxth	r3, r3
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	b21a      	sxth	r2, r3
 800278c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002790:	3301      	adds	r3, #1
 8002792:	3348      	adds	r3, #72	@ 0x48
 8002794:	443b      	add	r3, r7
 8002796:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800279a:	b21b      	sxth	r3, r3
 800279c:	4313      	orrs	r3, r2
 800279e:	b21a      	sxth	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 80027a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027a8:	3302      	adds	r3, #2
 80027aa:	3348      	adds	r3, #72	@ 0x48
 80027ac:	443b      	add	r3, r7
 80027ae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027b2:	b21b      	sxth	r3, r3
 80027b4:	021b      	lsls	r3, r3, #8
 80027b6:	b219      	sxth	r1, r3
 80027b8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027bc:	3303      	adds	r3, #3
 80027be:	3348      	adds	r3, #72	@ 0x48
 80027c0:	443b      	add	r3, r7
 80027c2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3302      	adds	r3, #2
 80027cc:	430a      	orrs	r2, r1
 80027ce:	b212      	sxth	r2, r2
 80027d0:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 80027d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027d6:	3304      	adds	r3, #4
 80027d8:	3348      	adds	r3, #72	@ 0x48
 80027da:	443b      	add	r3, r7
 80027dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027e0:	b21b      	sxth	r3, r3
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	b219      	sxth	r1, r3
 80027e6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80027ea:	3305      	adds	r3, #5
 80027ec:	3348      	adds	r3, #72	@ 0x48
 80027ee:	443b      	add	r3, r7
 80027f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80027f4:	b21a      	sxth	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	3304      	adds	r3, #4
 80027fa:	430a      	orrs	r2, r1
 80027fc:	b212      	sxth	r2, r2
 80027fe:	801a      	strh	r2, [r3, #0]
        ii += 6;
 8002800:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002804:	3306      	adds	r3, #6
 8002806:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800280a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800280c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002810:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002814:	b21a      	sxth	r2, r3
 8002816:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002818:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800281a:	4b0b      	ldr	r3, [pc, #44]	@ (8002848 <dmp_read_fifo+0x2e0>)
 800281c:	895b      	ldrh	r3, [r3, #10]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <dmp_read_fifo+0x2ce>
        decode_gesture(fifo_data + ii);
 8002826:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800282a:	f107 0220 	add.w	r2, r7, #32
 800282e:	4413      	add	r3, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f7ff fe55 	bl	80024e0 <decode_gesture>

    myget_ms(timestamp);
 8002836:	6838      	ldr	r0, [r7, #0]
 8002838:	f003 fe26 	bl	8006488 <myget_ms>
    return 0;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3748      	adds	r7, #72	@ 0x48
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000294 	.word	0x20000294

0800284c <KF_X>:
Input: angular velocity, acceleration
Output: None

**************************************************************************/
float KF_X(float acce_Y, float acce_Z, float gyro_X) //   Input quantities: Y-axis acceleration, Z-axis acceleration, X-axis angular velocity.
{
 800284c:	b5b0      	push	{r4, r5, r7, lr}
 800284e:	b0ae      	sub	sp, #184	@ 0xb8
 8002850:	af04      	add	r7, sp, #16
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
    static float x_hat[2][1] = {0}; // Posterior Estimation
    static float x_hat_minus[2][1] = {0}; //Prior estimates
    static float p_hat[2][2] = {{1, 0}, {0, 1}}; //  Posterior error covariance matrix
    static float p_hat_minus[2][2] = {0}; //  Prior error covariance matrix
    static float K[2][1] = {0}; //  Kalman Gain
    const float Ts = 0.005; //  Sampling interval (5ms)
 8002858:	4bb6      	ldr	r3, [pc, #728]	@ (8002b34 <KF_X+0x2e8>)
 800285a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const float I[2][2] = {{1, 0}, {0, 1}};
    float u[1][1] = {{gyro_X}};
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float A[2][2] = {{1, -Ts}, {0, 1}}; // A Matrix
 8002864:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002868:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800286c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002870:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002874:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002878:	f04f 0300 	mov.w	r3, #0
 800287c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002880:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002884:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    float B[2][1] = {{Ts}, {0}}; //  B Matrix
 8002888:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800288c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float C[1][2] = {{1, 0}};//  C Matrix
 8002898:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800289c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800289e:	f04f 0300 	mov.w	r3, #0
 80028a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float Q[2][2] = {{1e-10, 0}, {0, 1e-10}}; // Process noise
 80028a6:	4ba4      	ldr	r3, [pc, #656]	@ (8002b38 <KF_X+0x2ec>)
 80028a8:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 80028ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float R[1][1] = {{1e-4}}; //   Measurement noise
 80028b2:	4ba2      	ldr	r3, [pc, #648]	@ (8002b3c <KF_X+0x2f0>)
 80028b4:	66bb      	str	r3, [r7, #104]	@ 0x68
    float A_T[2][2] = {{1, 0}, {-Ts, 1}}; //   Transpose of matrix A
 80028b6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80028bc:	f04f 0300 	mov.w	r3, #0
 80028c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80028c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80028c6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80028ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80028cc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028d0:	667b      	str	r3, [r7, #100]	@ 0x64
    float C_T[2][1] = {{1}, {0}}; //   Transpose of the C matrix
 80028d2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80028d8:	f04f 0300 	mov.w	r3, #0
 80028dc:	657b      	str	r3, [r7, #84]	@ 0x54
    float temp_1[2][1] = {0}; //  Used to store intermediate calculation results
 80028de:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	605a      	str	r2, [r3, #4]
    float temp_2[2][1] = {0}; //  Used to store intermediate calculation results
 80028e8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	605a      	str	r2, [r3, #4]
    float temp_3[2][2] = {0}; //   Used to store intermediate calculation results
 80028f2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80028f6:	2200      	movs	r2, #0
 80028f8:	601a      	str	r2, [r3, #0]
 80028fa:	605a      	str	r2, [r3, #4]
 80028fc:	609a      	str	r2, [r3, #8]
 80028fe:	60da      	str	r2, [r3, #12]
    float temp_4[2][2] = {0}; //  Used to store intermediate calculation results
 8002900:	f107 0320 	add.w	r3, r7, #32
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]
 800290a:	609a      	str	r2, [r3, #8]
 800290c:	60da      	str	r2, [r3, #12]
    float temp_5[1][2] = {0}; //   Used to store intermediate calculation results
 800290e:	f107 0318 	add.w	r3, r7, #24
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	605a      	str	r2, [r3, #4]
    float temp_6[1][1] = {0}; //   Used to store intermediate calculation results
 8002918:	f04f 0300 	mov.w	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
    float y = atan2(-acce_Y, acce_Z); //   Calculating Angle Using Acceleration
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fdeb 	bl	8000500 <__aeabi_f2d>
 800292a:	4604      	mov	r4, r0
 800292c:	460d      	mov	r5, r1
 800292e:	68b8      	ldr	r0, [r7, #8]
 8002930:	f7fd fde6 	bl	8000500 <__aeabi_f2d>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4620      	mov	r0, r4
 800293a:	4629      	mov	r1, r5
 800293c:	f00e fe1c 	bl	8011578 <atan2>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	4610      	mov	r0, r2
 8002946:	4619      	mov	r1, r3
 8002948:	f7fe f92a 	bl	8000ba0 <__aeabi_d2f>
 800294c:	4603      	mov	r3, r0
 800294e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    //  Prediction section
    //   A priori estimation formula
    mul(2, 2, 2, 1, A, x_hat, temp_1);
 8002952:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002956:	9302      	str	r3, [sp, #8]
 8002958:	4b79      	ldr	r3, [pc, #484]	@ (8002b40 <KF_X+0x2f4>)
 800295a:	9301      	str	r3, [sp, #4]
 800295c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	2301      	movs	r3, #1
 8002964:	2202      	movs	r2, #2
 8002966:	2102      	movs	r1, #2
 8002968:	2002      	movs	r0, #2
 800296a:	f000 fb23 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, B, u, temp_2);
 800296e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002972:	9302      	str	r3, [sp, #8]
 8002974:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002978:	9301      	str	r3, [sp, #4]
 800297a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800297e:	9300      	str	r3, [sp, #0]
 8002980:	2301      	movs	r3, #1
 8002982:	2201      	movs	r2, #1
 8002984:	2101      	movs	r1, #1
 8002986:	2002      	movs	r0, #2
 8002988:	f000 fb14 	bl	8002fb4 <mul>
    x_hat_minus[0][0] = temp_1[0][0] + temp_2[0][0];
 800298c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800298e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002990:	4611      	mov	r1, r2
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe f95a 	bl	8000c4c <__addsf3>
 8002998:	4603      	mov	r3, r0
 800299a:	461a      	mov	r2, r3
 800299c:	4b69      	ldr	r3, [pc, #420]	@ (8002b44 <KF_X+0x2f8>)
 800299e:	601a      	str	r2, [r3, #0]
    x_hat_minus[1][0] = temp_1[1][0] + temp_2[1][0];
 80029a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80029a4:	4611      	mov	r1, r2
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe f950 	bl	8000c4c <__addsf3>
 80029ac:	4603      	mov	r3, r0
 80029ae:	461a      	mov	r2, r3
 80029b0:	4b64      	ldr	r3, [pc, #400]	@ (8002b44 <KF_X+0x2f8>)
 80029b2:	605a      	str	r2, [r3, #4]
    //   A priori Error Covariance Formula
    mul(2, 2, 2, 2, A, p_hat, temp_3);
 80029b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80029b8:	9302      	str	r3, [sp, #8]
 80029ba:	4b63      	ldr	r3, [pc, #396]	@ (8002b48 <KF_X+0x2fc>)
 80029bc:	9301      	str	r3, [sp, #4]
 80029be:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2302      	movs	r3, #2
 80029c6:	2202      	movs	r2, #2
 80029c8:	2102      	movs	r1, #2
 80029ca:	2002      	movs	r0, #2
 80029cc:	f000 faf2 	bl	8002fb4 <mul>
    mul(2, 2, 2, 2, temp_3, A_T, temp_4);
 80029d0:	f107 0320 	add.w	r3, r7, #32
 80029d4:	9302      	str	r3, [sp, #8]
 80029d6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	2302      	movs	r3, #2
 80029e4:	2202      	movs	r2, #2
 80029e6:	2102      	movs	r1, #2
 80029e8:	2002      	movs	r0, #2
 80029ea:	f000 fae3 	bl	8002fb4 <mul>
    p_hat_minus[0][0] = temp_4[0][0] + Q[0][0];
 80029ee:	6a3b      	ldr	r3, [r7, #32]
 80029f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80029f2:	4611      	mov	r1, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7fe f929 	bl	8000c4c <__addsf3>
 80029fa:	4603      	mov	r3, r0
 80029fc:	461a      	mov	r2, r3
 80029fe:	4b53      	ldr	r3, [pc, #332]	@ (8002b4c <KF_X+0x300>)
 8002a00:	601a      	str	r2, [r3, #0]
    p_hat_minus[0][1] = temp_4[0][1] + Q[0][1];
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7fe f91f 	bl	8000c4c <__addsf3>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	461a      	mov	r2, r3
 8002a12:	4b4e      	ldr	r3, [pc, #312]	@ (8002b4c <KF_X+0x300>)
 8002a14:	605a      	str	r2, [r3, #4]
    p_hat_minus[1][0] = temp_4[1][0] + Q[1][0];
 8002a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a18:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fe f915 	bl	8000c4c <__addsf3>
 8002a22:	4603      	mov	r3, r0
 8002a24:	461a      	mov	r2, r3
 8002a26:	4b49      	ldr	r3, [pc, #292]	@ (8002b4c <KF_X+0x300>)
 8002a28:	609a      	str	r2, [r3, #8]
    p_hat_minus[1][1] = temp_4[1][1] + Q[1][1];
 8002a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a2c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002a2e:	4611      	mov	r1, r2
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe f90b 	bl	8000c4c <__addsf3>
 8002a36:	4603      	mov	r3, r0
 8002a38:	461a      	mov	r2, r3
 8002a3a:	4b44      	ldr	r3, [pc, #272]	@ (8002b4c <KF_X+0x300>)
 8002a3c:	60da      	str	r2, [r3, #12]
    //   Correction part
    //  Kalman Gain Formula
    mul(1, 2, 2, 2, C, p_hat_minus, temp_5);
 8002a3e:	f107 0318 	add.w	r3, r7, #24
 8002a42:	9302      	str	r3, [sp, #8]
 8002a44:	4b41      	ldr	r3, [pc, #260]	@ (8002b4c <KF_X+0x300>)
 8002a46:	9301      	str	r3, [sp, #4]
 8002a48:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002a4c:	9300      	str	r3, [sp, #0]
 8002a4e:	2302      	movs	r3, #2
 8002a50:	2202      	movs	r2, #2
 8002a52:	2102      	movs	r1, #2
 8002a54:	2001      	movs	r0, #1
 8002a56:	f000 faad 	bl	8002fb4 <mul>
    mul(1, 2, 2, 1, temp_5, C_T, temp_6);
 8002a5a:	f107 0314 	add.w	r3, r7, #20
 8002a5e:	9302      	str	r3, [sp, #8]
 8002a60:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	f107 0318 	add.w	r3, r7, #24
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	2202      	movs	r2, #2
 8002a70:	2102      	movs	r1, #2
 8002a72:	2001      	movs	r0, #1
 8002a74:	f000 fa9e 	bl	8002fb4 <mul>
    temp_6[0][0] = 1.0f / (temp_6[0][0] + R[0][0]);
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002a7c:	4611      	mov	r1, r2
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe f8e4 	bl	8000c4c <__addsf3>
 8002a84:	4603      	mov	r3, r0
 8002a86:	4619      	mov	r1, r3
 8002a88:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002a8c:	f7fe fa9a 	bl	8000fc4 <__aeabi_fdiv>
 8002a90:	4603      	mov	r3, r0
 8002a92:	617b      	str	r3, [r7, #20]
    mul(2, 2, 2, 1, p_hat_minus, C_T, temp_1);
 8002a94:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002a98:	9302      	str	r3, [sp, #8]
 8002a9a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <KF_X+0x300>)
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	2102      	movs	r1, #2
 8002aaa:	2002      	movs	r0, #2
 8002aac:	f000 fa82 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, temp_1, temp_6, K);
 8002ab0:	4b27      	ldr	r3, [pc, #156]	@ (8002b50 <KF_X+0x304>)
 8002ab2:	9302      	str	r3, [sp, #8]
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	9301      	str	r3, [sp, #4]
 8002aba:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	2101      	movs	r1, #1
 8002ac6:	2002      	movs	r0, #2
 8002ac8:	f000 fa74 	bl	8002fb4 <mul>
    //  Posterior Estimation Formula
    mul(1, 2, 2, 1, C, x_hat_minus, temp_6);
 8002acc:	f107 0314 	add.w	r3, r7, #20
 8002ad0:	9302      	str	r3, [sp, #8]
 8002ad2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b44 <KF_X+0x2f8>)
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2301      	movs	r3, #1
 8002ade:	2202      	movs	r2, #2
 8002ae0:	2102      	movs	r1, #2
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	f000 fa66 	bl	8002fb4 <mul>
    temp_6[0][0] = y - temp_6[0][0];
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	4619      	mov	r1, r3
 8002aec:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8002af0:	f7fe f8aa 	bl	8000c48 <__aeabi_fsub>
 8002af4:	4603      	mov	r3, r0
 8002af6:	617b      	str	r3, [r7, #20]
    mul(2, 1, 1, 1, K, temp_6, temp_1);
 8002af8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002afc:	9302      	str	r3, [sp, #8]
 8002afe:	f107 0314 	add.w	r3, r7, #20
 8002b02:	9301      	str	r3, [sp, #4]
 8002b04:	4b12      	ldr	r3, [pc, #72]	@ (8002b50 <KF_X+0x304>)
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2301      	movs	r3, #1
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	2101      	movs	r1, #1
 8002b0e:	2002      	movs	r0, #2
 8002b10:	f000 fa50 	bl	8002fb4 <mul>
    x_hat[0][0] = x_hat_minus[0][0] + temp_1[0][0];
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <KF_X+0x2f8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002b1a:	4611      	mov	r1, r2
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fe f895 	bl	8000c4c <__addsf3>
 8002b22:	4603      	mov	r3, r0
 8002b24:	461a      	mov	r2, r3
 8002b26:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <KF_X+0x2f4>)
 8002b28:	601a      	str	r2, [r3, #0]
    x_hat[1][0] = x_hat_minus[1][0] + temp_1[1][0];
 8002b2a:	4b06      	ldr	r3, [pc, #24]	@ (8002b44 <KF_X+0x2f8>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b30:	4611      	mov	r1, r2
 8002b32:	e00f      	b.n	8002b54 <KF_X+0x308>
 8002b34:	3ba3d70a 	.word	0x3ba3d70a
 8002b38:	08012054 	.word	0x08012054
 8002b3c:	38d1b717 	.word	0x38d1b717
 8002b40:	200002a4 	.word	0x200002a4
 8002b44:	200002ac 	.word	0x200002ac
 8002b48:	20000000 	.word	0x20000000
 8002b4c:	200002b4 	.word	0x200002b4
 8002b50:	200002c4 	.word	0x200002c4
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fe f879 	bl	8000c4c <__addsf3>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4b23      	ldr	r3, [pc, #140]	@ (8002bec <KF_X+0x3a0>)
 8002b60:	605a      	str	r2, [r3, #4]
    //  Update error covariance formula
    mul(2, 1, 1, 2, K, C, temp_3);
 8002b62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002b66:	9302      	str	r3, [sp, #8]
 8002b68:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002b6c:	9301      	str	r3, [sp, #4]
 8002b6e:	4b20      	ldr	r3, [pc, #128]	@ (8002bf0 <KF_X+0x3a4>)
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	2302      	movs	r3, #2
 8002b74:	2201      	movs	r2, #1
 8002b76:	2101      	movs	r1, #1
 8002b78:	2002      	movs	r0, #2
 8002b7a:	f000 fa1b 	bl	8002fb4 <mul>
    temp_3[0][0] = I[0][0] - temp_3[0][0];
 8002b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf4 <KF_X+0x3a8>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b84:	4611      	mov	r1, r2
 8002b86:	4618      	mov	r0, r3
 8002b88:	f7fe f85e 	bl	8000c48 <__aeabi_fsub>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	633b      	str	r3, [r7, #48]	@ 0x30
    temp_3[0][1] = I[0][1] - temp_3[0][1];
 8002b90:	4b18      	ldr	r3, [pc, #96]	@ (8002bf4 <KF_X+0x3a8>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002b96:	4611      	mov	r1, r2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fe f855 	bl	8000c48 <__aeabi_fsub>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_3[1][0] = I[1][0] - temp_3[1][0];
 8002ba2:	4b14      	ldr	r3, [pc, #80]	@ (8002bf4 <KF_X+0x3a8>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ba8:	4611      	mov	r1, r2
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe f84c 	bl	8000c48 <__aeabi_fsub>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
    temp_3[1][1] = I[1][1] - temp_3[1][1];
 8002bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8002bf4 <KF_X+0x3a8>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002bba:	4611      	mov	r1, r2
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe f843 	bl	8000c48 <__aeabi_fsub>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    mul(2, 2, 2, 2, temp_3, p_hat_minus, p_hat);
 8002bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf8 <KF_X+0x3ac>)
 8002bc8:	9302      	str	r3, [sp, #8]
 8002bca:	4b0c      	ldr	r3, [pc, #48]	@ (8002bfc <KF_X+0x3b0>)
 8002bcc:	9301      	str	r3, [sp, #4]
 8002bce:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	2102      	movs	r1, #2
 8002bda:	2002      	movs	r0, #2
 8002bdc:	f000 f9ea 	bl	8002fb4 <mul>
    //  Return Value
    return x_hat[0][0];
 8002be0:	4b02      	ldr	r3, [pc, #8]	@ (8002bec <KF_X+0x3a0>)
 8002be2:	681b      	ldr	r3, [r3, #0]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	37a8      	adds	r7, #168	@ 0xa8
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bdb0      	pop	{r4, r5, r7, pc}
 8002bec:	200002a4 	.word	0x200002a4
 8002bf0:	200002c4 	.word	0x200002c4
 8002bf4:	08013230 	.word	0x08013230
 8002bf8:	20000000 	.word	0x20000000
 8002bfc:	200002b4 	.word	0x200002b4

08002c00 <KF_Y>:
Input: angular velocity, acceleration
Output: None

**************************************************************************/
float KF_Y(float acce_X, float acce_Z, float gyro_Y) // Input quantities: X-axis acceleration, Z-axis acceleration, Y-axis angular velocity.
{
 8002c00:	b5b0      	push	{r4, r5, r7, lr}
 8002c02:	b0ae      	sub	sp, #184	@ 0xb8
 8002c04:	af04      	add	r7, sp, #16
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	607a      	str	r2, [r7, #4]
    static float x_hat[2][1] = {0}; //  Posterior Estimation
    static float x_hat_minus[2][1] = {0}; //   Prior estimates
    static float p_hat[2][2] = {{1, 0}, {0, 1}}; // Posterior error covariance matrix
    static float p_hat_minus[2][2] = {0}; //   Prior error covariance matrix
    static float K[2][1] = {0}; //  Kalman Gain
    const float Ts = 0.005; //  Sampling interval (5ms)
 8002c0c:	4bb6      	ldr	r3, [pc, #728]	@ (8002ee8 <KF_Y+0x2e8>)
 8002c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    const float I[2][2] = {{1, 0}, {0, 1}};
    float u[1][1] = {{gyro_Y}};
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    float A[2][2] = {{1, -Ts}, {0, 1}}; //  A Matrix
 8002c18:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002c20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c24:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002c28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002c2c:	f04f 0300 	mov.w	r3, #0
 8002c30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002c34:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    float B[2][1] = {{Ts}, {0}}; // B Matrix
 8002c3c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c44:	f04f 0300 	mov.w	r3, #0
 8002c48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    float C[1][2] = {{1, 0}};//  C Matrix
 8002c4c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    float Q[2][2] = {{1e-10, 0}, {0, 1e-10}}; // Process noise
 8002c5a:	4ba4      	ldr	r3, [pc, #656]	@ (8002eec <KF_Y+0x2ec>)
 8002c5c:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8002c60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float R[1][1] = {{1e-4}}; //  Measurement noise
 8002c66:	4ba2      	ldr	r3, [pc, #648]	@ (8002ef0 <KF_Y+0x2f0>)
 8002c68:	66bb      	str	r3, [r7, #104]	@ 0x68
    float A_T[2][2] = {{1, 0}, {-Ts, 1}}; //  Transpose of matrix A
 8002c6a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002c76:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c7a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002c7e:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c80:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c84:	667b      	str	r3, [r7, #100]	@ 0x64
    float C_T[2][1] = {{1}, {0}}; //  Transpose of the C matrix
 8002c86:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c8a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	657b      	str	r3, [r7, #84]	@ 0x54
    float temp_1[2][1] = {0}; //   Used to store intermediate calculation results
 8002c92:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002c96:	2200      	movs	r2, #0
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	605a      	str	r2, [r3, #4]
    float temp_2[2][1] = {0}; //   Used to store intermediate calculation results
 8002c9c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	601a      	str	r2, [r3, #0]
 8002ca4:	605a      	str	r2, [r3, #4]
    float temp_3[2][2] = {0}; //   Used to store intermediate calculation results
 8002ca6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002caa:	2200      	movs	r2, #0
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	605a      	str	r2, [r3, #4]
 8002cb0:	609a      	str	r2, [r3, #8]
 8002cb2:	60da      	str	r2, [r3, #12]
    float temp_4[2][2] = {0}; //   Used to store intermediate calculation results
 8002cb4:	f107 0320 	add.w	r3, r7, #32
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
    float temp_5[1][2] = {0}; //  Used to store intermediate calculation results
 8002cc2:	f107 0318 	add.w	r3, r7, #24
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	605a      	str	r2, [r3, #4]
    float temp_6[1][1] = {0}; //   Used to store intermediate calculation results
 8002ccc:	f04f 0300 	mov.w	r3, #0
 8002cd0:	617b      	str	r3, [r7, #20]
    float y = atan2(-acce_X, acce_Z); //   Calculating Angle Using Acceleration
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fd fc11 	bl	8000500 <__aeabi_f2d>
 8002cde:	4604      	mov	r4, r0
 8002ce0:	460d      	mov	r5, r1
 8002ce2:	68b8      	ldr	r0, [r7, #8]
 8002ce4:	f7fd fc0c 	bl	8000500 <__aeabi_f2d>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	460b      	mov	r3, r1
 8002cec:	4620      	mov	r0, r4
 8002cee:	4629      	mov	r1, r5
 8002cf0:	f00e fc42 	bl	8011578 <atan2>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	460b      	mov	r3, r1
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	f7fd ff50 	bl	8000ba0 <__aeabi_d2f>
 8002d00:	4603      	mov	r3, r0
 8002d02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    //   Prediction section
    //   A priori estimation formula
    mul(2, 2, 2, 1, A, x_hat, temp_1);
 8002d06:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002d0a:	9302      	str	r3, [sp, #8]
 8002d0c:	4b79      	ldr	r3, [pc, #484]	@ (8002ef4 <KF_Y+0x2f4>)
 8002d0e:	9301      	str	r3, [sp, #4]
 8002d10:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	2301      	movs	r3, #1
 8002d18:	2202      	movs	r2, #2
 8002d1a:	2102      	movs	r1, #2
 8002d1c:	2002      	movs	r0, #2
 8002d1e:	f000 f949 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, B, u, temp_2);
 8002d22:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002d26:	9302      	str	r3, [sp, #8]
 8002d28:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002d2c:	9301      	str	r3, [sp, #4]
 8002d2e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	2301      	movs	r3, #1
 8002d36:	2201      	movs	r2, #1
 8002d38:	2101      	movs	r1, #1
 8002d3a:	2002      	movs	r0, #2
 8002d3c:	f000 f93a 	bl	8002fb4 <mul>
    x_hat_minus[0][0] = temp_1[0][0] + temp_2[0][0];
 8002d40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d44:	4611      	mov	r1, r2
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd ff80 	bl	8000c4c <__addsf3>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	461a      	mov	r2, r3
 8002d50:	4b69      	ldr	r3, [pc, #420]	@ (8002ef8 <KF_Y+0x2f8>)
 8002d52:	601a      	str	r2, [r3, #0]
    x_hat_minus[1][0] = temp_1[1][0] + temp_2[1][0];
 8002d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d58:	4611      	mov	r1, r2
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fd ff76 	bl	8000c4c <__addsf3>
 8002d60:	4603      	mov	r3, r0
 8002d62:	461a      	mov	r2, r3
 8002d64:	4b64      	ldr	r3, [pc, #400]	@ (8002ef8 <KF_Y+0x2f8>)
 8002d66:	605a      	str	r2, [r3, #4]
    //  A priori Error Covariance Formula
    mul(2, 2, 2, 2, A, p_hat, temp_3);
 8002d68:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d6c:	9302      	str	r3, [sp, #8]
 8002d6e:	4b63      	ldr	r3, [pc, #396]	@ (8002efc <KF_Y+0x2fc>)
 8002d70:	9301      	str	r3, [sp, #4]
 8002d72:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	2302      	movs	r3, #2
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	2102      	movs	r1, #2
 8002d7e:	2002      	movs	r0, #2
 8002d80:	f000 f918 	bl	8002fb4 <mul>
    mul(2, 2, 2, 2, temp_3, A_T, temp_4);
 8002d84:	f107 0320 	add.w	r3, r7, #32
 8002d88:	9302      	str	r3, [sp, #8]
 8002d8a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	2302      	movs	r3, #2
 8002d98:	2202      	movs	r2, #2
 8002d9a:	2102      	movs	r1, #2
 8002d9c:	2002      	movs	r0, #2
 8002d9e:	f000 f909 	bl	8002fb4 <mul>
    p_hat_minus[0][0] = temp_4[0][0] + Q[0][0];
 8002da2:	6a3b      	ldr	r3, [r7, #32]
 8002da4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002da6:	4611      	mov	r1, r2
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7fd ff4f 	bl	8000c4c <__addsf3>
 8002dae:	4603      	mov	r3, r0
 8002db0:	461a      	mov	r2, r3
 8002db2:	4b53      	ldr	r3, [pc, #332]	@ (8002f00 <KF_Y+0x300>)
 8002db4:	601a      	str	r2, [r3, #0]
    p_hat_minus[0][1] = temp_4[0][1] + Q[0][1];
 8002db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd ff45 	bl	8000c4c <__addsf3>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4b4e      	ldr	r3, [pc, #312]	@ (8002f00 <KF_Y+0x300>)
 8002dc8:	605a      	str	r2, [r3, #4]
    p_hat_minus[1][0] = temp_4[1][0] + Q[1][0];
 8002dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dcc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002dce:	4611      	mov	r1, r2
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fd ff3b 	bl	8000c4c <__addsf3>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4b49      	ldr	r3, [pc, #292]	@ (8002f00 <KF_Y+0x300>)
 8002ddc:	609a      	str	r2, [r3, #8]
    p_hat_minus[1][1] = temp_4[1][1] + Q[1][1];
 8002dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f7fd ff31 	bl	8000c4c <__addsf3>
 8002dea:	4603      	mov	r3, r0
 8002dec:	461a      	mov	r2, r3
 8002dee:	4b44      	ldr	r3, [pc, #272]	@ (8002f00 <KF_Y+0x300>)
 8002df0:	60da      	str	r2, [r3, #12]
    // Correction part
    // Kalman Gain Formula
    mul(1, 2, 2, 2, C, p_hat_minus, temp_5);
 8002df2:	f107 0318 	add.w	r3, r7, #24
 8002df6:	9302      	str	r3, [sp, #8]
 8002df8:	4b41      	ldr	r3, [pc, #260]	@ (8002f00 <KF_Y+0x300>)
 8002dfa:	9301      	str	r3, [sp, #4]
 8002dfc:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002e00:	9300      	str	r3, [sp, #0]
 8002e02:	2302      	movs	r3, #2
 8002e04:	2202      	movs	r2, #2
 8002e06:	2102      	movs	r1, #2
 8002e08:	2001      	movs	r0, #1
 8002e0a:	f000 f8d3 	bl	8002fb4 <mul>
    mul(1, 2, 2, 1, temp_5, C_T, temp_6);
 8002e0e:	f107 0314 	add.w	r3, r7, #20
 8002e12:	9302      	str	r3, [sp, #8]
 8002e14:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002e18:	9301      	str	r3, [sp, #4]
 8002e1a:	f107 0318 	add.w	r3, r7, #24
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	2301      	movs	r3, #1
 8002e22:	2202      	movs	r2, #2
 8002e24:	2102      	movs	r1, #2
 8002e26:	2001      	movs	r0, #1
 8002e28:	f000 f8c4 	bl	8002fb4 <mul>
    temp_6[0][0] = 1.0f / (temp_6[0][0] + R[0][0]);
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002e30:	4611      	mov	r1, r2
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fd ff0a 	bl	8000c4c <__addsf3>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002e40:	f7fe f8c0 	bl	8000fc4 <__aeabi_fdiv>
 8002e44:	4603      	mov	r3, r0
 8002e46:	617b      	str	r3, [r7, #20]
    mul(2, 2, 2, 1, p_hat_minus, C_T, temp_1);
 8002e48:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002e4c:	9302      	str	r3, [sp, #8]
 8002e4e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002e52:	9301      	str	r3, [sp, #4]
 8002e54:	4b2a      	ldr	r3, [pc, #168]	@ (8002f00 <KF_Y+0x300>)
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	2301      	movs	r3, #1
 8002e5a:	2202      	movs	r2, #2
 8002e5c:	2102      	movs	r1, #2
 8002e5e:	2002      	movs	r0, #2
 8002e60:	f000 f8a8 	bl	8002fb4 <mul>
    mul(2, 1, 1, 1, temp_1, temp_6, K);
 8002e64:	4b27      	ldr	r3, [pc, #156]	@ (8002f04 <KF_Y+0x304>)
 8002e66:	9302      	str	r3, [sp, #8]
 8002e68:	f107 0314 	add.w	r3, r7, #20
 8002e6c:	9301      	str	r3, [sp, #4]
 8002e6e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002e72:	9300      	str	r3, [sp, #0]
 8002e74:	2301      	movs	r3, #1
 8002e76:	2201      	movs	r2, #1
 8002e78:	2101      	movs	r1, #1
 8002e7a:	2002      	movs	r0, #2
 8002e7c:	f000 f89a 	bl	8002fb4 <mul>
    //    Posterior Estimation Formula
    mul(1, 2, 2, 1, C, x_hat_minus, temp_6);
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	9302      	str	r3, [sp, #8]
 8002e86:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef8 <KF_Y+0x2f8>)
 8002e88:	9301      	str	r3, [sp, #4]
 8002e8a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2301      	movs	r3, #1
 8002e92:	2202      	movs	r2, #2
 8002e94:	2102      	movs	r1, #2
 8002e96:	2001      	movs	r0, #1
 8002e98:	f000 f88c 	bl	8002fb4 <mul>
    temp_6[0][0] = y - temp_6[0][0];
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8002ea4:	f7fd fed0 	bl	8000c48 <__aeabi_fsub>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	617b      	str	r3, [r7, #20]
    mul(2, 1, 1, 1, K, temp_6, temp_1);
 8002eac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002eb0:	9302      	str	r3, [sp, #8]
 8002eb2:	f107 0314 	add.w	r3, r7, #20
 8002eb6:	9301      	str	r3, [sp, #4]
 8002eb8:	4b12      	ldr	r3, [pc, #72]	@ (8002f04 <KF_Y+0x304>)
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	2002      	movs	r0, #2
 8002ec4:	f000 f876 	bl	8002fb4 <mul>
    x_hat[0][0] = x_hat_minus[0][0] + temp_1[0][0];
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef8 <KF_Y+0x2f8>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ece:	4611      	mov	r1, r2
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fd febb 	bl	8000c4c <__addsf3>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	461a      	mov	r2, r3
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <KF_Y+0x2f4>)
 8002edc:	601a      	str	r2, [r3, #0]
    x_hat[1][0] = x_hat_minus[1][0] + temp_1[1][0];
 8002ede:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <KF_Y+0x2f8>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ee4:	4611      	mov	r1, r2
 8002ee6:	e00f      	b.n	8002f08 <KF_Y+0x308>
 8002ee8:	3ba3d70a 	.word	0x3ba3d70a
 8002eec:	08012054 	.word	0x08012054
 8002ef0:	38d1b717 	.word	0x38d1b717
 8002ef4:	200002cc 	.word	0x200002cc
 8002ef8:	200002d4 	.word	0x200002d4
 8002efc:	20000010 	.word	0x20000010
 8002f00:	200002dc 	.word	0x200002dc
 8002f04:	200002ec 	.word	0x200002ec
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fd fe9f 	bl	8000c4c <__addsf3>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	461a      	mov	r2, r3
 8002f12:	4b23      	ldr	r3, [pc, #140]	@ (8002fa0 <KF_Y+0x3a0>)
 8002f14:	605a      	str	r2, [r3, #4]
    // Update error covariance formula
    mul(2, 1, 1, 2, K, C, temp_3);
 8002f16:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002f1a:	9302      	str	r3, [sp, #8]
 8002f1c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002f20:	9301      	str	r3, [sp, #4]
 8002f22:	4b20      	ldr	r3, [pc, #128]	@ (8002fa4 <KF_Y+0x3a4>)
 8002f24:	9300      	str	r3, [sp, #0]
 8002f26:	2302      	movs	r3, #2
 8002f28:	2201      	movs	r2, #1
 8002f2a:	2101      	movs	r1, #1
 8002f2c:	2002      	movs	r0, #2
 8002f2e:	f000 f841 	bl	8002fb4 <mul>
    temp_3[0][0] = I[0][0] - temp_3[0][0];
 8002f32:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f38:	4611      	mov	r1, r2
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7fd fe84 	bl	8000c48 <__aeabi_fsub>
 8002f40:	4603      	mov	r3, r0
 8002f42:	633b      	str	r3, [r7, #48]	@ 0x30
    temp_3[0][1] = I[0][1] - temp_3[0][1];
 8002f44:	4b18      	ldr	r3, [pc, #96]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002f4a:	4611      	mov	r1, r2
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7fd fe7b 	bl	8000c48 <__aeabi_fsub>
 8002f52:	4603      	mov	r3, r0
 8002f54:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_3[1][0] = I[1][0] - temp_3[1][0];
 8002f56:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002f5c:	4611      	mov	r1, r2
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fe72 	bl	8000c48 <__aeabi_fsub>
 8002f64:	4603      	mov	r3, r0
 8002f66:	63bb      	str	r3, [r7, #56]	@ 0x38
    temp_3[1][1] = I[1][1] - temp_3[1][1];
 8002f68:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa8 <KF_Y+0x3a8>)
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002f6e:	4611      	mov	r1, r2
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fd fe69 	bl	8000c48 <__aeabi_fsub>
 8002f76:	4603      	mov	r3, r0
 8002f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    mul(2, 2, 2, 2, temp_3, p_hat_minus, p_hat);
 8002f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002fac <KF_Y+0x3ac>)
 8002f7c:	9302      	str	r3, [sp, #8]
 8002f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb0 <KF_Y+0x3b0>)
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	2302      	movs	r3, #2
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	2102      	movs	r1, #2
 8002f8e:	2002      	movs	r0, #2
 8002f90:	f000 f810 	bl	8002fb4 <mul>
    // Return Value
    return x_hat[0][0];
 8002f94:	4b02      	ldr	r3, [pc, #8]	@ (8002fa0 <KF_Y+0x3a0>)
 8002f96:	681b      	ldr	r3, [r3, #0]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	37a8      	adds	r7, #168	@ 0xa8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa0:	200002cc 	.word	0x200002cc
 8002fa4:	200002ec 	.word	0x200002ec
 8002fa8:	08013240 	.word	0x08013240
 8002fac:	20000010 	.word	0x20000010
 8002fb0:	200002dc 	.word	0x200002dc

08002fb4 <mul>:
Function: Matrix multiplication
Input: The two matrices to be multiplied and their sizes

**************************************************************************/
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
{
 8002fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fb8:	b08d      	sub	sp, #52	@ 0x34
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6178      	str	r0, [r7, #20]
 8002fbe:	6139      	str	r1, [r7, #16]
 8002fc0:	60fa      	str	r2, [r7, #12]
 8002fc2:	60bb      	str	r3, [r7, #8]
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	607a      	str	r2, [r7, #4]
 8002fc8:	1e53      	subs	r3, r2, #1
 8002fca:	623b      	str	r3, [r7, #32]
 8002fcc:	2300      	movs	r3, #0
 8002fce:	4692      	mov	sl, r2
 8002fd0:	469b      	mov	fp, r3
 8002fd2:	f04f 0200 	mov.w	r2, #0
 8002fd6:	f04f 0300 	mov.w	r3, #0
 8002fda:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8002fde:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8002fe2:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	603a      	str	r2, [r7, #0]
 8002fea:	1e53      	subs	r3, r2, #1
 8002fec:	61fb      	str	r3, [r7, #28]
 8002fee:	2300      	movs	r3, #0
 8002ff0:	4690      	mov	r8, r2
 8002ff2:	4699      	mov	r9, r3
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	f04f 0300 	mov.w	r3, #0
 8002ffc:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8003000:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8003004:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8003008:	68be      	ldr	r6, [r7, #8]
 800300a:	1e73      	subs	r3, r6, #1
 800300c:	61bb      	str	r3, [r7, #24]
 800300e:	4632      	mov	r2, r6
 8003010:	2300      	movs	r3, #0
 8003012:	4614      	mov	r4, r2
 8003014:	461d      	mov	r5, r3
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	f04f 0300 	mov.w	r3, #0
 800301e:	016b      	lsls	r3, r5, #5
 8003020:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8003024:	0162      	lsls	r2, r4, #5
    if (A_col == B_row)
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	429a      	cmp	r2, r3
 800302c:	d15b      	bne.n	80030e6 <mul+0x132>
    {
        for (int i = 0; i < A_row; i++)
 800302e:	2300      	movs	r3, #0
 8003030:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003032:	e053      	b.n	80030dc <mul+0x128>
        {
            for (int j = 0; j < B_col; j++)
 8003034:	2300      	movs	r3, #0
 8003036:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003038:	e049      	b.n	80030ce <mul+0x11a>
            {
                C[i][j] = 0; // initialization
 800303a:	4632      	mov	r2, r6
 800303c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800303e:	fb02 f303 	mul.w	r3, r2, r3
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003046:	4413      	add	r3, r2
 8003048:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800304a:	f04f 0100 	mov.w	r1, #0
 800304e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                for (int k = 0; k < A_col; k++)
 8003052:	2300      	movs	r3, #0
 8003054:	627b      	str	r3, [r7, #36]	@ 0x24
 8003056:	e033      	b.n	80030c0 <mul+0x10c>
                {
                    C[i][j] += A[i][k]*B[k][j];
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800305c:	fb02 f303 	mul.w	r3, r2, r3
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003064:	4413      	add	r3, r2
 8003066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003068:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800306c:	683a      	ldr	r2, [r7, #0]
 800306e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003070:	fb02 f303 	mul.w	r3, r2, r3
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003078:	4413      	add	r3, r2
 800307a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800307c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003080:	4619      	mov	r1, r3
 8003082:	f7fd feeb 	bl	8000e5c <__aeabi_fmul>
 8003086:	4603      	mov	r3, r0
 8003088:	4618      	mov	r0, r3
 800308a:	4632      	mov	r2, r6
 800308c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800308e:	fb02 f303 	mul.w	r3, r2, r3
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003096:	4413      	add	r3, r2
 8003098:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800309a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800309e:	4632      	mov	r2, r6
 80030a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a2:	fb02 f303 	mul.w	r3, r2, r3
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80030aa:	18d4      	adds	r4, r2, r3
 80030ac:	f7fd fdce 	bl	8000c4c <__addsf3>
 80030b0:	4603      	mov	r3, r0
 80030b2:	461a      	mov	r2, r3
 80030b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b6:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
                for (int k = 0; k < A_col; k++)
 80030ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030bc:	3301      	adds	r3, #1
 80030be:	627b      	str	r3, [r7, #36]	@ 0x24
 80030c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	dbc7      	blt.n	8003058 <mul+0xa4>
            for (int j = 0; j < B_col; j++)
 80030c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ca:	3301      	adds	r3, #1
 80030cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	dbb1      	blt.n	800303a <mul+0x86>
        for (int i = 0; i < A_row; i++)
 80030d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030d8:	3301      	adds	r3, #1
 80030da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	dba7      	blt.n	8003034 <mul+0x80>
    }
    else
    {
        printf("Error: Matrix has wrong dimensions!");
    }
}
 80030e4:	e002      	b.n	80030ec <mul+0x138>
        printf("Error: Matrix has wrong dimensions!");
 80030e6:	4804      	ldr	r0, [pc, #16]	@ (80030f8 <mul+0x144>)
 80030e8:	f00a fd68 	bl	800dbbc <iprintf>
}
 80030ec:	bf00      	nop
 80030ee:	3734      	adds	r7, #52	@ 0x34
 80030f0:	46bd      	mov	sp, r7
 80030f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030f6:	bf00      	nop
 80030f8:	08012064 	.word	0x08012064
 80030fc:	00000000 	.word	0x00000000

08003100 <LQR_Balance_Only>:
        Set_Pwm(0, 0);
    }
}

void LQR_Balance_Only(void)
{
 8003100:	b5b0      	push	{r4, r5, r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
	int Encoder_Left, Encoder_Right;
	int Motor_Left, Motor_Right;

	// 1 Lire angle et gyroscope
	Get_Angle(GET_Angle_Way);
 8003106:	4bac      	ldr	r3, [pc, #688]	@ (80033b8 <LQR_Balance_Only+0x2b8>)
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f000 faf4 	bl	80036f8 <Get_Angle>

	// Lire encodeurs
	Encoder_Left = Read_Encoder(MOTOR_ID_ML);
 8003110:	2000      	movs	r0, #0
 8003112:	f000 fe17 	bl	8003d44 <Read_Encoder>
 8003116:	60f8      	str	r0, [r7, #12]
	Encoder_Right = -Read_Encoder(MOTOR_ID_MR);
 8003118:	2001      	movs	r0, #1
 800311a:	f000 fe13 	bl	8003d44 <Read_Encoder>
 800311e:	4603      	mov	r3, r0
 8003120:	425b      	negs	r3, r3
 8003122:	60bb      	str	r3, [r7, #8]
	Get_Velocity_Form_Encoder(Encoder_Left, Encoder_Right);
 8003124:	68b9      	ldr	r1, [r7, #8]
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f003 ff6e 	bl	8007008 <Get_Velocity_Form_Encoder>

	// Calculer vitesse linaire (m/s)
	x_speed = (Encoder_Left + Encoder_Right) / 2.0f * PI * Diameter_67 / 1000.0f / 1560.0f * Control_Frequency;
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	4413      	add	r3, r2
 8003132:	4618      	mov	r0, r3
 8003134:	f7fd fe3e 	bl	8000db4 <__aeabi_i2f>
 8003138:	4603      	mov	r3, r0
 800313a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800313e:	4618      	mov	r0, r3
 8003140:	f7fd ff40 	bl	8000fc4 <__aeabi_fdiv>
 8003144:	4603      	mov	r3, r0
 8003146:	4618      	mov	r0, r3
 8003148:	f7fd f9da 	bl	8000500 <__aeabi_f2d>
 800314c:	a398      	add	r3, pc, #608	@ (adr r3, 80033b0 <LQR_Balance_Only+0x2b0>)
 800314e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003152:	f7fd fa2d 	bl	80005b0 <__aeabi_dmul>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4614      	mov	r4, r2
 800315c:	461d      	mov	r5, r3
 800315e:	4b97      	ldr	r3, [pc, #604]	@ (80033bc <LQR_Balance_Only+0x2bc>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7fd f9cc 	bl	8000500 <__aeabi_f2d>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4620      	mov	r0, r4
 800316e:	4629      	mov	r1, r5
 8003170:	f7fd fa1e 	bl	80005b0 <__aeabi_dmul>
 8003174:	4602      	mov	r2, r0
 8003176:	460b      	mov	r3, r1
 8003178:	4610      	mov	r0, r2
 800317a:	4619      	mov	r1, r3
 800317c:	f04f 0200 	mov.w	r2, #0
 8003180:	4b8f      	ldr	r3, [pc, #572]	@ (80033c0 <LQR_Balance_Only+0x2c0>)
 8003182:	f7fd fb3f 	bl	8000804 <__aeabi_ddiv>
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	4610      	mov	r0, r2
 800318c:	4619      	mov	r1, r3
 800318e:	f04f 0200 	mov.w	r2, #0
 8003192:	4b8c      	ldr	r3, [pc, #560]	@ (80033c4 <LQR_Balance_Only+0x2c4>)
 8003194:	f7fd fb36 	bl	8000804 <__aeabi_ddiv>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4614      	mov	r4, r2
 800319e:	461d      	mov	r5, r3
 80031a0:	4b89      	ldr	r3, [pc, #548]	@ (80033c8 <LQR_Balance_Only+0x2c8>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fd f9ab 	bl	8000500 <__aeabi_f2d>
 80031aa:	4602      	mov	r2, r0
 80031ac:	460b      	mov	r3, r1
 80031ae:	4620      	mov	r0, r4
 80031b0:	4629      	mov	r1, r5
 80031b2:	f7fd f9fd 	bl	80005b0 <__aeabi_dmul>
 80031b6:	4602      	mov	r2, r0
 80031b8:	460b      	mov	r3, r1
 80031ba:	4610      	mov	r0, r2
 80031bc:	4619      	mov	r1, r3
 80031be:	f7fd fcef 	bl	8000ba0 <__aeabi_d2f>
 80031c2:	4603      	mov	r3, r0
 80031c4:	4a81      	ldr	r2, [pc, #516]	@ (80033cc <LQR_Balance_Only+0x2cc>)
 80031c6:	6013      	str	r3, [r2, #0]
	x_pose += x_speed / Control_Frequency;
 80031c8:	4b80      	ldr	r3, [pc, #512]	@ (80033cc <LQR_Balance_Only+0x2cc>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a7e      	ldr	r2, [pc, #504]	@ (80033c8 <LQR_Balance_Only+0x2c8>)
 80031ce:	6812      	ldr	r2, [r2, #0]
 80031d0:	4611      	mov	r1, r2
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fd fef6 	bl	8000fc4 <__aeabi_fdiv>
 80031d8:	4603      	mov	r3, r0
 80031da:	461a      	mov	r2, r3
 80031dc:	4b7c      	ldr	r3, [pc, #496]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f7fd fd32 	bl	8000c4c <__addsf3>
 80031e8:	4603      	mov	r3, r0
 80031ea:	461a      	mov	r2, r3
 80031ec:	4b78      	ldr	r3, [pc, #480]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 80031ee:	601a      	str	r2, [r3, #0]

	// Obtenir angle d'inclinaison (rad) et vitesse angulaire (rad/s)
	angle_x = Angle_Balance / 180.0f * PI;
 80031f0:	4b78      	ldr	r3, [pc, #480]	@ (80033d4 <LQR_Balance_Only+0x2d4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4978      	ldr	r1, [pc, #480]	@ (80033d8 <LQR_Balance_Only+0x2d8>)
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd fee4 	bl	8000fc4 <__aeabi_fdiv>
 80031fc:	4603      	mov	r3, r0
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fd f97e 	bl	8000500 <__aeabi_f2d>
 8003204:	a36a      	add	r3, pc, #424	@ (adr r3, 80033b0 <LQR_Balance_Only+0x2b0>)
 8003206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320a:	f7fd f9d1 	bl	80005b0 <__aeabi_dmul>
 800320e:	4602      	mov	r2, r0
 8003210:	460b      	mov	r3, r1
 8003212:	4610      	mov	r0, r2
 8003214:	4619      	mov	r1, r3
 8003216:	f7fd fcc3 	bl	8000ba0 <__aeabi_d2f>
 800321a:	4603      	mov	r3, r0
 800321c:	4a6f      	ldr	r2, [pc, #444]	@ (80033dc <LQR_Balance_Only+0x2dc>)
 800321e:	6013      	str	r3, [r2, #0]
	gyro_x = (angle_x - last_angle) * Control_Frequency;
 8003220:	4b6e      	ldr	r3, [pc, #440]	@ (80033dc <LQR_Balance_Only+0x2dc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a6e      	ldr	r2, [pc, #440]	@ (80033e0 <LQR_Balance_Only+0x2e0>)
 8003226:	6812      	ldr	r2, [r2, #0]
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f7fd fd0c 	bl	8000c48 <__aeabi_fsub>
 8003230:	4603      	mov	r3, r0
 8003232:	461a      	mov	r2, r3
 8003234:	4b64      	ldr	r3, [pc, #400]	@ (80033c8 <LQR_Balance_Only+0x2c8>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4619      	mov	r1, r3
 800323a:	4610      	mov	r0, r2
 800323c:	f7fd fe0e 	bl	8000e5c <__aeabi_fmul>
 8003240:	4603      	mov	r3, r0
 8003242:	461a      	mov	r2, r3
 8003244:	4b67      	ldr	r3, [pc, #412]	@ (80033e4 <LQR_Balance_Only+0x2e4>)
 8003246:	601a      	str	r2, [r3, #0]
	last_angle = angle_x;
 8003248:	4b64      	ldr	r3, [pc, #400]	@ (80033dc <LQR_Balance_Only+0x2dc>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a64      	ldr	r2, [pc, #400]	@ (80033e0 <LQR_Balance_Only+0x2e0>)
 800324e:	6013      	str	r3, [r2, #0]

	// Obtenir vitesse de rotation (rad/s) et angle de rotation (rad)
	gyro_z = (Encoder_Right - Encoder_Left) / Wheel_spacing / 1000.0f * PI * Diameter_67 / 1000.0f / 1560.0f * Control_Frequency;
 8003250:	68ba      	ldr	r2, [r7, #8]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	4618      	mov	r0, r3
 8003258:	f7fd fdac 	bl	8000db4 <__aeabi_i2f>
 800325c:	4602      	mov	r2, r0
 800325e:	4b62      	ldr	r3, [pc, #392]	@ (80033e8 <LQR_Balance_Only+0x2e8>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4619      	mov	r1, r3
 8003264:	4610      	mov	r0, r2
 8003266:	f7fd fead 	bl	8000fc4 <__aeabi_fdiv>
 800326a:	4603      	mov	r3, r0
 800326c:	495f      	ldr	r1, [pc, #380]	@ (80033ec <LQR_Balance_Only+0x2ec>)
 800326e:	4618      	mov	r0, r3
 8003270:	f7fd fea8 	bl	8000fc4 <__aeabi_fdiv>
 8003274:	4603      	mov	r3, r0
 8003276:	4618      	mov	r0, r3
 8003278:	f7fd f942 	bl	8000500 <__aeabi_f2d>
 800327c:	a34c      	add	r3, pc, #304	@ (adr r3, 80033b0 <LQR_Balance_Only+0x2b0>)
 800327e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003282:	f7fd f995 	bl	80005b0 <__aeabi_dmul>
 8003286:	4602      	mov	r2, r0
 8003288:	460b      	mov	r3, r1
 800328a:	4614      	mov	r4, r2
 800328c:	461d      	mov	r5, r3
 800328e:	4b4b      	ldr	r3, [pc, #300]	@ (80033bc <LQR_Balance_Only+0x2bc>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd f934 	bl	8000500 <__aeabi_f2d>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4620      	mov	r0, r4
 800329e:	4629      	mov	r1, r5
 80032a0:	f7fd f986 	bl	80005b0 <__aeabi_dmul>
 80032a4:	4602      	mov	r2, r0
 80032a6:	460b      	mov	r3, r1
 80032a8:	4610      	mov	r0, r2
 80032aa:	4619      	mov	r1, r3
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	4b43      	ldr	r3, [pc, #268]	@ (80033c0 <LQR_Balance_Only+0x2c0>)
 80032b2:	f7fd faa7 	bl	8000804 <__aeabi_ddiv>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4610      	mov	r0, r2
 80032bc:	4619      	mov	r1, r3
 80032be:	f04f 0200 	mov.w	r2, #0
 80032c2:	4b40      	ldr	r3, [pc, #256]	@ (80033c4 <LQR_Balance_Only+0x2c4>)
 80032c4:	f7fd fa9e 	bl	8000804 <__aeabi_ddiv>
 80032c8:	4602      	mov	r2, r0
 80032ca:	460b      	mov	r3, r1
 80032cc:	4614      	mov	r4, r2
 80032ce:	461d      	mov	r5, r3
 80032d0:	4b3d      	ldr	r3, [pc, #244]	@ (80033c8 <LQR_Balance_Only+0x2c8>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fd f913 	bl	8000500 <__aeabi_f2d>
 80032da:	4602      	mov	r2, r0
 80032dc:	460b      	mov	r3, r1
 80032de:	4620      	mov	r0, r4
 80032e0:	4629      	mov	r1, r5
 80032e2:	f7fd f965 	bl	80005b0 <__aeabi_dmul>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4610      	mov	r0, r2
 80032ec:	4619      	mov	r1, r3
 80032ee:	f7fd fc57 	bl	8000ba0 <__aeabi_d2f>
 80032f2:	4603      	mov	r3, r0
 80032f4:	4a3e      	ldr	r2, [pc, #248]	@ (80033f0 <LQR_Balance_Only+0x2f0>)
 80032f6:	6013      	str	r3, [r2, #0]
	angle_z += gyro_z / Control_Frequency;
 80032f8:	4b3d      	ldr	r3, [pc, #244]	@ (80033f0 <LQR_Balance_Only+0x2f0>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a32      	ldr	r2, [pc, #200]	@ (80033c8 <LQR_Balance_Only+0x2c8>)
 80032fe:	6812      	ldr	r2, [r2, #0]
 8003300:	4611      	mov	r1, r2
 8003302:	4618      	mov	r0, r3
 8003304:	f7fd fe5e 	bl	8000fc4 <__aeabi_fdiv>
 8003308:	4603      	mov	r3, r0
 800330a:	461a      	mov	r2, r3
 800330c:	4b39      	ldr	r3, [pc, #228]	@ (80033f4 <LQR_Balance_Only+0x2f4>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4619      	mov	r1, r3
 8003312:	4610      	mov	r0, r2
 8003314:	f7fd fc9a 	bl	8000c4c <__addsf3>
 8003318:	4603      	mov	r3, r0
 800331a:	461a      	mov	r2, r3
 800331c:	4b35      	ldr	r3, [pc, #212]	@ (80033f4 <LQR_Balance_Only+0x2f4>)
 800331e:	601a      	str	r2, [r3, #0]

	// QUILIBRE UNIQUEMENT - Pas de mouvement
	Target_x_speed = 0;      // Vitesse nulle
 8003320:	4b35      	ldr	r3, [pc, #212]	@ (80033f8 <LQR_Balance_Only+0x2f8>)
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	601a      	str	r2, [r3, #0]
	Target_gyro_z = 0;       // Pas de rotation
 8003328:	4b34      	ldr	r3, [pc, #208]	@ (80033fc <LQR_Balance_Only+0x2fc>)
 800332a:	f04f 0200 	mov.w	r2, #0
 800332e:	601a      	str	r2, [r3, #0]
	K5 = K5OLD;
 8003330:	4b33      	ldr	r3, [pc, #204]	@ (8003400 <LQR_Balance_Only+0x300>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a33      	ldr	r2, [pc, #204]	@ (8003404 <LQR_Balance_Only+0x304>)
 8003336:	6013      	str	r3, [r2, #0]
	K6 = K6OLD;
 8003338:	4b33      	ldr	r3, [pc, #204]	@ (8003408 <LQR_Balance_Only+0x308>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a33      	ldr	r2, [pc, #204]	@ (800340c <LQR_Balance_Only+0x30c>)
 800333e:	6013      	str	r3, [r2, #0]

	//  Calculer les acclrations (contrleur LQR)
	L_accel = -(K1 * x_pose +
 8003340:	4b33      	ldr	r3, [pc, #204]	@ (8003410 <LQR_Balance_Only+0x310>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a22      	ldr	r2, [pc, #136]	@ (80033d0 <LQR_Balance_Only+0x2d0>)
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	4611      	mov	r1, r2
 800334a:	4618      	mov	r0, r3
 800334c:	f7fd fd86 	bl	8000e5c <__aeabi_fmul>
 8003350:	4603      	mov	r3, r0
 8003352:	461c      	mov	r4, r3
				K2 * (x_speed - Target_x_speed) +
 8003354:	4b1d      	ldr	r3, [pc, #116]	@ (80033cc <LQR_Balance_Only+0x2cc>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a27      	ldr	r2, [pc, #156]	@ (80033f8 <LQR_Balance_Only+0x2f8>)
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	4611      	mov	r1, r2
 800335e:	4618      	mov	r0, r3
 8003360:	f7fd fc72 	bl	8000c48 <__aeabi_fsub>
 8003364:	4603      	mov	r3, r0
 8003366:	461a      	mov	r2, r3
 8003368:	4b2a      	ldr	r3, [pc, #168]	@ (8003414 <LQR_Balance_Only+0x314>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4619      	mov	r1, r3
 800336e:	4610      	mov	r0, r2
 8003370:	f7fd fd74 	bl	8000e5c <__aeabi_fmul>
 8003374:	4603      	mov	r3, r0
	L_accel = -(K1 * x_pose +
 8003376:	4619      	mov	r1, r3
 8003378:	4620      	mov	r0, r4
 800337a:	f7fd fc67 	bl	8000c4c <__addsf3>
 800337e:	4603      	mov	r3, r0
 8003380:	461c      	mov	r4, r3
				K3 * (angle_x - Target_angle_x) +
 8003382:	4b16      	ldr	r3, [pc, #88]	@ (80033dc <LQR_Balance_Only+0x2dc>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a24      	ldr	r2, [pc, #144]	@ (8003418 <LQR_Balance_Only+0x318>)
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	4611      	mov	r1, r2
 800338c:	4618      	mov	r0, r3
 800338e:	f7fd fc5b 	bl	8000c48 <__aeabi_fsub>
 8003392:	4603      	mov	r3, r0
 8003394:	461a      	mov	r2, r3
 8003396:	4b21      	ldr	r3, [pc, #132]	@ (800341c <LQR_Balance_Only+0x31c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4619      	mov	r1, r3
 800339c:	4610      	mov	r0, r2
 800339e:	f7fd fd5d 	bl	8000e5c <__aeabi_fmul>
 80033a2:	4603      	mov	r3, r0
				K2 * (x_speed - Target_x_speed) +
 80033a4:	4619      	mov	r1, r3
 80033a6:	4620      	mov	r0, r4
 80033a8:	f7fd fc50 	bl	8000c4c <__addsf3>
 80033ac:	e038      	b.n	8003420 <LQR_Balance_Only+0x320>
 80033ae:	bf00      	nop
 80033b0:	53c8d4f1 	.word	0x53c8d4f1
 80033b4:	400921fb 	.word	0x400921fb
 80033b8:	20000090 	.word	0x20000090
 80033bc:	2000004c 	.word	0x2000004c
 80033c0:	408f4000 	.word	0x408f4000
 80033c4:	40986000 	.word	0x40986000
 80033c8:	20000048 	.word	0x20000048
 80033cc:	200002f8 	.word	0x200002f8
 80033d0:	200002f4 	.word	0x200002f4
 80033d4:	2000033c 	.word	0x2000033c
 80033d8:	43340000 	.word	0x43340000
 80033dc:	200002fc 	.word	0x200002fc
 80033e0:	2000030c 	.word	0x2000030c
 80033e4:	20000300 	.word	0x20000300
 80033e8:	20000050 	.word	0x20000050
 80033ec:	447a0000 	.word	0x447a0000
 80033f0:	20000308 	.word	0x20000308
 80033f4:	20000304 	.word	0x20000304
 80033f8:	20000320 	.word	0x20000320
 80033fc:	20000324 	.word	0x20000324
 8003400:	20000038 	.word	0x20000038
 8003404:	20000030 	.word	0x20000030
 8003408:	2000003c 	.word	0x2000003c
 800340c:	20000034 	.word	0x20000034
 8003410:	20000020 	.word	0x20000020
 8003414:	20000024 	.word	0x20000024
 8003418:	20000040 	.word	0x20000040
 800341c:	20000028 	.word	0x20000028
 8003420:	4603      	mov	r3, r0
 8003422:	461c      	mov	r4, r3
				K4 * gyro_x +
 8003424:	4b91      	ldr	r3, [pc, #580]	@ (800366c <LQR_Balance_Only+0x56c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a91      	ldr	r2, [pc, #580]	@ (8003670 <LQR_Balance_Only+0x570>)
 800342a:	6812      	ldr	r2, [r2, #0]
 800342c:	4611      	mov	r1, r2
 800342e:	4618      	mov	r0, r3
 8003430:	f7fd fd14 	bl	8000e5c <__aeabi_fmul>
 8003434:	4603      	mov	r3, r0
				K3 * (angle_x - Target_angle_x) +
 8003436:	4619      	mov	r1, r3
 8003438:	4620      	mov	r0, r4
 800343a:	f7fd fc07 	bl	8000c4c <__addsf3>
 800343e:	4603      	mov	r3, r0
 8003440:	461c      	mov	r4, r3
				K5 * angle_z +
 8003442:	4b8c      	ldr	r3, [pc, #560]	@ (8003674 <LQR_Balance_Only+0x574>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a8c      	ldr	r2, [pc, #560]	@ (8003678 <LQR_Balance_Only+0x578>)
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	4611      	mov	r1, r2
 800344c:	4618      	mov	r0, r3
 800344e:	f7fd fd05 	bl	8000e5c <__aeabi_fmul>
 8003452:	4603      	mov	r3, r0
				K4 * gyro_x +
 8003454:	4619      	mov	r1, r3
 8003456:	4620      	mov	r0, r4
 8003458:	f7fd fbf8 	bl	8000c4c <__addsf3>
 800345c:	4603      	mov	r3, r0
 800345e:	461c      	mov	r4, r3
				K6 * (gyro_z - Target_gyro_z));
 8003460:	4b86      	ldr	r3, [pc, #536]	@ (800367c <LQR_Balance_Only+0x57c>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a86      	ldr	r2, [pc, #536]	@ (8003680 <LQR_Balance_Only+0x580>)
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	4611      	mov	r1, r2
 800346a:	4618      	mov	r0, r3
 800346c:	f7fd fbec 	bl	8000c48 <__aeabi_fsub>
 8003470:	4603      	mov	r3, r0
 8003472:	461a      	mov	r2, r3
 8003474:	4b83      	ldr	r3, [pc, #524]	@ (8003684 <LQR_Balance_Only+0x584>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4619      	mov	r1, r3
 800347a:	4610      	mov	r0, r2
 800347c:	f7fd fcee 	bl	8000e5c <__aeabi_fmul>
 8003480:	4603      	mov	r3, r0
				K5 * angle_z +
 8003482:	4619      	mov	r1, r3
 8003484:	4620      	mov	r0, r4
 8003486:	f7fd fbe1 	bl	8000c4c <__addsf3>
 800348a:	4603      	mov	r3, r0
	L_accel = -(K1 * x_pose +
 800348c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003490:	4a7d      	ldr	r2, [pc, #500]	@ (8003688 <LQR_Balance_Only+0x588>)
 8003492:	6013      	str	r3, [r2, #0]

	R_accel = -(K1 * x_pose +
 8003494:	4b7d      	ldr	r3, [pc, #500]	@ (800368c <LQR_Balance_Only+0x58c>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a7d      	ldr	r2, [pc, #500]	@ (8003690 <LQR_Balance_Only+0x590>)
 800349a:	6812      	ldr	r2, [r2, #0]
 800349c:	4611      	mov	r1, r2
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fd fcdc 	bl	8000e5c <__aeabi_fmul>
 80034a4:	4603      	mov	r3, r0
 80034a6:	461c      	mov	r4, r3
				K2 * (x_speed - Target_x_speed) +
 80034a8:	4b7a      	ldr	r3, [pc, #488]	@ (8003694 <LQR_Balance_Only+0x594>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a7a      	ldr	r2, [pc, #488]	@ (8003698 <LQR_Balance_Only+0x598>)
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7fd fbc8 	bl	8000c48 <__aeabi_fsub>
 80034b8:	4603      	mov	r3, r0
 80034ba:	461a      	mov	r2, r3
 80034bc:	4b77      	ldr	r3, [pc, #476]	@ (800369c <LQR_Balance_Only+0x59c>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4619      	mov	r1, r3
 80034c2:	4610      	mov	r0, r2
 80034c4:	f7fd fcca 	bl	8000e5c <__aeabi_fmul>
 80034c8:	4603      	mov	r3, r0
	R_accel = -(K1 * x_pose +
 80034ca:	4619      	mov	r1, r3
 80034cc:	4620      	mov	r0, r4
 80034ce:	f7fd fbbd 	bl	8000c4c <__addsf3>
 80034d2:	4603      	mov	r3, r0
 80034d4:	461c      	mov	r4, r3
				K3 * (angle_x - Target_angle_x) +
 80034d6:	4b72      	ldr	r3, [pc, #456]	@ (80036a0 <LQR_Balance_Only+0x5a0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a72      	ldr	r2, [pc, #456]	@ (80036a4 <LQR_Balance_Only+0x5a4>)
 80034dc:	6812      	ldr	r2, [r2, #0]
 80034de:	4611      	mov	r1, r2
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7fd fbb1 	bl	8000c48 <__aeabi_fsub>
 80034e6:	4603      	mov	r3, r0
 80034e8:	461a      	mov	r2, r3
 80034ea:	4b6f      	ldr	r3, [pc, #444]	@ (80036a8 <LQR_Balance_Only+0x5a8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4619      	mov	r1, r3
 80034f0:	4610      	mov	r0, r2
 80034f2:	f7fd fcb3 	bl	8000e5c <__aeabi_fmul>
 80034f6:	4603      	mov	r3, r0
				K2 * (x_speed - Target_x_speed) +
 80034f8:	4619      	mov	r1, r3
 80034fa:	4620      	mov	r0, r4
 80034fc:	f7fd fba6 	bl	8000c4c <__addsf3>
 8003500:	4603      	mov	r3, r0
 8003502:	461c      	mov	r4, r3
				K4 * gyro_x -
 8003504:	4b59      	ldr	r3, [pc, #356]	@ (800366c <LQR_Balance_Only+0x56c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a59      	ldr	r2, [pc, #356]	@ (8003670 <LQR_Balance_Only+0x570>)
 800350a:	6812      	ldr	r2, [r2, #0]
 800350c:	4611      	mov	r1, r2
 800350e:	4618      	mov	r0, r3
 8003510:	f7fd fca4 	bl	8000e5c <__aeabi_fmul>
 8003514:	4603      	mov	r3, r0
				K3 * (angle_x - Target_angle_x) +
 8003516:	4619      	mov	r1, r3
 8003518:	4620      	mov	r0, r4
 800351a:	f7fd fb97 	bl	8000c4c <__addsf3>
 800351e:	4603      	mov	r3, r0
 8003520:	461c      	mov	r4, r3
				K5 * angle_z -
 8003522:	4b54      	ldr	r3, [pc, #336]	@ (8003674 <LQR_Balance_Only+0x574>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a54      	ldr	r2, [pc, #336]	@ (8003678 <LQR_Balance_Only+0x578>)
 8003528:	6812      	ldr	r2, [r2, #0]
 800352a:	4611      	mov	r1, r2
 800352c:	4618      	mov	r0, r3
 800352e:	f7fd fc95 	bl	8000e5c <__aeabi_fmul>
 8003532:	4603      	mov	r3, r0
				K4 * gyro_x -
 8003534:	4619      	mov	r1, r3
 8003536:	4620      	mov	r0, r4
 8003538:	f7fd fb86 	bl	8000c48 <__aeabi_fsub>
 800353c:	4603      	mov	r3, r0
 800353e:	461c      	mov	r4, r3
				K6 * (gyro_z - Target_gyro_z));
 8003540:	4b4e      	ldr	r3, [pc, #312]	@ (800367c <LQR_Balance_Only+0x57c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a4e      	ldr	r2, [pc, #312]	@ (8003680 <LQR_Balance_Only+0x580>)
 8003546:	6812      	ldr	r2, [r2, #0]
 8003548:	4611      	mov	r1, r2
 800354a:	4618      	mov	r0, r3
 800354c:	f7fd fb7c 	bl	8000c48 <__aeabi_fsub>
 8003550:	4603      	mov	r3, r0
 8003552:	461a      	mov	r2, r3
 8003554:	4b4b      	ldr	r3, [pc, #300]	@ (8003684 <LQR_Balance_Only+0x584>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4619      	mov	r1, r3
 800355a:	4610      	mov	r0, r2
 800355c:	f7fd fc7e 	bl	8000e5c <__aeabi_fmul>
 8003560:	4603      	mov	r3, r0
				K5 * angle_z -
 8003562:	4619      	mov	r1, r3
 8003564:	4620      	mov	r0, r4
 8003566:	f7fd fb6f 	bl	8000c48 <__aeabi_fsub>
 800356a:	4603      	mov	r3, r0
	R_accel = -(K1 * x_pose +
 800356c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003570:	4a4e      	ldr	r2, [pc, #312]	@ (80036ac <LQR_Balance_Only+0x5ac>)
 8003572:	6013      	str	r3, [r2, #0]

	// 8 Convertir vitesse en PWM
	velocity_L = (int)(Ratio_accel * (x_speed + L_accel / Control_Frequency));
 8003574:	4b44      	ldr	r3, [pc, #272]	@ (8003688 <LQR_Balance_Only+0x588>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a4d      	ldr	r2, [pc, #308]	@ (80036b0 <LQR_Balance_Only+0x5b0>)
 800357a:	6812      	ldr	r2, [r2, #0]
 800357c:	4611      	mov	r1, r2
 800357e:	4618      	mov	r0, r3
 8003580:	f7fd fd20 	bl	8000fc4 <__aeabi_fdiv>
 8003584:	4603      	mov	r3, r0
 8003586:	461a      	mov	r2, r3
 8003588:	4b42      	ldr	r3, [pc, #264]	@ (8003694 <LQR_Balance_Only+0x594>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4619      	mov	r1, r3
 800358e:	4610      	mov	r0, r2
 8003590:	f7fd fb5c 	bl	8000c4c <__addsf3>
 8003594:	4603      	mov	r3, r0
 8003596:	461a      	mov	r2, r3
 8003598:	4b46      	ldr	r3, [pc, #280]	@ (80036b4 <LQR_Balance_Only+0x5b4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4619      	mov	r1, r3
 800359e:	4610      	mov	r0, r2
 80035a0:	f7fd fc5c 	bl	8000e5c <__aeabi_fmul>
 80035a4:	4603      	mov	r3, r0
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fd fe1e 	bl	80011e8 <__aeabi_f2iz>
 80035ac:	4603      	mov	r3, r0
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fd fc00 	bl	8000db4 <__aeabi_i2f>
 80035b4:	4603      	mov	r3, r0
 80035b6:	4a40      	ldr	r2, [pc, #256]	@ (80036b8 <LQR_Balance_Only+0x5b8>)
 80035b8:	6013      	str	r3, [r2, #0]
	velocity_R = (int)(Ratio_accel * (x_speed + R_accel / Control_Frequency));
 80035ba:	4b3c      	ldr	r3, [pc, #240]	@ (80036ac <LQR_Balance_Only+0x5ac>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a3c      	ldr	r2, [pc, #240]	@ (80036b0 <LQR_Balance_Only+0x5b0>)
 80035c0:	6812      	ldr	r2, [r2, #0]
 80035c2:	4611      	mov	r1, r2
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7fd fcfd 	bl	8000fc4 <__aeabi_fdiv>
 80035ca:	4603      	mov	r3, r0
 80035cc:	461a      	mov	r2, r3
 80035ce:	4b31      	ldr	r3, [pc, #196]	@ (8003694 <LQR_Balance_Only+0x594>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4619      	mov	r1, r3
 80035d4:	4610      	mov	r0, r2
 80035d6:	f7fd fb39 	bl	8000c4c <__addsf3>
 80035da:	4603      	mov	r3, r0
 80035dc:	461a      	mov	r2, r3
 80035de:	4b35      	ldr	r3, [pc, #212]	@ (80036b4 <LQR_Balance_Only+0x5b4>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4619      	mov	r1, r3
 80035e4:	4610      	mov	r0, r2
 80035e6:	f7fd fc39 	bl	8000e5c <__aeabi_fmul>
 80035ea:	4603      	mov	r3, r0
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7fd fdfb 	bl	80011e8 <__aeabi_f2iz>
 80035f2:	4603      	mov	r3, r0
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7fd fbdd 	bl	8000db4 <__aeabi_i2f>
 80035fa:	4603      	mov	r3, r0
 80035fc:	4a2f      	ldr	r2, [pc, #188]	@ (80036bc <LQR_Balance_Only+0x5bc>)
 80035fe:	6013      	str	r3, [r2, #0]

	//  Limiter PWM
	Motor_Left = PWM_Limit(velocity_L, 2600, -2600);
 8003600:	4b2d      	ldr	r3, [pc, #180]	@ (80036b8 <LQR_Balance_Only+0x5b8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4618      	mov	r0, r3
 8003606:	f7fd fdef 	bl	80011e8 <__aeabi_f2iz>
 800360a:	4603      	mov	r3, r0
 800360c:	4a2c      	ldr	r2, [pc, #176]	@ (80036c0 <LQR_Balance_Only+0x5c0>)
 800360e:	f640 2128 	movw	r1, #2600	@ 0xa28
 8003612:	4618      	mov	r0, r3
 8003614:	f003 fcdc 	bl	8006fd0 <PWM_Limit>
 8003618:	6078      	str	r0, [r7, #4]
	Motor_Right = PWM_Limit(velocity_R, 2600, -2600);
 800361a:	4b28      	ldr	r3, [pc, #160]	@ (80036bc <LQR_Balance_Only+0x5bc>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f7fd fde2 	bl	80011e8 <__aeabi_f2iz>
 8003624:	4603      	mov	r3, r0
 8003626:	4a26      	ldr	r2, [pc, #152]	@ (80036c0 <LQR_Balance_Only+0x5c0>)
 8003628:	f640 2128 	movw	r1, #2600	@ 0xa28
 800362c:	4618      	mov	r0, r3
 800362e:	f003 fccf 	bl	8006fd0 <PWM_Limit>
 8003632:	6038      	str	r0, [r7, #0]

	Motor_Left = PWM_Ignore(Motor_Left);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f003 fc69 	bl	8006f0c <PWM_Ignore>
 800363a:	6078      	str	r0, [r7, #4]
	Motor_Right = PWM_Ignore(Motor_Right);
 800363c:	6838      	ldr	r0, [r7, #0]
 800363e:	f003 fc65 	bl	8006f0c <PWM_Ignore>
 8003642:	6038      	str	r0, [r7, #0]

	if(Turn_Off(Angle_Balance, battery) == 0)
 8003644:	4b1f      	ldr	r3, [pc, #124]	@ (80036c4 <LQR_Balance_Only+0x5c4>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a1f      	ldr	r2, [pc, #124]	@ (80036c8 <LQR_Balance_Only+0x5c8>)
 800364a:	6812      	ldr	r2, [r2, #0]
 800364c:	4611      	mov	r1, r2
 800364e:	4618      	mov	r0, r3
 8003650:	f003 fda6 	bl	80071a0 <Turn_Off>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d103      	bne.n	8003662 <LQR_Balance_Only+0x562>
	{
		Set_Pwm(Motor_Left, Motor_Right);
 800365a:	6839      	ldr	r1, [r7, #0]
 800365c:	6878      	ldr	r0, [r7, #4]
 800365e:	f003 fc6d 	bl	8006f3c <Set_Pwm>
	}
}
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bdb0      	pop	{r4, r5, r7, pc}
 800366a:	bf00      	nop
 800366c:	2000002c 	.word	0x2000002c
 8003670:	20000300 	.word	0x20000300
 8003674:	20000030 	.word	0x20000030
 8003678:	20000304 	.word	0x20000304
 800367c:	20000308 	.word	0x20000308
 8003680:	20000324 	.word	0x20000324
 8003684:	20000034 	.word	0x20000034
 8003688:	20000310 	.word	0x20000310
 800368c:	20000020 	.word	0x20000020
 8003690:	200002f4 	.word	0x200002f4
 8003694:	200002f8 	.word	0x200002f8
 8003698:	20000320 	.word	0x20000320
 800369c:	20000024 	.word	0x20000024
 80036a0:	200002fc 	.word	0x200002fc
 80036a4:	20000040 	.word	0x20000040
 80036a8:	20000028 	.word	0x20000028
 80036ac:	20000314 	.word	0x20000314
 80036b0:	20000048 	.word	0x20000048
 80036b4:	20000044 	.word	0x20000044
 80036b8:	20000318 	.word	0x20000318
 80036bc:	2000031c 	.word	0x2000031c
 80036c0:	fffff5d8 	.word	0xfffff5d8
 80036c4:	2000033c 	.word	0x2000033c
 80036c8:	20000054 	.word	0x20000054

080036cc <HAL_GPIO_EXTI_Callback>:


extern uint8_t mpu_data_ready ;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	4603      	mov	r3, r0
 80036d4:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == MPU6050_Int_Pin && Stop_Flag == 0)
 80036d6:	88fb      	ldrh	r3, [r7, #6]
 80036d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036dc:	d105      	bne.n	80036ea <HAL_GPIO_EXTI_Callback+0x1e>
 80036de:	4b05      	ldr	r3, [pc, #20]	@ (80036f4 <HAL_GPIO_EXTI_Callback+0x28>)
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_GPIO_EXTI_Callback+0x1e>
    {
    	// LQR_Control();
    	 LQR_Balance_Only();
 80036e6:	f7ff fd0b 	bl	8003100 <LQR_Balance_Only>
		}


*/
    }
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	20000091 	.word	0x20000091

080036f8 <Get_Angle>:

**************************************************************************/


void Get_Angle(u8 way)
{
 80036f8:	b5b0      	push	{r4, r5, r7, lr}
 80036fa:	b08c      	sub	sp, #48	@ 0x30
 80036fc:	af02      	add	r7, sp, #8
 80036fe:	4603      	mov	r3, r0
 8003700:	71fb      	strb	r3, [r7, #7]
	float Accel_Y,Accel_Z,Accel_X,Accel_Angle_x,Accel_Angle_y,Gyro_X,Gyro_Z,Gyro_Y;



	//Temperature=Read_Temperature();        //Read the data from the MPU6050 built-in temperature sensor, which ap temperature.
	if(way==1)                           //The reading of DMP is interrupted during data collection, string requirements
 8003702:	79fb      	ldrb	r3, [r7, #7]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d121      	bne.n	800374c <Get_Angle+0x54>
	{
		Read_DMP();                      	 //Read acceleration, angular velocity, and tilt angle
 8003708:	f003 ff72 	bl	80075f0 <Read_DMP>

  //  UTILISATION DIRECTE DES DONNES DMP (pas de filtre)
		Angle_Balance = Pitch;      // Angle d'inclinaison
 800370c:	4b7a      	ldr	r3, [pc, #488]	@ (80038f8 <Get_Angle+0x200>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a7a      	ldr	r2, [pc, #488]	@ (80038fc <Get_Angle+0x204>)
 8003712:	6013      	str	r3, [r2, #0]
		Gyro_Balance = gyro[0];     // Vitesse angulaire
 8003714:	4b7a      	ldr	r3, [pc, #488]	@ (8003900 <Get_Angle+0x208>)
 8003716:	f9b3 3000 	ldrsh.w	r3, [r3]
 800371a:	4618      	mov	r0, r3
 800371c:	f7fd fb4a 	bl	8000db4 <__aeabi_i2f>
 8003720:	4603      	mov	r3, r0
 8003722:	4a78      	ldr	r2, [pc, #480]	@ (8003904 <Get_Angle+0x20c>)
 8003724:	6013      	str	r3, [r2, #0]
		Gyro_Turn = gyro[2];        // Gyro de rotation
 8003726:	4b76      	ldr	r3, [pc, #472]	@ (8003900 <Get_Angle+0x208>)
 8003728:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800372c:	4618      	mov	r0, r3
 800372e:	f7fd fb41 	bl	8000db4 <__aeabi_i2f>
 8003732:	4603      	mov	r3, r0
 8003734:	4a74      	ldr	r2, [pc, #464]	@ (8003908 <Get_Angle+0x210>)
 8003736:	6013      	str	r3, [r2, #0]
		Acceleration_Z = accel[2];  // Acclration Z
 8003738:	4b74      	ldr	r3, [pc, #464]	@ (800390c <Get_Angle+0x214>)
 800373a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800373e:	4618      	mov	r0, r3
 8003740:	f7fd fb38 	bl	8000db4 <__aeabi_i2f>
 8003744:	4603      	mov	r3, r0
 8003746:	4a72      	ldr	r2, [pc, #456]	@ (8003910 <Get_Angle+0x218>)
 8003748:	6013      	str	r3, [r2, #0]
		}
		Angle_Balance=Pitch;                              //    Update the balance tilt angle

	}

}
 800374a:	e0cb      	b.n	80038e4 <Get_Angle+0x1ec>
		 Read_MPU6050_Burst(&gyro_x, &gyro_y, &gyro_z, &accel_x, &accel_y, &accel_z);
 800374c:	f107 0414 	add.w	r4, r7, #20
 8003750:	f107 0208 	add.w	r2, r7, #8
 8003754:	f107 0118 	add.w	r1, r7, #24
 8003758:	f107 001c 	add.w	r0, r7, #28
 800375c:	f107 030c 	add.w	r3, r7, #12
 8003760:	9301      	str	r3, [sp, #4]
 8003762:	f107 0310 	add.w	r3, r7, #16
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	4623      	mov	r3, r4
 800376a:	f000 f8db 	bl	8003924 <Read_MPU6050_Burst>
		if(GET_Angle_Way==2)
 800376e:	4b69      	ldr	r3, [pc, #420]	@ (8003914 <Get_Angle+0x21c>)
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d144      	bne.n	8003800 <Get_Angle+0x108>
			 Pitch= KF_X(accel_y,accel_z,-gyro_x)/PI*180;//Kalman filtering
 8003776:	6938      	ldr	r0, [r7, #16]
 8003778:	68f9      	ldr	r1, [r7, #12]
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8003780:	461a      	mov	r2, r3
 8003782:	f7ff f863 	bl	800284c <KF_X>
 8003786:	4603      	mov	r3, r0
 8003788:	4618      	mov	r0, r3
 800378a:	f7fc feb9 	bl	8000500 <__aeabi_f2d>
 800378e:	a358      	add	r3, pc, #352	@ (adr r3, 80038f0 <Get_Angle+0x1f8>)
 8003790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003794:	f7fd f836 	bl	8000804 <__aeabi_ddiv>
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	4610      	mov	r0, r2
 800379e:	4619      	mov	r1, r3
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	4b5c      	ldr	r3, [pc, #368]	@ (8003918 <Get_Angle+0x220>)
 80037a6:	f7fc ff03 	bl	80005b0 <__aeabi_dmul>
 80037aa:	4602      	mov	r2, r0
 80037ac:	460b      	mov	r3, r1
 80037ae:	4610      	mov	r0, r2
 80037b0:	4619      	mov	r1, r3
 80037b2:	f7fd f9f5 	bl	8000ba0 <__aeabi_d2f>
 80037b6:	4603      	mov	r3, r0
 80037b8:	4a4f      	ldr	r2, [pc, #316]	@ (80038f8 <Get_Angle+0x200>)
 80037ba:	6013      	str	r3, [r2, #0]
			 Roll = KF_Y(accel_x,accel_z,gyro_y)/PI*180;
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	68f9      	ldr	r1, [r7, #12]
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff fa1c 	bl	8002c00 <KF_Y>
 80037c8:	4603      	mov	r3, r0
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fc fe98 	bl	8000500 <__aeabi_f2d>
 80037d0:	a347      	add	r3, pc, #284	@ (adr r3, 80038f0 <Get_Angle+0x1f8>)
 80037d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d6:	f7fd f815 	bl	8000804 <__aeabi_ddiv>
 80037da:	4602      	mov	r2, r0
 80037dc:	460b      	mov	r3, r1
 80037de:	4610      	mov	r0, r2
 80037e0:	4619      	mov	r1, r3
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	4b4c      	ldr	r3, [pc, #304]	@ (8003918 <Get_Angle+0x220>)
 80037e8:	f7fc fee2 	bl	80005b0 <__aeabi_dmul>
 80037ec:	4602      	mov	r2, r0
 80037ee:	460b      	mov	r3, r1
 80037f0:	4610      	mov	r0, r2
 80037f2:	4619      	mov	r1, r3
 80037f4:	f7fd f9d4 	bl	8000ba0 <__aeabi_d2f>
 80037f8:	4603      	mov	r3, r0
 80037fa:	4a48      	ldr	r2, [pc, #288]	@ (800391c <Get_Angle+0x224>)
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	e06d      	b.n	80038dc <Get_Angle+0x1e4>
		else if(GET_Angle_Way==3)
 8003800:	4b44      	ldr	r3, [pc, #272]	@ (8003914 <Get_Angle+0x21c>)
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b03      	cmp	r3, #3
 8003806:	d169      	bne.n	80038dc <Get_Angle+0x1e4>
			 Accel_Angle_x = atan2(accel_y, accel_z) * 180.0f / PI;
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	4618      	mov	r0, r3
 800380c:	f7fc fe78 	bl	8000500 <__aeabi_f2d>
 8003810:	4604      	mov	r4, r0
 8003812:	460d      	mov	r5, r1
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4618      	mov	r0, r3
 8003818:	f7fc fe72 	bl	8000500 <__aeabi_f2d>
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	4620      	mov	r0, r4
 8003822:	4629      	mov	r1, r5
 8003824:	f00d fea8 	bl	8011578 <atan2>
 8003828:	f04f 0200 	mov.w	r2, #0
 800382c:	4b3a      	ldr	r3, [pc, #232]	@ (8003918 <Get_Angle+0x220>)
 800382e:	f7fc febf 	bl	80005b0 <__aeabi_dmul>
 8003832:	4602      	mov	r2, r0
 8003834:	460b      	mov	r3, r1
 8003836:	4610      	mov	r0, r2
 8003838:	4619      	mov	r1, r3
 800383a:	a32d      	add	r3, pc, #180	@ (adr r3, 80038f0 <Get_Angle+0x1f8>)
 800383c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003840:	f7fc ffe0 	bl	8000804 <__aeabi_ddiv>
 8003844:	4602      	mov	r2, r0
 8003846:	460b      	mov	r3, r1
 8003848:	4610      	mov	r0, r2
 800384a:	4619      	mov	r1, r3
 800384c:	f7fd f9a8 	bl	8000ba0 <__aeabi_d2f>
 8003850:	4603      	mov	r3, r0
 8003852:	627b      	str	r3, [r7, #36]	@ 0x24
			 Accel_Angle_y = atan2(accel_x, accel_z) * 180.0f / PI;
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fc fe52 	bl	8000500 <__aeabi_f2d>
 800385c:	4604      	mov	r4, r0
 800385e:	460d      	mov	r5, r1
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4618      	mov	r0, r3
 8003864:	f7fc fe4c 	bl	8000500 <__aeabi_f2d>
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	4620      	mov	r0, r4
 800386e:	4629      	mov	r1, r5
 8003870:	f00d fe82 	bl	8011578 <atan2>
 8003874:	f04f 0200 	mov.w	r2, #0
 8003878:	4b27      	ldr	r3, [pc, #156]	@ (8003918 <Get_Angle+0x220>)
 800387a:	f7fc fe99 	bl	80005b0 <__aeabi_dmul>
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	4610      	mov	r0, r2
 8003884:	4619      	mov	r1, r3
 8003886:	a31a      	add	r3, pc, #104	@ (adr r3, 80038f0 <Get_Angle+0x1f8>)
 8003888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800388c:	f7fc ffba 	bl	8000804 <__aeabi_ddiv>
 8003890:	4602      	mov	r2, r0
 8003892:	460b      	mov	r3, r1
 8003894:	4610      	mov	r0, r2
 8003896:	4619      	mov	r1, r3
 8003898:	f7fd f982 	bl	8000ba0 <__aeabi_d2f>
 800389c:	4603      	mov	r3, r0
 800389e:	623b      	str	r3, [r7, #32]
			 Pitch = -Complementary_Filter_x(Accel_Angle_x, gyro_x / (16.4f / 939.8f));
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	491f      	ldr	r1, [pc, #124]	@ (8003920 <Get_Angle+0x228>)
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7fd fb8d 	bl	8000fc4 <__aeabi_fdiv>
 80038aa:	4603      	mov	r3, r0
 80038ac:	4619      	mov	r1, r3
 80038ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80038b0:	f000 fa70 	bl	8003d94 <Complementary_Filter_x>
 80038b4:	4603      	mov	r3, r0
 80038b6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80038ba:	4a0f      	ldr	r2, [pc, #60]	@ (80038f8 <Get_Angle+0x200>)
 80038bc:	6013      	str	r3, [r2, #0]
			 Roll = -Complementary_Filter_y(Accel_Angle_y, gyro_y / (16.4f / 939.8f));
 80038be:	69bb      	ldr	r3, [r7, #24]
 80038c0:	4917      	ldr	r1, [pc, #92]	@ (8003920 <Get_Angle+0x228>)
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fd fb7e 	bl	8000fc4 <__aeabi_fdiv>
 80038c8:	4603      	mov	r3, r0
 80038ca:	4619      	mov	r1, r3
 80038cc:	6a38      	ldr	r0, [r7, #32]
 80038ce:	f000 fa9d 	bl	8003e0c <Complementary_Filter_y>
 80038d2:	4603      	mov	r3, r0
 80038d4:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80038d8:	4a10      	ldr	r2, [pc, #64]	@ (800391c <Get_Angle+0x224>)
 80038da:	6013      	str	r3, [r2, #0]
		Angle_Balance=Pitch;                              //    Update the balance tilt angle
 80038dc:	4b06      	ldr	r3, [pc, #24]	@ (80038f8 <Get_Angle+0x200>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a06      	ldr	r2, [pc, #24]	@ (80038fc <Get_Angle+0x204>)
 80038e2:	6013      	str	r3, [r2, #0]
}
 80038e4:	bf00      	nop
 80038e6:	3728      	adds	r7, #40	@ 0x28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bdb0      	pop	{r4, r5, r7, pc}
 80038ec:	f3af 8000 	nop.w
 80038f0:	53c8d4f1 	.word	0x53c8d4f1
 80038f4:	400921fb 	.word	0x400921fb
 80038f8:	200005f4 	.word	0x200005f4
 80038fc:	2000033c 	.word	0x2000033c
 8003900:	200005e0 	.word	0x200005e0
 8003904:	20000340 	.word	0x20000340
 8003908:	20000344 	.word	0x20000344
 800390c:	200005e8 	.word	0x200005e8
 8003910:	20000348 	.word	0x20000348
 8003914:	20000090 	.word	0x20000090
 8003918:	40668000 	.word	0x40668000
 800391c:	200005f0 	.word	0x200005f0
 8003920:	3c8ef465 	.word	0x3c8ef465

08003924 <Read_MPU6050_Burst>:
// ========================================
// FONCTION OPTIMISE : Lecture I2C Burst
// ========================================
void Read_MPU6050_Burst(float *gyro_x, float *gyro_y, float *gyro_z,
                        float *accel_x, float *accel_y, float *accel_z)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b08c      	sub	sp, #48	@ 0x30
 8003928:	af00      	add	r7, sp, #0
 800392a:	60f8      	str	r0, [r7, #12]
 800392c:	60b9      	str	r1, [r7, #8]
 800392e:	607a      	str	r2, [r7, #4]
 8003930:	603b      	str	r3, [r7, #0]
    int16_t Gyro_X, Gyro_Y, Gyro_Z;
    int16_t Accel_X, Accel_Y, Accel_Z;

    //  LECTURE BURST : 14 octets en UNE SEULE transaction I2C
    // Au lieu de 12 appels I2C_ReadOneByte()  gain de ~1000s !
    IICreadBytes(devAddr, MPU6050_RA_ACCEL_XOUT_H, 14, buffer);
 8003932:	f107 0314 	add.w	r3, r7, #20
 8003936:	220e      	movs	r2, #14
 8003938:	213b      	movs	r1, #59	@ 0x3b
 800393a:	20d0      	movs	r0, #208	@ 0xd0
 800393c:	f000 fcd1 	bl	80042e2 <IICreadBytes>

    // Parsing des donnes (mme mthode qu'avant)
    Accel_X = (buffer[0] << 8) | buffer[1];
 8003940:	7d3b      	ldrb	r3, [r7, #20]
 8003942:	b21b      	sxth	r3, r3
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	b21a      	sxth	r2, r3
 8003948:	7d7b      	ldrb	r3, [r7, #21]
 800394a:	b21b      	sxth	r3, r3
 800394c:	4313      	orrs	r3, r2
 800394e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    Accel_Y = (buffer[2] << 8) | buffer[3];
 8003950:	7dbb      	ldrb	r3, [r7, #22]
 8003952:	b21b      	sxth	r3, r3
 8003954:	021b      	lsls	r3, r3, #8
 8003956:	b21a      	sxth	r2, r3
 8003958:	7dfb      	ldrb	r3, [r7, #23]
 800395a:	b21b      	sxth	r3, r3
 800395c:	4313      	orrs	r3, r2
 800395e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    Accel_Z = (buffer[4] << 8) | buffer[5];
 8003960:	7e3b      	ldrb	r3, [r7, #24]
 8003962:	b21b      	sxth	r3, r3
 8003964:	021b      	lsls	r3, r3, #8
 8003966:	b21a      	sxth	r2, r3
 8003968:	7e7b      	ldrb	r3, [r7, #25]
 800396a:	b21b      	sxth	r3, r3
 800396c:	4313      	orrs	r3, r2
 800396e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    // buffer[6-7] = temprature (ignore)
    Gyro_X = (buffer[8] << 8) | buffer[9];
 8003970:	7f3b      	ldrb	r3, [r7, #28]
 8003972:	b21b      	sxth	r3, r3
 8003974:	021b      	lsls	r3, r3, #8
 8003976:	b21a      	sxth	r2, r3
 8003978:	7f7b      	ldrb	r3, [r7, #29]
 800397a:	b21b      	sxth	r3, r3
 800397c:	4313      	orrs	r3, r2
 800397e:	853b      	strh	r3, [r7, #40]	@ 0x28
    Gyro_Y = (buffer[10] << 8) | buffer[11];
 8003980:	7fbb      	ldrb	r3, [r7, #30]
 8003982:	b21b      	sxth	r3, r3
 8003984:	021b      	lsls	r3, r3, #8
 8003986:	b21a      	sxth	r2, r3
 8003988:	7ffb      	ldrb	r3, [r7, #31]
 800398a:	b21b      	sxth	r3, r3
 800398c:	4313      	orrs	r3, r2
 800398e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    Gyro_Z = (buffer[12] << 8) | buffer[13];
 8003990:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003994:	b21b      	sxth	r3, r3
 8003996:	021b      	lsls	r3, r3, #8
 8003998:	b21a      	sxth	r2, r3
 800399a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800399e:	b21b      	sxth	r3, r3
 80039a0:	4313      	orrs	r3, r2
 80039a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
    if(Accel_X > 32768) Accel_X -= 65536;
    if(Accel_Y > 32768) Accel_Y -= 65536;
    if(Accel_Z > 32768) Accel_Z -= 65536;

    // Conversion en units physiques (mmes facteurs qu'avant)
    *accel_x = Accel_X / 1671.84f;
 80039a4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fd fa03 	bl	8000db4 <__aeabi_i2f>
 80039ae:	4603      	mov	r3, r0
 80039b0:	4935      	ldr	r1, [pc, #212]	@ (8003a88 <Read_MPU6050_Burst+0x164>)
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7fd fb06 	bl	8000fc4 <__aeabi_fdiv>
 80039b8:	4603      	mov	r3, r0
 80039ba:	461a      	mov	r2, r3
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	601a      	str	r2, [r3, #0]
    *accel_y = Accel_Y / 1671.84f;
 80039c0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fd f9f5 	bl	8000db4 <__aeabi_i2f>
 80039ca:	4603      	mov	r3, r0
 80039cc:	492e      	ldr	r1, [pc, #184]	@ (8003a88 <Read_MPU6050_Burst+0x164>)
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fd faf8 	bl	8000fc4 <__aeabi_fdiv>
 80039d4:	4603      	mov	r3, r0
 80039d6:	461a      	mov	r2, r3
 80039d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039da:	601a      	str	r2, [r3, #0]
    *accel_z = Accel_Z / 1671.84f;
 80039dc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fd f9e7 	bl	8000db4 <__aeabi_i2f>
 80039e6:	4603      	mov	r3, r0
 80039e8:	4927      	ldr	r1, [pc, #156]	@ (8003a88 <Read_MPU6050_Burst+0x164>)
 80039ea:	4618      	mov	r0, r3
 80039ec:	f7fd faea 	bl	8000fc4 <__aeabi_fdiv>
 80039f0:	4603      	mov	r3, r0
 80039f2:	461a      	mov	r2, r3
 80039f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039f6:	601a      	str	r2, [r3, #0]
    *gyro_x = Gyro_X / 939.8f;
 80039f8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fd f9d9 	bl	8000db4 <__aeabi_i2f>
 8003a02:	4603      	mov	r3, r0
 8003a04:	4921      	ldr	r1, [pc, #132]	@ (8003a8c <Read_MPU6050_Burst+0x168>)
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd fadc 	bl	8000fc4 <__aeabi_fdiv>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	461a      	mov	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	601a      	str	r2, [r3, #0]
    *gyro_y = Gyro_Y / 939.8f;
 8003a14:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7fd f9cb 	bl	8000db4 <__aeabi_i2f>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	491a      	ldr	r1, [pc, #104]	@ (8003a8c <Read_MPU6050_Burst+0x168>)
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fd face 	bl	8000fc4 <__aeabi_fdiv>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	601a      	str	r2, [r3, #0]
    *gyro_z = Gyro_Z / 939.8f;
 8003a30:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7fd f9bd 	bl	8000db4 <__aeabi_i2f>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	4913      	ldr	r1, [pc, #76]	@ (8003a8c <Read_MPU6050_Burst+0x168>)
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7fd fac0 	bl	8000fc4 <__aeabi_fdiv>
 8003a44:	4603      	mov	r3, r0
 8003a46:	461a      	mov	r2, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	601a      	str	r2, [r3, #0]

    // Mise  jour gyro brut pour Gyro_Balance
    Gyro_Balance = -Gyro_X;
 8003a4c:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8003a50:	425b      	negs	r3, r3
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fd f9ae 	bl	8000db4 <__aeabi_i2f>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a90 <Read_MPU6050_Burst+0x16c>)
 8003a5c:	6013      	str	r3, [r2, #0]
    Gyro_Turn = Gyro_Z;
 8003a5e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fd f9a6 	bl	8000db4 <__aeabi_i2f>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a94 <Read_MPU6050_Burst+0x170>)
 8003a6c:	6013      	str	r3, [r2, #0]
    Acceleration_Z = Accel_Z;
 8003a6e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fd f99e 	bl	8000db4 <__aeabi_i2f>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	4a07      	ldr	r2, [pc, #28]	@ (8003a98 <Read_MPU6050_Burst+0x174>)
 8003a7c:	6013      	str	r3, [r2, #0]
}
 8003a7e:	bf00      	nop
 8003a80:	3730      	adds	r7, #48	@ 0x30
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	44d0fae1 	.word	0x44d0fae1
 8003a8c:	446af333 	.word	0x446af333
 8003a90:	20000340 	.word	0x20000340
 8003a94:	20000344 	.word	0x20000344
 8003a98:	20000348 	.word	0x20000348

08003a9c <HAL_InitTick>:

uint32_t dwt_us;


HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
	DEM_CR |= 1<<24;
 8003aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae0 <HAL_InitTick+0x44>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8003ae0 <HAL_InitTick+0x44>)
 8003aaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aae:	6013      	str	r3, [r2, #0]

	DWT_CYCCNT = (uint32_t)0u;
 8003ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae4 <HAL_InitTick+0x48>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	601a      	str	r2, [r3, #0]

	//3.  Enable  CYCCNT and start timing
	DWT_CTRL |= 1<<0;
 8003ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae8 <HAL_InitTick+0x4c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a0b      	ldr	r2, [pc, #44]	@ (8003ae8 <HAL_InitTick+0x4c>)
 8003abc:	f043 0301 	orr.w	r3, r3, #1
 8003ac0:	6013      	str	r3, [r2, #0]

	//4.  Calculate the delay factor of the DWT microsecond delay function
	dwt_us = HAL_RCC_GetSysClockFreq()/1000000;
 8003ac2:	f006 fb63 	bl	800a18c <HAL_RCC_GetSysClockFreq>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	4a08      	ldr	r2, [pc, #32]	@ (8003aec <HAL_InitTick+0x50>)
 8003aca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ace:	0c9b      	lsrs	r3, r3, #18
 8003ad0:	4a07      	ldr	r2, [pc, #28]	@ (8003af0 <HAL_InitTick+0x54>)
 8003ad2:	6013      	str	r3, [r2, #0]

	return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	e000edfc 	.word	0xe000edfc
 8003ae4:	e0001004 	.word	0xe0001004
 8003ae8:	e0001000 	.word	0xe0001000
 8003aec:	431bde83 	.word	0x431bde83
 8003af0:	20000328 	.word	0x20000328

08003af4 <HAL_GetTick>:

//HAL_GetTick() Override HAL_GetTick()
uint32_t HAL_GetTick(void)
{
 8003af4:	b598      	push	{r3, r4, r7, lr}
 8003af6:	af00      	add	r7, sp, #0

	// Divide the count value by 1/1000 of the core frequency to return 1 in 1 millisecond
	// Take C8T6 as an example: because counting to 72 is 1 microsecond (172MHz)
	// The maximum millisecond value that can be returned is 2^32 - 1 / 72000 = 59652 (rounded)
	return ((uint32_t)DWT_CYCCNT/(HAL_RCC_GetSysClockFreq()/1000));
 8003af8:	4b06      	ldr	r3, [pc, #24]	@ (8003b14 <HAL_GetTick+0x20>)
 8003afa:	681c      	ldr	r4, [r3, #0]
 8003afc:	f006 fb46 	bl	800a18c <HAL_RCC_GetSysClockFreq>
 8003b00:	4603      	mov	r3, r0
 8003b02:	4a05      	ldr	r2, [pc, #20]	@ (8003b18 <HAL_GetTick+0x24>)
 8003b04:	fba2 2303 	umull	r2, r3, r2, r3
 8003b08:	099b      	lsrs	r3, r3, #6
 8003b0a:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	bd98      	pop	{r3, r4, r7, pc}
 8003b12:	bf00      	nop
 8003b14:	e0001004 	.word	0xe0001004
 8003b18:	10624dd3 	.word	0x10624dd3

08003b1c <HAL_Delay>:
//72MHz clock: 0 ~ 59652
//84MHz clock: 0 ~ 51130
//180MHz clock: 0 ~ 23860
//400Mhz clock: 0 ~ 10737
void HAL_Delay(uint32_t Delay)
{
 8003b1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b20:	b088      	sub	sp, #32
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6178      	str	r0, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b26:	f7ff ffe5 	bl	8003af4 <HAL_GetTick>
 8003b2a:	61b8      	str	r0, [r7, #24]
  uint32_t wait = Delay;
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	61fb      	str	r3, [r7, #28]

  /* Add a freq to guarantee minimum wait */
  if (wait < __HAL_MAX_DELAY)
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	2200      	movs	r2, #0
 8003b34:	4698      	mov	r8, r3
 8003b36:	4691      	mov	r9, r2
 8003b38:	f006 fb28 	bl	800a18c <HAL_RCC_GetSysClockFreq>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	4a38      	ldr	r2, [pc, #224]	@ (8003c20 <HAL_Delay+0x104>)
 8003b40:	fba2 2303 	umull	r2, r3, r2, r3
 8003b44:	099b      	lsrs	r3, r3, #6
 8003b46:	2200      	movs	r2, #0
 8003b48:	60bb      	str	r3, [r7, #8]
 8003b4a:	60fa      	str	r2, [r7, #12]
 8003b4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b50:	f04f 30ff 	mov.w	r0, #4294967295
 8003b54:	f04f 0100 	mov.w	r1, #0
 8003b58:	f7fd fb8c 	bl	8001274 <__aeabi_ldivmod>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4590      	cmp	r8, r2
 8003b62:	eb79 0303 	sbcs.w	r3, r9, r3
 8003b66:	da05      	bge.n	8003b74 <HAL_Delay+0x58>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b68:	4b2e      	ldr	r3, [pc, #184]	@ (8003c24 <HAL_Delay+0x108>)
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	4413      	add	r3, r2
 8003b72:	61fb      	str	r3, [r7, #28]
  }


  wait += tickstart;   	   																 //  Calculate the time required
 8003b74:	69fa      	ldr	r2, [r7, #28]
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	4413      	add	r3, r2
 8003b7a:	61fb      	str	r3, [r7, #28]
  if(wait>__HAL_MAX_DELAY) wait = wait - __HAL_MAX_DELAY;  //  If it is greater than the maximum count value, it overflows and calculates the overflow part
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	461c      	mov	r4, r3
 8003b82:	4615      	mov	r5, r2
 8003b84:	f006 fb02 	bl	800a18c <HAL_RCC_GetSysClockFreq>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	4a25      	ldr	r2, [pc, #148]	@ (8003c20 <HAL_Delay+0x104>)
 8003b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b90:	099b      	lsrs	r3, r3, #6
 8003b92:	2200      	movs	r2, #0
 8003b94:	603b      	str	r3, [r7, #0]
 8003b96:	607a      	str	r2, [r7, #4]
 8003b98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba0:	f04f 0100 	mov.w	r1, #0
 8003ba4:	f7fd fb66 	bl	8001274 <__aeabi_ldivmod>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	42a2      	cmp	r2, r4
 8003bae:	41ab      	sbcs	r3, r5
 8003bb0:	da16      	bge.n	8003be0 <HAL_Delay+0xc4>
 8003bb2:	f006 faeb 	bl	800a18c <HAL_RCC_GetSysClockFreq>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	4a19      	ldr	r2, [pc, #100]	@ (8003c20 <HAL_Delay+0x104>)
 8003bba:	fba2 2303 	umull	r2, r3, r2, r3
 8003bbe:	099b      	lsrs	r3, r3, #6
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	469a      	mov	sl, r3
 8003bc4:	4693      	mov	fp, r2
 8003bc6:	4652      	mov	r2, sl
 8003bc8:	465b      	mov	r3, fp
 8003bca:	f04f 0001 	mov.w	r0, #1
 8003bce:	f04f 31ff 	mov.w	r1, #4294967295
 8003bd2:	f7fd fb4f 	bl	8001274 <__aeabi_ldivmod>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	4413      	add	r3, r2
 8003bde:	61fb      	str	r3, [r7, #28]

  // If the count does not overflow, just wait until the delay time.
   if(wait>tickstart)
 8003be0:	69fa      	ldr	r2, [r7, #28]
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d907      	bls.n	8003bf8 <HAL_Delay+0xdc>
  {
	while(HAL_GetTick()<wait);
 8003be8:	bf00      	nop
 8003bea:	f7ff ff83 	bl	8003af4 <HAL_GetTick>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d8f9      	bhi.n	8003bea <HAL_Delay+0xce>
  else
  {
	while(HAL_GetTick()>wait); // Timing of the non-overflow part
	while(HAL_GetTick()<wait); // Overflow Part Timing
  }
}
 8003bf6:	e00d      	b.n	8003c14 <HAL_Delay+0xf8>
	while(HAL_GetTick()>wait); // Timing of the non-overflow part
 8003bf8:	bf00      	nop
 8003bfa:	f7ff ff7b 	bl	8003af4 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d3f9      	bcc.n	8003bfa <HAL_Delay+0xde>
	while(HAL_GetTick()<wait); // Overflow Part Timing
 8003c06:	bf00      	nop
 8003c08:	f7ff ff74 	bl	8003af4 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d8f9      	bhi.n	8003c08 <HAL_Delay+0xec>
}
 8003c14:	bf00      	nop
 8003c16:	3720      	adds	r7, #32
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c1e:	bf00      	nop
 8003c20:	10624dd3 	.word	0x10624dd3
 8003c24:	200000ac 	.word	0x200000ac

08003c28 <delay_init>:
u16 i_us;  // Microsecond Factor
u16 i_ms;  // Millisecond Factor

// After SysTick is released, use SysTick to write a delay function
void delay_init(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
	SysTick->CTRL &= ~(1<<2); 				   // HCLK/8 Set Systick clock source, HCLK/8
 8003c2c:	4b11      	ldr	r3, [pc, #68]	@ (8003c74 <delay_init+0x4c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a10      	ldr	r2, [pc, #64]	@ (8003c74 <delay_init+0x4c>)
 8003c32:	f023 0304 	bic.w	r3, r3, #4
 8003c36:	6013      	str	r3, [r2, #0]
	SysTick->CTRL &= ~(1<<1);				     //  Disable the SysTick interrupt provided by the HAL library to reduce the waste of system resources
 8003c38:	4b0e      	ldr	r3, [pc, #56]	@ (8003c74 <delay_init+0x4c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8003c74 <delay_init+0x4c>)
 8003c3e:	f023 0302 	bic.w	r3, r3, #2
 8003c42:	6013      	str	r3, [r2, #0]
	i_us = HAL_RCC_GetSysClockFreq()/8000000;  // Calculate the microsecond factor HCLK/crystal
 8003c44:	f006 faa2 	bl	800a18c <HAL_RCC_GetSysClockFreq>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	4a0b      	ldr	r2, [pc, #44]	@ (8003c78 <delay_init+0x50>)
 8003c4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c50:	0d5b      	lsrs	r3, r3, #21
 8003c52:	b29a      	uxth	r2, r3
 8003c54:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <delay_init+0x54>)
 8003c56:	801a      	strh	r2, [r3, #0]
	i_ms = i_us * 1000 ; 					   // Calculating millisecond factors
 8003c58:	4b08      	ldr	r3, [pc, #32]	@ (8003c7c <delay_init+0x54>)
 8003c5a:	881b      	ldrh	r3, [r3, #0]
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	0152      	lsls	r2, r2, #5
 8003c60:	1ad2      	subs	r2, r2, r3
 8003c62:	0092      	lsls	r2, r2, #2
 8003c64:	4413      	add	r3, r2
 8003c66:	00db      	lsls	r3, r3, #3
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	4b05      	ldr	r3, [pc, #20]	@ (8003c80 <delay_init+0x58>)
 8003c6c:	801a      	strh	r2, [r3, #0]
}
 8003c6e:	bf00      	nop
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	e000e010 	.word	0xe000e010
 8003c78:	431bde83 	.word	0x431bde83
 8003c7c:	2000032c 	.word	0x2000032c
 8003c80:	2000032e 	.word	0x2000032e

08003c84 <delay_us>:

//static uint32_t dwt_us_factor;

void delay_us(u32 us)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
	 //uint32_t start = DWT->CYCCNT;
	 //uint32_t ticks = us * dwt_us_factor;

	// while ((DWT->CYCCNT - start) < ticks);

}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr
	...

08003c98 <delay_ms>:

void delay_ms(u16 ms)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	80fb      	strh	r3, [r7, #6]
	u32 temp;
	SysTick -> LOAD = i_ms * ms; //Calculate the auto-reload value that needs to be set
 8003ca2:	4b16      	ldr	r3, [pc, #88]	@ (8003cfc <delay_ms+0x64>)
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	88fb      	ldrh	r3, [r7, #6]
 8003caa:	fb03 f202 	mul.w	r2, r3, r2
 8003cae:	4b14      	ldr	r3, [pc, #80]	@ (8003d00 <delay_ms+0x68>)
 8003cb0:	605a      	str	r2, [r3, #4]
	SysTick -> VAL = 0 ;         // Clear counter
 8003cb2:	4b13      	ldr	r3, [pc, #76]	@ (8003d00 <delay_ms+0x68>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	609a      	str	r2, [r3, #8]
	SysTick -> CTRL |= 1<<0 ;    // Start timing
 8003cb8:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <delay_ms+0x68>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a10      	ldr	r2, [pc, #64]	@ (8003d00 <delay_ms+0x68>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	6013      	str	r3, [r2, #0]
	do{
		temp = SysTick -> CTRL; 		  			// Read the status bits of the CTRL register to get the 0th and highest bits
 8003cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003d00 <delay_ms+0x68>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	60fb      	str	r3, [r7, #12]
	}while((temp&0x01)&&!(temp&(1<<16))); // If the counter is enabled and the countdown has not yet arrived, the loop
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d004      	beq.n	8003cde <delay_ms+0x46>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0f2      	beq.n	8003cc4 <delay_ms+0x2c>
	SysTick->CTRL &= ~(1<<0);  			  		// Timer ends, close countdown
 8003cde:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <delay_ms+0x68>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <delay_ms+0x68>)
 8003ce4:	f023 0301 	bic.w	r3, r3, #1
 8003ce8:	6013      	str	r3, [r2, #0]
	SysTick -> VAL = 0 ;       		      	// Clear counter
 8003cea:	4b05      	ldr	r3, [pc, #20]	@ (8003d00 <delay_ms+0x68>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	609a      	str	r2, [r3, #8]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bc80      	pop	{r7}
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop
 8003cfc:	2000032e 	.word	0x2000032e
 8003d00:	e000e010 	.word	0xe000e010

08003d04 <Encoder_Init_TIM3>:


#include "encoder.h"

void Encoder_Init_TIM3(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
	TIM3->CNT = 0x0;
 8003d08:	4b04      	ldr	r3, [pc, #16]	@ (8003d1c <Encoder_Init_TIM3+0x18>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8003d0e:	2104      	movs	r1, #4
 8003d10:	4803      	ldr	r0, [pc, #12]	@ (8003d20 <Encoder_Init_TIM3+0x1c>)
 8003d12:	f007 f8e9 	bl	800aee8 <HAL_TIM_Encoder_Start>

}
 8003d16:	bf00      	nop
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	40000400 	.word	0x40000400
 8003d20:	20000424 	.word	0x20000424

08003d24 <Encoder_Init_TIM4>:


void Encoder_Init_TIM4(void)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	af00      	add	r7, sp, #0
	TIM4->CNT = 0x0;
 8003d28:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <Encoder_Init_TIM4+0x18>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8003d2e:	2104      	movs	r1, #4
 8003d30:	4803      	ldr	r0, [pc, #12]	@ (8003d40 <Encoder_Init_TIM4+0x1c>)
 8003d32:	f007 f8d9 	bl	800aee8 <HAL_TIM_Encoder_Start>
}
 8003d36:	bf00      	nop
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40000800 	.word	0x40000800
 8003d40:	2000046c 	.word	0x2000046c

08003d44 <Read_Encoder>:


int Read_Encoder(Motor_ID MYTIMX)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	71fb      	strb	r3, [r7, #7]
   int Encoder_TIM;
   switch(MYTIMX)
 8003d4e:	79fb      	ldrb	r3, [r7, #7]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d002      	beq.n	8003d5a <Read_Encoder+0x16>
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d008      	beq.n	8003d6a <Read_Encoder+0x26>
 8003d58:	e00f      	b.n	8003d7a <Read_Encoder+0x36>
	 {
		 case MOTOR_ID_ML:  Encoder_TIM= (short)TIM3 -> CNT;  TIM3 -> CNT=0;break;
 8003d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d8c <Read_Encoder+0x48>)
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5e:	b21b      	sxth	r3, r3
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	4b0a      	ldr	r3, [pc, #40]	@ (8003d8c <Read_Encoder+0x48>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d68:	e009      	b.n	8003d7e <Read_Encoder+0x3a>
		 case MOTOR_ID_MR:  Encoder_TIM= (short)TIM4 -> CNT;  TIM4 -> CNT=0;break;
 8003d6a:	4b09      	ldr	r3, [pc, #36]	@ (8003d90 <Read_Encoder+0x4c>)
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6e:	b21b      	sxth	r3, r3
 8003d70:	60fb      	str	r3, [r7, #12]
 8003d72:	4b07      	ldr	r3, [pc, #28]	@ (8003d90 <Read_Encoder+0x4c>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d78:	e001      	b.n	8003d7e <Read_Encoder+0x3a>
		 default: Encoder_TIM=0;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60fb      	str	r3, [r7, #12]
	 }
		return Encoder_TIM;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bc80      	pop	{r7}
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	40000400 	.word	0x40000400
 8003d90:	40000800 	.word	0x40000800

08003d94 <Complementary_Filter_x>:
Input   : accelerationangular velocity
Output  : none

**************************************************************************/
float Complementary_Filter_x(float angle_m, float gyro_m)
{
 8003d94:	b5b0      	push	{r4, r5, r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
	 static float angle;
	 float K1 =0.02;
 8003d9e:	4b18      	ldr	r3, [pc, #96]	@ (8003e00 <Complementary_Filter_x+0x6c>)
 8003da0:	60fb      	str	r3, [r7, #12]
   angle = K1 * angle_m+ (1-K1) * (angle + gyro_m * dt);
 8003da2:	6879      	ldr	r1, [r7, #4]
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f7fd f859 	bl	8000e5c <__aeabi_fmul>
 8003daa:	4603      	mov	r3, r0
 8003dac:	461c      	mov	r4, r3
 8003dae:	68f9      	ldr	r1, [r7, #12]
 8003db0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003db4:	f7fc ff48 	bl	8000c48 <__aeabi_fsub>
 8003db8:	4603      	mov	r3, r0
 8003dba:	461d      	mov	r5, r3
 8003dbc:	4b11      	ldr	r3, [pc, #68]	@ (8003e04 <Complementary_Filter_x+0x70>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6839      	ldr	r1, [r7, #0]
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fd f84a 	bl	8000e5c <__aeabi_fmul>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	461a      	mov	r2, r3
 8003dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8003e08 <Complementary_Filter_x+0x74>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	4610      	mov	r0, r2
 8003dd4:	f7fc ff3a 	bl	8000c4c <__addsf3>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4628      	mov	r0, r5
 8003dde:	f7fd f83d 	bl	8000e5c <__aeabi_fmul>
 8003de2:	4603      	mov	r3, r0
 8003de4:	4619      	mov	r1, r3
 8003de6:	4620      	mov	r0, r4
 8003de8:	f7fc ff30 	bl	8000c4c <__addsf3>
 8003dec:	4603      	mov	r3, r0
 8003dee:	461a      	mov	r2, r3
 8003df0:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <Complementary_Filter_x+0x74>)
 8003df2:	601a      	str	r2, [r3, #0]
	 return angle;
 8003df4:	4b04      	ldr	r3, [pc, #16]	@ (8003e08 <Complementary_Filter_x+0x74>)
 8003df6:	681b      	ldr	r3, [r3, #0]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bdb0      	pop	{r4, r5, r7, pc}
 8003e00:	3ca3d70a 	.word	0x3ca3d70a
 8003e04:	20000058 	.word	0x20000058
 8003e08:	20000330 	.word	0x20000330

08003e0c <Complementary_Filter_y>:
Input   : accelerationangular velocity
Output  : none

**************************************************************************/
float Complementary_Filter_y(float angle_m, float gyro_m)
{
 8003e0c:	b5b0      	push	{r4, r5, r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
	 static float angle;
	 float K1 =0.02;
 8003e16:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <Complementary_Filter_y+0x6c>)
 8003e18:	60fb      	str	r3, [r7, #12]
   angle = K1 * angle_m+ (1-K1) * (angle + gyro_m * dt);
 8003e1a:	6879      	ldr	r1, [r7, #4]
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f7fd f81d 	bl	8000e5c <__aeabi_fmul>
 8003e22:	4603      	mov	r3, r0
 8003e24:	461c      	mov	r4, r3
 8003e26:	68f9      	ldr	r1, [r7, #12]
 8003e28:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8003e2c:	f7fc ff0c 	bl	8000c48 <__aeabi_fsub>
 8003e30:	4603      	mov	r3, r0
 8003e32:	461d      	mov	r5, r3
 8003e34:	4b11      	ldr	r3, [pc, #68]	@ (8003e7c <Complementary_Filter_y+0x70>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6839      	ldr	r1, [r7, #0]
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f7fd f80e 	bl	8000e5c <__aeabi_fmul>
 8003e40:	4603      	mov	r3, r0
 8003e42:	461a      	mov	r2, r3
 8003e44:	4b0e      	ldr	r3, [pc, #56]	@ (8003e80 <Complementary_Filter_y+0x74>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4619      	mov	r1, r3
 8003e4a:	4610      	mov	r0, r2
 8003e4c:	f7fc fefe 	bl	8000c4c <__addsf3>
 8003e50:	4603      	mov	r3, r0
 8003e52:	4619      	mov	r1, r3
 8003e54:	4628      	mov	r0, r5
 8003e56:	f7fd f801 	bl	8000e5c <__aeabi_fmul>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4620      	mov	r0, r4
 8003e60:	f7fc fef4 	bl	8000c4c <__addsf3>
 8003e64:	4603      	mov	r3, r0
 8003e66:	461a      	mov	r2, r3
 8003e68:	4b05      	ldr	r3, [pc, #20]	@ (8003e80 <Complementary_Filter_y+0x74>)
 8003e6a:	601a      	str	r2, [r3, #0]
	 return angle;
 8003e6c:	4b04      	ldr	r3, [pc, #16]	@ (8003e80 <Complementary_Filter_y+0x74>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bdb0      	pop	{r4, r5, r7, pc}
 8003e78:	3ca3d70a 	.word	0x3ca3d70a
 8003e7c:	20000058 	.word	0x20000058
 8003e80:	20000334 	.word	0x20000334

08003e84 <SDA_OUT>:

//---------------- Fonctions de configuration SDA----------------/


void SDA_OUT(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8003e8a:	463b      	mov	r3, r7
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]
 8003e90:	605a      	str	r2, [r3, #4]
 8003e92:	609a      	str	r2, [r3, #8]
 8003e94:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e9a:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003ea8:	463b      	mov	r3, r7
 8003eaa:	4619      	mov	r1, r3
 8003eac:	4803      	ldr	r0, [pc, #12]	@ (8003ebc <SDA_OUT+0x38>)
 8003eae:	f005 fc0d 	bl	80096cc <HAL_GPIO_Init>
}
 8003eb2:	bf00      	nop
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40010c00 	.word	0x40010c00

08003ec0 <SDA_IN>:

void SDA_IN(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8003ec6:	463b      	mov	r3, r7
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]
 8003ecc:	605a      	str	r2, [r3, #4]
 8003ece:	609a      	str	r2, [r3, #8]
 8003ed0:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Pin = GPIO_PIN_10;
 8003ed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ed6:	603b      	str	r3, [r7, #0]
    GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003edc:	2300      	movs	r3, #0
 8003ede:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003ee0:	463b      	mov	r3, r7
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4803      	ldr	r0, [pc, #12]	@ (8003ef4 <SDA_IN+0x34>)
 8003ee6:	f005 fbf1 	bl	80096cc <HAL_GPIO_Init>
}
 8003eea:	bf00      	nop
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40010c00 	.word	0x40010c00

08003ef8 <IIC_Start>:
Function: Simulate IIC start signal
Input   : none
Output  : 1
**************************************************************************/
int IIC_Start(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
	SDA_OUT();     // sda line output
 8003efc:	f7ff ffc2 	bl	8003e84 <SDA_OUT>
	IIC_SDA=1;
 8003f00:	4b10      	ldr	r3, [pc, #64]	@ (8003f44 <IIC_Start+0x4c>)
 8003f02:	2201      	movs	r2, #1
 8003f04:	601a      	str	r2, [r3, #0]
	if(!READ_SDA)return 0;
 8003f06:	4b10      	ldr	r3, [pc, #64]	@ (8003f48 <IIC_Start+0x50>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <IIC_Start+0x1a>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	e015      	b.n	8003f3e <IIC_Start+0x46>
	IIC_SCL=1;
 8003f12:	4b0e      	ldr	r3, [pc, #56]	@ (8003f4c <IIC_Start+0x54>)
 8003f14:	2201      	movs	r2, #1
 8003f16:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003f18:	2001      	movs	r0, #1
 8003f1a:	f7ff feb3 	bl	8003c84 <delay_us>
 	IIC_SDA=0; //START:when CLK is high,DATA change form high to low
 8003f1e:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <IIC_Start+0x4c>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
	if(READ_SDA)return 0;
 8003f24:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <IIC_Start+0x50>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d001      	beq.n	8003f30 <IIC_Start+0x38>
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	e006      	b.n	8003f3e <IIC_Start+0x46>
	delay_us(1);
 8003f30:	2001      	movs	r0, #1
 8003f32:	f7ff fea7 	bl	8003c84 <delay_us>
	IIC_SCL=0;// Clamp the I2C bus and prepare to send or receive data
 8003f36:	4b05      	ldr	r3, [pc, #20]	@ (8003f4c <IIC_Start+0x54>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]
	return 1;
 8003f3c:	2301      	movs	r3, #1
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	422181a8 	.word	0x422181a8
 8003f48:	42218128 	.word	0x42218128
 8003f4c:	422181ac 	.word	0x422181ac

08003f50 <IIC_Stop>:
Function: Analog IIC end signal
Input   : none
Output  : none
**************************************************************************/
void IIC_Stop(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
	SDA_OUT();// sda line output
 8003f54:	f7ff ff96 	bl	8003e84 <SDA_OUT>
	IIC_SCL=0;
 8003f58:	4b09      	ldr	r3, [pc, #36]	@ (8003f80 <IIC_Stop+0x30>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	601a      	str	r2, [r3, #0]
	IIC_SDA=0;//STOP:when CLK is high DATA change form low to high
 8003f5e:	4b09      	ldr	r3, [pc, #36]	@ (8003f84 <IIC_Stop+0x34>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
 	delay_us(1);
 8003f64:	2001      	movs	r0, #1
 8003f66:	f7ff fe8d 	bl	8003c84 <delay_us>
	IIC_SCL=1;
 8003f6a:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <IIC_Stop+0x30>)
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;// Send I2C bus end signal
 8003f70:	4b04      	ldr	r3, [pc, #16]	@ (8003f84 <IIC_Stop+0x34>)
 8003f72:	2201      	movs	r2, #1
 8003f74:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003f76:	2001      	movs	r0, #1
 8003f78:	f7ff fe84 	bl	8003c84 <delay_us>
}
 8003f7c:	bf00      	nop
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	422181ac 	.word	0x422181ac
 8003f84:	422181a8 	.word	0x422181a8

08003f88 <IIC_Wait_Ack>:
Input   : none
Output  : 0No response received1Response received

**************************************************************************/
int IIC_Wait_Ack(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
	u8 ucErrTime=0;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA is set as input
 8003f92:	f7ff ff95 	bl	8003ec0 <SDA_IN>
	IIC_SDA=1;
 8003f96:	4b13      	ldr	r3, [pc, #76]	@ (8003fe4 <IIC_Wait_Ack+0x5c>)
 8003f98:	2201      	movs	r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003f9c:	2001      	movs	r0, #1
 8003f9e:	f7ff fe71 	bl	8003c84 <delay_us>
	IIC_SCL=1;
 8003fa2:	4b11      	ldr	r3, [pc, #68]	@ (8003fe8 <IIC_Wait_Ack+0x60>)
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8003fa8:	2001      	movs	r0, #1
 8003faa:	f7ff fe6b 	bl	8003c84 <delay_us>
	while(READ_SDA)
 8003fae:	e00c      	b.n	8003fca <IIC_Wait_Ack+0x42>
	{
		ucErrTime++;
 8003fb0:	79fb      	ldrb	r3, [r7, #7]
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>50)
 8003fb6:	79fb      	ldrb	r3, [r7, #7]
 8003fb8:	2b32      	cmp	r3, #50	@ 0x32
 8003fba:	d903      	bls.n	8003fc4 <IIC_Wait_Ack+0x3c>
		{
			IIC_Stop();
 8003fbc:	f7ff ffc8 	bl	8003f50 <IIC_Stop>
			return 0;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	e00a      	b.n	8003fda <IIC_Wait_Ack+0x52>
		}
	  delay_us(1);
 8003fc4:	2001      	movs	r0, #1
 8003fc6:	f7ff fe5d 	bl	8003c84 <delay_us>
	while(READ_SDA)
 8003fca:	4b08      	ldr	r3, [pc, #32]	@ (8003fec <IIC_Wait_Ack+0x64>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1ee      	bne.n	8003fb0 <IIC_Wait_Ack+0x28>
	}
	IIC_SCL=0;//0 Clock output 0
 8003fd2:	4b05      	ldr	r3, [pc, #20]	@ (8003fe8 <IIC_Wait_Ack+0x60>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	601a      	str	r2, [r3, #0]
	return 1;
 8003fd8:	2301      	movs	r3, #1
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3708      	adds	r7, #8
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	422181a8 	.word	0x422181a8
 8003fe8:	422181ac 	.word	0x422181ac
 8003fec:	42218128 	.word	0x42218128

08003ff0 <IIC_Ack>:
Function: IIC response
Input   : none
Output  : none
**************************************************************************/
void IIC_Ack(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8003ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8004020 <IIC_Ack+0x30>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8003ffa:	f7ff ff43 	bl	8003e84 <SDA_OUT>
	IIC_SDA=0;
 8003ffe:	4b09      	ldr	r3, [pc, #36]	@ (8004024 <IIC_Ack+0x34>)
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8004004:	2001      	movs	r0, #1
 8004006:	f7ff fe3d 	bl	8003c84 <delay_us>
	IIC_SCL=1;
 800400a:	4b05      	ldr	r3, [pc, #20]	@ (8004020 <IIC_Ack+0x30>)
 800400c:	2201      	movs	r2, #1
 800400e:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8004010:	2001      	movs	r0, #1
 8004012:	f7ff fe37 	bl	8003c84 <delay_us>
	IIC_SCL=0;
 8004016:	4b02      	ldr	r3, [pc, #8]	@ (8004020 <IIC_Ack+0x30>)
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]
}
 800401c:	bf00      	nop
 800401e:	bd80      	pop	{r7, pc}
 8004020:	422181ac 	.word	0x422181ac
 8004024:	422181a8 	.word	0x422181a8

08004028 <IIC_NAck>:
Function: IIC don't reply
Input   : none
Output  : none
**************************************************************************/
void IIC_NAck(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 800402c:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <IIC_NAck+0x30>)
 800402e:	2200      	movs	r2, #0
 8004030:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8004032:	f7ff ff27 	bl	8003e84 <SDA_OUT>
	IIC_SDA=1;
 8004036:	4b09      	ldr	r3, [pc, #36]	@ (800405c <IIC_NAck+0x34>)
 8004038:	2201      	movs	r2, #1
 800403a:	601a      	str	r2, [r3, #0]
	delay_us(1);
 800403c:	2001      	movs	r0, #1
 800403e:	f7ff fe21 	bl	8003c84 <delay_us>
	IIC_SCL=1;
 8004042:	4b05      	ldr	r3, [pc, #20]	@ (8004058 <IIC_NAck+0x30>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8004048:	2001      	movs	r0, #1
 800404a:	f7ff fe1b 	bl	8003c84 <delay_us>
	IIC_SCL=0;
 800404e:	4b02      	ldr	r3, [pc, #8]	@ (8004058 <IIC_NAck+0x30>)
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
}
 8004054:	bf00      	nop
 8004056:	bd80      	pop	{r7, pc}
 8004058:	422181ac 	.word	0x422181ac
 800405c:	422181a8 	.word	0x422181a8

08004060 <IIC_Send_Byte>:
Function: IIC sends a byte
Input   : txdByte data sent
Output  : none
**************************************************************************/
void IIC_Send_Byte(u8 txd)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	4603      	mov	r3, r0
 8004068:	71fb      	strb	r3, [r7, #7]
    u8 t;
	  SDA_OUT();
 800406a:	f7ff ff0b 	bl	8003e84 <SDA_OUT>
    IIC_SCL=0;//Pull the clock low to start data transmission
 800406e:	4b14      	ldr	r3, [pc, #80]	@ (80040c0 <IIC_Send_Byte+0x60>)
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
    for(t=0;t<8;t++)
 8004074:	2300      	movs	r3, #0
 8004076:	73fb      	strb	r3, [r7, #15]
 8004078:	e019      	b.n	80040ae <IIC_Send_Byte+0x4e>
    {
			IIC_SDA=(txd&0x80)>>7;
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	09db      	lsrs	r3, r3, #7
 800407e:	b2da      	uxtb	r2, r3
 8004080:	4b10      	ldr	r3, [pc, #64]	@ (80040c4 <IIC_Send_Byte+0x64>)
 8004082:	601a      	str	r2, [r3, #0]
			txd<<=1;
 8004084:	79fb      	ldrb	r3, [r7, #7]
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	71fb      	strb	r3, [r7, #7]
			delay_us(1);
 800408a:	2001      	movs	r0, #1
 800408c:	f7ff fdfa 	bl	8003c84 <delay_us>
			IIC_SCL=1;
 8004090:	4b0b      	ldr	r3, [pc, #44]	@ (80040c0 <IIC_Send_Byte+0x60>)
 8004092:	2201      	movs	r2, #1
 8004094:	601a      	str	r2, [r3, #0]
			delay_us(1);
 8004096:	2001      	movs	r0, #1
 8004098:	f7ff fdf4 	bl	8003c84 <delay_us>
			IIC_SCL=0;
 800409c:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <IIC_Send_Byte+0x60>)
 800409e:	2200      	movs	r2, #0
 80040a0:	601a      	str	r2, [r3, #0]
			delay_us(1);
 80040a2:	2001      	movs	r0, #1
 80040a4:	f7ff fdee 	bl	8003c84 <delay_us>
    for(t=0;t<8;t++)
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	3301      	adds	r3, #1
 80040ac:	73fb      	strb	r3, [r7, #15]
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	2b07      	cmp	r3, #7
 80040b2:	d9e2      	bls.n	800407a <IIC_Send_Byte+0x1a>
    }
}
 80040b4:	bf00      	nop
 80040b6:	bf00      	nop
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	422181ac 	.word	0x422181ac
 80040c4:	422181a8 	.word	0x422181a8

080040c8 <i2cWrite>:
Function: IIC write data to register
Input   : addrDevice addressregRegister addresslen;Number of bytesdataData
Output  : 0Write successfully1Failed to write
**************************************************************************/
int i2cWrite(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *data)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	603b      	str	r3, [r7, #0]
 80040d0:	4603      	mov	r3, r0
 80040d2:	71fb      	strb	r3, [r7, #7]
 80040d4:	460b      	mov	r3, r1
 80040d6:	71bb      	strb	r3, [r7, #6]
 80040d8:	4613      	mov	r3, r2
 80040da:	717b      	strb	r3, [r7, #5]
		int i;
    if (!IIC_Start())
 80040dc:	f7ff ff0c 	bl	8003ef8 <IIC_Start>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d101      	bne.n	80040ea <i2cWrite+0x22>
        return 1;
 80040e6:	2301      	movs	r3, #1
 80040e8:	e031      	b.n	800414e <i2cWrite+0x86>
    IIC_Send_Byte(addr << 1 );
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	005b      	lsls	r3, r3, #1
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	4618      	mov	r0, r3
 80040f2:	f7ff ffb5 	bl	8004060 <IIC_Send_Byte>
    if (!IIC_Wait_Ack()) {
 80040f6:	f7ff ff47 	bl	8003f88 <IIC_Wait_Ack>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d103      	bne.n	8004108 <i2cWrite+0x40>
        IIC_Stop();
 8004100:	f7ff ff26 	bl	8003f50 <IIC_Stop>
        return 1;
 8004104:	2301      	movs	r3, #1
 8004106:	e022      	b.n	800414e <i2cWrite+0x86>
    }
    IIC_Send_Byte(reg);
 8004108:	79bb      	ldrb	r3, [r7, #6]
 800410a:	4618      	mov	r0, r3
 800410c:	f7ff ffa8 	bl	8004060 <IIC_Send_Byte>
    IIC_Wait_Ack();
 8004110:	f7ff ff3a 	bl	8003f88 <IIC_Wait_Ack>
		for (i = 0; i < len; i++) {
 8004114:	2300      	movs	r3, #0
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	e012      	b.n	8004140 <i2cWrite+0x78>
        IIC_Send_Byte(data[i]);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	4413      	add	r3, r2
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f7ff ff9c 	bl	8004060 <IIC_Send_Byte>
        if (!IIC_Wait_Ack()) {
 8004128:	f7ff ff2e 	bl	8003f88 <IIC_Wait_Ack>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d103      	bne.n	800413a <i2cWrite+0x72>
            IIC_Stop();
 8004132:	f7ff ff0d 	bl	8003f50 <IIC_Stop>
            return 0;
 8004136:	2300      	movs	r3, #0
 8004138:	e009      	b.n	800414e <i2cWrite+0x86>
		for (i = 0; i < len; i++) {
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	3301      	adds	r3, #1
 800413e:	60fb      	str	r3, [r7, #12]
 8004140:	797b      	ldrb	r3, [r7, #5]
 8004142:	68fa      	ldr	r2, [r7, #12]
 8004144:	429a      	cmp	r2, r3
 8004146:	dbe8      	blt.n	800411a <i2cWrite+0x52>
        }
    }
    IIC_Stop();
 8004148:	f7ff ff02 	bl	8003f50 <IIC_Stop>
    return 0;
 800414c:	2300      	movs	r3, #0
}
 800414e:	4618      	mov	r0, r3
 8004150:	3710      	adds	r7, #16
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <i2cRead>:
Input   : addrDevice addressregRegister addresslen;Number of bytes*bufData read out
Output  : 0Read successfully1Failed to read
**************************************************************************/

int i2cRead(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *buf)
{
 8004156:	b580      	push	{r7, lr}
 8004158:	b082      	sub	sp, #8
 800415a:	af00      	add	r7, sp, #0
 800415c:	603b      	str	r3, [r7, #0]
 800415e:	4603      	mov	r3, r0
 8004160:	71fb      	strb	r3, [r7, #7]
 8004162:	460b      	mov	r3, r1
 8004164:	71bb      	strb	r3, [r7, #6]
 8004166:	4613      	mov	r3, r2
 8004168:	717b      	strb	r3, [r7, #5]
    if (!IIC_Start())
 800416a:	f7ff fec5 	bl	8003ef8 <IIC_Start>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <i2cRead+0x22>
        return 1;
 8004174:	2301      	movs	r3, #1
 8004176:	e03f      	b.n	80041f8 <i2cRead+0xa2>
    IIC_Send_Byte(addr << 1);
 8004178:	79fb      	ldrb	r3, [r7, #7]
 800417a:	005b      	lsls	r3, r3, #1
 800417c:	b2db      	uxtb	r3, r3
 800417e:	4618      	mov	r0, r3
 8004180:	f7ff ff6e 	bl	8004060 <IIC_Send_Byte>
    if (!IIC_Wait_Ack()) {
 8004184:	f7ff ff00 	bl	8003f88 <IIC_Wait_Ack>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d103      	bne.n	8004196 <i2cRead+0x40>
        IIC_Stop();
 800418e:	f7ff fedf 	bl	8003f50 <IIC_Stop>
        return 1;
 8004192:	2301      	movs	r3, #1
 8004194:	e030      	b.n	80041f8 <i2cRead+0xa2>
    }
    IIC_Send_Byte(reg);
 8004196:	79bb      	ldrb	r3, [r7, #6]
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff ff61 	bl	8004060 <IIC_Send_Byte>
    IIC_Wait_Ack();
 800419e:	f7ff fef3 	bl	8003f88 <IIC_Wait_Ack>
    IIC_Start();
 80041a2:	f7ff fea9 	bl	8003ef8 <IIC_Start>
    IIC_Send_Byte((addr << 1)+1);
 80041a6:	79fb      	ldrb	r3, [r7, #7]
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	3301      	adds	r3, #1
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7ff ff55 	bl	8004060 <IIC_Send_Byte>
    IIC_Wait_Ack();
 80041b6:	f7ff fee7 	bl	8003f88 <IIC_Wait_Ack>
    while (len) {
 80041ba:	e017      	b.n	80041ec <i2cRead+0x96>
        if (len == 1)
 80041bc:	797b      	ldrb	r3, [r7, #5]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d107      	bne.n	80041d2 <i2cRead+0x7c>
            *buf = IIC_Read_Byte(0);
 80041c2:	2000      	movs	r0, #0
 80041c4:	f000 f81c 	bl	8004200 <IIC_Read_Byte>
 80041c8:	4603      	mov	r3, r0
 80041ca:	461a      	mov	r2, r3
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	701a      	strb	r2, [r3, #0]
 80041d0:	e006      	b.n	80041e0 <i2cRead+0x8a>
        else
            *buf = IIC_Read_Byte(1);
 80041d2:	2001      	movs	r0, #1
 80041d4:	f000 f814 	bl	8004200 <IIC_Read_Byte>
 80041d8:	4603      	mov	r3, r0
 80041da:	461a      	mov	r2, r3
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	701a      	strb	r2, [r3, #0]
        buf++;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	3301      	adds	r3, #1
 80041e4:	603b      	str	r3, [r7, #0]
        len--;
 80041e6:	797b      	ldrb	r3, [r7, #5]
 80041e8:	3b01      	subs	r3, #1
 80041ea:	717b      	strb	r3, [r7, #5]
    while (len) {
 80041ec:	797b      	ldrb	r3, [r7, #5]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1e4      	bne.n	80041bc <i2cRead+0x66>
    }
    IIC_Stop();
 80041f2:	f7ff fead 	bl	8003f50 <IIC_Stop>
    return 0;
 80041f6:	2300      	movs	r3, #0
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3708      	adds	r7, #8
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <IIC_Read_Byte>:
Function: IIC reads a byte
Input   : ackSend response signal or not1Send0Do not send
Output  : receiveData read
**************************************************************************/
u8 IIC_Read_Byte(unsigned char ack)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 800420a:	2300      	movs	r3, #0
 800420c:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA is set as input
 800420e:	f7ff fe57 	bl	8003ec0 <SDA_IN>
    for(i=0;i<8;i++ )
 8004212:	2300      	movs	r3, #0
 8004214:	73fb      	strb	r3, [r7, #15]
 8004216:	e018      	b.n	800424a <IIC_Read_Byte+0x4a>
	 {
			IIC_SCL=0;
 8004218:	4b14      	ldr	r3, [pc, #80]	@ (800426c <IIC_Read_Byte+0x6c>)
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]
			delay_us(2);
 800421e:	2002      	movs	r0, #2
 8004220:	f7ff fd30 	bl	8003c84 <delay_us>
			IIC_SCL=1;
 8004224:	4b11      	ldr	r3, [pc, #68]	@ (800426c <IIC_Read_Byte+0x6c>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]
			receive<<=1;
 800422a:	7bbb      	ldrb	r3, [r7, #14]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	73bb      	strb	r3, [r7, #14]
			if(READ_SDA)receive++;
 8004230:	4b0f      	ldr	r3, [pc, #60]	@ (8004270 <IIC_Read_Byte+0x70>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d002      	beq.n	800423e <IIC_Read_Byte+0x3e>
 8004238:	7bbb      	ldrb	r3, [r7, #14]
 800423a:	3301      	adds	r3, #1
 800423c:	73bb      	strb	r3, [r7, #14]
			delay_us(2);
 800423e:	2002      	movs	r0, #2
 8004240:	f7ff fd20 	bl	8003c84 <delay_us>
    for(i=0;i<8;i++ )
 8004244:	7bfb      	ldrb	r3, [r7, #15]
 8004246:	3301      	adds	r3, #1
 8004248:	73fb      	strb	r3, [r7, #15]
 800424a:	7bfb      	ldrb	r3, [r7, #15]
 800424c:	2b07      	cmp	r3, #7
 800424e:	d9e3      	bls.n	8004218 <IIC_Read_Byte+0x18>
    }
    if (ack)
 8004250:	79fb      	ldrb	r3, [r7, #7]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d002      	beq.n	800425c <IIC_Read_Byte+0x5c>
        IIC_Ack(); // Send ACK
 8004256:	f7ff fecb 	bl	8003ff0 <IIC_Ack>
 800425a:	e001      	b.n	8004260 <IIC_Read_Byte+0x60>
    else
        IIC_NAck();//  Send nACK
 800425c:	f7ff fee4 	bl	8004028 <IIC_NAck>
    return receive;
 8004260:	7bbb      	ldrb	r3, [r7, #14]
}
 8004262:	4618      	mov	r0, r3
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	422181ac 	.word	0x422181ac
 8004270:	42218128 	.word	0x42218128

08004274 <I2C_ReadOneByte>:
Function: IIC reads a byte
Input   : I2C_AddrDevice IIC addressaddr:Register address
Output  : resData read
**************************************************************************/
unsigned char I2C_ReadOneByte(unsigned char I2C_Addr,unsigned char addr)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	460a      	mov	r2, r1
 800427e:	71fb      	strb	r3, [r7, #7]
 8004280:	4613      	mov	r3, r2
 8004282:	71bb      	strb	r3, [r7, #6]
	unsigned char res=0;
 8004284:	2300      	movs	r3, #0
 8004286:	73fb      	strb	r3, [r7, #15]

	IIC_Start();
 8004288:	f7ff fe36 	bl	8003ef8 <IIC_Start>
	IIC_Send_Byte(I2C_Addr);	   // Send write command
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff fee6 	bl	8004060 <IIC_Send_Byte>
	res++;
 8004294:	7bfb      	ldrb	r3, [r7, #15]
 8004296:	3301      	adds	r3, #1
 8004298:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 800429a:	f7ff fe75 	bl	8003f88 <IIC_Wait_Ack>
	IIC_Send_Byte(addr); res++;  // Send Address
 800429e:	79bb      	ldrb	r3, [r7, #6]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f7ff fedd 	bl	8004060 <IIC_Send_Byte>
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
 80042a8:	3301      	adds	r3, #1
 80042aa:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 80042ac:	f7ff fe6c 	bl	8003f88 <IIC_Wait_Ack>
	//IIC_Stop();/ Generates a stop condition
	IIC_Start();
 80042b0:	f7ff fe22 	bl	8003ef8 <IIC_Start>
	IIC_Send_Byte(I2C_Addr+1); res++;          // Entering receive mode
 80042b4:	79fb      	ldrb	r3, [r7, #7]
 80042b6:	3301      	adds	r3, #1
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7ff fed0 	bl	8004060 <IIC_Send_Byte>
 80042c0:	7bfb      	ldrb	r3, [r7, #15]
 80042c2:	3301      	adds	r3, #1
 80042c4:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 80042c6:	f7ff fe5f 	bl	8003f88 <IIC_Wait_Ack>
	res=IIC_Read_Byte(0);
 80042ca:	2000      	movs	r0, #0
 80042cc:	f7ff ff98 	bl	8004200 <IIC_Read_Byte>
 80042d0:	4603      	mov	r3, r0
 80042d2:	73fb      	strb	r3, [r7, #15]
    IIC_Stop();// Generates a stop condition
 80042d4:	f7ff fe3c 	bl	8003f50 <IIC_Stop>

	return res;
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <IICreadBytes>:
Function: IIC continuous reading data
Input   : devTarget device IIC addressreg:Register address
					lengthNumber of bytes*data:The pointer where the read data will be stored
Output  : countNumber of bytes read out-1
**************************************************************************/
u8 IICreadBytes(u8 dev, u8 reg, u8 length, u8 *data){
 80042e2:	b590      	push	{r4, r7, lr}
 80042e4:	b085      	sub	sp, #20
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	603b      	str	r3, [r7, #0]
 80042ea:	4603      	mov	r3, r0
 80042ec:	71fb      	strb	r3, [r7, #7]
 80042ee:	460b      	mov	r3, r1
 80042f0:	71bb      	strb	r3, [r7, #6]
 80042f2:	4613      	mov	r3, r2
 80042f4:	717b      	strb	r3, [r7, #5]
    u8 count = 0;
 80042f6:	2300      	movs	r3, #0
 80042f8:	73fb      	strb	r3, [r7, #15]

	IIC_Start();
 80042fa:	f7ff fdfd 	bl	8003ef8 <IIC_Start>
	IIC_Send_Byte(dev);	   // Send write command
 80042fe:	79fb      	ldrb	r3, [r7, #7]
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff fead 	bl	8004060 <IIC_Send_Byte>
	IIC_Wait_Ack();
 8004306:	f7ff fe3f 	bl	8003f88 <IIC_Wait_Ack>
	IIC_Send_Byte(reg);   // Send Address
 800430a:	79bb      	ldrb	r3, [r7, #6]
 800430c:	4618      	mov	r0, r3
 800430e:	f7ff fea7 	bl	8004060 <IIC_Send_Byte>
    IIC_Wait_Ack();
 8004312:	f7ff fe39 	bl	8003f88 <IIC_Wait_Ack>
	IIC_Start();
 8004316:	f7ff fdef 	bl	8003ef8 <IIC_Start>
	IIC_Send_Byte(dev+1);  // Entering receive mode
 800431a:	79fb      	ldrb	r3, [r7, #7]
 800431c:	3301      	adds	r3, #1
 800431e:	b2db      	uxtb	r3, r3
 8004320:	4618      	mov	r0, r3
 8004322:	f7ff fe9d 	bl	8004060 <IIC_Send_Byte>
	IIC_Wait_Ack();
 8004326:	f7ff fe2f 	bl	8003f88 <IIC_Wait_Ack>

    for(count=0;count<length;count++){
 800432a:	2300      	movs	r3, #0
 800432c:	73fb      	strb	r3, [r7, #15]
 800432e:	e018      	b.n	8004362 <IICreadBytes+0x80>

		 if(count!=length-1)   data[count]=IIC_Read_Byte(1);  // Read data with ACK
 8004330:	7bfa      	ldrb	r2, [r7, #15]
 8004332:	797b      	ldrb	r3, [r7, #5]
 8004334:	3b01      	subs	r3, #1
 8004336:	429a      	cmp	r2, r3
 8004338:	d008      	beq.n	800434c <IICreadBytes+0x6a>
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	18d4      	adds	r4, r2, r3
 8004340:	2001      	movs	r0, #1
 8004342:	f7ff ff5d 	bl	8004200 <IIC_Read_Byte>
 8004346:	4603      	mov	r3, r0
 8004348:	7023      	strb	r3, [r4, #0]
 800434a:	e007      	b.n	800435c <IICreadBytes+0x7a>
		 else                  data[count]=IIC_Read_Byte(0);  // Last byte NACK
 800434c:	7bfb      	ldrb	r3, [r7, #15]
 800434e:	683a      	ldr	r2, [r7, #0]
 8004350:	18d4      	adds	r4, r2, r3
 8004352:	2000      	movs	r0, #0
 8004354:	f7ff ff54 	bl	8004200 <IIC_Read_Byte>
 8004358:	4603      	mov	r3, r0
 800435a:	7023      	strb	r3, [r4, #0]
    for(count=0;count<length;count++){
 800435c:	7bfb      	ldrb	r3, [r7, #15]
 800435e:	3301      	adds	r3, #1
 8004360:	73fb      	strb	r3, [r7, #15]
 8004362:	7bfa      	ldrb	r2, [r7, #15]
 8004364:	797b      	ldrb	r3, [r7, #5]
 8004366:	429a      	cmp	r2, r3
 8004368:	d3e2      	bcc.n	8004330 <IICreadBytes+0x4e>
	}
    IIC_Stop();// Generates a stop condition
 800436a:	f7ff fdf1 	bl	8003f50 <IIC_Stop>
    return count;
 800436e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	bd90      	pop	{r4, r7, pc}

08004378 <IICwriteBytes>:
Function: Writes multiple bytes to the specified register of the specified device
Input   : devTarget device IIC addressregRegister addresslengthNumber of bytes
					*dataThe pointer where the read data will be stored
Output  : 1
**************************************************************************/
u8 IICwriteBytes(u8 dev, u8 reg, u8 length, u8* data){
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	603b      	str	r3, [r7, #0]
 8004380:	4603      	mov	r3, r0
 8004382:	71fb      	strb	r3, [r7, #7]
 8004384:	460b      	mov	r3, r1
 8004386:	71bb      	strb	r3, [r7, #6]
 8004388:	4613      	mov	r3, r2
 800438a:	717b      	strb	r3, [r7, #5]

 	u8 count = 0;
 800438c:	2300      	movs	r3, #0
 800438e:	73fb      	strb	r3, [r7, #15]
	IIC_Start();
 8004390:	f7ff fdb2 	bl	8003ef8 <IIC_Start>
	IIC_Send_Byte(dev);	   // Send write command
 8004394:	79fb      	ldrb	r3, [r7, #7]
 8004396:	4618      	mov	r0, r3
 8004398:	f7ff fe62 	bl	8004060 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800439c:	f7ff fdf4 	bl	8003f88 <IIC_Wait_Ack>
	IIC_Send_Byte(reg);   // Send Address
 80043a0:	79bb      	ldrb	r3, [r7, #6]
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff fe5c 	bl	8004060 <IIC_Send_Byte>
  IIC_Wait_Ack();
 80043a8:	f7ff fdee 	bl	8003f88 <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 80043ac:	2300      	movs	r3, #0
 80043ae:	73fb      	strb	r3, [r7, #15]
 80043b0:	e00b      	b.n	80043ca <IICwriteBytes+0x52>
		IIC_Send_Byte(data[count]);
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	683a      	ldr	r2, [r7, #0]
 80043b6:	4413      	add	r3, r2
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7ff fe50 	bl	8004060 <IIC_Send_Byte>
		IIC_Wait_Ack();
 80043c0:	f7ff fde2 	bl	8003f88 <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 80043c4:	7bfb      	ldrb	r3, [r7, #15]
 80043c6:	3301      	adds	r3, #1
 80043c8:	73fb      	strb	r3, [r7, #15]
 80043ca:	7bfa      	ldrb	r2, [r7, #15]
 80043cc:	797b      	ldrb	r3, [r7, #5]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d3ef      	bcc.n	80043b2 <IICwriteBytes+0x3a>
	 }
	IIC_Stop();// Generates a stop condition
 80043d2:	f7ff fdbd 	bl	8003f50 <IIC_Stop>

    return 1; //status == 0;
 80043d6:	2301      	movs	r3, #1
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3710      	adds	r7, #16
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}

080043e0 <IICreadByte>:
/**************************************************************************
Function: Reads a byte of the specified register of the specified device
Input   : devTarget device IIC addressregRegister address*dataThe pointer where the read data will be stored
Output  : 1
**************************************************************************/
u8 IICreadByte(u8 dev, u8 reg, u8 *data){
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	4603      	mov	r3, r0
 80043e8:	603a      	str	r2, [r7, #0]
 80043ea:	71fb      	strb	r3, [r7, #7]
 80043ec:	460b      	mov	r3, r1
 80043ee:	71bb      	strb	r3, [r7, #6]
	*data=I2C_ReadOneByte(dev, reg);
 80043f0:	79ba      	ldrb	r2, [r7, #6]
 80043f2:	79fb      	ldrb	r3, [r7, #7]
 80043f4:	4611      	mov	r1, r2
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff ff3c 	bl	8004274 <I2C_ReadOneByte>
 80043fc:	4603      	mov	r3, r0
 80043fe:	461a      	mov	r2, r3
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	701a      	strb	r2, [r3, #0]
    return 1;
 8004404:	2301      	movs	r3, #1
}
 8004406:	4618      	mov	r0, r3
 8004408:	3708      	adds	r7, #8
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <IICwriteByte>:
/**************************************************************************
Function: Write a byte to the specified register of the specified device
Input   : devTarget device IIC addressregRegister addressdataData to be writtenwill be stored
Output  : 1
**************************************************************************/
unsigned char IICwriteByte(unsigned char dev, unsigned char reg, unsigned char data){
 800440e:	b580      	push	{r7, lr}
 8004410:	b082      	sub	sp, #8
 8004412:	af00      	add	r7, sp, #0
 8004414:	4603      	mov	r3, r0
 8004416:	71fb      	strb	r3, [r7, #7]
 8004418:	460b      	mov	r3, r1
 800441a:	71bb      	strb	r3, [r7, #6]
 800441c:	4613      	mov	r3, r2
 800441e:	717b      	strb	r3, [r7, #5]
    return IICwriteBytes(dev, reg, 1, &data);
 8004420:	1d7b      	adds	r3, r7, #5
 8004422:	79b9      	ldrb	r1, [r7, #6]
 8004424:	79f8      	ldrb	r0, [r7, #7]
 8004426:	2201      	movs	r2, #1
 8004428:	f7ff ffa6 	bl	8004378 <IICwriteBytes>
 800442c:	4603      	mov	r3, r0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <IICwriteBits>:
Function: Read, modify, and write multiple bits in a byte of the specified device specified register
Input   : devTarget device IIC addressregRegister addresslengthNumber of bytes
					bitStartStart bit of target bytedataStores the value of the target byte bit to be changed
**************************************************************************/
u8 IICwriteBits(u8 dev,u8 reg,u8 bitStart,u8 length,u8 data)
{
 8004436:	b590      	push	{r4, r7, lr}
 8004438:	b085      	sub	sp, #20
 800443a:	af00      	add	r7, sp, #0
 800443c:	4604      	mov	r4, r0
 800443e:	4608      	mov	r0, r1
 8004440:	4611      	mov	r1, r2
 8004442:	461a      	mov	r2, r3
 8004444:	4623      	mov	r3, r4
 8004446:	71fb      	strb	r3, [r7, #7]
 8004448:	4603      	mov	r3, r0
 800444a:	71bb      	strb	r3, [r7, #6]
 800444c:	460b      	mov	r3, r1
 800444e:	717b      	strb	r3, [r7, #5]
 8004450:	4613      	mov	r3, r2
 8004452:	713b      	strb	r3, [r7, #4]

    u8 b;
    if (IICreadByte(dev, reg, &b) != 0) {
 8004454:	f107 020e 	add.w	r2, r7, #14
 8004458:	79b9      	ldrb	r1, [r7, #6]
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	4618      	mov	r0, r3
 800445e:	f7ff ffbf 	bl	80043e0 <IICreadByte>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d037      	beq.n	80044d8 <IICwriteBits+0xa2>
        u8 mask = (0xFF << (bitStart + 1)) | 0xFF >> ((8 - bitStart) + length - 1);
 8004468:	797b      	ldrb	r3, [r7, #5]
 800446a:	3301      	adds	r3, #1
 800446c:	22ff      	movs	r2, #255	@ 0xff
 800446e:	fa02 f303 	lsl.w	r3, r2, r3
 8004472:	b25a      	sxtb	r2, r3
 8004474:	797b      	ldrb	r3, [r7, #5]
 8004476:	f1c3 0108 	rsb	r1, r3, #8
 800447a:	793b      	ldrb	r3, [r7, #4]
 800447c:	440b      	add	r3, r1
 800447e:	3b01      	subs	r3, #1
 8004480:	21ff      	movs	r1, #255	@ 0xff
 8004482:	fa41 f303 	asr.w	r3, r1, r3
 8004486:	b25b      	sxtb	r3, r3
 8004488:	4313      	orrs	r3, r2
 800448a:	b25b      	sxtb	r3, r3
 800448c:	73fb      	strb	r3, [r7, #15]
        data <<= (8 - length);
 800448e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004492:	793b      	ldrb	r3, [r7, #4]
 8004494:	f1c3 0308 	rsb	r3, r3, #8
 8004498:	fa02 f303 	lsl.w	r3, r2, r3
 800449c:	f887 3020 	strb.w	r3, [r7, #32]
        data >>= (7 - bitStart);
 80044a0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80044a4:	797b      	ldrb	r3, [r7, #5]
 80044a6:	f1c3 0307 	rsb	r3, r3, #7
 80044aa:	fa42 f303 	asr.w	r3, r2, r3
 80044ae:	f887 3020 	strb.w	r3, [r7, #32]
        b &= mask;
 80044b2:	7bba      	ldrb	r2, [r7, #14]
 80044b4:	7bfb      	ldrb	r3, [r7, #15]
 80044b6:	4013      	ands	r3, r2
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	73bb      	strb	r3, [r7, #14]
        b |= data;
 80044bc:	7bba      	ldrb	r2, [r7, #14]
 80044be:	f897 3020 	ldrb.w	r3, [r7, #32]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	73bb      	strb	r3, [r7, #14]
        return IICwriteByte(dev, reg, b);
 80044c8:	7bba      	ldrb	r2, [r7, #14]
 80044ca:	79b9      	ldrb	r1, [r7, #6]
 80044cc:	79fb      	ldrb	r3, [r7, #7]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7ff ff9d 	bl	800440e <IICwriteByte>
 80044d4:	4603      	mov	r3, r0
 80044d6:	e000      	b.n	80044da <IICwriteBits+0xa4>
    } else {
        return 0;
 80044d8:	2300      	movs	r3, #0
    }
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3714      	adds	r7, #20
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd90      	pop	{r4, r7, pc}

080044e2 <IICwriteBit>:
Function: Read, modify, and write one bit in a byte of the specified device specified register
Input   : devTarget device IIC addressregRegister address
					bitNumTo modify the bitnum bit of the target bytedataWhen it is 0, the target bit will be cleared, otherwise it will be set
Output  : 1success0fail
**************************************************************************/
u8 IICwriteBit(u8 dev, u8 reg, u8 bitNum, u8 data){
 80044e2:	b590      	push	{r4, r7, lr}
 80044e4:	b085      	sub	sp, #20
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	4604      	mov	r4, r0
 80044ea:	4608      	mov	r0, r1
 80044ec:	4611      	mov	r1, r2
 80044ee:	461a      	mov	r2, r3
 80044f0:	4623      	mov	r3, r4
 80044f2:	71fb      	strb	r3, [r7, #7]
 80044f4:	4603      	mov	r3, r0
 80044f6:	71bb      	strb	r3, [r7, #6]
 80044f8:	460b      	mov	r3, r1
 80044fa:	717b      	strb	r3, [r7, #5]
 80044fc:	4613      	mov	r3, r2
 80044fe:	713b      	strb	r3, [r7, #4]
    u8 b;
    IICreadByte(dev, reg, &b);
 8004500:	f107 020f 	add.w	r2, r7, #15
 8004504:	79b9      	ldrb	r1, [r7, #6]
 8004506:	79fb      	ldrb	r3, [r7, #7]
 8004508:	4618      	mov	r0, r3
 800450a:	f7ff ff69 	bl	80043e0 <IICreadByte>
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 800450e:	793b      	ldrb	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00a      	beq.n	800452a <IICwriteBit+0x48>
 8004514:	797b      	ldrb	r3, [r7, #5]
 8004516:	2201      	movs	r2, #1
 8004518:	fa02 f303 	lsl.w	r3, r2, r3
 800451c:	b25a      	sxtb	r2, r3
 800451e:	7bfb      	ldrb	r3, [r7, #15]
 8004520:	b25b      	sxtb	r3, r3
 8004522:	4313      	orrs	r3, r2
 8004524:	b25b      	sxtb	r3, r3
 8004526:	b2db      	uxtb	r3, r3
 8004528:	e00b      	b.n	8004542 <IICwriteBit+0x60>
 800452a:	797b      	ldrb	r3, [r7, #5]
 800452c:	2201      	movs	r2, #1
 800452e:	fa02 f303 	lsl.w	r3, r2, r3
 8004532:	b25b      	sxtb	r3, r3
 8004534:	43db      	mvns	r3, r3
 8004536:	b25a      	sxtb	r2, r3
 8004538:	7bfb      	ldrb	r3, [r7, #15]
 800453a:	b25b      	sxtb	r3, r3
 800453c:	4013      	ands	r3, r2
 800453e:	b25b      	sxtb	r3, r3
 8004540:	b2db      	uxtb	r3, r3
 8004542:	73fb      	strb	r3, [r7, #15]
    return IICwriteByte(dev, reg, b);
 8004544:	7bfa      	ldrb	r2, [r7, #15]
 8004546:	79b9      	ldrb	r1, [r7, #6]
 8004548:	79fb      	ldrb	r3, [r7, #7]
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff ff5f 	bl	800440e <IICwriteByte>
 8004550:	4603      	mov	r3, r0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	bd90      	pop	{r4, r7, pc}
	...

0800455c <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	4603      	mov	r3, r0
 8004564:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8004566:	4b29      	ldr	r3, [pc, #164]	@ (800460c <set_int_enable+0xb0>)
 8004568:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800456c:	2b00      	cmp	r3, #0
 800456e:	d01c      	beq.n	80045aa <set_int_enable+0x4e>
        if (enable)
 8004570:	79fb      	ldrb	r3, [r7, #7]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8004576:	2302      	movs	r3, #2
 8004578:	73fb      	strb	r3, [r7, #15]
 800457a:	e001      	b.n	8004580 <set_int_enable+0x24>
        else
            tmp = 0x00;
 800457c:	2300      	movs	r3, #0
 800457e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8004580:	4b22      	ldr	r3, [pc, #136]	@ (800460c <set_int_enable+0xb0>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	7818      	ldrb	r0, [r3, #0]
 8004586:	4b21      	ldr	r3, [pc, #132]	@ (800460c <set_int_enable+0xb0>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	7bd9      	ldrb	r1, [r3, #15]
 800458c:	f107 030f 	add.w	r3, r7, #15
 8004590:	2201      	movs	r2, #1
 8004592:	f7ff fd99 	bl	80040c8 <i2cWrite>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d002      	beq.n	80045a2 <set_int_enable+0x46>
            return -1;
 800459c:	f04f 33ff 	mov.w	r3, #4294967295
 80045a0:	e030      	b.n	8004604 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80045a2:	7bfa      	ldrb	r2, [r7, #15]
 80045a4:	4b19      	ldr	r3, [pc, #100]	@ (800460c <set_int_enable+0xb0>)
 80045a6:	745a      	strb	r2, [r3, #17]
 80045a8:	e02b      	b.n	8004602 <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 80045aa:	4b18      	ldr	r3, [pc, #96]	@ (800460c <set_int_enable+0xb0>)
 80045ac:	7a9b      	ldrb	r3, [r3, #10]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d102      	bne.n	80045b8 <set_int_enable+0x5c>
            return -1;
 80045b2:	f04f 33ff 	mov.w	r3, #4294967295
 80045b6:	e025      	b.n	8004604 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 80045b8:	79fb      	ldrb	r3, [r7, #7]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d005      	beq.n	80045ca <set_int_enable+0x6e>
 80045be:	4b13      	ldr	r3, [pc, #76]	@ (800460c <set_int_enable+0xb0>)
 80045c0:	7c5b      	ldrb	r3, [r3, #17]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <set_int_enable+0x6e>
            return 0;
 80045c6:	2300      	movs	r3, #0
 80045c8:	e01c      	b.n	8004604 <set_int_enable+0xa8>
        if (enable)
 80045ca:	79fb      	ldrb	r3, [r7, #7]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d002      	beq.n	80045d6 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 80045d0:	2301      	movs	r3, #1
 80045d2:	73fb      	strb	r3, [r7, #15]
 80045d4:	e001      	b.n	80045da <set_int_enable+0x7e>
        else
            tmp = 0x00;
 80045d6:	2300      	movs	r3, #0
 80045d8:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 80045da:	4b0c      	ldr	r3, [pc, #48]	@ (800460c <set_int_enable+0xb0>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	7818      	ldrb	r0, [r3, #0]
 80045e0:	4b0a      	ldr	r3, [pc, #40]	@ (800460c <set_int_enable+0xb0>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	7bd9      	ldrb	r1, [r3, #15]
 80045e6:	f107 030f 	add.w	r3, r7, #15
 80045ea:	2201      	movs	r2, #1
 80045ec:	f7ff fd6c 	bl	80040c8 <i2cWrite>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d002      	beq.n	80045fc <set_int_enable+0xa0>
            return -1;
 80045f6:	f04f 33ff 	mov.w	r3, #4294967295
 80045fa:	e003      	b.n	8004604 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80045fc:	7bfa      	ldrb	r2, [r7, #15]
 80045fe:	4b03      	ldr	r3, [pc, #12]	@ (800460c <set_int_enable+0xb0>)
 8004600:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	20000064 	.word	0x20000064

08004610 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
    unsigned char data[6], rev;

    /* Reset device. */
    data[0] = 0x80;//BIT_RESET;
 8004616:	2380      	movs	r3, #128	@ 0x80
 8004618:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 800461a:	4b83      	ldr	r3, [pc, #524]	@ (8004828 <mpu_init+0x218>)
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	7818      	ldrb	r0, [r3, #0]
 8004620:	4b81      	ldr	r3, [pc, #516]	@ (8004828 <mpu_init+0x218>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	7c99      	ldrb	r1, [r3, #18]
 8004626:	463b      	mov	r3, r7
 8004628:	2201      	movs	r2, #1
 800462a:	f7ff fd4d 	bl	80040c8 <i2cWrite>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d002      	beq.n	800463a <mpu_init+0x2a>
        return -1;
 8004634:	f04f 33ff 	mov.w	r3, #4294967295
 8004638:	e0f1      	b.n	800481e <mpu_init+0x20e>
    delay_ms(100);
 800463a:	2064      	movs	r0, #100	@ 0x64
 800463c:	f7ff fb2c 	bl	8003c98 <delay_ms>

    /* Wake up chip. */
    data[0] = 0x00;
 8004640:	2300      	movs	r3, #0
 8004642:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &(data[0])))
 8004644:	4b78      	ldr	r3, [pc, #480]	@ (8004828 <mpu_init+0x218>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	7818      	ldrb	r0, [r3, #0]
 800464a:	4b77      	ldr	r3, [pc, #476]	@ (8004828 <mpu_init+0x218>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	7c99      	ldrb	r1, [r3, #18]
 8004650:	463b      	mov	r3, r7
 8004652:	2201      	movs	r2, #1
 8004654:	f7ff fd38 	bl	80040c8 <i2cWrite>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <mpu_init+0x54>
        return -1;
 800465e:	f04f 33ff 	mov.w	r3, #4294967295
 8004662:	e0dc      	b.n	800481e <mpu_init+0x20e>

#if defined MPU6050
    /* Check product revision. */
    if (i2c_read(st.hw->addr, st.reg->accel_offs, 6, data))
 8004664:	4b70      	ldr	r3, [pc, #448]	@ (8004828 <mpu_init+0x218>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	7818      	ldrb	r0, [r3, #0]
 800466a:	4b6f      	ldr	r3, [pc, #444]	@ (8004828 <mpu_init+0x218>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	7d99      	ldrb	r1, [r3, #22]
 8004670:	463b      	mov	r3, r7
 8004672:	2206      	movs	r2, #6
 8004674:	f7ff fd6f 	bl	8004156 <i2cRead>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <mpu_init+0x74>
        return -1;
 800467e:	f04f 33ff 	mov.w	r3, #4294967295
 8004682:	e0cc      	b.n	800481e <mpu_init+0x20e>
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 8004684:	797b      	ldrb	r3, [r7, #5]
 8004686:	b25b      	sxtb	r3, r3
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	b25b      	sxtb	r3, r3
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	b25a      	sxtb	r2, r3
 8004692:	78fb      	ldrb	r3, [r7, #3]
 8004694:	b25b      	sxtb	r3, r3
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	b25b      	sxtb	r3, r3
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	b25b      	sxtb	r3, r3
 80046a0:	4313      	orrs	r3, r2
 80046a2:	b25a      	sxtb	r2, r3
        (data[1] & 0x01);
 80046a4:	787b      	ldrb	r3, [r7, #1]
 80046a6:	b25b      	sxtb	r3, r3
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	b25b      	sxtb	r3, r3
    rev = ((data[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |
 80046ae:	4313      	orrs	r3, r2
 80046b0:	b25b      	sxtb	r3, r3
 80046b2:	71fb      	strb	r3, [r7, #7]

    if (rev) {
 80046b4:	79fb      	ldrb	r3, [r7, #7]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d015      	beq.n	80046e6 <mpu_init+0xd6>
        /* Congrats, these parts are better. */
        if (rev == 1)
 80046ba:	79fb      	ldrb	r3, [r7, #7]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d103      	bne.n	80046c8 <mpu_init+0xb8>
            st.chip_cfg.accel_half = 1;
 80046c0:	4b59      	ldr	r3, [pc, #356]	@ (8004828 <mpu_init+0x218>)
 80046c2:	2201      	movs	r2, #1
 80046c4:	74da      	strb	r2, [r3, #19]
 80046c6:	e038      	b.n	800473a <mpu_init+0x12a>
        else if (rev == 2)
 80046c8:	79fb      	ldrb	r3, [r7, #7]
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d103      	bne.n	80046d6 <mpu_init+0xc6>
            st.chip_cfg.accel_half = 0;
 80046ce:	4b56      	ldr	r3, [pc, #344]	@ (8004828 <mpu_init+0x218>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	74da      	strb	r2, [r3, #19]
 80046d4:	e031      	b.n	800473a <mpu_init+0x12a>
        else {
            log_e("Unsupported software product rev %d.\n",rev);
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	4619      	mov	r1, r3
 80046da:	4854      	ldr	r0, [pc, #336]	@ (800482c <mpu_init+0x21c>)
 80046dc:	f009 fa6e 	bl	800dbbc <iprintf>
            return -1;
 80046e0:	f04f 33ff 	mov.w	r3, #4294967295
 80046e4:	e09b      	b.n	800481e <mpu_init+0x20e>
        }
    } else {
        if (i2c_read(st.hw->addr, st.reg->prod_id, 1, &(data[0])))
 80046e6:	4b50      	ldr	r3, [pc, #320]	@ (8004828 <mpu_init+0x218>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	7818      	ldrb	r0, [r3, #0]
 80046ec:	4b4e      	ldr	r3, [pc, #312]	@ (8004828 <mpu_init+0x218>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	78d9      	ldrb	r1, [r3, #3]
 80046f2:	463b      	mov	r3, r7
 80046f4:	2201      	movs	r2, #1
 80046f6:	f7ff fd2e 	bl	8004156 <i2cRead>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d002      	beq.n	8004706 <mpu_init+0xf6>
            return -1;
 8004700:	f04f 33ff 	mov.w	r3, #4294967295
 8004704:	e08b      	b.n	800481e <mpu_init+0x20e>
        rev = data[0] & 0x0F;
 8004706:	783b      	ldrb	r3, [r7, #0]
 8004708:	f003 030f 	and.w	r3, r3, #15
 800470c:	71fb      	strb	r3, [r7, #7]
        if (!rev) {
 800470e:	79fb      	ldrb	r3, [r7, #7]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d105      	bne.n	8004720 <mpu_init+0x110>
            log_e("Product ID read as 0 indicates device is either incompatible or an MPU3050.\r\n");
 8004714:	4846      	ldr	r0, [pc, #280]	@ (8004830 <mpu_init+0x220>)
 8004716:	f009 fab9 	bl	800dc8c <puts>
            return -1;
 800471a:	f04f 33ff 	mov.w	r3, #4294967295
 800471e:	e07e      	b.n	800481e <mpu_init+0x20e>
        } else if (rev == 4) {
 8004720:	79fb      	ldrb	r3, [r7, #7]
 8004722:	2b04      	cmp	r3, #4
 8004724:	d106      	bne.n	8004734 <mpu_init+0x124>
            log_i("Half sensitivity part found.\r\n");
 8004726:	4843      	ldr	r0, [pc, #268]	@ (8004834 <mpu_init+0x224>)
 8004728:	f009 fab0 	bl	800dc8c <puts>
            st.chip_cfg.accel_half = 1;
 800472c:	4b3e      	ldr	r3, [pc, #248]	@ (8004828 <mpu_init+0x218>)
 800472e:	2201      	movs	r2, #1
 8004730:	74da      	strb	r2, [r3, #19]
 8004732:	e002      	b.n	800473a <mpu_init+0x12a>
        } else
            st.chip_cfg.accel_half = 0;
 8004734:	4b3c      	ldr	r3, [pc, #240]	@ (8004828 <mpu_init+0x218>)
 8004736:	2200      	movs	r2, #0
 8004738:	74da      	strb	r2, [r3, #19]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
        return -1;
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 800473a:	4b3b      	ldr	r3, [pc, #236]	@ (8004828 <mpu_init+0x218>)
 800473c:	22ff      	movs	r2, #255	@ 0xff
 800473e:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 8004740:	4b39      	ldr	r3, [pc, #228]	@ (8004828 <mpu_init+0x218>)
 8004742:	22ff      	movs	r2, #255	@ 0xff
 8004744:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8004746:	4b38      	ldr	r3, [pc, #224]	@ (8004828 <mpu_init+0x218>)
 8004748:	22ff      	movs	r2, #255	@ 0xff
 800474a:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800474c:	4b36      	ldr	r3, [pc, #216]	@ (8004828 <mpu_init+0x218>)
 800474e:	22ff      	movs	r2, #255	@ 0xff
 8004750:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8004752:	4b35      	ldr	r3, [pc, #212]	@ (8004828 <mpu_init+0x218>)
 8004754:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004758:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 800475a:	4b33      	ldr	r3, [pc, #204]	@ (8004828 <mpu_init+0x218>)
 800475c:	22ff      	movs	r2, #255	@ 0xff
 800475e:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 8004760:	4b31      	ldr	r3, [pc, #196]	@ (8004828 <mpu_init+0x218>)
 8004762:	22ff      	movs	r2, #255	@ 0xff
 8004764:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8004766:	4b30      	ldr	r3, [pc, #192]	@ (8004828 <mpu_init+0x218>)
 8004768:	2201      	movs	r2, #1
 800476a:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 800476c:	4b2e      	ldr	r3, [pc, #184]	@ (8004828 <mpu_init+0x218>)
 800476e:	2201      	movs	r2, #1
 8004770:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    st.chip_cfg.latched_int = 0;
 8004774:	4b2c      	ldr	r3, [pc, #176]	@ (8004828 <mpu_init+0x218>)
 8004776:	2200      	movs	r2, #0
 8004778:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    st.chip_cfg.int_motion_only = 0;
 800477c:	4b2a      	ldr	r3, [pc, #168]	@ (8004828 <mpu_init+0x218>)
 800477e:	2200      	movs	r2, #0
 8004780:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 8004782:	4b29      	ldr	r3, [pc, #164]	@ (8004828 <mpu_init+0x218>)
 8004784:	2200      	movs	r2, #0
 8004786:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 8004788:	220c      	movs	r2, #12
 800478a:	2100      	movs	r1, #0
 800478c:	482a      	ldr	r0, [pc, #168]	@ (8004838 <mpu_init+0x228>)
 800478e:	f009 fb8f 	bl	800deb0 <memset>
    st.chip_cfg.dmp_on = 0;
 8004792:	4b25      	ldr	r3, [pc, #148]	@ (8004828 <mpu_init+0x218>)
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    st.chip_cfg.dmp_loaded = 0;
 800479a:	4b23      	ldr	r3, [pc, #140]	@ (8004828 <mpu_init+0x218>)
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80047a2:	4b21      	ldr	r3, [pc, #132]	@ (8004828 <mpu_init+0x218>)
 80047a4:	2200      	movs	r2, #0
 80047a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    if (mpu_set_gyro_fsr(2000))
 80047a8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80047ac:	f000 f9f6 	bl	8004b9c <mpu_set_gyro_fsr>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <mpu_init+0x1ac>
        return -1;
 80047b6:	f04f 33ff 	mov.w	r3, #4294967295
 80047ba:	e030      	b.n	800481e <mpu_init+0x20e>
    if (mpu_set_accel_fsr(2))
 80047bc:	2002      	movs	r0, #2
 80047be:	f000 fa7b 	bl	8004cb8 <mpu_set_accel_fsr>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d002      	beq.n	80047ce <mpu_init+0x1be>
        return -1;
 80047c8:	f04f 33ff 	mov.w	r3, #4294967295
 80047cc:	e027      	b.n	800481e <mpu_init+0x20e>
    if (mpu_set_lpf(42))
 80047ce:	202a      	movs	r0, #42	@ 0x2a
 80047d0:	f000 fb16 	bl	8004e00 <mpu_set_lpf>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d002      	beq.n	80047e0 <mpu_init+0x1d0>
        return -1;
 80047da:	f04f 33ff 	mov.w	r3, #4294967295
 80047de:	e01e      	b.n	800481e <mpu_init+0x20e>
    if (mpu_set_sample_rate(50))
 80047e0:	2032      	movs	r0, #50	@ 0x32
 80047e2:	f000 fb73 	bl	8004ecc <mpu_set_sample_rate>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d002      	beq.n	80047f2 <mpu_init+0x1e2>
        return -1;
 80047ec:	f04f 33ff 	mov.w	r3, #4294967295
 80047f0:	e015      	b.n	800481e <mpu_init+0x20e>
    if (mpu_configure_fifo(0))
 80047f2:	2000      	movs	r0, #0
 80047f4:	f000 fc56 	bl	80050a4 <mpu_configure_fifo>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <mpu_init+0x1f4>
        return -1;
 80047fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004802:	e00c      	b.n	800481e <mpu_init+0x20e>
    setup_compass();
    if (mpu_set_compass_sample_rate(10))
        return -1;
#else
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
 8004804:	2000      	movs	r0, #0
 8004806:	f000 fda5 	bl	8005354 <mpu_set_bypass>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d002      	beq.n	8004816 <mpu_init+0x206>
        return -1;
 8004810:	f04f 33ff 	mov.w	r3, #4294967295
 8004814:	e003      	b.n	800481e <mpu_init+0x20e>
#endif

    mpu_set_sensors(0);
 8004816:	2000      	movs	r0, #0
 8004818:	f000 fc96 	bl	8005148 <mpu_set_sensors>
    return 0;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3708      	adds	r7, #8
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	20000064 	.word	0x20000064
 800482c:	08012088 	.word	0x08012088
 8004830:	080120b0 	.word	0x080120b0
 8004834:	08012100 	.word	0x08012100
 8004838:	2000007a 	.word	0x2000007a

0800483c <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned char rate)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b084      	sub	sp, #16
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp[2];

    if (rate > 40)
 8004846:	79fb      	ldrb	r3, [r7, #7]
 8004848:	2b28      	cmp	r3, #40	@ 0x28
 800484a:	d902      	bls.n	8004852 <mpu_lp_accel_mode+0x16>
        return -1;
 800484c:	f04f 33ff 	mov.w	r3, #4294967295
 8004850:	e06b      	b.n	800492a <mpu_lp_accel_mode+0xee>

    if (!rate) {
 8004852:	79fb      	ldrb	r3, [r7, #7]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d11c      	bne.n	8004892 <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8004858:	2000      	movs	r0, #0
 800485a:	f000 fe41 	bl	80054e0 <mpu_set_int_latched>
        tmp[0] = 0;
 800485e:	2300      	movs	r3, #0
 8004860:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 8004862:	2307      	movs	r3, #7
 8004864:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8004866:	4b33      	ldr	r3, [pc, #204]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	7818      	ldrb	r0, [r3, #0]
 800486c:	4b31      	ldr	r3, [pc, #196]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	7c99      	ldrb	r1, [r3, #18]
 8004872:	f107 030c 	add.w	r3, r7, #12
 8004876:	2202      	movs	r2, #2
 8004878:	f7ff fc26 	bl	80040c8 <i2cWrite>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d002      	beq.n	8004888 <mpu_lp_accel_mode+0x4c>
            return -1;
 8004882:	f04f 33ff 	mov.w	r3, #4294967295
 8004886:	e050      	b.n	800492a <mpu_lp_accel_mode+0xee>
        st.chip_cfg.lp_accel_mode = 0;
 8004888:	4b2a      	ldr	r3, [pc, #168]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 800488a:	2200      	movs	r2, #0
 800488c:	751a      	strb	r2, [r3, #20]
        return 0;
 800488e:	2300      	movs	r3, #0
 8004890:	e04b      	b.n	800492a <mpu_lp_accel_mode+0xee>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 8004892:	2001      	movs	r0, #1
 8004894:	f000 fe24 	bl	80054e0 <mpu_set_int_latched>
#if defined MPU6050
    tmp[0] = BIT_LPA_CYCLE;
 8004898:	2320      	movs	r3, #32
 800489a:	733b      	strb	r3, [r7, #12]
    if (rate == 1) {
 800489c:	79fb      	ldrb	r3, [r7, #7]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d105      	bne.n	80048ae <mpu_lp_accel_mode+0x72>
        tmp[1] = INV_LPA_1_25HZ;
 80048a2:	2300      	movs	r3, #0
 80048a4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80048a6:	2005      	movs	r0, #5
 80048a8:	f000 faaa 	bl	8004e00 <mpu_set_lpf>
 80048ac:	e016      	b.n	80048dc <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 5) {
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	2b05      	cmp	r3, #5
 80048b2:	d805      	bhi.n	80048c0 <mpu_lp_accel_mode+0x84>
        tmp[1] = INV_LPA_5HZ;
 80048b4:	2301      	movs	r3, #1
 80048b6:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(5);
 80048b8:	2005      	movs	r0, #5
 80048ba:	f000 faa1 	bl	8004e00 <mpu_set_lpf>
 80048be:	e00d      	b.n	80048dc <mpu_lp_accel_mode+0xa0>
    } else if (rate <= 20) {
 80048c0:	79fb      	ldrb	r3, [r7, #7]
 80048c2:	2b14      	cmp	r3, #20
 80048c4:	d805      	bhi.n	80048d2 <mpu_lp_accel_mode+0x96>
        tmp[1] = INV_LPA_20HZ;
 80048c6:	2302      	movs	r3, #2
 80048c8:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(10);
 80048ca:	200a      	movs	r0, #10
 80048cc:	f000 fa98 	bl	8004e00 <mpu_set_lpf>
 80048d0:	e004      	b.n	80048dc <mpu_lp_accel_mode+0xa0>
    } else {
        tmp[1] = INV_LPA_40HZ;
 80048d2:	2303      	movs	r3, #3
 80048d4:	737b      	strb	r3, [r7, #13]
        mpu_set_lpf(20);
 80048d6:	2014      	movs	r0, #20
 80048d8:	f000 fa92 	bl	8004e00 <mpu_set_lpf>
    }
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
 80048dc:	7b7b      	ldrb	r3, [r7, #13]
 80048de:	b25b      	sxtb	r3, r3
 80048e0:	019b      	lsls	r3, r3, #6
 80048e2:	b25b      	sxtb	r3, r3
 80048e4:	f043 0307 	orr.w	r3, r3, #7
 80048e8:	b25b      	sxtb	r3, r3
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	737b      	strb	r3, [r7, #13]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 80048ee:	4b11      	ldr	r3, [pc, #68]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	7818      	ldrb	r0, [r3, #0]
 80048f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	7c99      	ldrb	r1, [r3, #18]
 80048fa:	f107 030c 	add.w	r3, r7, #12
 80048fe:	2202      	movs	r2, #2
 8004900:	f7ff fbe2 	bl	80040c8 <i2cWrite>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <mpu_lp_accel_mode+0xd4>
        return -1;
 800490a:	f04f 33ff 	mov.w	r3, #4294967295
 800490e:	e00c      	b.n	800492a <mpu_lp_accel_mode+0xee>
        return -1;
    tmp[0] = BIT_LPA_CYCLE;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
        return -1;
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 8004910:	4b08      	ldr	r3, [pc, #32]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 8004912:	2208      	movs	r2, #8
 8004914:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8004916:	4b07      	ldr	r3, [pc, #28]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 8004918:	2200      	movs	r2, #0
 800491a:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 800491c:	4b05      	ldr	r3, [pc, #20]	@ (8004934 <mpu_lp_accel_mode+0xf8>)
 800491e:	2201      	movs	r2, #1
 8004920:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8004922:	2000      	movs	r0, #0
 8004924:	f000 fbbe 	bl	80050a4 <mpu_configure_fifo>

    return 0;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	20000064 	.word	0x20000064

08004938 <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 800493e:	4b7b      	ldr	r3, [pc, #492]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004940:	7a9b      	ldrb	r3, [r3, #10]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d102      	bne.n	800494c <mpu_reset_fifo+0x14>
        return -1;
 8004946:	f04f 33ff 	mov.w	r3, #4294967295
 800494a:	e0eb      	b.n	8004b24 <mpu_reset_fifo+0x1ec>

    data = 0;
 800494c:	2300      	movs	r3, #0
 800494e:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004950:	4b76      	ldr	r3, [pc, #472]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	7818      	ldrb	r0, [r3, #0]
 8004956:	4b75      	ldr	r3, [pc, #468]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	7bd9      	ldrb	r1, [r3, #15]
 800495c:	1dfb      	adds	r3, r7, #7
 800495e:	2201      	movs	r2, #1
 8004960:	f7ff fbb2 	bl	80040c8 <i2cWrite>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <mpu_reset_fifo+0x38>
        return -1;
 800496a:	f04f 33ff 	mov.w	r3, #4294967295
 800496e:	e0d9      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8004970:	4b6e      	ldr	r3, [pc, #440]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	7818      	ldrb	r0, [r3, #0]
 8004976:	4b6d      	ldr	r3, [pc, #436]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	7959      	ldrb	r1, [r3, #5]
 800497c:	1dfb      	adds	r3, r7, #7
 800497e:	2201      	movs	r2, #1
 8004980:	f7ff fba2 	bl	80040c8 <i2cWrite>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d002      	beq.n	8004990 <mpu_reset_fifo+0x58>
        return -1;
 800498a:	f04f 33ff 	mov.w	r3, #4294967295
 800498e:	e0c9      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004990:	4b66      	ldr	r3, [pc, #408]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	7818      	ldrb	r0, [r3, #0]
 8004996:	4b65      	ldr	r3, [pc, #404]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	7919      	ldrb	r1, [r3, #4]
 800499c:	1dfb      	adds	r3, r7, #7
 800499e:	2201      	movs	r2, #1
 80049a0:	f7ff fb92 	bl	80040c8 <i2cWrite>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d002      	beq.n	80049b0 <mpu_reset_fifo+0x78>
        return -1;
 80049aa:	f04f 33ff 	mov.w	r3, #4294967295
 80049ae:	e0b9      	b.n	8004b24 <mpu_reset_fifo+0x1ec>

    if (st.chip_cfg.dmp_on) {
 80049b0:	4b5e      	ldr	r3, [pc, #376]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 80049b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d059      	beq.n	8004a6e <mpu_reset_fifo+0x136>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80049ba:	230c      	movs	r3, #12
 80049bc:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80049be:	4b5b      	ldr	r3, [pc, #364]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	7818      	ldrb	r0, [r3, #0]
 80049c4:	4b59      	ldr	r3, [pc, #356]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	7919      	ldrb	r1, [r3, #4]
 80049ca:	1dfb      	adds	r3, r7, #7
 80049cc:	2201      	movs	r2, #1
 80049ce:	f7ff fb7b 	bl	80040c8 <i2cWrite>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d002      	beq.n	80049de <mpu_reset_fifo+0xa6>
            return -1;
 80049d8:	f04f 33ff 	mov.w	r3, #4294967295
 80049dc:	e0a2      	b.n	8004b24 <mpu_reset_fifo+0x1ec>

        data = BIT_DMP_EN | BIT_FIFO_EN;
 80049de:	23c0      	movs	r3, #192	@ 0xc0
 80049e0:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80049e2:	4b52      	ldr	r3, [pc, #328]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 80049e4:	7a9b      	ldrb	r3, [r3, #10]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d004      	beq.n	80049f8 <mpu_reset_fifo+0xc0>
            data |= BIT_AUX_IF_EN;
 80049ee:	79fb      	ldrb	r3, [r7, #7]
 80049f0:	f043 0320 	orr.w	r3, r3, #32
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80049f8:	4b4c      	ldr	r3, [pc, #304]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	7818      	ldrb	r0, [r3, #0]
 80049fe:	4b4b      	ldr	r3, [pc, #300]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	7919      	ldrb	r1, [r3, #4]
 8004a04:	1dfb      	adds	r3, r7, #7
 8004a06:	2201      	movs	r2, #1
 8004a08:	f7ff fb5e 	bl	80040c8 <i2cWrite>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <mpu_reset_fifo+0xe0>
            return -1;
 8004a12:	f04f 33ff 	mov.w	r3, #4294967295
 8004a16:	e085      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.int_enable)
 8004a18:	4b44      	ldr	r3, [pc, #272]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a1a:	7c5b      	ldrb	r3, [r3, #17]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <mpu_reset_fifo+0xee>
            data = BIT_DMP_INT_EN;
 8004a20:	2302      	movs	r3, #2
 8004a22:	71fb      	strb	r3, [r7, #7]
 8004a24:	e001      	b.n	8004a2a <mpu_reset_fifo+0xf2>
        else
            data = 0;
 8004a26:	2300      	movs	r3, #0
 8004a28:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004a2a:	4b40      	ldr	r3, [pc, #256]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	7818      	ldrb	r0, [r3, #0]
 8004a30:	4b3e      	ldr	r3, [pc, #248]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	7bd9      	ldrb	r1, [r3, #15]
 8004a36:	1dfb      	adds	r3, r7, #7
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f7ff fb45 	bl	80040c8 <i2cWrite>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d002      	beq.n	8004a4a <mpu_reset_fifo+0x112>
            return -1;
 8004a44:	f04f 33ff 	mov.w	r3, #4294967295
 8004a48:	e06c      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
        data = 0;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8004a4e:	4b37      	ldr	r3, [pc, #220]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	7818      	ldrb	r0, [r3, #0]
 8004a54:	4b35      	ldr	r3, [pc, #212]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	7959      	ldrb	r1, [r3, #5]
 8004a5a:	1dfb      	adds	r3, r7, #7
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f7ff fb33 	bl	80040c8 <i2cWrite>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d05c      	beq.n	8004b22 <mpu_reset_fifo+0x1ea>
            return -1;
 8004a68:	f04f 33ff 	mov.w	r3, #4294967295
 8004a6c:	e05a      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
    } else {
        data = BIT_FIFO_RST;
 8004a6e:	2304      	movs	r3, #4
 8004a70:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004a72:	4b2e      	ldr	r3, [pc, #184]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	7818      	ldrb	r0, [r3, #0]
 8004a78:	4b2c      	ldr	r3, [pc, #176]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	7919      	ldrb	r1, [r3, #4]
 8004a7e:	1dfb      	adds	r3, r7, #7
 8004a80:	2201      	movs	r2, #1
 8004a82:	f7ff fb21 	bl	80040c8 <i2cWrite>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d002      	beq.n	8004a92 <mpu_reset_fifo+0x15a>
            return -1;
 8004a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004a90:	e048      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8004a92:	4b26      	ldr	r3, [pc, #152]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a94:	7c9b      	ldrb	r3, [r3, #18]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d105      	bne.n	8004aa6 <mpu_reset_fifo+0x16e>
 8004a9a:	4b24      	ldr	r3, [pc, #144]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004a9c:	7a9b      	ldrb	r3, [r3, #10]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d102      	bne.n	8004aac <mpu_reset_fifo+0x174>
            data = BIT_FIFO_EN;
 8004aa6:	2340      	movs	r3, #64	@ 0x40
 8004aa8:	71fb      	strb	r3, [r7, #7]
 8004aaa:	e001      	b.n	8004ab0 <mpu_reset_fifo+0x178>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8004aac:	2360      	movs	r3, #96	@ 0x60
 8004aae:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8004ab0:	4b1e      	ldr	r3, [pc, #120]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	7818      	ldrb	r0, [r3, #0]
 8004ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	7919      	ldrb	r1, [r3, #4]
 8004abc:	1dfb      	adds	r3, r7, #7
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f7ff fb02 	bl	80040c8 <i2cWrite>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d002      	beq.n	8004ad0 <mpu_reset_fifo+0x198>
            return -1;
 8004aca:	f04f 33ff 	mov.w	r3, #4294967295
 8004ace:	e029      	b.n	8004b24 <mpu_reset_fifo+0x1ec>

        if (st.chip_cfg.int_enable)
 8004ad0:	4b16      	ldr	r3, [pc, #88]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004ad2:	7c5b      	ldrb	r3, [r3, #17]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d002      	beq.n	8004ade <mpu_reset_fifo+0x1a6>
            data = BIT_DATA_RDY_EN;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	71fb      	strb	r3, [r7, #7]
 8004adc:	e001      	b.n	8004ae2 <mpu_reset_fifo+0x1aa>
        else
            data = 0;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8004ae2:	4b12      	ldr	r3, [pc, #72]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	7818      	ldrb	r0, [r3, #0]
 8004ae8:	4b10      	ldr	r3, [pc, #64]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	7bd9      	ldrb	r1, [r3, #15]
 8004aee:	1dfb      	adds	r3, r7, #7
 8004af0:	2201      	movs	r2, #1
 8004af2:	f7ff fae9 	bl	80040c8 <i2cWrite>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d002      	beq.n	8004b02 <mpu_reset_fifo+0x1ca>
            return -1;
 8004afc:	f04f 33ff 	mov.w	r3, #4294967295
 8004b00:	e010      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8004b02:	4b0a      	ldr	r3, [pc, #40]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	7818      	ldrb	r0, [r3, #0]
 8004b08:	4b08      	ldr	r3, [pc, #32]	@ (8004b2c <mpu_reset_fifo+0x1f4>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	7959      	ldrb	r1, [r3, #5]
 8004b0e:	4b08      	ldr	r3, [pc, #32]	@ (8004b30 <mpu_reset_fifo+0x1f8>)
 8004b10:	2201      	movs	r2, #1
 8004b12:	f7ff fad9 	bl	80040c8 <i2cWrite>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <mpu_reset_fifo+0x1ea>
            return -1;
 8004b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b20:	e000      	b.n	8004b24 <mpu_reset_fifo+0x1ec>
    }
    return 0;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	20000064 	.word	0x20000064
 8004b30:	20000074 	.word	0x20000074

08004b34 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8004b3c:	4b16      	ldr	r3, [pc, #88]	@ (8004b98 <mpu_get_gyro_fsr+0x64>)
 8004b3e:	7a1b      	ldrb	r3, [r3, #8]
 8004b40:	2b03      	cmp	r3, #3
 8004b42:	d81e      	bhi.n	8004b82 <mpu_get_gyro_fsr+0x4e>
 8004b44:	a201      	add	r2, pc, #4	@ (adr r2, 8004b4c <mpu_get_gyro_fsr+0x18>)
 8004b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4a:	bf00      	nop
 8004b4c:	08004b5d 	.word	0x08004b5d
 8004b50:	08004b65 	.word	0x08004b65
 8004b54:	08004b6f 	.word	0x08004b6f
 8004b58:	08004b79 	.word	0x08004b79
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	22fa      	movs	r2, #250	@ 0xfa
 8004b60:	801a      	strh	r2, [r3, #0]
        break;
 8004b62:	e012      	b.n	8004b8a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8004b6a:	801a      	strh	r2, [r3, #0]
        break;
 8004b6c:	e00d      	b.n	8004b8a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004b74:	801a      	strh	r2, [r3, #0]
        break;
 8004b76:	e008      	b.n	8004b8a <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8004b7e:	801a      	strh	r2, [r3, #0]
        break;
 8004b80:	e003      	b.n	8004b8a <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	801a      	strh	r2, [r3, #0]
        break;
 8004b88:	bf00      	nop
    }
    return 0;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bc80      	pop	{r7}
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	20000064 	.word	0x20000064

08004b9c <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004ba6:	4b26      	ldr	r3, [pc, #152]	@ (8004c40 <mpu_set_gyro_fsr+0xa4>)
 8004ba8:	7a9b      	ldrb	r3, [r3, #10]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d102      	bne.n	8004bb4 <mpu_set_gyro_fsr+0x18>
        return -1;
 8004bae:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb2:	e041      	b.n	8004c38 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 8004bb4:	88fb      	ldrh	r3, [r7, #6]
 8004bb6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004bba:	d017      	beq.n	8004bec <mpu_set_gyro_fsr+0x50>
 8004bbc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004bc0:	dc17      	bgt.n	8004bf2 <mpu_set_gyro_fsr+0x56>
 8004bc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004bc6:	d00e      	beq.n	8004be6 <mpu_set_gyro_fsr+0x4a>
 8004bc8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004bcc:	dc11      	bgt.n	8004bf2 <mpu_set_gyro_fsr+0x56>
 8004bce:	2bfa      	cmp	r3, #250	@ 0xfa
 8004bd0:	d003      	beq.n	8004bda <mpu_set_gyro_fsr+0x3e>
 8004bd2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004bd6:	d003      	beq.n	8004be0 <mpu_set_gyro_fsr+0x44>
 8004bd8:	e00b      	b.n	8004bf2 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	73fb      	strb	r3, [r7, #15]
        break;
 8004bde:	e00b      	b.n	8004bf8 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8004be0:	2308      	movs	r3, #8
 8004be2:	73fb      	strb	r3, [r7, #15]
        break;
 8004be4:	e008      	b.n	8004bf8 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8004be6:	2310      	movs	r3, #16
 8004be8:	73fb      	strb	r3, [r7, #15]
        break;
 8004bea:	e005      	b.n	8004bf8 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8004bec:	2318      	movs	r3, #24
 8004bee:	73fb      	strb	r3, [r7, #15]
        break;
 8004bf0:	e002      	b.n	8004bf8 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8004bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bf6:	e01f      	b.n	8004c38 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8004bf8:	4b11      	ldr	r3, [pc, #68]	@ (8004c40 <mpu_set_gyro_fsr+0xa4>)
 8004bfa:	7a1a      	ldrb	r2, [r3, #8]
 8004bfc:	7bfb      	ldrb	r3, [r7, #15]
 8004bfe:	08db      	lsrs	r3, r3, #3
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d101      	bne.n	8004c0a <mpu_set_gyro_fsr+0x6e>
        return 0;
 8004c06:	2300      	movs	r3, #0
 8004c08:	e016      	b.n	8004c38 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8004c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004c40 <mpu_set_gyro_fsr+0xa4>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	7818      	ldrb	r0, [r3, #0]
 8004c10:	4b0b      	ldr	r3, [pc, #44]	@ (8004c40 <mpu_set_gyro_fsr+0xa4>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	7999      	ldrb	r1, [r3, #6]
 8004c16:	f107 030f 	add.w	r3, r7, #15
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f7ff fa54 	bl	80040c8 <i2cWrite>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d002      	beq.n	8004c2c <mpu_set_gyro_fsr+0x90>
        return -1;
 8004c26:	f04f 33ff 	mov.w	r3, #4294967295
 8004c2a:	e005      	b.n	8004c38 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8004c2c:	7bfb      	ldrb	r3, [r7, #15]
 8004c2e:	08db      	lsrs	r3, r3, #3
 8004c30:	b2da      	uxtb	r2, r3
 8004c32:	4b03      	ldr	r3, [pc, #12]	@ (8004c40 <mpu_set_gyro_fsr+0xa4>)
 8004c34:	721a      	strb	r2, [r3, #8]
    return 0;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	20000064 	.word	0x20000064

08004c44 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8004c4c:	4b19      	ldr	r3, [pc, #100]	@ (8004cb4 <mpu_get_accel_fsr+0x70>)
 8004c4e:	7a5b      	ldrb	r3, [r3, #9]
 8004c50:	2b03      	cmp	r3, #3
 8004c52:	d81b      	bhi.n	8004c8c <mpu_get_accel_fsr+0x48>
 8004c54:	a201      	add	r2, pc, #4	@ (adr r2, 8004c5c <mpu_get_accel_fsr+0x18>)
 8004c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c5a:	bf00      	nop
 8004c5c:	08004c6d 	.word	0x08004c6d
 8004c60:	08004c75 	.word	0x08004c75
 8004c64:	08004c7d 	.word	0x08004c7d
 8004c68:	08004c85 	.word	0x08004c85
    case INV_FSR_2G:
        fsr[0] = 2;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	701a      	strb	r2, [r3, #0]
        break;
 8004c72:	e00e      	b.n	8004c92 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2204      	movs	r2, #4
 8004c78:	701a      	strb	r2, [r3, #0]
        break;
 8004c7a:	e00a      	b.n	8004c92 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2208      	movs	r2, #8
 8004c80:	701a      	strb	r2, [r3, #0]
        break;
 8004c82:	e006      	b.n	8004c92 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2210      	movs	r2, #16
 8004c88:	701a      	strb	r2, [r3, #0]
        break;
 8004c8a:	e002      	b.n	8004c92 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8004c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c90:	e00a      	b.n	8004ca8 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8004c92:	4b08      	ldr	r3, [pc, #32]	@ (8004cb4 <mpu_get_accel_fsr+0x70>)
 8004c94:	7cdb      	ldrb	r3, [r3, #19]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d005      	beq.n	8004ca6 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	701a      	strb	r2, [r3, #0]
    return 0;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	20000064 	.word	0x20000064

08004cb8 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b084      	sub	sp, #16
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004cc2:	4b30      	ldr	r3, [pc, #192]	@ (8004d84 <mpu_set_accel_fsr+0xcc>)
 8004cc4:	7a9b      	ldrb	r3, [r3, #10]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d102      	bne.n	8004cd0 <mpu_set_accel_fsr+0x18>
        return -1;
 8004cca:	f04f 33ff 	mov.w	r3, #4294967295
 8004cce:	e054      	b.n	8004d7a <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 8004cd0:	79fb      	ldrb	r3, [r7, #7]
 8004cd2:	3b02      	subs	r3, #2
 8004cd4:	2b0e      	cmp	r3, #14
 8004cd6:	d82d      	bhi.n	8004d34 <mpu_set_accel_fsr+0x7c>
 8004cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce0 <mpu_set_accel_fsr+0x28>)
 8004cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cde:	bf00      	nop
 8004ce0:	08004d1d 	.word	0x08004d1d
 8004ce4:	08004d35 	.word	0x08004d35
 8004ce8:	08004d23 	.word	0x08004d23
 8004cec:	08004d35 	.word	0x08004d35
 8004cf0:	08004d35 	.word	0x08004d35
 8004cf4:	08004d35 	.word	0x08004d35
 8004cf8:	08004d29 	.word	0x08004d29
 8004cfc:	08004d35 	.word	0x08004d35
 8004d00:	08004d35 	.word	0x08004d35
 8004d04:	08004d35 	.word	0x08004d35
 8004d08:	08004d35 	.word	0x08004d35
 8004d0c:	08004d35 	.word	0x08004d35
 8004d10:	08004d35 	.word	0x08004d35
 8004d14:	08004d35 	.word	0x08004d35
 8004d18:	08004d2f 	.word	0x08004d2f
    case 2:
        data = INV_FSR_2G << 3;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	73fb      	strb	r3, [r7, #15]
        break;
 8004d20:	e00b      	b.n	8004d3a <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8004d22:	2308      	movs	r3, #8
 8004d24:	73fb      	strb	r3, [r7, #15]
        break;
 8004d26:	e008      	b.n	8004d3a <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8004d28:	2310      	movs	r3, #16
 8004d2a:	73fb      	strb	r3, [r7, #15]
        break;
 8004d2c:	e005      	b.n	8004d3a <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8004d2e:	2318      	movs	r3, #24
 8004d30:	73fb      	strb	r3, [r7, #15]
        break;
 8004d32:	e002      	b.n	8004d3a <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8004d34:	f04f 33ff 	mov.w	r3, #4294967295
 8004d38:	e01f      	b.n	8004d7a <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8004d3a:	4b12      	ldr	r3, [pc, #72]	@ (8004d84 <mpu_set_accel_fsr+0xcc>)
 8004d3c:	7a5a      	ldrb	r2, [r3, #9]
 8004d3e:	7bfb      	ldrb	r3, [r7, #15]
 8004d40:	08db      	lsrs	r3, r3, #3
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d101      	bne.n	8004d4c <mpu_set_accel_fsr+0x94>
        return 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e016      	b.n	8004d7a <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8004d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d84 <mpu_set_accel_fsr+0xcc>)
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	7818      	ldrb	r0, [r3, #0]
 8004d52:	4b0c      	ldr	r3, [pc, #48]	@ (8004d84 <mpu_set_accel_fsr+0xcc>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	79d9      	ldrb	r1, [r3, #7]
 8004d58:	f107 030f 	add.w	r3, r7, #15
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f7ff f9b3 	bl	80040c8 <i2cWrite>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d002      	beq.n	8004d6e <mpu_set_accel_fsr+0xb6>
        return -1;
 8004d68:	f04f 33ff 	mov.w	r3, #4294967295
 8004d6c:	e005      	b.n	8004d7a <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
 8004d70:	08db      	lsrs	r3, r3, #3
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	4b03      	ldr	r3, [pc, #12]	@ (8004d84 <mpu_set_accel_fsr+0xcc>)
 8004d76:	725a      	strb	r2, [r3, #9]
    return 0;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20000064 	.word	0x20000064

08004d88 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8004d90:	4b1a      	ldr	r3, [pc, #104]	@ (8004dfc <mpu_get_lpf+0x74>)
 8004d92:	7adb      	ldrb	r3, [r3, #11]
 8004d94:	3b01      	subs	r3, #1
 8004d96:	2b05      	cmp	r3, #5
 8004d98:	d826      	bhi.n	8004de8 <mpu_get_lpf+0x60>
 8004d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004da0 <mpu_get_lpf+0x18>)
 8004d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da0:	08004db9 	.word	0x08004db9
 8004da4:	08004dc1 	.word	0x08004dc1
 8004da8:	08004dc9 	.word	0x08004dc9
 8004dac:	08004dd1 	.word	0x08004dd1
 8004db0:	08004dd9 	.word	0x08004dd9
 8004db4:	08004de1 	.word	0x08004de1
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	22bc      	movs	r2, #188	@ 0xbc
 8004dbc:	801a      	strh	r2, [r3, #0]
        break;
 8004dbe:	e017      	b.n	8004df0 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2262      	movs	r2, #98	@ 0x62
 8004dc4:	801a      	strh	r2, [r3, #0]
        break;
 8004dc6:	e013      	b.n	8004df0 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	222a      	movs	r2, #42	@ 0x2a
 8004dcc:	801a      	strh	r2, [r3, #0]
        break;
 8004dce:	e00f      	b.n	8004df0 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2214      	movs	r2, #20
 8004dd4:	801a      	strh	r2, [r3, #0]
        break;
 8004dd6:	e00b      	b.n	8004df0 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	220a      	movs	r2, #10
 8004ddc:	801a      	strh	r2, [r3, #0]
        break;
 8004dde:	e007      	b.n	8004df0 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2205      	movs	r2, #5
 8004de4:	801a      	strh	r2, [r3, #0]
        break;
 8004de6:	e003      	b.n	8004df0 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	801a      	strh	r2, [r3, #0]
        break;
 8004dee:	bf00      	nop
    }
    return 0;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	370c      	adds	r7, #12
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bc80      	pop	{r7}
 8004dfa:	4770      	bx	lr
 8004dfc:	20000064 	.word	0x20000064

08004e00 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	4603      	mov	r3, r0
 8004e08:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004e0a:	4b23      	ldr	r3, [pc, #140]	@ (8004e98 <mpu_set_lpf+0x98>)
 8004e0c:	7a9b      	ldrb	r3, [r3, #10]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d102      	bne.n	8004e18 <mpu_set_lpf+0x18>
        return -1;
 8004e12:	f04f 33ff 	mov.w	r3, #4294967295
 8004e16:	e03b      	b.n	8004e90 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8004e18:	88fb      	ldrh	r3, [r7, #6]
 8004e1a:	2bbb      	cmp	r3, #187	@ 0xbb
 8004e1c:	d902      	bls.n	8004e24 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	73fb      	strb	r3, [r7, #15]
 8004e22:	e019      	b.n	8004e58 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8004e24:	88fb      	ldrh	r3, [r7, #6]
 8004e26:	2b61      	cmp	r3, #97	@ 0x61
 8004e28:	d902      	bls.n	8004e30 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	73fb      	strb	r3, [r7, #15]
 8004e2e:	e013      	b.n	8004e58 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8004e30:	88fb      	ldrh	r3, [r7, #6]
 8004e32:	2b29      	cmp	r3, #41	@ 0x29
 8004e34:	d902      	bls.n	8004e3c <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8004e36:	2303      	movs	r3, #3
 8004e38:	73fb      	strb	r3, [r7, #15]
 8004e3a:	e00d      	b.n	8004e58 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8004e3c:	88fb      	ldrh	r3, [r7, #6]
 8004e3e:	2b13      	cmp	r3, #19
 8004e40:	d902      	bls.n	8004e48 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8004e42:	2304      	movs	r3, #4
 8004e44:	73fb      	strb	r3, [r7, #15]
 8004e46:	e007      	b.n	8004e58 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8004e48:	88fb      	ldrh	r3, [r7, #6]
 8004e4a:	2b09      	cmp	r3, #9
 8004e4c:	d902      	bls.n	8004e54 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8004e4e:	2305      	movs	r3, #5
 8004e50:	73fb      	strb	r3, [r7, #15]
 8004e52:	e001      	b.n	8004e58 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8004e54:	2306      	movs	r3, #6
 8004e56:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8004e58:	4b0f      	ldr	r3, [pc, #60]	@ (8004e98 <mpu_set_lpf+0x98>)
 8004e5a:	7ada      	ldrb	r2, [r3, #11]
 8004e5c:	7bfb      	ldrb	r3, [r7, #15]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d101      	bne.n	8004e66 <mpu_set_lpf+0x66>
        return 0;
 8004e62:	2300      	movs	r3, #0
 8004e64:	e014      	b.n	8004e90 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8004e66:	4b0c      	ldr	r3, [pc, #48]	@ (8004e98 <mpu_set_lpf+0x98>)
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	7818      	ldrb	r0, [r3, #0]
 8004e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e98 <mpu_set_lpf+0x98>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	7899      	ldrb	r1, [r3, #2]
 8004e72:	f107 030f 	add.w	r3, r7, #15
 8004e76:	2201      	movs	r2, #1
 8004e78:	f7ff f926 	bl	80040c8 <i2cWrite>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <mpu_set_lpf+0x88>
        return -1;
 8004e82:	f04f 33ff 	mov.w	r3, #4294967295
 8004e86:	e003      	b.n	8004e90 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8004e88:	7bfa      	ldrb	r2, [r7, #15]
 8004e8a:	4b03      	ldr	r3, [pc, #12]	@ (8004e98 <mpu_set_lpf+0x98>)
 8004e8c:	72da      	strb	r2, [r3, #11]
    return 0;
 8004e8e:	2300      	movs	r3, #0
}
 8004e90:	4618      	mov	r0, r3
 8004e92:	3710      	adds	r7, #16
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	20000064 	.word	0x20000064

08004e9c <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8004ea4:	4b08      	ldr	r3, [pc, #32]	@ (8004ec8 <mpu_get_sample_rate+0x2c>)
 8004ea6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <mpu_get_sample_rate+0x18>
        return -1;
 8004eae:	f04f 33ff 	mov.w	r3, #4294967295
 8004eb2:	e004      	b.n	8004ebe <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8004eb4:	4b04      	ldr	r3, [pc, #16]	@ (8004ec8 <mpu_get_sample_rate+0x2c>)
 8004eb6:	89da      	ldrh	r2, [r3, #14]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	801a      	strh	r2, [r3, #0]
    return 0;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bc80      	pop	{r7}
 8004ec6:	4770      	bx	lr
 8004ec8:	20000064 	.word	0x20000064

08004ecc <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8004ed6:	4b2f      	ldr	r3, [pc, #188]	@ (8004f94 <mpu_set_sample_rate+0xc8>)
 8004ed8:	7a9b      	ldrb	r3, [r3, #10]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d102      	bne.n	8004ee4 <mpu_set_sample_rate+0x18>
        return -1;
 8004ede:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee2:	e053      	b.n	8004f8c <mpu_set_sample_rate+0xc0>

    if (st.chip_cfg.dmp_on)
 8004ee4:	4b2b      	ldr	r3, [pc, #172]	@ (8004f94 <mpu_set_sample_rate+0xc8>)
 8004ee6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <mpu_set_sample_rate+0x28>
        return -1;
 8004eee:	f04f 33ff 	mov.w	r3, #4294967295
 8004ef2:	e04b      	b.n	8004f8c <mpu_set_sample_rate+0xc0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8004ef4:	4b27      	ldr	r3, [pc, #156]	@ (8004f94 <mpu_set_sample_rate+0xc8>)
 8004ef6:	7d1b      	ldrb	r3, [r3, #20]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00f      	beq.n	8004f1c <mpu_set_sample_rate+0x50>
            if (rate && (rate <= 40)) {
 8004efc:	88fb      	ldrh	r3, [r7, #6]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d009      	beq.n	8004f16 <mpu_set_sample_rate+0x4a>
 8004f02:	88fb      	ldrh	r3, [r7, #6]
 8004f04:	2b28      	cmp	r3, #40	@ 0x28
 8004f06:	d806      	bhi.n	8004f16 <mpu_set_sample_rate+0x4a>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8004f08:	88fb      	ldrh	r3, [r7, #6]
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f7ff fc95 	bl	800483c <mpu_lp_accel_mode>
                return 0;
 8004f12:	2300      	movs	r3, #0
 8004f14:	e03a      	b.n	8004f8c <mpu_set_sample_rate+0xc0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8004f16:	2000      	movs	r0, #0
 8004f18:	f7ff fc90 	bl	800483c <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8004f1c:	88fb      	ldrh	r3, [r7, #6]
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d802      	bhi.n	8004f28 <mpu_set_sample_rate+0x5c>
            rate = 4;
 8004f22:	2304      	movs	r3, #4
 8004f24:	80fb      	strh	r3, [r7, #6]
 8004f26:	e006      	b.n	8004f36 <mpu_set_sample_rate+0x6a>
        else if (rate > 1000)
 8004f28:	88fb      	ldrh	r3, [r7, #6]
 8004f2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f2e:	d902      	bls.n	8004f36 <mpu_set_sample_rate+0x6a>
            rate = 1000;
 8004f30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f34:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8004f36:	88fb      	ldrh	r3, [r7, #6]
 8004f38:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f3c:	fb92 f3f3 	sdiv	r3, r2, r3
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8004f48:	4b12      	ldr	r3, [pc, #72]	@ (8004f94 <mpu_set_sample_rate+0xc8>)
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	7818      	ldrb	r0, [r3, #0]
 8004f4e:	4b11      	ldr	r3, [pc, #68]	@ (8004f94 <mpu_set_sample_rate+0xc8>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	7859      	ldrb	r1, [r3, #1]
 8004f54:	f107 030f 	add.w	r3, r7, #15
 8004f58:	2201      	movs	r2, #1
 8004f5a:	f7ff f8b5 	bl	80040c8 <i2cWrite>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d002      	beq.n	8004f6a <mpu_set_sample_rate+0x9e>
            return -1;
 8004f64:	f04f 33ff 	mov.w	r3, #4294967295
 8004f68:	e010      	b.n	8004f8c <mpu_set_sample_rate+0xc0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8004f6a:	7bfb      	ldrb	r3, [r7, #15]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004f72:	fb92 f3f3 	sdiv	r3, r2, r3
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	4b06      	ldr	r3, [pc, #24]	@ (8004f94 <mpu_set_sample_rate+0xc8>)
 8004f7a:	81da      	strh	r2, [r3, #14]
#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8004f7c:	4b05      	ldr	r3, [pc, #20]	@ (8004f94 <mpu_set_sample_rate+0xc8>)
 8004f7e:	89db      	ldrh	r3, [r3, #14]
 8004f80:	085b      	lsrs	r3, r3, #1
 8004f82:	b29b      	uxth	r3, r3
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff ff3b 	bl	8004e00 <mpu_set_lpf>
        return 0;
 8004f8a:	2300      	movs	r3, #0
    }
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	20000064 	.word	0x20000064

08004f98 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8004fa0:	4b14      	ldr	r3, [pc, #80]	@ (8004ff4 <mpu_get_gyro_sens+0x5c>)
 8004fa2:	7a1b      	ldrb	r3, [r3, #8]
 8004fa4:	2b03      	cmp	r3, #3
 8004fa6:	d81b      	bhi.n	8004fe0 <mpu_get_gyro_sens+0x48>
 8004fa8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb0 <mpu_get_gyro_sens+0x18>)
 8004faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fae:	bf00      	nop
 8004fb0:	08004fc1 	.word	0x08004fc1
 8004fb4:	08004fc9 	.word	0x08004fc9
 8004fb8:	08004fd1 	.word	0x08004fd1
 8004fbc:	08004fd9 	.word	0x08004fd9
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a0d      	ldr	r2, [pc, #52]	@ (8004ff8 <mpu_get_gyro_sens+0x60>)
 8004fc4:	601a      	str	r2, [r3, #0]
        break;
 8004fc6:	e00e      	b.n	8004fe6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a0c      	ldr	r2, [pc, #48]	@ (8004ffc <mpu_get_gyro_sens+0x64>)
 8004fcc:	601a      	str	r2, [r3, #0]
        break;
 8004fce:	e00a      	b.n	8004fe6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8005000 <mpu_get_gyro_sens+0x68>)
 8004fd4:	601a      	str	r2, [r3, #0]
        break;
 8004fd6:	e006      	b.n	8004fe6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a0a      	ldr	r2, [pc, #40]	@ (8005004 <mpu_get_gyro_sens+0x6c>)
 8004fdc:	601a      	str	r2, [r3, #0]
        break;
 8004fde:	e002      	b.n	8004fe6 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 8004fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8004fe4:	e000      	b.n	8004fe8 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bc80      	pop	{r7}
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	20000064 	.word	0x20000064
 8004ff8:	43030000 	.word	0x43030000
 8004ffc:	42830000 	.word	0x42830000
 8005000:	42033333 	.word	0x42033333
 8005004:	41833333 	.word	0x41833333

08005008 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8005010:	4b1b      	ldr	r3, [pc, #108]	@ (8005080 <mpu_get_accel_sens+0x78>)
 8005012:	7a5b      	ldrb	r3, [r3, #9]
 8005014:	2b03      	cmp	r3, #3
 8005016:	d81f      	bhi.n	8005058 <mpu_get_accel_sens+0x50>
 8005018:	a201      	add	r2, pc, #4	@ (adr r2, 8005020 <mpu_get_accel_sens+0x18>)
 800501a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501e:	bf00      	nop
 8005020:	08005031 	.word	0x08005031
 8005024:	0800503b 	.word	0x0800503b
 8005028:	08005045 	.word	0x08005045
 800502c:	0800504f 	.word	0x0800504f
    case INV_FSR_2G:
        sens[0] = 16384;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005036:	801a      	strh	r2, [r3, #0]
        break;
 8005038:	e011      	b.n	800505e <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8092;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f641 729c 	movw	r2, #8092	@ 0x1f9c
 8005040:	801a      	strh	r2, [r3, #0]
        break;
 8005042:	e00c      	b.n	800505e <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800504a:	801a      	strh	r2, [r3, #0]
        break;
 800504c:	e007      	b.n	800505e <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005054:	801a      	strh	r2, [r3, #0]
        break;
 8005056:	e002      	b.n	800505e <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8005058:	f04f 33ff 	mov.w	r3, #4294967295
 800505c:	e00a      	b.n	8005074 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 800505e:	4b08      	ldr	r3, [pc, #32]	@ (8005080 <mpu_get_accel_sens+0x78>)
 8005060:	7cdb      	ldrb	r3, [r3, #19]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d005      	beq.n	8005072 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	085b      	lsrs	r3, r3, #1
 800506c:	b29a      	uxth	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	801a      	strh	r2, [r3, #0]
    return 0;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	bc80      	pop	{r7}
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	20000064 	.word	0x20000064

08005084 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 800508c:	4b04      	ldr	r3, [pc, #16]	@ (80050a0 <mpu_get_fifo_config+0x1c>)
 800508e:	7c1a      	ldrb	r2, [r3, #16]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	701a      	strb	r2, [r3, #0]
    return 0;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	370c      	adds	r7, #12
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr
 80050a0:	20000064 	.word	0x20000064

080050a4 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	4603      	mov	r3, r0
 80050ac:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 80050ae:	2300      	movs	r3, #0
 80050b0:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 80050b2:	79fb      	ldrb	r3, [r7, #7]
 80050b4:	f023 0301 	bic.w	r3, r3, #1
 80050b8:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 80050ba:	4b22      	ldr	r3, [pc, #136]	@ (8005144 <mpu_configure_fifo+0xa0>)
 80050bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <mpu_configure_fifo+0x24>
        return 0;
 80050c4:	2300      	movs	r3, #0
 80050c6:	e038      	b.n	800513a <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 80050c8:	4b1e      	ldr	r3, [pc, #120]	@ (8005144 <mpu_configure_fifo+0xa0>)
 80050ca:	7a9b      	ldrb	r3, [r3, #10]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <mpu_configure_fifo+0x32>
            return -1;
 80050d0:	f04f 33ff 	mov.w	r3, #4294967295
 80050d4:	e031      	b.n	800513a <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 80050d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005144 <mpu_configure_fifo+0xa0>)
 80050d8:	7c1b      	ldrb	r3, [r3, #16]
 80050da:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 80050dc:	4b19      	ldr	r3, [pc, #100]	@ (8005144 <mpu_configure_fifo+0xa0>)
 80050de:	7a9a      	ldrb	r2, [r3, #10]
 80050e0:	79fb      	ldrb	r3, [r7, #7]
 80050e2:	4013      	ands	r3, r2
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	4b17      	ldr	r3, [pc, #92]	@ (8005144 <mpu_configure_fifo+0xa0>)
 80050e8:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 80050ea:	4b16      	ldr	r3, [pc, #88]	@ (8005144 <mpu_configure_fifo+0xa0>)
 80050ec:	7c1b      	ldrb	r3, [r3, #16]
 80050ee:	79fa      	ldrb	r2, [r7, #7]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d003      	beq.n	80050fc <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 80050f4:	f04f 33ff 	mov.w	r3, #4294967295
 80050f8:	60fb      	str	r3, [r7, #12]
 80050fa:	e001      	b.n	8005100 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 80050fc:	2300      	movs	r3, #0
 80050fe:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 8005100:	79fb      	ldrb	r3, [r7, #7]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d103      	bne.n	800510e <mpu_configure_fifo+0x6a>
 8005106:	4b0f      	ldr	r3, [pc, #60]	@ (8005144 <mpu_configure_fifo+0xa0>)
 8005108:	7d1b      	ldrb	r3, [r3, #20]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 800510e:	2001      	movs	r0, #1
 8005110:	f7ff fa24 	bl	800455c <set_int_enable>
 8005114:	e002      	b.n	800511c <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 8005116:	2000      	movs	r0, #0
 8005118:	f7ff fa20 	bl	800455c <set_int_enable>
        if (sensors) {
 800511c:	79fb      	ldrb	r3, [r7, #7]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00a      	beq.n	8005138 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 8005122:	f7ff fc09 	bl	8004938 <mpu_reset_fifo>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d005      	beq.n	8005138 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 800512c:	4a05      	ldr	r2, [pc, #20]	@ (8005144 <mpu_configure_fifo+0xa0>)
 800512e:	7afb      	ldrb	r3, [r7, #11]
 8005130:	7413      	strb	r3, [r2, #16]
                return -1;
 8005132:	f04f 33ff 	mov.w	r3, #4294967295
 8005136:	e000      	b.n	800513a <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 8005138:	68fb      	ldr	r3, [r7, #12]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3710      	adds	r7, #16
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
 8005142:	bf00      	nop
 8005144:	20000064 	.word	0x20000064

08005148 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b084      	sub	sp, #16
 800514c:	af00      	add	r7, sp, #0
 800514e:	4603      	mov	r3, r0
 8005150:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8005152:	79fb      	ldrb	r3, [r7, #7]
 8005154:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005158:	2b00      	cmp	r3, #0
 800515a:	d002      	beq.n	8005162 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 800515c:	2301      	movs	r3, #1
 800515e:	73fb      	strb	r3, [r7, #15]
 8005160:	e007      	b.n	8005172 <mpu_set_sensors+0x2a>
    else if (sensors)
 8005162:	79fb      	ldrb	r3, [r7, #7]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d002      	beq.n	800516e <mpu_set_sensors+0x26>
        data = 0;
 8005168:	2300      	movs	r3, #0
 800516a:	73fb      	strb	r3, [r7, #15]
 800516c:	e001      	b.n	8005172 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 800516e:	2340      	movs	r3, #64	@ 0x40
 8005170:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8005172:	4b37      	ldr	r3, [pc, #220]	@ (8005250 <mpu_set_sensors+0x108>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	7818      	ldrb	r0, [r3, #0]
 8005178:	4b35      	ldr	r3, [pc, #212]	@ (8005250 <mpu_set_sensors+0x108>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	7c99      	ldrb	r1, [r3, #18]
 800517e:	f107 030f 	add.w	r3, r7, #15
 8005182:	2201      	movs	r2, #1
 8005184:	f7fe ffa0 	bl	80040c8 <i2cWrite>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 800518e:	4b30      	ldr	r3, [pc, #192]	@ (8005250 <mpu_set_sensors+0x108>)
 8005190:	2200      	movs	r2, #0
 8005192:	729a      	strb	r2, [r3, #10]
        return -1;
 8005194:	f04f 33ff 	mov.w	r3, #4294967295
 8005198:	e056      	b.n	8005248 <mpu_set_sensors+0x100>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 800519a:	7bfb      	ldrb	r3, [r7, #15]
 800519c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80051a0:	b2da      	uxtb	r2, r3
 80051a2:	4b2b      	ldr	r3, [pc, #172]	@ (8005250 <mpu_set_sensors+0x108>)
 80051a4:	731a      	strb	r2, [r3, #12]

    data = 0;
 80051a6:	2300      	movs	r3, #0
 80051a8:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d104      	bne.n	80051be <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 80051b4:	7bfb      	ldrb	r3, [r7, #15]
 80051b6:	f043 0304 	orr.w	r3, r3, #4
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 80051be:	79fb      	ldrb	r3, [r7, #7]
 80051c0:	f003 0320 	and.w	r3, r3, #32
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d104      	bne.n	80051d2 <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	f043 0302 	orr.w	r3, r3, #2
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 80051d2:	79fb      	ldrb	r3, [r7, #7]
 80051d4:	f003 0310 	and.w	r3, r3, #16
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d104      	bne.n	80051e6 <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 80051dc:	7bfb      	ldrb	r3, [r7, #15]
 80051de:	f043 0301 	orr.w	r3, r3, #1
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 80051e6:	79fb      	ldrb	r3, [r7, #7]
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d104      	bne.n	80051fa <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 80051f0:	7bfb      	ldrb	r3, [r7, #15]
 80051f2:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80051fa:	4b15      	ldr	r3, [pc, #84]	@ (8005250 <mpu_set_sensors+0x108>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	7818      	ldrb	r0, [r3, #0]
 8005200:	4b13      	ldr	r3, [pc, #76]	@ (8005250 <mpu_set_sensors+0x108>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	7cd9      	ldrb	r1, [r3, #19]
 8005206:	f107 030f 	add.w	r3, r7, #15
 800520a:	2201      	movs	r2, #1
 800520c:	f7fe ff5c 	bl	80040c8 <i2cWrite>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d005      	beq.n	8005222 <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 8005216:	4b0e      	ldr	r3, [pc, #56]	@ (8005250 <mpu_set_sensors+0x108>)
 8005218:	2200      	movs	r2, #0
 800521a:	729a      	strb	r2, [r3, #10]
        return -1;
 800521c:	f04f 33ff 	mov.w	r3, #4294967295
 8005220:	e012      	b.n	8005248 <mpu_set_sensors+0x100>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 8005222:	79fb      	ldrb	r3, [r7, #7]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d005      	beq.n	8005234 <mpu_set_sensors+0xec>
 8005228:	79fb      	ldrb	r3, [r7, #7]
 800522a:	2b08      	cmp	r3, #8
 800522c:	d002      	beq.n	8005234 <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 800522e:	2000      	movs	r0, #0
 8005230:	f000 f956 	bl	80054e0 <mpu_set_int_latched>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
        return -1;
#endif
#endif

    st.chip_cfg.sensors = sensors;
 8005234:	4a06      	ldr	r2, [pc, #24]	@ (8005250 <mpu_set_sensors+0x108>)
 8005236:	79fb      	ldrb	r3, [r7, #7]
 8005238:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 800523a:	4b05      	ldr	r3, [pc, #20]	@ (8005250 <mpu_set_sensors+0x108>)
 800523c:	2200      	movs	r2, #0
 800523e:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 8005240:	2032      	movs	r0, #50	@ 0x32
 8005242:	f7fe fd29 	bl	8003c98 <delay_ms>
    return 0;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3710      	adds	r7, #16
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}
 8005250:	20000064 	.word	0x20000064

08005254 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	4603      	mov	r3, r0
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
 8005260:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 8005262:	4b3b      	ldr	r3, [pc, #236]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 8005264:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005268:	2b00      	cmp	r3, #0
 800526a:	d102      	bne.n	8005272 <mpu_read_fifo_stream+0x1e>
        return -1;
 800526c:	f04f 33ff 	mov.w	r3, #4294967295
 8005270:	e069      	b.n	8005346 <mpu_read_fifo_stream+0xf2>
    if (!st.chip_cfg.sensors)
 8005272:	4b37      	ldr	r3, [pc, #220]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 8005274:	7a9b      	ldrb	r3, [r3, #10]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d102      	bne.n	8005280 <mpu_read_fifo_stream+0x2c>
        return -1;
 800527a:	f04f 33ff 	mov.w	r3, #4294967295
 800527e:	e062      	b.n	8005346 <mpu_read_fifo_stream+0xf2>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 8005280:	4b33      	ldr	r3, [pc, #204]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	7818      	ldrb	r0, [r3, #0]
 8005286:	4b32      	ldr	r3, [pc, #200]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	7a99      	ldrb	r1, [r3, #10]
 800528c:	f107 0314 	add.w	r3, r7, #20
 8005290:	2202      	movs	r2, #2
 8005292:	f7fe ff60 	bl	8004156 <i2cRead>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <mpu_read_fifo_stream+0x4e>
        return -1;
 800529c:	f04f 33ff 	mov.w	r3, #4294967295
 80052a0:	e051      	b.n	8005346 <mpu_read_fifo_stream+0xf2>
    fifo_count = (tmp[0] << 8) | tmp[1];
 80052a2:	7d3b      	ldrb	r3, [r7, #20]
 80052a4:	b21b      	sxth	r3, r3
 80052a6:	021b      	lsls	r3, r3, #8
 80052a8:	b21a      	sxth	r2, r3
 80052aa:	7d7b      	ldrb	r3, [r7, #21]
 80052ac:	b21b      	sxth	r3, r3
 80052ae:	4313      	orrs	r3, r2
 80052b0:	b21b      	sxth	r3, r3
 80052b2:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 80052b4:	8afa      	ldrh	r2, [r7, #22]
 80052b6:	89fb      	ldrh	r3, [r7, #14]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d205      	bcs.n	80052c8 <mpu_read_fifo_stream+0x74>
        more[0] = 0;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	701a      	strb	r2, [r3, #0]
        return -1;
 80052c2:	f04f 33ff 	mov.w	r3, #4294967295
 80052c6:	e03e      	b.n	8005346 <mpu_read_fifo_stream+0xf2>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 80052c8:	4b21      	ldr	r3, [pc, #132]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	885b      	ldrh	r3, [r3, #2]
 80052ce:	085b      	lsrs	r3, r3, #1
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	8afa      	ldrh	r2, [r7, #22]
 80052d4:	429a      	cmp	r2, r3
 80052d6:	d91a      	bls.n	800530e <mpu_read_fifo_stream+0xba>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 80052d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	7818      	ldrb	r0, [r3, #0]
 80052de:	4b1c      	ldr	r3, [pc, #112]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	7c59      	ldrb	r1, [r3, #17]
 80052e4:	f107 0314 	add.w	r3, r7, #20
 80052e8:	2201      	movs	r2, #1
 80052ea:	f7fe ff34 	bl	8004156 <i2cRead>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d002      	beq.n	80052fa <mpu_read_fifo_stream+0xa6>
            return -1;
 80052f4:	f04f 33ff 	mov.w	r3, #4294967295
 80052f8:	e025      	b.n	8005346 <mpu_read_fifo_stream+0xf2>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 80052fa:	7d3b      	ldrb	r3, [r7, #20]
 80052fc:	f003 0310 	and.w	r3, r3, #16
 8005300:	2b00      	cmp	r3, #0
 8005302:	d004      	beq.n	800530e <mpu_read_fifo_stream+0xba>
            mpu_reset_fifo();
 8005304:	f7ff fb18 	bl	8004938 <mpu_reset_fifo>
            return -2;
 8005308:	f06f 0301 	mvn.w	r3, #1
 800530c:	e01b      	b.n	8005346 <mpu_read_fifo_stream+0xf2>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 800530e:	4b10      	ldr	r3, [pc, #64]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	7818      	ldrb	r0, [r3, #0]
 8005314:	4b0e      	ldr	r3, [pc, #56]	@ (8005350 <mpu_read_fifo_stream+0xfc>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	7ad9      	ldrb	r1, [r3, #11]
 800531a:	89fb      	ldrh	r3, [r7, #14]
 800531c:	b2da      	uxtb	r2, r3
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	f7fe ff19 	bl	8004156 <i2cRead>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d002      	beq.n	8005330 <mpu_read_fifo_stream+0xdc>
        return -1;
 800532a:	f04f 33ff 	mov.w	r3, #4294967295
 800532e:	e00a      	b.n	8005346 <mpu_read_fifo_stream+0xf2>
    more[0] = fifo_count / length - 1;
 8005330:	8afa      	ldrh	r2, [r7, #22]
 8005332:	89fb      	ldrh	r3, [r7, #14]
 8005334:	fbb2 f3f3 	udiv	r3, r2, r3
 8005338:	b29b      	uxth	r3, r3
 800533a:	b2db      	uxtb	r3, r3
 800533c:	3b01      	subs	r3, #1
 800533e:	b2da      	uxtb	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	701a      	strb	r2, [r3, #0]
    return 0;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3718      	adds	r7, #24
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	20000064 	.word	0x20000064

08005354 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 800535e:	4b5f      	ldr	r3, [pc, #380]	@ (80054dc <mpu_set_bypass+0x188>)
 8005360:	7c9b      	ldrb	r3, [r3, #18]
 8005362:	79fa      	ldrb	r2, [r7, #7]
 8005364:	429a      	cmp	r2, r3
 8005366:	d101      	bne.n	800536c <mpu_set_bypass+0x18>
        return 0;
 8005368:	2300      	movs	r3, #0
 800536a:	e0b2      	b.n	80054d2 <mpu_set_bypass+0x17e>

    if (bypass_on) {
 800536c:	79fb      	ldrb	r3, [r7, #7]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d050      	beq.n	8005414 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8005372:	4b5a      	ldr	r3, [pc, #360]	@ (80054dc <mpu_set_bypass+0x188>)
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	7818      	ldrb	r0, [r3, #0]
 8005378:	4b58      	ldr	r3, [pc, #352]	@ (80054dc <mpu_set_bypass+0x188>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	7919      	ldrb	r1, [r3, #4]
 800537e:	f107 030f 	add.w	r3, r7, #15
 8005382:	2201      	movs	r2, #1
 8005384:	f7fe fee7 	bl	8004156 <i2cRead>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d002      	beq.n	8005394 <mpu_set_bypass+0x40>
            return -1;
 800538e:	f04f 33ff 	mov.w	r3, #4294967295
 8005392:	e09e      	b.n	80054d2 <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8005394:	7bfb      	ldrb	r3, [r7, #15]
 8005396:	f023 0320 	bic.w	r3, r3, #32
 800539a:	b2db      	uxtb	r3, r3
 800539c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800539e:	4b4f      	ldr	r3, [pc, #316]	@ (80054dc <mpu_set_bypass+0x188>)
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	7818      	ldrb	r0, [r3, #0]
 80053a4:	4b4d      	ldr	r3, [pc, #308]	@ (80054dc <mpu_set_bypass+0x188>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	7919      	ldrb	r1, [r3, #4]
 80053aa:	f107 030f 	add.w	r3, r7, #15
 80053ae:	2201      	movs	r2, #1
 80053b0:	f7fe fe8a 	bl	80040c8 <i2cWrite>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <mpu_set_bypass+0x6c>
            return -1;
 80053ba:	f04f 33ff 	mov.w	r3, #4294967295
 80053be:	e088      	b.n	80054d2 <mpu_set_bypass+0x17e>
        delay_ms(3);
 80053c0:	2003      	movs	r0, #3
 80053c2:	f7fe fc69 	bl	8003c98 <delay_ms>
        tmp = BIT_BYPASS_EN;
 80053c6:	2302      	movs	r3, #2
 80053c8:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 80053ca:	4b44      	ldr	r3, [pc, #272]	@ (80054dc <mpu_set_bypass+0x188>)
 80053cc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d004      	beq.n	80053de <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 80053d4:	7bfb      	ldrb	r3, [r7, #15]
 80053d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 80053de:	4b3f      	ldr	r3, [pc, #252]	@ (80054dc <mpu_set_bypass+0x188>)
 80053e0:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d004      	beq.n	80053f2 <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 80053e8:	7bfb      	ldrb	r3, [r7, #15]
 80053ea:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80053f2:	4b3a      	ldr	r3, [pc, #232]	@ (80054dc <mpu_set_bypass+0x188>)
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	7818      	ldrb	r0, [r3, #0]
 80053f8:	4b38      	ldr	r3, [pc, #224]	@ (80054dc <mpu_set_bypass+0x188>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	7d19      	ldrb	r1, [r3, #20]
 80053fe:	f107 030f 	add.w	r3, r7, #15
 8005402:	2201      	movs	r2, #1
 8005404:	f7fe fe60 	bl	80040c8 <i2cWrite>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d05d      	beq.n	80054ca <mpu_set_bypass+0x176>
            return -1;
 800540e:	f04f 33ff 	mov.w	r3, #4294967295
 8005412:	e05e      	b.n	80054d2 <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8005414:	4b31      	ldr	r3, [pc, #196]	@ (80054dc <mpu_set_bypass+0x188>)
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	7818      	ldrb	r0, [r3, #0]
 800541a:	4b30      	ldr	r3, [pc, #192]	@ (80054dc <mpu_set_bypass+0x188>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	7919      	ldrb	r1, [r3, #4]
 8005420:	f107 030f 	add.w	r3, r7, #15
 8005424:	2201      	movs	r2, #1
 8005426:	f7fe fe96 	bl	8004156 <i2cRead>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d002      	beq.n	8005436 <mpu_set_bypass+0xe2>
            return -1;
 8005430:	f04f 33ff 	mov.w	r3, #4294967295
 8005434:	e04d      	b.n	80054d2 <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8005436:	4b29      	ldr	r3, [pc, #164]	@ (80054dc <mpu_set_bypass+0x188>)
 8005438:	7a9b      	ldrb	r3, [r3, #10]
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d005      	beq.n	800544e <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 8005442:	7bfb      	ldrb	r3, [r7, #15]
 8005444:	f043 0320 	orr.w	r3, r3, #32
 8005448:	b2db      	uxtb	r3, r3
 800544a:	73fb      	strb	r3, [r7, #15]
 800544c:	e004      	b.n	8005458 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 800544e:	7bfb      	ldrb	r3, [r7, #15]
 8005450:	f023 0320 	bic.w	r3, r3, #32
 8005454:	b2db      	uxtb	r3, r3
 8005456:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8005458:	4b20      	ldr	r3, [pc, #128]	@ (80054dc <mpu_set_bypass+0x188>)
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	7818      	ldrb	r0, [r3, #0]
 800545e:	4b1f      	ldr	r3, [pc, #124]	@ (80054dc <mpu_set_bypass+0x188>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	7919      	ldrb	r1, [r3, #4]
 8005464:	f107 030f 	add.w	r3, r7, #15
 8005468:	2201      	movs	r2, #1
 800546a:	f7fe fe2d 	bl	80040c8 <i2cWrite>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d002      	beq.n	800547a <mpu_set_bypass+0x126>
            return -1;
 8005474:	f04f 33ff 	mov.w	r3, #4294967295
 8005478:	e02b      	b.n	80054d2 <mpu_set_bypass+0x17e>
        delay_ms(3);
 800547a:	2003      	movs	r0, #3
 800547c:	f7fe fc0c 	bl	8003c98 <delay_ms>
        if (st.chip_cfg.active_low_int)
 8005480:	4b16      	ldr	r3, [pc, #88]	@ (80054dc <mpu_set_bypass+0x188>)
 8005482:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005486:	2b00      	cmp	r3, #0
 8005488:	d002      	beq.n	8005490 <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 800548a:	2380      	movs	r3, #128	@ 0x80
 800548c:	73fb      	strb	r3, [r7, #15]
 800548e:	e001      	b.n	8005494 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 8005490:	2300      	movs	r3, #0
 8005492:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8005494:	4b11      	ldr	r3, [pc, #68]	@ (80054dc <mpu_set_bypass+0x188>)
 8005496:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800549a:	2b00      	cmp	r3, #0
 800549c:	d004      	beq.n	80054a8 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800549e:	7bfb      	ldrb	r3, [r7, #15]
 80054a0:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80054a4:	b2db      	uxtb	r3, r3
 80054a6:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 80054a8:	4b0c      	ldr	r3, [pc, #48]	@ (80054dc <mpu_set_bypass+0x188>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	7818      	ldrb	r0, [r3, #0]
 80054ae:	4b0b      	ldr	r3, [pc, #44]	@ (80054dc <mpu_set_bypass+0x188>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	7d19      	ldrb	r1, [r3, #20]
 80054b4:	f107 030f 	add.w	r3, r7, #15
 80054b8:	2201      	movs	r2, #1
 80054ba:	f7fe fe05 	bl	80040c8 <i2cWrite>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d002      	beq.n	80054ca <mpu_set_bypass+0x176>
            return -1;
 80054c4:	f04f 33ff 	mov.w	r3, #4294967295
 80054c8:	e003      	b.n	80054d2 <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 80054ca:	4a04      	ldr	r2, [pc, #16]	@ (80054dc <mpu_set_bypass+0x188>)
 80054cc:	79fb      	ldrb	r3, [r7, #7]
 80054ce:	7493      	strb	r3, [r2, #18]
    return 0;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000064 	.word	0x20000064

080054e0 <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	4603      	mov	r3, r0
 80054e8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 80054ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005564 <mpu_set_int_latched+0x84>)
 80054ec:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80054f0:	79fa      	ldrb	r2, [r7, #7]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d101      	bne.n	80054fa <mpu_set_int_latched+0x1a>
        return 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	e030      	b.n	800555c <mpu_set_int_latched+0x7c>

    if (enable)
 80054fa:	79fb      	ldrb	r3, [r7, #7]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8005500:	2330      	movs	r3, #48	@ 0x30
 8005502:	73fb      	strb	r3, [r7, #15]
 8005504:	e001      	b.n	800550a <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8005506:	2300      	movs	r3, #0
 8005508:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 800550a:	4b16      	ldr	r3, [pc, #88]	@ (8005564 <mpu_set_int_latched+0x84>)
 800550c:	7c9b      	ldrb	r3, [r3, #18]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d004      	beq.n	800551c <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 8005512:	7bfb      	ldrb	r3, [r7, #15]
 8005514:	f043 0302 	orr.w	r3, r3, #2
 8005518:	b2db      	uxtb	r3, r3
 800551a:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 800551c:	4b11      	ldr	r3, [pc, #68]	@ (8005564 <mpu_set_int_latched+0x84>)
 800551e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8005522:	2b00      	cmp	r3, #0
 8005524:	d004      	beq.n	8005530 <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8005526:	7bfb      	ldrb	r3, [r7, #15]
 8005528:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800552c:	b2db      	uxtb	r3, r3
 800552e:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8005530:	4b0c      	ldr	r3, [pc, #48]	@ (8005564 <mpu_set_int_latched+0x84>)
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	7818      	ldrb	r0, [r3, #0]
 8005536:	4b0b      	ldr	r3, [pc, #44]	@ (8005564 <mpu_set_int_latched+0x84>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	7d19      	ldrb	r1, [r3, #20]
 800553c:	f107 030f 	add.w	r3, r7, #15
 8005540:	2201      	movs	r2, #1
 8005542:	f7fe fdc1 	bl	80040c8 <i2cWrite>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d002      	beq.n	8005552 <mpu_set_int_latched+0x72>
        return -1;
 800554c:	f04f 33ff 	mov.w	r3, #4294967295
 8005550:	e004      	b.n	800555c <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 8005552:	4a04      	ldr	r2, [pc, #16]	@ (8005564 <mpu_set_int_latched+0x84>)
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
    return 0;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	20000064 	.word	0x20000064

08005568 <get_accel_prod_shift>:

#ifdef MPU6050
static int get_accel_prod_shift(float *st_shift)
{
 8005568:	b590      	push	{r4, r7, lr}
 800556a:	b087      	sub	sp, #28
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
    unsigned char tmp[4], shift_code[3], ii;

    if (i2c_read(st.hw->addr, 0x0D, 4, tmp))
 8005570:	4b40      	ldr	r3, [pc, #256]	@ (8005674 <get_accel_prod_shift+0x10c>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	7818      	ldrb	r0, [r3, #0]
 8005576:	f107 0310 	add.w	r3, r7, #16
 800557a:	2204      	movs	r2, #4
 800557c:	210d      	movs	r1, #13
 800557e:	f7fe fdea 	bl	8004156 <i2cRead>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d001      	beq.n	800558c <get_accel_prod_shift+0x24>
        return 0x07;
 8005588:	2307      	movs	r3, #7
 800558a:	e06f      	b.n	800566c <get_accel_prod_shift+0x104>

    shift_code[0] = ((tmp[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);
 800558c:	7c3b      	ldrb	r3, [r7, #16]
 800558e:	10db      	asrs	r3, r3, #3
 8005590:	b25b      	sxtb	r3, r3
 8005592:	f003 031c 	and.w	r3, r3, #28
 8005596:	b25a      	sxtb	r2, r3
 8005598:	7cfb      	ldrb	r3, [r7, #19]
 800559a:	111b      	asrs	r3, r3, #4
 800559c:	b25b      	sxtb	r3, r3
 800559e:	f003 0303 	and.w	r3, r3, #3
 80055a2:	b25b      	sxtb	r3, r3
 80055a4:	4313      	orrs	r3, r2
 80055a6:	b25b      	sxtb	r3, r3
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	733b      	strb	r3, [r7, #12]
    shift_code[1] = ((tmp[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);
 80055ac:	7c7b      	ldrb	r3, [r7, #17]
 80055ae:	10db      	asrs	r3, r3, #3
 80055b0:	b25b      	sxtb	r3, r3
 80055b2:	f003 031c 	and.w	r3, r3, #28
 80055b6:	b25a      	sxtb	r2, r3
 80055b8:	7cfb      	ldrb	r3, [r7, #19]
 80055ba:	109b      	asrs	r3, r3, #2
 80055bc:	b25b      	sxtb	r3, r3
 80055be:	f003 0303 	and.w	r3, r3, #3
 80055c2:	b25b      	sxtb	r3, r3
 80055c4:	4313      	orrs	r3, r2
 80055c6:	b25b      	sxtb	r3, r3
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	737b      	strb	r3, [r7, #13]
    shift_code[2] = ((tmp[2] & 0xE0) >> 3) | (tmp[3] & 0x03);
 80055cc:	7cbb      	ldrb	r3, [r7, #18]
 80055ce:	10db      	asrs	r3, r3, #3
 80055d0:	b25b      	sxtb	r3, r3
 80055d2:	f003 031c 	and.w	r3, r3, #28
 80055d6:	b25a      	sxtb	r2, r3
 80055d8:	7cfb      	ldrb	r3, [r7, #19]
 80055da:	b25b      	sxtb	r3, r3
 80055dc:	f003 0303 	and.w	r3, r3, #3
 80055e0:	b25b      	sxtb	r3, r3
 80055e2:	4313      	orrs	r3, r2
 80055e4:	b25b      	sxtb	r3, r3
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	73bb      	strb	r3, [r7, #14]
    for (ii = 0; ii < 3; ii++) {
 80055ea:	2300      	movs	r3, #0
 80055ec:	75fb      	strb	r3, [r7, #23]
 80055ee:	e039      	b.n	8005664 <get_accel_prod_shift+0xfc>
        if (!shift_code[ii]) {
 80055f0:	7dfb      	ldrb	r3, [r7, #23]
 80055f2:	3318      	adds	r3, #24
 80055f4:	443b      	add	r3, r7
 80055f6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d107      	bne.n	800560e <get_accel_prod_shift+0xa6>
            st_shift[ii] = 0.f;
 80055fe:	7dfb      	ldrb	r3, [r7, #23]
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	4413      	add	r3, r2
 8005606:	f04f 0200 	mov.w	r2, #0
 800560a:	601a      	str	r2, [r3, #0]
            continue;
 800560c:	e027      	b.n	800565e <get_accel_prod_shift+0xf6>
        }
        /* Equivalent to..
         * st_shift[ii] = 0.34f * powf(0.92f/0.34f, (shift_code[ii]-1) / 30.f)
         */
        st_shift[ii] = 0.34f;
 800560e:	7dfb      	ldrb	r3, [r7, #23]
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	4413      	add	r3, r2
 8005616:	4a18      	ldr	r2, [pc, #96]	@ (8005678 <get_accel_prod_shift+0x110>)
 8005618:	601a      	str	r2, [r3, #0]
        while (--shift_code[ii])
 800561a:	e00d      	b.n	8005638 <get_accel_prod_shift+0xd0>
            st_shift[ii] *= 1.034f;
 800561c:	7dfb      	ldrb	r3, [r7, #23]
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	4413      	add	r3, r2
 8005624:	6818      	ldr	r0, [r3, #0]
 8005626:	7dfb      	ldrb	r3, [r7, #23]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	18d4      	adds	r4, r2, r3
 800562e:	4913      	ldr	r1, [pc, #76]	@ (800567c <get_accel_prod_shift+0x114>)
 8005630:	f7fb fc14 	bl	8000e5c <__aeabi_fmul>
 8005634:	4603      	mov	r3, r0
 8005636:	6023      	str	r3, [r4, #0]
        while (--shift_code[ii])
 8005638:	7dfb      	ldrb	r3, [r7, #23]
 800563a:	f103 0218 	add.w	r2, r3, #24
 800563e:	443a      	add	r2, r7
 8005640:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005644:	3a01      	subs	r2, #1
 8005646:	b2d1      	uxtb	r1, r2
 8005648:	f103 0218 	add.w	r2, r3, #24
 800564c:	443a      	add	r2, r7
 800564e:	f802 1c0c 	strb.w	r1, [r2, #-12]
 8005652:	3318      	adds	r3, #24
 8005654:	443b      	add	r3, r7
 8005656:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1de      	bne.n	800561c <get_accel_prod_shift+0xb4>
    for (ii = 0; ii < 3; ii++) {
 800565e:	7dfb      	ldrb	r3, [r7, #23]
 8005660:	3301      	adds	r3, #1
 8005662:	75fb      	strb	r3, [r7, #23]
 8005664:	7dfb      	ldrb	r3, [r7, #23]
 8005666:	2b02      	cmp	r3, #2
 8005668:	d9c2      	bls.n	80055f0 <get_accel_prod_shift+0x88>
    }
    return 0;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	371c      	adds	r7, #28
 8005670:	46bd      	mov	sp, r7
 8005672:	bd90      	pop	{r4, r7, pc}
 8005674:	20000064 	.word	0x20000064
 8005678:	3eae147b 	.word	0x3eae147b
 800567c:	3f845a1d 	.word	0x3f845a1d

08005680 <accel_self_test>:

static int accel_self_test(long *bias_regular, long *bias_st)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b08a      	sub	sp, #40	@ 0x28
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 800568a:	2300      	movs	r3, #0
 800568c:	623b      	str	r3, [r7, #32]
    float st_shift[3], st_shift_cust, st_shift_var;

    get_accel_prod_shift(st_shift);
 800568e:	f107 030c 	add.w	r3, r7, #12
 8005692:	4618      	mov	r0, r3
 8005694:	f7ff ff68 	bl	8005568 <get_accel_prod_shift>
    for(jj = 0; jj < 3; jj++) {
 8005698:	2300      	movs	r3, #0
 800569a:	627b      	str	r3, [r7, #36]	@ 0x24
 800569c:	e065      	b.n	800576a <accel_self_test+0xea>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 800569e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	4413      	add	r3, r2
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	6839      	ldr	r1, [r7, #0]
 80056ae:	440b      	add	r3, r1
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	bfb8      	it	lt
 80056b8:	425b      	neglt	r3, r3
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7fb fb7a 	bl	8000db4 <__aeabi_i2f>
 80056c0:	4603      	mov	r3, r0
 80056c2:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80056c6:	4618      	mov	r0, r3
 80056c8:	f7fb fc7c 	bl	8000fc4 <__aeabi_fdiv>
 80056cc:	4603      	mov	r3, r0
 80056ce:	61fb      	str	r3, [r7, #28]
        if (st_shift[jj]) {
 80056d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	3328      	adds	r3, #40	@ 0x28
 80056d6:	443b      	add	r3, r7
 80056d8:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80056dc:	f04f 0100 	mov.w	r1, #0
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7fb fd4f 	bl	8001184 <__aeabi_fcmpeq>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d124      	bne.n	8005736 <accel_self_test+0xb6>
            st_shift_var = st_shift_cust / st_shift[jj] - 1.f;
 80056ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ee:	009b      	lsls	r3, r3, #2
 80056f0:	3328      	adds	r3, #40	@ 0x28
 80056f2:	443b      	add	r3, r7
 80056f4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80056f8:	4619      	mov	r1, r3
 80056fa:	69f8      	ldr	r0, [r7, #28]
 80056fc:	f7fb fc62 	bl	8000fc4 <__aeabi_fdiv>
 8005700:	4603      	mov	r3, r0
 8005702:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005706:	4618      	mov	r0, r3
 8005708:	f7fb fa9e 	bl	8000c48 <__aeabi_fsub>
 800570c:	4603      	mov	r3, r0
 800570e:	61bb      	str	r3, [r7, #24]
            if (fabs(st_shift_var) > test.max_accel_var)
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005716:	4a19      	ldr	r2, [pc, #100]	@ (800577c <accel_self_test+0xfc>)
 8005718:	4611      	mov	r1, r2
 800571a:	4618      	mov	r0, r3
 800571c:	f7fb fd5a 	bl	80011d4 <__aeabi_fcmpgt>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d01e      	beq.n	8005764 <accel_self_test+0xe4>
                result |= 1 << jj;
 8005726:	2201      	movs	r2, #1
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	fa02 f303 	lsl.w	r3, r2, r3
 800572e:	6a3a      	ldr	r2, [r7, #32]
 8005730:	4313      	orrs	r3, r2
 8005732:	623b      	str	r3, [r7, #32]
 8005734:	e016      	b.n	8005764 <accel_self_test+0xe4>
        } else if ((st_shift_cust < test.min_g) ||
 8005736:	4b12      	ldr	r3, [pc, #72]	@ (8005780 <accel_self_test+0x100>)
 8005738:	4619      	mov	r1, r3
 800573a:	69f8      	ldr	r0, [r7, #28]
 800573c:	f7fb fd2c 	bl	8001198 <__aeabi_fcmplt>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d107      	bne.n	8005756 <accel_self_test+0xd6>
            (st_shift_cust > test.max_g))
 8005746:	4b0f      	ldr	r3, [pc, #60]	@ (8005784 <accel_self_test+0x104>)
        } else if ((st_shift_cust < test.min_g) ||
 8005748:	4619      	mov	r1, r3
 800574a:	69f8      	ldr	r0, [r7, #28]
 800574c:	f7fb fd42 	bl	80011d4 <__aeabi_fcmpgt>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d006      	beq.n	8005764 <accel_self_test+0xe4>
            result |= 1 << jj;
 8005756:	2201      	movs	r2, #1
 8005758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575a:	fa02 f303 	lsl.w	r3, r2, r3
 800575e:	6a3a      	ldr	r2, [r7, #32]
 8005760:	4313      	orrs	r3, r2
 8005762:	623b      	str	r3, [r7, #32]
    for(jj = 0; jj < 3; jj++) {
 8005764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005766:	3301      	adds	r3, #1
 8005768:	627b      	str	r3, [r7, #36]	@ 0x24
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	2b02      	cmp	r3, #2
 800576e:	dd96      	ble.n	800569e <accel_self_test+0x1e>
    }

    return result;
 8005770:	6a3b      	ldr	r3, [r7, #32]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3728      	adds	r7, #40	@ 0x28
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	3e0f5c29 	.word	0x3e0f5c29
 8005780:	3e99999a 	.word	0x3e99999a
 8005784:	3f733333 	.word	0x3f733333

08005788 <gyro_self_test>:

static int gyro_self_test(long *bias_regular, long *bias_st)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b088      	sub	sp, #32
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
    int jj, result = 0;
 8005792:	2300      	movs	r3, #0
 8005794:	61bb      	str	r3, [r7, #24]
    unsigned char tmp[3];
    float st_shift, st_shift_cust, st_shift_var;

    if (i2c_read(st.hw->addr, 0x0D, 3, tmp))
 8005796:	4b54      	ldr	r3, [pc, #336]	@ (80058e8 <gyro_self_test+0x160>)
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	7818      	ldrb	r0, [r3, #0]
 800579c:	f107 0308 	add.w	r3, r7, #8
 80057a0:	2203      	movs	r2, #3
 80057a2:	210d      	movs	r1, #13
 80057a4:	f7fe fcd7 	bl	8004156 <i2cRead>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <gyro_self_test+0x2a>
        return 0x07;
 80057ae:	2307      	movs	r3, #7
 80057b0:	e095      	b.n	80058de <gyro_self_test+0x156>

    tmp[0] &= 0x1F;
 80057b2:	7a3b      	ldrb	r3, [r7, #8]
 80057b4:	f003 031f 	and.w	r3, r3, #31
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	723b      	strb	r3, [r7, #8]
    tmp[1] &= 0x1F;
 80057bc:	7a7b      	ldrb	r3, [r7, #9]
 80057be:	f003 031f 	and.w	r3, r3, #31
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	727b      	strb	r3, [r7, #9]
    tmp[2] &= 0x1F;
 80057c6:	7abb      	ldrb	r3, [r7, #10]
 80057c8:	f003 031f 	and.w	r3, r3, #31
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	72bb      	strb	r3, [r7, #10]

    for (jj = 0; jj < 3; jj++) {
 80057d0:	2300      	movs	r3, #0
 80057d2:	61fb      	str	r3, [r7, #28]
 80057d4:	e07e      	b.n	80058d4 <gyro_self_test+0x14c>
        st_shift_cust = labs(bias_regular[jj] - bias_st[jj]) / 65536.f;
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	4413      	add	r3, r2
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	6839      	ldr	r1, [r7, #0]
 80057e6:	440b      	add	r3, r1
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	bfb8      	it	lt
 80057f0:	425b      	neglt	r3, r3
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fb fade 	bl	8000db4 <__aeabi_i2f>
 80057f8:	4603      	mov	r3, r0
 80057fa:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80057fe:	4618      	mov	r0, r3
 8005800:	f7fb fbe0 	bl	8000fc4 <__aeabi_fdiv>
 8005804:	4603      	mov	r3, r0
 8005806:	613b      	str	r3, [r7, #16]
        if (tmp[jj]) {
 8005808:	f107 0208 	add.w	r2, r7, #8
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	4413      	add	r3, r2
 8005810:	781b      	ldrb	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d044      	beq.n	80058a0 <gyro_self_test+0x118>
            st_shift = 3275.f / test.gyro_sens;
 8005816:	2383      	movs	r3, #131	@ 0x83
 8005818:	4618      	mov	r0, r3
 800581a:	f7fb fac7 	bl	8000dac <__aeabi_ui2f>
 800581e:	4603      	mov	r3, r0
 8005820:	4619      	mov	r1, r3
 8005822:	4832      	ldr	r0, [pc, #200]	@ (80058ec <gyro_self_test+0x164>)
 8005824:	f7fb fbce 	bl	8000fc4 <__aeabi_fdiv>
 8005828:	4603      	mov	r3, r0
 800582a:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 800582c:	e005      	b.n	800583a <gyro_self_test+0xb2>
                st_shift *= 1.046f;
 800582e:	4930      	ldr	r1, [pc, #192]	@ (80058f0 <gyro_self_test+0x168>)
 8005830:	6978      	ldr	r0, [r7, #20]
 8005832:	f7fb fb13 	bl	8000e5c <__aeabi_fmul>
 8005836:	4603      	mov	r3, r0
 8005838:	617b      	str	r3, [r7, #20]
            while (--tmp[jj])
 800583a:	f107 0208 	add.w	r2, r7, #8
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	4413      	add	r3, r2
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	3b01      	subs	r3, #1
 8005846:	b2d9      	uxtb	r1, r3
 8005848:	f107 0208 	add.w	r2, r7, #8
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	4413      	add	r3, r2
 8005850:	460a      	mov	r2, r1
 8005852:	701a      	strb	r2, [r3, #0]
 8005854:	f107 0208 	add.w	r2, r7, #8
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	4413      	add	r3, r2
 800585c:	781b      	ldrb	r3, [r3, #0]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1e5      	bne.n	800582e <gyro_self_test+0xa6>
            st_shift_var = st_shift_cust / st_shift - 1.f;
 8005862:	6979      	ldr	r1, [r7, #20]
 8005864:	6938      	ldr	r0, [r7, #16]
 8005866:	f7fb fbad 	bl	8000fc4 <__aeabi_fdiv>
 800586a:	4603      	mov	r3, r0
 800586c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8005870:	4618      	mov	r0, r3
 8005872:	f7fb f9e9 	bl	8000c48 <__aeabi_fsub>
 8005876:	4603      	mov	r3, r0
 8005878:	60fb      	str	r3, [r7, #12]
            if (fabs(st_shift_var) > test.max_gyro_var)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005880:	4a1c      	ldr	r2, [pc, #112]	@ (80058f4 <gyro_self_test+0x16c>)
 8005882:	4611      	mov	r1, r2
 8005884:	4618      	mov	r0, r3
 8005886:	f7fb fca5 	bl	80011d4 <__aeabi_fcmpgt>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01e      	beq.n	80058ce <gyro_self_test+0x146>
                result |= 1 << jj;
 8005890:	2201      	movs	r2, #1
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	fa02 f303 	lsl.w	r3, r2, r3
 8005898:	69ba      	ldr	r2, [r7, #24]
 800589a:	4313      	orrs	r3, r2
 800589c:	61bb      	str	r3, [r7, #24]
 800589e:	e016      	b.n	80058ce <gyro_self_test+0x146>
        } else if ((st_shift_cust < test.min_dps) ||
 80058a0:	4b15      	ldr	r3, [pc, #84]	@ (80058f8 <gyro_self_test+0x170>)
 80058a2:	4619      	mov	r1, r3
 80058a4:	6938      	ldr	r0, [r7, #16]
 80058a6:	f7fb fc77 	bl	8001198 <__aeabi_fcmplt>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d107      	bne.n	80058c0 <gyro_self_test+0x138>
            (st_shift_cust > test.max_dps))
 80058b0:	4b12      	ldr	r3, [pc, #72]	@ (80058fc <gyro_self_test+0x174>)
        } else if ((st_shift_cust < test.min_dps) ||
 80058b2:	4619      	mov	r1, r3
 80058b4:	6938      	ldr	r0, [r7, #16]
 80058b6:	f7fb fc8d 	bl	80011d4 <__aeabi_fcmpgt>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d006      	beq.n	80058ce <gyro_self_test+0x146>
            result |= 1 << jj;
 80058c0:	2201      	movs	r2, #1
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	61bb      	str	r3, [r7, #24]
    for (jj = 0; jj < 3; jj++) {
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	3301      	adds	r3, #1
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	f77f af7d 	ble.w	80057d6 <gyro_self_test+0x4e>
    }
    return result;
 80058dc:	69bb      	ldr	r3, [r7, #24]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	3720      	adds	r7, #32
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	bf00      	nop
 80058e8:	20000064 	.word	0x20000064
 80058ec:	454cb000 	.word	0x454cb000
 80058f0:	3f85e354 	.word	0x3f85e354
 80058f4:	3e0f5c29 	.word	0x3e0f5c29
 80058f8:	41200000 	.word	0x41200000
 80058fc:	42d20000 	.word	0x42d20000

08005900 <get_st_biases>:
}
#endif
#endif

static int get_st_biases(long *gyro, long *accel, unsigned char hw_test)
{
 8005900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005904:	b0b8      	sub	sp, #224	@ 0xe0
 8005906:	af00      	add	r7, sp, #0
 8005908:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
 800590c:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 8005910:	4613      	mov	r3, r2
 8005912:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
    unsigned char data[MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;

    data[0] = 0x01;
 8005916:	2301      	movs	r3, #1
 8005918:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    data[1] = 0;
 800591c:	2300      	movs	r3, #0
 800591e:	f887 30cd 	strb.w	r3, [r7, #205]	@ 0xcd
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 8005922:	4ba5      	ldr	r3, [pc, #660]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	7818      	ldrb	r0, [r3, #0]
 8005928:	4ba3      	ldr	r3, [pc, #652]	@ (8005bb8 <get_st_biases+0x2b8>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	7c99      	ldrb	r1, [r3, #18]
 800592e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005932:	2202      	movs	r2, #2
 8005934:	f7fe fbc8 	bl	80040c8 <i2cWrite>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d002      	beq.n	8005944 <get_st_biases+0x44>
        return -1;
 800593e:	f04f 33ff 	mov.w	r3, #4294967295
 8005942:	e351      	b.n	8005fe8 <get_st_biases+0x6e8>
    delay_ms(200);
 8005944:	20c8      	movs	r0, #200	@ 0xc8
 8005946:	f7fe f9a7 	bl	8003c98 <delay_ms>
    data[0] = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 8005950:	4b99      	ldr	r3, [pc, #612]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	7818      	ldrb	r0, [r3, #0]
 8005956:	4b98      	ldr	r3, [pc, #608]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	7bd9      	ldrb	r1, [r3, #15]
 800595c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005960:	2201      	movs	r2, #1
 8005962:	f7fe fbb1 	bl	80040c8 <i2cWrite>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d002      	beq.n	8005972 <get_st_biases+0x72>
        return -1;
 800596c:	f04f 33ff 	mov.w	r3, #4294967295
 8005970:	e33a      	b.n	8005fe8 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8005972:	4b91      	ldr	r3, [pc, #580]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	7818      	ldrb	r0, [r3, #0]
 8005978:	4b8f      	ldr	r3, [pc, #572]	@ (8005bb8 <get_st_biases+0x2b8>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	7959      	ldrb	r1, [r3, #5]
 800597e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005982:	2201      	movs	r2, #1
 8005984:	f7fe fba0 	bl	80040c8 <i2cWrite>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <get_st_biases+0x94>
        return -1;
 800598e:	f04f 33ff 	mov.w	r3, #4294967295
 8005992:	e329      	b.n	8005fe8 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8005994:	4b88      	ldr	r3, [pc, #544]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	7818      	ldrb	r0, [r3, #0]
 800599a:	4b87      	ldr	r3, [pc, #540]	@ (8005bb8 <get_st_biases+0x2b8>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	7c99      	ldrb	r1, [r3, #18]
 80059a0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80059a4:	2201      	movs	r2, #1
 80059a6:	f7fe fb8f 	bl	80040c8 <i2cWrite>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d002      	beq.n	80059b6 <get_st_biases+0xb6>
        return -1;
 80059b0:	f04f 33ff 	mov.w	r3, #4294967295
 80059b4:	e318      	b.n	8005fe8 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80059b6:	4b80      	ldr	r3, [pc, #512]	@ (8005bb8 <get_st_biases+0x2b8>)
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	7818      	ldrb	r0, [r3, #0]
 80059bc:	4b7e      	ldr	r3, [pc, #504]	@ (8005bb8 <get_st_biases+0x2b8>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	7dd9      	ldrb	r1, [r3, #23]
 80059c2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80059c6:	2201      	movs	r2, #1
 80059c8:	f7fe fb7e 	bl	80040c8 <i2cWrite>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <get_st_biases+0xd8>
        return -1;
 80059d2:	f04f 33ff 	mov.w	r3, #4294967295
 80059d6:	e307      	b.n	8005fe8 <get_st_biases+0x6e8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80059d8:	4b77      	ldr	r3, [pc, #476]	@ (8005bb8 <get_st_biases+0x2b8>)
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	7818      	ldrb	r0, [r3, #0]
 80059de:	4b76      	ldr	r3, [pc, #472]	@ (8005bb8 <get_st_biases+0x2b8>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	7919      	ldrb	r1, [r3, #4]
 80059e4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80059e8:	2201      	movs	r2, #1
 80059ea:	f7fe fb6d 	bl	80040c8 <i2cWrite>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d002      	beq.n	80059fa <get_st_biases+0xfa>
        return -1;
 80059f4:	f04f 33ff 	mov.w	r3, #4294967295
 80059f8:	e2f6      	b.n	8005fe8 <get_st_biases+0x6e8>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 80059fa:	230c      	movs	r3, #12
 80059fc:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8005a00:	4b6d      	ldr	r3, [pc, #436]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	7818      	ldrb	r0, [r3, #0]
 8005a06:	4b6c      	ldr	r3, [pc, #432]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	7919      	ldrb	r1, [r3, #4]
 8005a0c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005a10:	2201      	movs	r2, #1
 8005a12:	f7fe fb59 	bl	80040c8 <i2cWrite>
 8005a16:	4603      	mov	r3, r0
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d002      	beq.n	8005a22 <get_st_biases+0x122>
        return -1;
 8005a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a20:	e2e2      	b.n	8005fe8 <get_st_biases+0x6e8>
    delay_ms(15);
 8005a22:	200f      	movs	r0, #15
 8005a24:	f7fe f938 	bl	8003c98 <delay_ms>
    data[0] = st.test->reg_lpf;
 8005a28:	4b63      	ldr	r3, [pc, #396]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a2c:	7a5b      	ldrb	r3, [r3, #9]
 8005a2e:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 8005a32:	4b61      	ldr	r3, [pc, #388]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	7818      	ldrb	r0, [r3, #0]
 8005a38:	4b5f      	ldr	r3, [pc, #380]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	7899      	ldrb	r1, [r3, #2]
 8005a3e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005a42:	2201      	movs	r2, #1
 8005a44:	f7fe fb40 	bl	80040c8 <i2cWrite>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d002      	beq.n	8005a54 <get_st_biases+0x154>
        return -1;
 8005a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a52:	e2c9      	b.n	8005fe8 <get_st_biases+0x6e8>
    data[0] = st.test->reg_rate_div;
 8005a54:	4b58      	ldr	r3, [pc, #352]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a58:	7a1b      	ldrb	r3, [r3, #8]
 8005a5a:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 8005a5e:	4b56      	ldr	r3, [pc, #344]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	7818      	ldrb	r0, [r3, #0]
 8005a64:	4b54      	ldr	r3, [pc, #336]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	7859      	ldrb	r1, [r3, #1]
 8005a6a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f7fe fb2a 	bl	80040c8 <i2cWrite>
 8005a74:	4603      	mov	r3, r0
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <get_st_biases+0x180>
        return -1;
 8005a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a7e:	e2b3      	b.n	8005fe8 <get_st_biases+0x6e8>
    if (hw_test)
 8005a80:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d008      	beq.n	8005a9a <get_st_biases+0x19a>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8005a88:	4b4b      	ldr	r3, [pc, #300]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8c:	7a9b      	ldrb	r3, [r3, #10]
 8005a8e:	f063 031f 	orn	r3, r3, #31
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8005a98:	e004      	b.n	8005aa4 <get_st_biases+0x1a4>
    else
        data[0] = st.test->reg_gyro_fsr;
 8005a9a:	4b47      	ldr	r3, [pc, #284]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a9e:	7a9b      	ldrb	r3, [r3, #10]
 8005aa0:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 8005aa4:	4b44      	ldr	r3, [pc, #272]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	7818      	ldrb	r0, [r3, #0]
 8005aaa:	4b43      	ldr	r3, [pc, #268]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	7999      	ldrb	r1, [r3, #6]
 8005ab0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f7fe fb07 	bl	80040c8 <i2cWrite>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d002      	beq.n	8005ac6 <get_st_biases+0x1c6>
        return -1;
 8005ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ac4:	e290      	b.n	8005fe8 <get_st_biases+0x6e8>

    if (hw_test)
 8005ac6:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d008      	beq.n	8005ae0 <get_st_biases+0x1e0>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 8005ace:	4b3a      	ldr	r3, [pc, #232]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad2:	7adb      	ldrb	r3, [r3, #11]
 8005ad4:	f063 031f 	orn	r3, r3, #31
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
 8005ade:	e002      	b.n	8005ae6 <get_st_biases+0x1e6>
    else
        data[0] = test.reg_accel_fsr;
 8005ae0:	2318      	movs	r3, #24
 8005ae2:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 8005ae6:	4b34      	ldr	r3, [pc, #208]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	7818      	ldrb	r0, [r3, #0]
 8005aec:	4b32      	ldr	r3, [pc, #200]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	79d9      	ldrb	r1, [r3, #7]
 8005af2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005af6:	2201      	movs	r2, #1
 8005af8:	f7fe fae6 	bl	80040c8 <i2cWrite>
 8005afc:	4603      	mov	r3, r0
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d002      	beq.n	8005b08 <get_st_biases+0x208>
        return -1;
 8005b02:	f04f 33ff 	mov.w	r3, #4294967295
 8005b06:	e26f      	b.n	8005fe8 <get_st_biases+0x6e8>
    if (hw_test)
 8005b08:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <get_st_biases+0x216>
        delay_ms(200);
 8005b10:	20c8      	movs	r0, #200	@ 0xc8
 8005b12:	f7fe f8c1 	bl	8003c98 <delay_ms>

    /* Fill FIFO for test.wait_ms milliseconds. */
    data[0] = BIT_FIFO_EN;
 8005b16:	2340      	movs	r3, #64	@ 0x40
 8005b18:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8005b1c:	4b26      	ldr	r3, [pc, #152]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	7818      	ldrb	r0, [r3, #0]
 8005b22:	4b25      	ldr	r3, [pc, #148]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	7919      	ldrb	r1, [r3, #4]
 8005b28:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f7fe facb 	bl	80040c8 <i2cWrite>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d002      	beq.n	8005b3e <get_st_biases+0x23e>
        return -1;
 8005b38:	f04f 33ff 	mov.w	r3, #4294967295
 8005b3c:	e254      	b.n	8005fe8 <get_st_biases+0x6e8>

    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8005b3e:	2378      	movs	r3, #120	@ 0x78
 8005b40:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8005b44:	4b1c      	ldr	r3, [pc, #112]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	7818      	ldrb	r0, [r3, #0]
 8005b4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	7959      	ldrb	r1, [r3, #5]
 8005b50:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005b54:	2201      	movs	r2, #1
 8005b56:	f7fe fab7 	bl	80040c8 <i2cWrite>
 8005b5a:	4603      	mov	r3, r0
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <get_st_biases+0x266>
        return -1;
 8005b60:	f04f 33ff 	mov.w	r3, #4294967295
 8005b64:	e240      	b.n	8005fe8 <get_st_biases+0x6e8>
    delay_ms(test.wait_ms);
 8005b66:	2332      	movs	r3, #50	@ 0x32
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7fe f895 	bl	8003c98 <delay_ms>
    data[0] = 0;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f887 30cc 	strb.w	r3, [r7, #204]	@ 0xcc
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8005b74:	4b10      	ldr	r3, [pc, #64]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	7818      	ldrb	r0, [r3, #0]
 8005b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	7959      	ldrb	r1, [r3, #5]
 8005b80:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005b84:	2201      	movs	r2, #1
 8005b86:	f7fe fa9f 	bl	80040c8 <i2cWrite>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d002      	beq.n	8005b96 <get_st_biases+0x296>
        return -1;
 8005b90:	f04f 33ff 	mov.w	r3, #4294967295
 8005b94:	e228      	b.n	8005fe8 <get_st_biases+0x6e8>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 8005b96:	4b08      	ldr	r3, [pc, #32]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	7818      	ldrb	r0, [r3, #0]
 8005b9c:	4b06      	ldr	r3, [pc, #24]	@ (8005bb8 <get_st_biases+0x2b8>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	7a99      	ldrb	r1, [r3, #10]
 8005ba2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	f7fe fad5 	bl	8004156 <i2cRead>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d004      	beq.n	8005bbc <get_st_biases+0x2bc>
        return -1;
 8005bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bb6:	e217      	b.n	8005fe8 <get_st_biases+0x6e8>
 8005bb8:	20000064 	.word	0x20000064

    fifo_count = (data[0] << 8) | data[1];
 8005bbc:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8005bc0:	b21b      	sxth	r3, r3
 8005bc2:	021b      	lsls	r3, r3, #8
 8005bc4:	b21a      	sxth	r2, r3
 8005bc6:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8005bca:	b21b      	sxth	r3, r3
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	b21b      	sxth	r3, r3
 8005bd0:	f8a7 30dc 	strh.w	r3, [r7, #220]	@ 0xdc
    packet_count = fifo_count / MAX_PACKET_LENGTH;
 8005bd4:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	@ 0xdc
 8005bd8:	4b1c      	ldr	r3, [pc, #112]	@ (8005c4c <get_st_biases+0x34c>)
 8005bda:	fba3 2302 	umull	r2, r3, r3, r2
 8005bde:	08db      	lsrs	r3, r3, #3
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    gyro[0] = gyro[1] = gyro[2] = 0;
 8005be6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005bea:	f103 0108 	add.w	r1, r3, #8
 8005bee:	2300      	movs	r3, #0
 8005bf0:	600b      	str	r3, [r1, #0]
 8005bf2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005bf6:	1d1a      	adds	r2, r3, #4
 8005bf8:	680b      	ldr	r3, [r1, #0]
 8005bfa:	6013      	str	r3, [r2, #0]
 8005bfc:	6812      	ldr	r2, [r2, #0]
 8005bfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005c02:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 8005c04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c08:	f103 0108 	add.w	r1, r3, #8
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	600b      	str	r3, [r1, #0]
 8005c10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c14:	1d1a      	adds	r2, r3, #4
 8005c16:	680b      	ldr	r3, [r1, #0]
 8005c18:	6013      	str	r3, [r2, #0]
 8005c1a:	6812      	ldr	r2, [r2, #0]
 8005c1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005c20:	601a      	str	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++) {
 8005c22:	2300      	movs	r3, #0
 8005c24:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8005c28:	e0a5      	b.n	8005d76 <get_st_biases+0x476>
        short accel_cur[3], gyro_cur[3];
        if (i2c_read(st.hw->addr, st.reg->fifo_r_w, MAX_PACKET_LENGTH, data))
 8005c2a:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <get_st_biases+0x350>)
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	7818      	ldrb	r0, [r3, #0]
 8005c30:	4b07      	ldr	r3, [pc, #28]	@ (8005c50 <get_st_biases+0x350>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	7ad9      	ldrb	r1, [r3, #11]
 8005c36:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8005c3a:	220c      	movs	r2, #12
 8005c3c:	f7fe fa8b 	bl	8004156 <i2cRead>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d006      	beq.n	8005c54 <get_st_biases+0x354>
            return -1;
 8005c46:	f04f 33ff 	mov.w	r3, #4294967295
 8005c4a:	e1cd      	b.n	8005fe8 <get_st_biases+0x6e8>
 8005c4c:	aaaaaaab 	.word	0xaaaaaaab
 8005c50:	20000064 	.word	0x20000064
        accel_cur[0] = ((short)data[0] << 8) | data[1];
 8005c54:	f897 30cc 	ldrb.w	r3, [r7, #204]	@ 0xcc
 8005c58:	b21b      	sxth	r3, r3
 8005c5a:	021b      	lsls	r3, r3, #8
 8005c5c:	b21a      	sxth	r2, r3
 8005c5e:	f897 30cd 	ldrb.w	r3, [r7, #205]	@ 0xcd
 8005c62:	b21b      	sxth	r3, r3
 8005c64:	4313      	orrs	r3, r2
 8005c66:	b21b      	sxth	r3, r3
 8005c68:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        accel_cur[1] = ((short)data[2] << 8) | data[3];
 8005c6c:	f897 30ce 	ldrb.w	r3, [r7, #206]	@ 0xce
 8005c70:	b21b      	sxth	r3, r3
 8005c72:	021b      	lsls	r3, r3, #8
 8005c74:	b21a      	sxth	r2, r3
 8005c76:	f897 30cf 	ldrb.w	r3, [r7, #207]	@ 0xcf
 8005c7a:	b21b      	sxth	r3, r3
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	b21b      	sxth	r3, r3
 8005c80:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
        accel_cur[2] = ((short)data[4] << 8) | data[5];
 8005c84:	f897 30d0 	ldrb.w	r3, [r7, #208]	@ 0xd0
 8005c88:	b21b      	sxth	r3, r3
 8005c8a:	021b      	lsls	r3, r3, #8
 8005c8c:	b21a      	sxth	r2, r3
 8005c8e:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8005c92:	b21b      	sxth	r3, r3
 8005c94:	4313      	orrs	r3, r2
 8005c96:	b21b      	sxth	r3, r3
 8005c98:	f8a7 30c8 	strh.w	r3, [r7, #200]	@ 0xc8
        accel[0] += (long)accel_cur[0];
 8005c9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 8005ca6:	441a      	add	r2, r3
 8005ca8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cac:	601a      	str	r2, [r3, #0]
        accel[1] += (long)accel_cur[1];
 8005cae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cb2:	3304      	adds	r3, #4
 8005cb4:	6819      	ldr	r1, [r3, #0]
 8005cb6:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cc0:	1d1a      	adds	r2, r3, #4
 8005cc2:	180b      	adds	r3, r1, r0
 8005cc4:	6013      	str	r3, [r2, #0]
        accel[2] += (long)accel_cur[2];
 8005cc6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cca:	3308      	adds	r3, #8
 8005ccc:	6819      	ldr	r1, [r3, #0]
 8005cce:	f9b7 30c8 	ldrsh.w	r3, [r7, #200]	@ 0xc8
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cd8:	f103 0208 	add.w	r2, r3, #8
 8005cdc:	180b      	adds	r3, r1, r0
 8005cde:	6013      	str	r3, [r2, #0]
        gyro_cur[0] = (((short)data[6] << 8) | data[7]);
 8005ce0:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
 8005ce4:	b21b      	sxth	r3, r3
 8005ce6:	021b      	lsls	r3, r3, #8
 8005ce8:	b21a      	sxth	r2, r3
 8005cea:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8005cee:	b21b      	sxth	r3, r3
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	b21b      	sxth	r3, r3
 8005cf4:	f8a7 30bc 	strh.w	r3, [r7, #188]	@ 0xbc
        gyro_cur[1] = (((short)data[8] << 8) | data[9]);
 8005cf8:	f897 30d4 	ldrb.w	r3, [r7, #212]	@ 0xd4
 8005cfc:	b21b      	sxth	r3, r3
 8005cfe:	021b      	lsls	r3, r3, #8
 8005d00:	b21a      	sxth	r2, r3
 8005d02:	f897 30d5 	ldrb.w	r3, [r7, #213]	@ 0xd5
 8005d06:	b21b      	sxth	r3, r3
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	b21b      	sxth	r3, r3
 8005d0c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
        gyro_cur[2] = (((short)data[10] << 8) | data[11]);
 8005d10:	f897 30d6 	ldrb.w	r3, [r7, #214]	@ 0xd6
 8005d14:	b21b      	sxth	r3, r3
 8005d16:	021b      	lsls	r3, r3, #8
 8005d18:	b21a      	sxth	r2, r3
 8005d1a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8005d1e:	b21b      	sxth	r3, r3
 8005d20:	4313      	orrs	r3, r2
 8005d22:	b21b      	sxth	r3, r3
 8005d24:	f8a7 30c0 	strh.w	r3, [r7, #192]	@ 0xc0
        gyro[0] += (long)gyro_cur[0];
 8005d28:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	f9b7 30bc 	ldrsh.w	r3, [r7, #188]	@ 0xbc
 8005d32:	441a      	add	r2, r3
 8005d34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d38:	601a      	str	r2, [r3, #0]
        gyro[1] += (long)gyro_cur[1];
 8005d3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d3e:	3304      	adds	r3, #4
 8005d40:	6819      	ldr	r1, [r3, #0]
 8005d42:	f9b7 30be 	ldrsh.w	r3, [r7, #190]	@ 0xbe
 8005d46:	4618      	mov	r0, r3
 8005d48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d4c:	1d1a      	adds	r2, r3, #4
 8005d4e:	180b      	adds	r3, r1, r0
 8005d50:	6013      	str	r3, [r2, #0]
        gyro[2] += (long)gyro_cur[2];
 8005d52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d56:	3308      	adds	r3, #8
 8005d58:	6819      	ldr	r1, [r3, #0]
 8005d5a:	f9b7 30c0 	ldrsh.w	r3, [r7, #192]	@ 0xc0
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d64:	f103 0208 	add.w	r2, r3, #8
 8005d68:	180b      	adds	r3, r1, r0
 8005d6a:	6013      	str	r3, [r2, #0]
    for (ii = 0; ii < packet_count; ii++) {
 8005d6c:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
 8005d70:	3301      	adds	r3, #1
 8005d72:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8005d76:	f897 20df 	ldrb.w	r2, [r7, #223]	@ 0xdf
 8005d7a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	f4ff af53 	bcc.w	8005c2a <get_st_biases+0x32a>
            packet_count);
        /* Don't remove gravity! */
        accel[2] -= 65536L;
    }
#else
    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / packet_count);
 8005d84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	17da      	asrs	r2, r3, #31
 8005d8c:	461c      	mov	r4, r3
 8005d8e:	4615      	mov	r5, r2
 8005d90:	1423      	asrs	r3, r4, #16
 8005d92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005d96:	0423      	lsls	r3, r4, #16
 8005d98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d9c:	2283      	movs	r2, #131	@ 0x83
 8005d9e:	2300      	movs	r3, #0
 8005da0:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8005da4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005da8:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8005dac:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8005db0:	f7fb fa60 	bl	8001274 <__aeabi_ldivmod>
 8005db4:	4602      	mov	r2, r0
 8005db6:	460b      	mov	r3, r1
 8005db8:	4610      	mov	r0, r2
 8005dba:	4619      	mov	r1, r3
 8005dbc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005dc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005dca:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8005dce:	f7fb fa51 	bl	8001274 <__aeabi_ldivmod>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005dda:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / packet_count);
 8005ddc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005de0:	3304      	adds	r3, #4
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	17da      	asrs	r2, r3, #31
 8005de6:	4698      	mov	r8, r3
 8005de8:	4691      	mov	r9, r2
 8005dea:	ea4f 4328 	mov.w	r3, r8, asr #16
 8005dee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005df2:	ea4f 4308 	mov.w	r3, r8, lsl #16
 8005df6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dfa:	2283      	movs	r2, #131	@ 0x83
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e06:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8005e0a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8005e0e:	f7fb fa31 	bl	8001274 <__aeabi_ldivmod>
 8005e12:	4602      	mov	r2, r0
 8005e14:	460b      	mov	r3, r1
 8005e16:	4610      	mov	r0, r2
 8005e18:	4619      	mov	r1, r3
 8005e1a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005e1e:	2200      	movs	r2, #0
 8005e20:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e22:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e24:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8005e28:	f7fb fa24 	bl	8001274 <__aeabi_ldivmod>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4610      	mov	r0, r2
 8005e32:	4619      	mov	r1, r3
 8005e34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e38:	1d1a      	adds	r2, r3, #4
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	6013      	str	r3, [r2, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / packet_count);
 8005e3e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e42:	3308      	adds	r3, #8
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	17da      	asrs	r2, r3, #31
 8005e48:	469a      	mov	sl, r3
 8005e4a:	4693      	mov	fp, r2
 8005e4c:	ea4f 432a 	mov.w	r3, sl, asr #16
 8005e50:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e52:	ea4f 430a 	mov.w	r3, sl, lsl #16
 8005e56:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e58:	2283      	movs	r2, #131	@ 0x83
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005e5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e60:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8005e64:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005e68:	f7fb fa04 	bl	8001274 <__aeabi_ldivmod>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	460b      	mov	r3, r1
 8005e70:	4610      	mov	r0, r2
 8005e72:	4619      	mov	r1, r3
 8005e74:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005e78:	2200      	movs	r2, #0
 8005e7a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e7c:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e7e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8005e82:	f7fb f9f7 	bl	8001274 <__aeabi_ldivmod>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e92:	f103 0208 	add.w	r2, r3, #8
 8005e96:	4603      	mov	r3, r0
 8005e98:	6013      	str	r3, [r2, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens /
 8005e9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	17da      	asrs	r2, r3, #31
 8005ea2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ea4:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005ea6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005eaa:	460b      	mov	r3, r1
 8005eac:	141b      	asrs	r3, r3, #16
 8005eae:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	041b      	lsls	r3, r3, #16
 8005eb4:	653b      	str	r3, [r7, #80]	@ 0x50
 8005eb6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005eba:	2300      	movs	r3, #0
 8005ebc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ec0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ec4:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8005ec8:	f7fb f9d4 	bl	8001274 <__aeabi_ldivmod>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4610      	mov	r0, r2
 8005ed2:	4619      	mov	r1, r3
 8005ed4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005ed8:	2200      	movs	r2, #0
 8005eda:	643b      	str	r3, [r7, #64]	@ 0x40
 8005edc:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ede:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005ee2:	f7fb f9c7 	bl	8001274 <__aeabi_ldivmod>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	460b      	mov	r3, r1
 8005eea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005eee:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens /
 8005ef0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ef4:	3304      	adds	r3, #4
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	17da      	asrs	r2, r3, #31
 8005efa:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005efc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005efe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005f02:	460b      	mov	r3, r1
 8005f04:	141b      	asrs	r3, r3, #16
 8005f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f08:	460b      	mov	r3, r1
 8005f0a:	041b      	lsls	r3, r3, #16
 8005f0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f12:	2300      	movs	r3, #0
 8005f14:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005f16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f1c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8005f20:	f7fb f9a8 	bl	8001274 <__aeabi_ldivmod>
 8005f24:	4602      	mov	r2, r0
 8005f26:	460b      	mov	r3, r1
 8005f28:	4610      	mov	r0, r2
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005f30:	2200      	movs	r2, #0
 8005f32:	623b      	str	r3, [r7, #32]
 8005f34:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005f3a:	f7fb f99b 	bl	8001274 <__aeabi_ldivmod>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	460b      	mov	r3, r1
 8005f42:	4610      	mov	r0, r2
 8005f44:	4619      	mov	r1, r3
 8005f46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	601a      	str	r2, [r3, #0]
        packet_count);
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens /
 8005f50:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005f54:	3308      	adds	r3, #8
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	17da      	asrs	r2, r3, #31
 8005f5a:	61bb      	str	r3, [r7, #24]
 8005f5c:	61fa      	str	r2, [r7, #28]
 8005f5e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005f62:	460b      	mov	r3, r1
 8005f64:	141b      	asrs	r3, r3, #16
 8005f66:	617b      	str	r3, [r7, #20]
 8005f68:	460b      	mov	r3, r1
 8005f6a:	041b      	lsls	r3, r3, #16
 8005f6c:	613b      	str	r3, [r7, #16]
 8005f6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f72:	2300      	movs	r3, #0
 8005f74:	60ba      	str	r2, [r7, #8]
 8005f76:	60fb      	str	r3, [r7, #12]
 8005f78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f7c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005f80:	f7fb f978 	bl	8001274 <__aeabi_ldivmod>
 8005f84:	4602      	mov	r2, r0
 8005f86:	460b      	mov	r3, r1
 8005f88:	4610      	mov	r0, r2
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005f90:	2200      	movs	r2, #0
 8005f92:	603b      	str	r3, [r7, #0]
 8005f94:	607a      	str	r2, [r7, #4]
 8005f96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f9a:	f7fb f96b 	bl	8001274 <__aeabi_ldivmod>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005faa:	3308      	adds	r3, #8
 8005fac:	4602      	mov	r2, r0
 8005fae:	601a      	str	r2, [r3, #0]
        packet_count);
    /* Don't remove gravity! */
    if (accel[2] > 0L)
 8005fb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	dd0a      	ble.n	8005fd2 <get_st_biases+0x6d2>
        accel[2] -= 65536L;
 8005fbc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fc0:	3308      	adds	r3, #8
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fc8:	3308      	adds	r3, #8
 8005fca:	f5a2 3280 	sub.w	r2, r2, #65536	@ 0x10000
 8005fce:	601a      	str	r2, [r3, #0]
 8005fd0:	e009      	b.n	8005fe6 <get_st_biases+0x6e6>
    else
        accel[2] += 65536L;
 8005fd2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fd6:	3308      	adds	r3, #8
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005fde:	3308      	adds	r3, #8
 8005fe0:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005fe4:	601a      	str	r2, [r3, #0]
#endif

    return 0;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	37e0      	adds	r7, #224	@ 0xe0
 8005fec:	46bd      	mov	sp, r7
 8005fee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ff2:	bf00      	nop

08005ff4 <mpu_run_self_test>:
 *  @param[out] gyro        Gyro biases in q16 format.
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @return     Result mask (see above).
 */
int mpu_run_self_test(long *gyro, long *accel)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b08e      	sub	sp, #56	@ 0x38
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
#ifdef MPU6050
    const unsigned char tries = 2;
 8005ffe:	2302      	movs	r3, #2
 8006000:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int result;
    unsigned char accel_fsr, fifo_sensors, sensors_on;
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;

    if (st.chip_cfg.dmp_on) {
 8006004:	4b64      	ldr	r3, [pc, #400]	@ (8006198 <mpu_run_self_test+0x1a4>)
 8006006:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800600a:	2b00      	cmp	r3, #0
 800600c:	d006      	beq.n	800601c <mpu_run_self_test+0x28>
        mpu_set_dmp_state(0);
 800600e:	2000      	movs	r0, #0
 8006010:	f000 f9e6 	bl	80063e0 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8006014:	2301      	movs	r3, #1
 8006016:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800601a:	e002      	b.n	8006022 <mpu_run_self_test+0x2e>
    } else
        dmp_was_on = 0;
 800601c:	2300      	movs	r3, #0
 800601e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8006022:	f107 030c 	add.w	r3, r7, #12
 8006026:	4618      	mov	r0, r3
 8006028:	f7fe fd84 	bl	8004b34 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 800602c:	f107 030f 	add.w	r3, r7, #15
 8006030:	4618      	mov	r0, r3
 8006032:	f7fe fe07 	bl	8004c44 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8006036:	f107 0308 	add.w	r3, r7, #8
 800603a:	4618      	mov	r0, r3
 800603c:	f7fe fea4 	bl	8004d88 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8006040:	f107 030a 	add.w	r3, r7, #10
 8006044:	4618      	mov	r0, r3
 8006046:	f7fe ff29 	bl	8004e9c <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 800604a:	4b53      	ldr	r3, [pc, #332]	@ (8006198 <mpu_run_self_test+0x1a4>)
 800604c:	7a9b      	ldrb	r3, [r3, #10]
 800604e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    mpu_get_fifo_config(&fifo_sensors);
 8006052:	f107 030e 	add.w	r3, r7, #14
 8006056:	4618      	mov	r0, r3
 8006058:	f7ff f814 	bl	8005084 <mpu_get_fifo_config>

    /* For older chips, the self-test will be different. */
#if defined MPU6050
    for (ii = 0; ii < tries; ii++)
 800605c:	2300      	movs	r3, #0
 800605e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006060:	e00a      	b.n	8006078 <mpu_run_self_test+0x84>
        if (!get_st_biases(gyro, accel, 0))
 8006062:	2200      	movs	r2, #0
 8006064:	6839      	ldr	r1, [r7, #0]
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7ff fc4a 	bl	8005900 <get_st_biases>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d008      	beq.n	8006084 <mpu_run_self_test+0x90>
    for (ii = 0; ii < tries; ii++)
 8006072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006074:	3301      	adds	r3, #1
 8006076:	637b      	str	r3, [r7, #52]	@ 0x34
 8006078:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800607c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800607e:	429a      	cmp	r2, r3
 8006080:	dbef      	blt.n	8006062 <mpu_run_self_test+0x6e>
 8006082:	e000      	b.n	8006086 <mpu_run_self_test+0x92>
            break;
 8006084:	bf00      	nop
    if (ii == tries) {
 8006086:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800608a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800608c:	429a      	cmp	r2, r3
 800608e:	d102      	bne.n	8006096 <mpu_run_self_test+0xa2>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        result = 0;
 8006090:	2300      	movs	r3, #0
 8006092:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 8006094:	e045      	b.n	8006122 <mpu_run_self_test+0x12e>
    }
    for (ii = 0; ii < tries; ii++)
 8006096:	2300      	movs	r3, #0
 8006098:	637b      	str	r3, [r7, #52]	@ 0x34
 800609a:	e00d      	b.n	80060b8 <mpu_run_self_test+0xc4>
        if (!get_st_biases(gyro_st, accel_st, 1))
 800609c:	f107 0110 	add.w	r1, r7, #16
 80060a0:	f107 031c 	add.w	r3, r7, #28
 80060a4:	2201      	movs	r2, #1
 80060a6:	4618      	mov	r0, r3
 80060a8:	f7ff fc2a 	bl	8005900 <get_st_biases>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d008      	beq.n	80060c4 <mpu_run_self_test+0xd0>
    for (ii = 0; ii < tries; ii++)
 80060b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b4:	3301      	adds	r3, #1
 80060b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80060bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060be:	429a      	cmp	r2, r3
 80060c0:	dbec      	blt.n	800609c <mpu_run_self_test+0xa8>
 80060c2:	e000      	b.n	80060c6 <mpu_run_self_test+0xd2>
            break;
 80060c4:	bf00      	nop
    if (ii == tries) {
 80060c6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80060ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d102      	bne.n	80060d6 <mpu_run_self_test+0xe2>
        /* Again, probably an I2C error. */
        result = 0;
 80060d0:	2300      	movs	r3, #0
 80060d2:	633b      	str	r3, [r7, #48]	@ 0x30
        goto restore;
 80060d4:	e025      	b.n	8006122 <mpu_run_self_test+0x12e>
    }
    accel_result = accel_self_test(accel, accel_st);
 80060d6:	f107 0310 	add.w	r3, r7, #16
 80060da:	4619      	mov	r1, r3
 80060dc:	6838      	ldr	r0, [r7, #0]
 80060de:	f7ff facf 	bl	8005680 <accel_self_test>
 80060e2:	4603      	mov	r3, r0
 80060e4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    gyro_result = gyro_self_test(gyro, gyro_st);
 80060e8:	f107 031c 	add.w	r3, r7, #28
 80060ec:	4619      	mov	r1, r3
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f7ff fb4a 	bl	8005788 <gyro_self_test>
 80060f4:	4603      	mov	r3, r0
 80060f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    result = 0;
 80060fa:	2300      	movs	r3, #0
 80060fc:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!gyro_result)
 80060fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006102:	2b00      	cmp	r3, #0
 8006104:	d103      	bne.n	800610e <mpu_run_self_test+0x11a>
        result |= 0x01;
 8006106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006108:	f043 0301 	orr.w	r3, r3, #1
 800610c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (!accel_result)
 800610e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006112:	2b00      	cmp	r3, #0
 8006114:	d104      	bne.n	8006120 <mpu_run_self_test+0x12c>
        result |= 0x02;
 8006116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006118:	f043 0302 	orr.w	r3, r3, #2
 800611c:	633b      	str	r3, [r7, #48]	@ 0x30
 800611e:	e000      	b.n	8006122 <mpu_run_self_test+0x12e>
#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
    if (!compass_result)
        result |= 0x04;
#endif
restore:
 8006120:	bf00      	nop
     */
    get_st_biases(gyro, accel, 0);
    result = 0x7;
#endif
    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.gyro_fsr = 0xFF;
 8006122:	4b1d      	ldr	r3, [pc, #116]	@ (8006198 <mpu_run_self_test+0x1a4>)
 8006124:	22ff      	movs	r2, #255	@ 0xff
 8006126:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8006128:	4b1b      	ldr	r3, [pc, #108]	@ (8006198 <mpu_run_self_test+0x1a4>)
 800612a:	22ff      	movs	r2, #255	@ 0xff
 800612c:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 800612e:	4b1a      	ldr	r3, [pc, #104]	@ (8006198 <mpu_run_self_test+0x1a4>)
 8006130:	22ff      	movs	r2, #255	@ 0xff
 8006132:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 8006134:	4b18      	ldr	r3, [pc, #96]	@ (8006198 <mpu_run_self_test+0x1a4>)
 8006136:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800613a:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.sensors = 0xFF;
 800613c:	4b16      	ldr	r3, [pc, #88]	@ (8006198 <mpu_run_self_test+0x1a4>)
 800613e:	22ff      	movs	r2, #255	@ 0xff
 8006140:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.fifo_enable = 0xFF;
 8006142:	4b15      	ldr	r3, [pc, #84]	@ (8006198 <mpu_run_self_test+0x1a4>)
 8006144:	22ff      	movs	r2, #255	@ 0xff
 8006146:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.clk_src = INV_CLK_PLL;
 8006148:	4b13      	ldr	r3, [pc, #76]	@ (8006198 <mpu_run_self_test+0x1a4>)
 800614a:	2201      	movs	r2, #1
 800614c:	731a      	strb	r2, [r3, #12]
    mpu_set_gyro_fsr(gyro_fsr);
 800614e:	89bb      	ldrh	r3, [r7, #12]
 8006150:	4618      	mov	r0, r3
 8006152:	f7fe fd23 	bl	8004b9c <mpu_set_gyro_fsr>
    mpu_set_accel_fsr(accel_fsr);
 8006156:	7bfb      	ldrb	r3, [r7, #15]
 8006158:	4618      	mov	r0, r3
 800615a:	f7fe fdad 	bl	8004cb8 <mpu_set_accel_fsr>
    mpu_set_lpf(lpf);
 800615e:	893b      	ldrh	r3, [r7, #8]
 8006160:	4618      	mov	r0, r3
 8006162:	f7fe fe4d 	bl	8004e00 <mpu_set_lpf>
    mpu_set_sample_rate(sample_rate);
 8006166:	897b      	ldrh	r3, [r7, #10]
 8006168:	4618      	mov	r0, r3
 800616a:	f7fe feaf 	bl	8004ecc <mpu_set_sample_rate>
    mpu_set_sensors(sensors_on);
 800616e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8006172:	4618      	mov	r0, r3
 8006174:	f7fe ffe8 	bl	8005148 <mpu_set_sensors>
    mpu_configure_fifo(fifo_sensors);
 8006178:	7bbb      	ldrb	r3, [r7, #14]
 800617a:	4618      	mov	r0, r3
 800617c:	f7fe ff92 	bl	80050a4 <mpu_configure_fifo>

    if (dmp_was_on)
 8006180:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006184:	2b00      	cmp	r3, #0
 8006186:	d002      	beq.n	800618e <mpu_run_self_test+0x19a>
        mpu_set_dmp_state(1);
 8006188:	2001      	movs	r0, #1
 800618a:	f000 f929 	bl	80063e0 <mpu_set_dmp_state>

    return result;
 800618e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8006190:	4618      	mov	r0, r3
 8006192:	3738      	adds	r7, #56	@ 0x38
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20000064 	.word	0x20000064

0800619c <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	4603      	mov	r3, r0
 80061a4:	603a      	str	r2, [r7, #0]
 80061a6:	80fb      	strh	r3, [r7, #6]
 80061a8:	460b      	mov	r3, r1
 80061aa:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d102      	bne.n	80061b8 <mpu_write_mem+0x1c>
        return -1;
 80061b2:	f04f 33ff 	mov.w	r3, #4294967295
 80061b6:	e03d      	b.n	8006234 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 80061b8:	4b20      	ldr	r3, [pc, #128]	@ (800623c <mpu_write_mem+0xa0>)
 80061ba:	7a9b      	ldrb	r3, [r3, #10]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d102      	bne.n	80061c6 <mpu_write_mem+0x2a>
        return -1;
 80061c0:	f04f 33ff 	mov.w	r3, #4294967295
 80061c4:	e036      	b.n	8006234 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 80061c6:	88fb      	ldrh	r3, [r7, #6]
 80061c8:	0a1b      	lsrs	r3, r3, #8
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 80061d0:	88fb      	ldrh	r3, [r7, #6]
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 80061d6:	7b7b      	ldrb	r3, [r7, #13]
 80061d8:	461a      	mov	r2, r3
 80061da:	88bb      	ldrh	r3, [r7, #4]
 80061dc:	4413      	add	r3, r2
 80061de:	4a17      	ldr	r2, [pc, #92]	@ (800623c <mpu_write_mem+0xa0>)
 80061e0:	6852      	ldr	r2, [r2, #4]
 80061e2:	8952      	ldrh	r2, [r2, #10]
 80061e4:	4293      	cmp	r3, r2
 80061e6:	dd02      	ble.n	80061ee <mpu_write_mem+0x52>
        return -1;
 80061e8:	f04f 33ff 	mov.w	r3, #4294967295
 80061ec:	e022      	b.n	8006234 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 80061ee:	4b13      	ldr	r3, [pc, #76]	@ (800623c <mpu_write_mem+0xa0>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	7818      	ldrb	r0, [r3, #0]
 80061f4:	4b11      	ldr	r3, [pc, #68]	@ (800623c <mpu_write_mem+0xa0>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	7e19      	ldrb	r1, [r3, #24]
 80061fa:	f107 030c 	add.w	r3, r7, #12
 80061fe:	2202      	movs	r2, #2
 8006200:	f7fd ff62 	bl	80040c8 <i2cWrite>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <mpu_write_mem+0x74>
        return -1;
 800620a:	f04f 33ff 	mov.w	r3, #4294967295
 800620e:	e011      	b.n	8006234 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8006210:	4b0a      	ldr	r3, [pc, #40]	@ (800623c <mpu_write_mem+0xa0>)
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	7818      	ldrb	r0, [r3, #0]
 8006216:	4b09      	ldr	r3, [pc, #36]	@ (800623c <mpu_write_mem+0xa0>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	7d59      	ldrb	r1, [r3, #21]
 800621c:	88bb      	ldrh	r3, [r7, #4]
 800621e:	b2da      	uxtb	r2, r3
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	f7fd ff51 	bl	80040c8 <i2cWrite>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d002      	beq.n	8006232 <mpu_write_mem+0x96>
        return -1;
 800622c:	f04f 33ff 	mov.w	r3, #4294967295
 8006230:	e000      	b.n	8006234 <mpu_write_mem+0x98>
    return 0;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	20000064 	.word	0x20000064

08006240 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	4603      	mov	r3, r0
 8006248:	603a      	str	r2, [r7, #0]
 800624a:	80fb      	strh	r3, [r7, #6]
 800624c:	460b      	mov	r3, r1
 800624e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d102      	bne.n	800625c <mpu_read_mem+0x1c>
        return -1;
 8006256:	f04f 33ff 	mov.w	r3, #4294967295
 800625a:	e03d      	b.n	80062d8 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 800625c:	4b20      	ldr	r3, [pc, #128]	@ (80062e0 <mpu_read_mem+0xa0>)
 800625e:	7a9b      	ldrb	r3, [r3, #10]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d102      	bne.n	800626a <mpu_read_mem+0x2a>
        return -1;
 8006264:	f04f 33ff 	mov.w	r3, #4294967295
 8006268:	e036      	b.n	80062d8 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 800626a:	88fb      	ldrh	r3, [r7, #6]
 800626c:	0a1b      	lsrs	r3, r3, #8
 800626e:	b29b      	uxth	r3, r3
 8006270:	b2db      	uxtb	r3, r3
 8006272:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8006274:	88fb      	ldrh	r3, [r7, #6]
 8006276:	b2db      	uxtb	r3, r3
 8006278:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 800627a:	7b7b      	ldrb	r3, [r7, #13]
 800627c:	461a      	mov	r2, r3
 800627e:	88bb      	ldrh	r3, [r7, #4]
 8006280:	4413      	add	r3, r2
 8006282:	4a17      	ldr	r2, [pc, #92]	@ (80062e0 <mpu_read_mem+0xa0>)
 8006284:	6852      	ldr	r2, [r2, #4]
 8006286:	8952      	ldrh	r2, [r2, #10]
 8006288:	4293      	cmp	r3, r2
 800628a:	dd02      	ble.n	8006292 <mpu_read_mem+0x52>
        return -1;
 800628c:	f04f 33ff 	mov.w	r3, #4294967295
 8006290:	e022      	b.n	80062d8 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8006292:	4b13      	ldr	r3, [pc, #76]	@ (80062e0 <mpu_read_mem+0xa0>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	7818      	ldrb	r0, [r3, #0]
 8006298:	4b11      	ldr	r3, [pc, #68]	@ (80062e0 <mpu_read_mem+0xa0>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	7e19      	ldrb	r1, [r3, #24]
 800629e:	f107 030c 	add.w	r3, r7, #12
 80062a2:	2202      	movs	r2, #2
 80062a4:	f7fd ff10 	bl	80040c8 <i2cWrite>
 80062a8:	4603      	mov	r3, r0
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d002      	beq.n	80062b4 <mpu_read_mem+0x74>
        return -1;
 80062ae:	f04f 33ff 	mov.w	r3, #4294967295
 80062b2:	e011      	b.n	80062d8 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 80062b4:	4b0a      	ldr	r3, [pc, #40]	@ (80062e0 <mpu_read_mem+0xa0>)
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	7818      	ldrb	r0, [r3, #0]
 80062ba:	4b09      	ldr	r3, [pc, #36]	@ (80062e0 <mpu_read_mem+0xa0>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	7d59      	ldrb	r1, [r3, #21]
 80062c0:	88bb      	ldrh	r3, [r7, #4]
 80062c2:	b2da      	uxtb	r2, r3
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	f7fd ff46 	bl	8004156 <i2cRead>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d002      	beq.n	80062d6 <mpu_read_mem+0x96>
        return -1;
 80062d0:	f04f 33ff 	mov.w	r3, #4294967295
 80062d4:	e000      	b.n	80062d8 <mpu_read_mem+0x98>
    return 0;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	20000064 	.word	0x20000064

080062e4 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b08a      	sub	sp, #40	@ 0x28
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	60b9      	str	r1, [r7, #8]
 80062ec:	4611      	mov	r1, r2
 80062ee:	461a      	mov	r2, r3
 80062f0:	4603      	mov	r3, r0
 80062f2:	81fb      	strh	r3, [r7, #14]
 80062f4:	460b      	mov	r3, r1
 80062f6:	81bb      	strh	r3, [r7, #12]
 80062f8:	4613      	mov	r3, r2
 80062fa:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 80062fc:	4b37      	ldr	r3, [pc, #220]	@ (80063dc <mpu_load_firmware+0xf8>)
 80062fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006302:	2b00      	cmp	r3, #0
 8006304:	d002      	beq.n	800630c <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8006306:	f04f 33ff 	mov.w	r3, #4294967295
 800630a:	e062      	b.n	80063d2 <mpu_load_firmware+0xee>

    if (!firmware)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d102      	bne.n	8006318 <mpu_load_firmware+0x34>
        return -1;
 8006312:	f04f 33ff 	mov.w	r3, #4294967295
 8006316:	e05c      	b.n	80063d2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8006318:	2300      	movs	r3, #0
 800631a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800631c:	e034      	b.n	8006388 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 800631e:	89fa      	ldrh	r2, [r7, #14]
 8006320:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	2b10      	cmp	r3, #16
 8006326:	bfa8      	it	ge
 8006328:	2310      	movge	r3, #16
 800632a:	84bb      	strh	r3, [r7, #36]	@ 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 800632c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800632e:	68ba      	ldr	r2, [r7, #8]
 8006330:	441a      	add	r2, r3
 8006332:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8006334:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006336:	4618      	mov	r0, r3
 8006338:	f7ff ff30 	bl	800619c <mpu_write_mem>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d002      	beq.n	8006348 <mpu_load_firmware+0x64>
            return -1;
 8006342:	f04f 33ff 	mov.w	r3, #4294967295
 8006346:	e044      	b.n	80063d2 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8006348:	f107 0214 	add.w	r2, r7, #20
 800634c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800634e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006350:	4618      	mov	r0, r3
 8006352:	f7ff ff75 	bl	8006240 <mpu_read_mem>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d002      	beq.n	8006362 <mpu_load_firmware+0x7e>
            return -1;
 800635c:	f04f 33ff 	mov.w	r3, #4294967295
 8006360:	e037      	b.n	80063d2 <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8006362:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006364:	68ba      	ldr	r2, [r7, #8]
 8006366:	4413      	add	r3, r2
 8006368:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800636a:	f107 0114 	add.w	r1, r7, #20
 800636e:	4618      	mov	r0, r3
 8006370:	f007 fd8e 	bl	800de90 <memcmp>
 8006374:	4603      	mov	r3, r0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d002      	beq.n	8006380 <mpu_load_firmware+0x9c>
            return -2;
 800637a:	f06f 0301 	mvn.w	r3, #1
 800637e:	e028      	b.n	80063d2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8006380:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006382:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006384:	4413      	add	r3, r2
 8006386:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006388:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800638a:	89fb      	ldrh	r3, [r7, #14]
 800638c:	429a      	cmp	r2, r3
 800638e:	d3c6      	bcc.n	800631e <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8006390:	89bb      	ldrh	r3, [r7, #12]
 8006392:	0a1b      	lsrs	r3, r3, #8
 8006394:	b29b      	uxth	r3, r3
 8006396:	b2db      	uxtb	r3, r3
 8006398:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 800639a:	89bb      	ldrh	r3, [r7, #12]
 800639c:	b2db      	uxtb	r3, r3
 800639e:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 80063a0:	4b0e      	ldr	r3, [pc, #56]	@ (80063dc <mpu_load_firmware+0xf8>)
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	7818      	ldrb	r0, [r3, #0]
 80063a6:	4b0d      	ldr	r3, [pc, #52]	@ (80063dc <mpu_load_firmware+0xf8>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	7e99      	ldrb	r1, [r3, #26]
 80063ac:	f107 0310 	add.w	r3, r7, #16
 80063b0:	2202      	movs	r2, #2
 80063b2:	f7fd fe89 	bl	80040c8 <i2cWrite>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <mpu_load_firmware+0xde>
        return -1;
 80063bc:	f04f 33ff 	mov.w	r3, #4294967295
 80063c0:	e007      	b.n	80063d2 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 80063c2:	4b06      	ldr	r3, [pc, #24]	@ (80063dc <mpu_load_firmware+0xf8>)
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 80063ca:	4a04      	ldr	r2, [pc, #16]	@ (80063dc <mpu_load_firmware+0xf8>)
 80063cc:	88fb      	ldrh	r3, [r7, #6]
 80063ce:	84d3      	strh	r3, [r2, #38]	@ 0x26
    return 0;
 80063d0:	2300      	movs	r3, #0
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3728      	adds	r7, #40	@ 0x28
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	20000064 	.word	0x20000064

080063e0 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	4603      	mov	r3, r0
 80063e8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 80063ea:	4b26      	ldr	r3, [pc, #152]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 80063ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80063f0:	79fa      	ldrb	r2, [r7, #7]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d101      	bne.n	80063fa <mpu_set_dmp_state+0x1a>
        return 0;
 80063f6:	2300      	movs	r3, #0
 80063f8:	e040      	b.n	800647c <mpu_set_dmp_state+0x9c>

    if (enable) {
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d027      	beq.n	8006450 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 8006400:	4b20      	ldr	r3, [pc, #128]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 8006402:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006406:	2b00      	cmp	r3, #0
 8006408:	d102      	bne.n	8006410 <mpu_set_dmp_state+0x30>
            return -1;
 800640a:	f04f 33ff 	mov.w	r3, #4294967295
 800640e:	e035      	b.n	800647c <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 8006410:	2000      	movs	r0, #0
 8006412:	f7fe f8a3 	bl	800455c <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 8006416:	2000      	movs	r0, #0
 8006418:	f7fe ff9c 	bl	8005354 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 800641c:	4b19      	ldr	r3, [pc, #100]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 800641e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006420:	4618      	mov	r0, r3
 8006422:	f7fe fd53 	bl	8004ecc <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 8006426:	2300      	movs	r3, #0
 8006428:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800642a:	4b16      	ldr	r3, [pc, #88]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	7818      	ldrb	r0, [r3, #0]
 8006430:	f107 030f 	add.w	r3, r7, #15
 8006434:	2201      	movs	r2, #1
 8006436:	2123      	movs	r1, #35	@ 0x23
 8006438:	f7fd fe46 	bl	80040c8 <i2cWrite>
        st.chip_cfg.dmp_on = 1;
 800643c:	4b11      	ldr	r3, [pc, #68]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 8006444:	2001      	movs	r0, #1
 8006446:	f7fe f889 	bl	800455c <set_int_enable>
        mpu_reset_fifo();
 800644a:	f7fe fa75 	bl	8004938 <mpu_reset_fifo>
 800644e:	e014      	b.n	800647a <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 8006450:	2000      	movs	r0, #0
 8006452:	f7fe f883 	bl	800455c <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 8006456:	4b0b      	ldr	r3, [pc, #44]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 8006458:	7c1b      	ldrb	r3, [r3, #16]
 800645a:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800645c:	4b09      	ldr	r3, [pc, #36]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	7818      	ldrb	r0, [r3, #0]
 8006462:	f107 030f 	add.w	r3, r7, #15
 8006466:	2201      	movs	r2, #1
 8006468:	2123      	movs	r1, #35	@ 0x23
 800646a:	f7fd fe2d 	bl	80040c8 <i2cWrite>
        st.chip_cfg.dmp_on = 0;
 800646e:	4b05      	ldr	r3, [pc, #20]	@ (8006484 <mpu_set_dmp_state+0xa4>)
 8006470:	2200      	movs	r2, #0
 8006472:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        mpu_reset_fifo();
 8006476:	f7fe fa5f 	bl	8004938 <mpu_reset_fifo>
    }
    return 0;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}
 8006484:	20000064 	.word	0x20000064

08006488 <myget_ms>:

    st.chip_cfg.int_motion_only = 0;
    return 0;
}
void myget_ms(unsigned long *time)
{
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	6078      	str	r0, [r7, #4]

}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	bc80      	pop	{r7}
 8006498:	4770      	bx	lr
	...

0800649c <Key1_is_Press>:

uint16_t g_key1_long_press = 0;


static uint8_t Key1_is_Press(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(BOUTTON_GPIO_Port, BOUTTON_Pin))
 80064a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80064a4:	4805      	ldr	r0, [pc, #20]	@ (80064bc <Key1_is_Press+0x20>)
 80064a6:	f003 faa5 	bl	80099f4 <HAL_GPIO_ReadPin>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d101      	bne.n	80064b4 <Key1_is_Press+0x18>
	{
		return BOUTTON_PRESS; //
 80064b0:	2301      	movs	r3, #1
 80064b2:	e000      	b.n	80064b6 <Key1_is_Press+0x1a>
	}
	return BOUTTON_RELEASE;   //
 80064b4:	2300      	movs	r3, #0
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	40010800 	.word	0x40010800

080064c0 <Key1_State>:
}



uint8_t Key1_State(uint8_t mode)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	4603      	mov	r3, r0
 80064c8:	71fb      	strb	r3, [r7, #7]
	static uint16_t key1_state = 0;

	if (Key1_is_Press() == BOUTTON_PRESS)
 80064ca:	f7ff ffe7 	bl	800649c <Key1_is_Press>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d10e      	bne.n	80064f2 <Key1_State+0x32>
	{
		if (key1_state < (mode + 1) * 2)
 80064d4:	4b11      	ldr	r3, [pc, #68]	@ (800651c <Key1_State+0x5c>)
 80064d6:	881b      	ldrh	r3, [r3, #0]
 80064d8:	461a      	mov	r2, r3
 80064da:	79fb      	ldrb	r3, [r7, #7]
 80064dc:	3301      	adds	r3, #1
 80064de:	005b      	lsls	r3, r3, #1
 80064e0:	429a      	cmp	r2, r3
 80064e2:	da0c      	bge.n	80064fe <Key1_State+0x3e>
		{
			key1_state++;
 80064e4:	4b0d      	ldr	r3, [pc, #52]	@ (800651c <Key1_State+0x5c>)
 80064e6:	881b      	ldrh	r3, [r3, #0]
 80064e8:	3301      	adds	r3, #1
 80064ea:	b29a      	uxth	r2, r3
 80064ec:	4b0b      	ldr	r3, [pc, #44]	@ (800651c <Key1_State+0x5c>)
 80064ee:	801a      	strh	r2, [r3, #0]
 80064f0:	e005      	b.n	80064fe <Key1_State+0x3e>
		}
	}
	else
	{
		key1_state = 0;
 80064f2:	4b0a      	ldr	r3, [pc, #40]	@ (800651c <Key1_State+0x5c>)
 80064f4:	2200      	movs	r2, #0
 80064f6:	801a      	strh	r2, [r3, #0]
		g_key1_long_press = 0;
 80064f8:	4b09      	ldr	r3, [pc, #36]	@ (8006520 <Key1_State+0x60>)
 80064fa:	2200      	movs	r2, #0
 80064fc:	801a      	strh	r2, [r3, #0]
	}
	if (key1_state == 2)
 80064fe:	4b07      	ldr	r3, [pc, #28]	@ (800651c <Key1_State+0x5c>)
 8006500:	881b      	ldrh	r3, [r3, #0]
 8006502:	2b02      	cmp	r3, #2
 8006504:	d104      	bne.n	8006510 <Key1_State+0x50>
	{
		g_key1_long_press = 1;
 8006506:	4b06      	ldr	r3, [pc, #24]	@ (8006520 <Key1_State+0x60>)
 8006508:	2201      	movs	r2, #1
 800650a:	801a      	strh	r2, [r3, #0]
		return BOUTTON_PRESS;
 800650c:	2301      	movs	r3, #1
 800650e:	e000      	b.n	8006512 <Key1_State+0x52>
	}
	return BOUTTON_RELEASE;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	2000033a 	.word	0x2000033a
 8006520:	20000338 	.word	0x20000338

08006524 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	60f8      	str	r0, [r7, #12]
 800652c:	60b9      	str	r1, [r7, #8]
 800652e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY );
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	b29a      	uxth	r2, r3
 8006534:	f04f 33ff 	mov.w	r3, #4294967295
 8006538:	68b9      	ldr	r1, [r7, #8]
 800653a:	4804      	ldr	r0, [pc, #16]	@ (800654c <_write+0x28>)
 800653c:	f005 fdfd 	bl	800c13a <HAL_UART_Transmit>
    return len;
 8006540:	687b      	ldr	r3, [r7, #4]
}
 8006542:	4618      	mov	r0, r3
 8006544:	3710      	adds	r7, #16
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	2000058c 	.word	0x2000058c

08006550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006554:	f002 fc1a 	bl	8008d8c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006558:	f000 f924 	bl	80067a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800655c:	f000 fc32 	bl	8006dc4 <MX_GPIO_Init>
  MX_TIM6_Init();
 8006560:	f000 fafe 	bl	8006b60 <MX_TIM6_Init>
  MX_TIM3_Init();
 8006564:	f000 fa54 	bl	8006a10 <MX_TIM3_Init>
  MX_TIM4_Init();
 8006568:	f000 faa6 	bl	8006ab8 <MX_TIM4_Init>
  MX_TIM8_Init();
 800656c:	f000 fb2e 	bl	8006bcc <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8006570:	f000 fbfe 	bl	8006d70 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8006574:	f000 f968 	bl	8006848 <MX_ADC1_Init>
  MX_TIM2_Init();
 8006578:	f000 f9da 	bl	8006930 <MX_TIM2_Init>
  MX_UART5_Init();
 800657c:	f000 fbce 	bl	8006d1c <MX_UART5_Init>
  MX_SPI2_Init();
 8006580:	f000 f9a0 	bl	80068c4 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart5, &UART5_RxByte, 1);
 8006584:	2201      	movs	r2, #1
 8006586:	4966      	ldr	r1, [pc, #408]	@ (8006720 <main+0x1d0>)
 8006588:	4866      	ldr	r0, [pc, #408]	@ (8006724 <main+0x1d4>)
 800658a:	f005 fe61 	bl	800c250 <HAL_UART_Receive_IT>

  // Dsactiver temporairement l'interruption
   HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800658e:	2028      	movs	r0, #40	@ 0x28
 8006590:	f002 ff4b 	bl	800942a <HAL_NVIC_DisableIRQ>
   delay_init();
 8006594:	f7fd fb48 	bl	8003c28 <delay_init>
   Motor_start();
 8006598:	f000 fe30 	bl	80071fc <Motor_start>
   Encoder_Init_TIM3();
 800659c:	f7fd fbb2 	bl	8003d04 <Encoder_Init_TIM3>
   Encoder_Init_TIM4();
 80065a0:	f7fd fbc0 	bl	8003d24 <Encoder_Init_TIM4>

   Ultrasonic_Init();
 80065a4:	f002 fb12 	bl	8008bcc <Ultrasonic_Init>
   PS2_Init();
 80065a8:	f001 fdfc 	bl	80081a4 <PS2_Init>
   HAL_Delay(300);
 80065ac:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80065b0:	f7fd fab4 	bl	8003b1c <HAL_Delay>


   PS2_SetInit();
 80065b4:	f001 ff52 	bl	800845c <PS2_SetInit>
   HAL_Delay(300);
 80065b8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80065bc:	f7fd faae 	bl	8003b1c <HAL_Delay>

   OLED_I2C_Init();
 80065c0:	f001 fc80 	bl	8007ec4 <OLED_I2C_Init>
   OLED_Draw_Line("oled init success!", 1, true, true);
 80065c4:	2301      	movs	r3, #1
 80065c6:	2201      	movs	r2, #1
 80065c8:	2101      	movs	r1, #1
 80065ca:	4857      	ldr	r0, [pc, #348]	@ (8006728 <main+0x1d8>)
 80065cc:	f001 fc36 	bl	8007e3c <OLED_Draw_Line>




   printf("\r\n========================================\r\n");
 80065d0:	4856      	ldr	r0, [pc, #344]	@ (800672c <main+0x1dc>)
 80065d2:	f007 fb5b 	bl	800dc8c <puts>
   printf("  ROBOT AUTO-QUILIBRANT v1.0\r\n");
 80065d6:	4856      	ldr	r0, [pc, #344]	@ (8006730 <main+0x1e0>)
 80065d8:	f007 fb58 	bl	800dc8c <puts>
   printf("========================================\r\n");
 80065dc:	4855      	ldr	r0, [pc, #340]	@ (8006734 <main+0x1e4>)
 80065de:	f007 fb55 	bl	800dc8c <puts>
   printf("Hardware:\r\n");
 80065e2:	4855      	ldr	r0, [pc, #340]	@ (8006738 <main+0x1e8>)
 80065e4:	f007 fb52 	bl	800dc8c <puts>
   printf("  I2C: PB10(SDA), PB11(SCL)\r\n");
 80065e8:	4854      	ldr	r0, [pc, #336]	@ (800673c <main+0x1ec>)
 80065ea:	f007 fb4f 	bl	800dc8c <puts>
   printf("  INT: PC15\r\n");
 80065ee:	4854      	ldr	r0, [pc, #336]	@ (8006740 <main+0x1f0>)
 80065f0:	f007 fb4c 	bl	800dc8c <puts>
   printf("  BTN: PA8 (Start/Stop)\r\n");
 80065f4:	4853      	ldr	r0, [pc, #332]	@ (8006744 <main+0x1f4>)
 80065f6:	f007 fb49 	bl	800dc8c <puts>
   printf("  LED: PA11 (Debug)\r\n");
 80065fa:	4853      	ldr	r0, [pc, #332]	@ (8006748 <main+0x1f8>)
 80065fc:	f007 fb46 	bl	800dc8c <puts>
   printf("========================================\r\n\r\n");
 8006600:	4852      	ldr	r0, [pc, #328]	@ (800674c <main+0x1fc>)
 8006602:	f007 fb43 	bl	800dc8c <puts>



   HAL_Delay(500);
 8006606:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800660a:	f7fd fa87 	bl	8003b1c <HAL_Delay>
   // Test GPIO I2C
     printf("[1/6] Testing I2C GPIO...\r\n");
 800660e:	4850      	ldr	r0, [pc, #320]	@ (8006750 <main+0x200>)
 8006610:	f007 fb3c 	bl	800dc8c <puts>
    IIC_Start();
 8006614:	f7fd fc70 	bl	8003ef8 <IIC_Start>
    IIC_Stop();
 8006618:	f7fd fc9a 	bl	8003f50 <IIC_Stop>

    HAL_Delay(1);
 800661c:	2001      	movs	r0, #1
 800661e:	f7fd fa7d 	bl	8003b1c <HAL_Delay>

   // Initialisation MPU6050
   printf("[3/6] Initializing MPU6050...\r\n");
 8006622:	484c      	ldr	r0, [pc, #304]	@ (8006754 <main+0x204>)
 8006624:	f007 fb32 	bl	800dc8c <puts>
   HAL_Delay(300);
 8006628:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800662c:	f7fd fa76 	bl	8003b1c <HAL_Delay>
   MPU6050_initialize();
 8006630:	f000 ff3d 	bl	80074ae <MPU6050_initialize>
   HAL_Delay(200);
 8006634:	20c8      	movs	r0, #200	@ 0xc8
 8006636:	f7fd fa71 	bl	8003b1c <HAL_Delay>

   // Initialisation DMP
   printf("[4/6] Initializing DMP...\r\n");
 800663a:	4847      	ldr	r0, [pc, #284]	@ (8006758 <main+0x208>)
 800663c:	f007 fb26 	bl	800dc8c <puts>
   DMP_Init();
 8006640:	f000 ff4c 	bl	80074dc <DMP_Init>
   HAL_Delay(300);
 8006644:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8006648:	f7fd fa68 	bl	8003b1c <HAL_Delay>
   printf("       DMP ready\r\n\r\n");
 800664c:	4843      	ldr	r0, [pc, #268]	@ (800675c <main+0x20c>)
 800664e:	f007 fb1d 	bl	800dc8c <puts>

   // Configuration interruption
   printf("[5/6] Configuring interrupt...\r\n");
 8006652:	4843      	ldr	r0, [pc, #268]	@ (8006760 <main+0x210>)
 8006654:	f007 fb1a 	bl	800dc8c <puts>
   MPU6050_EXTI_Init();
 8006658:	f001 f958 	bl	800790c <MPU6050_EXTI_Init>
   HAL_Delay(100);
 800665c:	2064      	movs	r0, #100	@ 0x64
 800665e:	f7fd fa5d 	bl	8003b1c <HAL_Delay>

   printf("[6/6] Calibration...\r\n");
 8006662:	4840      	ldr	r0, [pc, #256]	@ (8006764 <main+0x214>)
 8006664:	f007 fb12 	bl	800dc8c <puts>
   Mid_Angle = 1;
 8006668:	4b3f      	ldr	r3, [pc, #252]	@ (8006768 <main+0x218>)
 800666a:	2201      	movs	r2, #1
 800666c:	601a      	str	r2, [r3, #0]
   printf("      Mid_Angle: %.d (fixed)\r\n", Mid_Angle);
 800666e:	4b3e      	ldr	r3, [pc, #248]	@ (8006768 <main+0x218>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4619      	mov	r1, r3
 8006674:	483d      	ldr	r0, [pc, #244]	@ (800676c <main+0x21c>)
 8006676:	f007 faa1 	bl	800dbbc <iprintf>
   printf("       Calibration skipped\r\n\r\n");
 800667a:	483d      	ldr	r0, [pc, #244]	@ (8006770 <main+0x220>)
 800667c:	f007 fb06 	bl	800dc8c <puts>
   // Configuration finale
   angle_max = 40;
 8006680:	4b3c      	ldr	r3, [pc, #240]	@ (8006774 <main+0x224>)
 8006682:	2228      	movs	r2, #40	@ 0x28
 8006684:	701a      	strb	r2, [r3, #0]
   Stop_Flag = 1;      // Robot arrt au dmarrage
 8006686:	4b3c      	ldr	r3, [pc, #240]	@ (8006778 <main+0x228>)
 8006688:	2201      	movs	r2, #1
 800668a:	701a      	strb	r2, [r3, #0]


   printf("========================================\r\n");
 800668c:	4829      	ldr	r0, [pc, #164]	@ (8006734 <main+0x1e4>)
 800668e:	f007 fafd 	bl	800dc8c <puts>
   printf("   SYSTEM READY!\r\n");
 8006692:	483a      	ldr	r0, [pc, #232]	@ (800677c <main+0x22c>)
 8006694:	f007 fafa 	bl	800dc8c <puts>
   printf("========================================\r\n");
 8006698:	4826      	ldr	r0, [pc, #152]	@ (8006734 <main+0x1e4>)
 800669a:	f007 faf7 	bl	800dc8c <puts>
   printf("Configuration:\r\n");
 800669e:	4838      	ldr	r0, [pc, #224]	@ (8006780 <main+0x230>)
 80066a0:	f007 faf4 	bl	800dc8c <puts>
   printf("  Stop_Flag: 1 (Waiting for button)\r\n");
 80066a4:	4837      	ldr	r0, [pc, #220]	@ (8006784 <main+0x234>)
 80066a6:	f007 faf1 	bl	800dc8c <puts>
   printf("========================================\r\n");
 80066aa:	4822      	ldr	r0, [pc, #136]	@ (8006734 <main+0x1e4>)
 80066ac:	f007 faee 	bl	800dc8c <puts>
   printf("\r\n>>> PRESS BUTTON (PA8) TO START <<<\r\n\r\n");
 80066b0:	4835      	ldr	r0, [pc, #212]	@ (8006788 <main+0x238>)
 80066b2:	f007 faeb 	bl	800dc8c <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80066b6:	2028      	movs	r0, #40	@ 0x28
 80066b8:	f002 fea9 	bl	800940e <HAL_NVIC_EnableIRQ>
   printf("       EXTI enabled\r\n\r\n");
 80066bc:	4833      	ldr	r0, [pc, #204]	@ (800678c <main+0x23c>)
 80066be:	f007 fae5 	bl	800dc8c <puts>
     // Key1_State(0) dtecte un appui court
   while(Key1_State(0) == BOUTTON_RELEASE )
 80066c2:	e006      	b.n	80066d2 <main+0x182>
     {
         // On fait clignoter une LED pour montrer que le systme n'est pas plant
         HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80066c4:	2108      	movs	r1, #8
 80066c6:	4832      	ldr	r0, [pc, #200]	@ (8006790 <main+0x240>)
 80066c8:	f003 f9c3 	bl	8009a52 <HAL_GPIO_TogglePin>
         HAL_Delay(100);
 80066cc:	2064      	movs	r0, #100	@ 0x64
 80066ce:	f7fd fa25 	bl	8003b1c <HAL_Delay>
   while(Key1_State(0) == BOUTTON_RELEASE )
 80066d2:	2000      	movs	r0, #0
 80066d4:	f7ff fef4 	bl	80064c0 <Key1_State>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d0f2      	beq.n	80066c4 <main+0x174>
      }


     // Une fois sorti de la boucle (bouton press)
     printf(">>> STARTING CONTROL LOOP <<<\r\n");
 80066de:	482d      	ldr	r0, [pc, #180]	@ (8006794 <main+0x244>)
 80066e0:	f007 fad4 	bl	800dc8c <puts>
     Stop_Flag = 0;
 80066e4:	4b24      	ldr	r3, [pc, #144]	@ (8006778 <main+0x228>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	701a      	strb	r2, [r3, #0]
     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET); // LED fixe = ON
 80066ea:	2201      	movs	r2, #1
 80066ec:	2108      	movs	r1, #8
 80066ee:	4828      	ldr	r0, [pc, #160]	@ (8006790 <main+0x240>)
 80066f0:	f003 f997 	bl	8009a22 <HAL_GPIO_WritePin>
     Car_Target_Velocity = 0.0f;
 80066f4:	4b28      	ldr	r3, [pc, #160]	@ (8006798 <main+0x248>)
 80066f6:	f04f 0200 	mov.w	r2, #0
 80066fa:	601a      	str	r2, [r3, #0]
     Car_Turn_Amplitude_speed = 0;
 80066fc:	4b27      	ldr	r3, [pc, #156]	@ (800679c <main+0x24c>)
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	601a      	str	r2, [r3, #0]
     printf(">>> Robot moving forward at velocity %.1f <<<\r\n", Car_Target_Velocity);
 8006704:	4b24      	ldr	r3, [pc, #144]	@ (8006798 <main+0x248>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4618      	mov	r0, r3
 800670a:	f7f9 fef9 	bl	8000500 <__aeabi_f2d>
 800670e:	4602      	mov	r2, r0
 8006710:	460b      	mov	r3, r1
 8006712:	4823      	ldr	r0, [pc, #140]	@ (80067a0 <main+0x250>)
 8006714:	f007 fa52 	bl	800dbbc <iprintf>


	 // printf("dis = %ld mm \n", g_distance);
	  //OLED_Draw_Line(showbuf, 2, false, true);
	  //sprintf(showbuf,"dis = %ld mm  ",g_distance);
	  HAL_Delay(15);
 8006718:	200f      	movs	r0, #15
 800671a:	f7fd f9ff 	bl	8003b1c <HAL_Delay>
 800671e:	e7fb      	b.n	8006718 <main+0x1c8>
 8006720:	20000350 	.word	0x20000350
 8006724:	20000544 	.word	0x20000544
 8006728:	08012120 	.word	0x08012120
 800672c:	08012134 	.word	0x08012134
 8006730:	08012160 	.word	0x08012160
 8006734:	08012180 	.word	0x08012180
 8006738:	080121ac 	.word	0x080121ac
 800673c:	080121b8 	.word	0x080121b8
 8006740:	080121d8 	.word	0x080121d8
 8006744:	080121e8 	.word	0x080121e8
 8006748:	08012204 	.word	0x08012204
 800674c:	0801221c 	.word	0x0801221c
 8006750:	08012248 	.word	0x08012248
 8006754:	08012264 	.word	0x08012264
 8006758:	08012284 	.word	0x08012284
 800675c:	080122a0 	.word	0x080122a0
 8006760:	080122b8 	.word	0x080122b8
 8006764:	080122d8 	.word	0x080122d8
 8006768:	2000034c 	.word	0x2000034c
 800676c:	080122f0 	.word	0x080122f0
 8006770:	08012314 	.word	0x08012314
 8006774:	200005d4 	.word	0x200005d4
 8006778:	20000091 	.word	0x20000091
 800677c:	08012338 	.word	0x08012338
 8006780:	08012350 	.word	0x08012350
 8006784:	08012360 	.word	0x08012360
 8006788:	08012388 	.word	0x08012388
 800678c:	080123b4 	.word	0x080123b4
 8006790:	40010c00 	.word	0x40010c00
 8006794:	080123d0 	.word	0x080123d0
 8006798:	20000810 	.word	0x20000810
 800679c:	20000814 	.word	0x20000814
 80067a0:	080123f0 	.word	0x080123f0

080067a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b096      	sub	sp, #88	@ 0x58
 80067a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80067aa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80067ae:	2228      	movs	r2, #40	@ 0x28
 80067b0:	2100      	movs	r1, #0
 80067b2:	4618      	mov	r0, r3
 80067b4:	f007 fb7c 	bl	800deb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80067b8:	f107 031c 	add.w	r3, r7, #28
 80067bc:	2200      	movs	r2, #0
 80067be:	601a      	str	r2, [r3, #0]
 80067c0:	605a      	str	r2, [r3, #4]
 80067c2:	609a      	str	r2, [r3, #8]
 80067c4:	60da      	str	r2, [r3, #12]
 80067c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80067c8:	1d3b      	adds	r3, r7, #4
 80067ca:	2200      	movs	r2, #0
 80067cc:	601a      	str	r2, [r3, #0]
 80067ce:	605a      	str	r2, [r3, #4]
 80067d0:	609a      	str	r2, [r3, #8]
 80067d2:	60da      	str	r2, [r3, #12]
 80067d4:	611a      	str	r2, [r3, #16]
 80067d6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80067d8:	2302      	movs	r3, #2
 80067da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80067dc:	2301      	movs	r3, #1
 80067de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80067e0:	2310      	movs	r3, #16
 80067e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80067e4:	2300      	movs	r3, #0
 80067e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80067e8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80067ec:	4618      	mov	r0, r3
 80067ee:	f003 f961 	bl	8009ab4 <HAL_RCC_OscConfig>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80067f8:	f000 fb82 	bl	8006f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80067fc:	230f      	movs	r3, #15
 80067fe:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8006800:	2300      	movs	r3, #0
 8006802:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006804:	2300      	movs	r3, #0
 8006806:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8006808:	2300      	movs	r3, #0
 800680a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800680c:	2300      	movs	r3, #0
 800680e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8006810:	f107 031c 	add.w	r3, r7, #28
 8006814:	2100      	movs	r1, #0
 8006816:	4618      	mov	r0, r3
 8006818:	f003 fbce 	bl	8009fb8 <HAL_RCC_ClockConfig>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d001      	beq.n	8006826 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8006822:	f000 fb6d 	bl	8006f00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8006826:	2302      	movs	r3, #2
 8006828:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800682a:	2300      	movs	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800682e:	1d3b      	adds	r3, r7, #4
 8006830:	4618      	mov	r0, r3
 8006832:	f003 fd4f 	bl	800a2d4 <HAL_RCCEx_PeriphCLKConfig>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800683c:	f000 fb60 	bl	8006f00 <Error_Handler>
  }
}
 8006840:	bf00      	nop
 8006842:	3758      	adds	r7, #88	@ 0x58
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}

08006848 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800684e:	1d3b      	adds	r3, r7, #4
 8006850:	2200      	movs	r2, #0
 8006852:	601a      	str	r2, [r3, #0]
 8006854:	605a      	str	r2, [r3, #4]
 8006856:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8006858:	4b18      	ldr	r3, [pc, #96]	@ (80068bc <MX_ADC1_Init+0x74>)
 800685a:	4a19      	ldr	r2, [pc, #100]	@ (80068c0 <MX_ADC1_Init+0x78>)
 800685c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800685e:	4b17      	ldr	r3, [pc, #92]	@ (80068bc <MX_ADC1_Init+0x74>)
 8006860:	2200      	movs	r2, #0
 8006862:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006864:	4b15      	ldr	r3, [pc, #84]	@ (80068bc <MX_ADC1_Init+0x74>)
 8006866:	2200      	movs	r2, #0
 8006868:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800686a:	4b14      	ldr	r3, [pc, #80]	@ (80068bc <MX_ADC1_Init+0x74>)
 800686c:	2200      	movs	r2, #0
 800686e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006870:	4b12      	ldr	r3, [pc, #72]	@ (80068bc <MX_ADC1_Init+0x74>)
 8006872:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8006876:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006878:	4b10      	ldr	r3, [pc, #64]	@ (80068bc <MX_ADC1_Init+0x74>)
 800687a:	2200      	movs	r2, #0
 800687c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800687e:	4b0f      	ldr	r3, [pc, #60]	@ (80068bc <MX_ADC1_Init+0x74>)
 8006880:	2201      	movs	r2, #1
 8006882:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006884:	480d      	ldr	r0, [pc, #52]	@ (80068bc <MX_ADC1_Init+0x74>)
 8006886:	f002 faa9 	bl	8008ddc <HAL_ADC_Init>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d001      	beq.n	8006894 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8006890:	f000 fb36 	bl	8006f00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8006894:	2305      	movs	r3, #5
 8006896:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006898:	2301      	movs	r3, #1
 800689a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800689c:	2300      	movs	r3, #0
 800689e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80068a0:	1d3b      	adds	r3, r7, #4
 80068a2:	4619      	mov	r1, r3
 80068a4:	4805      	ldr	r0, [pc, #20]	@ (80068bc <MX_ADC1_Init+0x74>)
 80068a6:	f002 fb83 	bl	8008fb0 <HAL_ADC_ConfigChannel>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80068b0:	f000 fb26 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80068b4:	bf00      	nop
 80068b6:	3710      	adds	r7, #16
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	20000354 	.word	0x20000354
 80068c0:	40012400 	.word	0x40012400

080068c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80068c8:	4b17      	ldr	r3, [pc, #92]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068ca:	4a18      	ldr	r2, [pc, #96]	@ (800692c <MX_SPI2_Init+0x68>)
 80068cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80068ce:	4b16      	ldr	r3, [pc, #88]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80068d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80068d6:	4b14      	ldr	r3, [pc, #80]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068d8:	2200      	movs	r2, #0
 80068da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80068dc:	4b12      	ldr	r3, [pc, #72]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068de:	2200      	movs	r2, #0
 80068e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80068e2:	4b11      	ldr	r3, [pc, #68]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068e4:	2202      	movs	r2, #2
 80068e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80068e8:	4b0f      	ldr	r3, [pc, #60]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068ea:	2201      	movs	r2, #1
 80068ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80068ee:	4b0e      	ldr	r3, [pc, #56]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80068f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068f8:	2238      	movs	r2, #56	@ 0x38
 80068fa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80068fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006928 <MX_SPI2_Init+0x64>)
 80068fe:	2200      	movs	r2, #0
 8006900:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006902:	4b09      	ldr	r3, [pc, #36]	@ (8006928 <MX_SPI2_Init+0x64>)
 8006904:	2200      	movs	r2, #0
 8006906:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006908:	4b07      	ldr	r3, [pc, #28]	@ (8006928 <MX_SPI2_Init+0x64>)
 800690a:	2200      	movs	r2, #0
 800690c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800690e:	4b06      	ldr	r3, [pc, #24]	@ (8006928 <MX_SPI2_Init+0x64>)
 8006910:	220a      	movs	r2, #10
 8006912:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006914:	4804      	ldr	r0, [pc, #16]	@ (8006928 <MX_SPI2_Init+0x64>)
 8006916:	f003 fd93 	bl	800a440 <HAL_SPI_Init>
 800691a:	4603      	mov	r3, r0
 800691c:	2b00      	cmp	r3, #0
 800691e:	d001      	beq.n	8006924 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8006920:	f000 faee 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006924:	bf00      	nop
 8006926:	bd80      	pop	{r7, pc}
 8006928:	20000384 	.word	0x20000384
 800692c:	40003800 	.word	0x40003800

08006930 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08a      	sub	sp, #40	@ 0x28
 8006934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006936:	f107 0318 	add.w	r3, r7, #24
 800693a:	2200      	movs	r2, #0
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	605a      	str	r2, [r3, #4]
 8006940:	609a      	str	r2, [r3, #8]
 8006942:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006944:	f107 0310 	add.w	r3, r7, #16
 8006948:	2200      	movs	r2, #0
 800694a:	601a      	str	r2, [r3, #0]
 800694c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800694e:	463b      	mov	r3, r7
 8006950:	2200      	movs	r2, #0
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	605a      	str	r2, [r3, #4]
 8006956:	609a      	str	r2, [r3, #8]
 8006958:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800695a:	4b2c      	ldr	r3, [pc, #176]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 800695c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006960:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8006962:	4b2a      	ldr	r3, [pc, #168]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 8006964:	2247      	movs	r2, #71	@ 0x47
 8006966:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006968:	4b28      	ldr	r3, [pc, #160]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 800696a:	2200      	movs	r2, #0
 800696c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800696e:	4b27      	ldr	r3, [pc, #156]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 8006970:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006974:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006976:	4b25      	ldr	r3, [pc, #148]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 8006978:	2200      	movs	r2, #0
 800697a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800697c:	4b23      	ldr	r3, [pc, #140]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 800697e:	2280      	movs	r2, #128	@ 0x80
 8006980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006982:	4822      	ldr	r0, [pc, #136]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 8006984:	f003 fee3 	bl	800a74e <HAL_TIM_Base_Init>
 8006988:	4603      	mov	r3, r0
 800698a:	2b00      	cmp	r3, #0
 800698c:	d001      	beq.n	8006992 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800698e:	f000 fab7 	bl	8006f00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006992:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006996:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006998:	f107 0318 	add.w	r3, r7, #24
 800699c:	4619      	mov	r1, r3
 800699e:	481b      	ldr	r0, [pc, #108]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 80069a0:	f004 fd7e 	bl	800b4a0 <HAL_TIM_ConfigClockSource>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d001      	beq.n	80069ae <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80069aa:	f000 faa9 	bl	8006f00 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80069ae:	4817      	ldr	r0, [pc, #92]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 80069b0:	f004 f886 	bl	800aac0 <HAL_TIM_IC_Init>
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d001      	beq.n	80069be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80069ba:	f000 faa1 	bl	8006f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80069be:	2300      	movs	r3, #0
 80069c0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80069c2:	2300      	movs	r3, #0
 80069c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80069c6:	f107 0310 	add.w	r3, r7, #16
 80069ca:	4619      	mov	r1, r3
 80069cc:	480f      	ldr	r0, [pc, #60]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 80069ce:	f005 fa95 	bl	800befc <HAL_TIMEx_MasterConfigSynchronization>
 80069d2:	4603      	mov	r3, r0
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d001      	beq.n	80069dc <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80069d8:	f000 fa92 	bl	8006f00 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80069dc:	2300      	movs	r3, #0
 80069de:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80069e0:	2301      	movs	r3, #1
 80069e2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80069e4:	2300      	movs	r3, #0
 80069e6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80069e8:	2300      	movs	r3, #0
 80069ea:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80069ec:	463b      	mov	r3, r7
 80069ee:	2204      	movs	r2, #4
 80069f0:	4619      	mov	r1, r3
 80069f2:	4806      	ldr	r0, [pc, #24]	@ (8006a0c <MX_TIM2_Init+0xdc>)
 80069f4:	f004 fbf6 	bl	800b1e4 <HAL_TIM_IC_ConfigChannel>
 80069f8:	4603      	mov	r3, r0
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d001      	beq.n	8006a02 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80069fe:	f000 fa7f 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006a02:	bf00      	nop
 8006a04:	3728      	adds	r7, #40	@ 0x28
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	200003dc 	.word	0x200003dc

08006a10 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b08c      	sub	sp, #48	@ 0x30
 8006a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006a16:	f107 030c 	add.w	r3, r7, #12
 8006a1a:	2224      	movs	r2, #36	@ 0x24
 8006a1c:	2100      	movs	r1, #0
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f007 fa46 	bl	800deb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a24:	1d3b      	adds	r3, r7, #4
 8006a26:	2200      	movs	r2, #0
 8006a28:	601a      	str	r2, [r3, #0]
 8006a2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006a2c:	4b20      	ldr	r3, [pc, #128]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a2e:	4a21      	ldr	r2, [pc, #132]	@ (8006ab4 <MX_TIM3_Init+0xa4>)
 8006a30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8006a32:	4b1f      	ldr	r3, [pc, #124]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a34:	2200      	movs	r2, #0
 8006a36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a38:	4b1d      	ldr	r3, [pc, #116]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006a3e:	4b1c      	ldr	r3, [pc, #112]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006a44:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006a46:	4b1a      	ldr	r3, [pc, #104]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a48:	2200      	movs	r2, #0
 8006a4a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a4c:	4b18      	ldr	r3, [pc, #96]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006a52:	2301      	movs	r3, #1
 8006a54:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006a56:	2300      	movs	r3, #0
 8006a58:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006a5e:	2300      	movs	r3, #0
 8006a60:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006a62:	2300      	movs	r3, #0
 8006a64:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006a66:	2300      	movs	r3, #0
 8006a68:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006a72:	2300      	movs	r3, #0
 8006a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8006a76:	f107 030c 	add.w	r3, r7, #12
 8006a7a:	4619      	mov	r1, r3
 8006a7c:	480c      	ldr	r0, [pc, #48]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a7e:	f004 f991 	bl	800ada4 <HAL_TIM_Encoder_Init>
 8006a82:	4603      	mov	r3, r0
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d001      	beq.n	8006a8c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8006a88:	f000 fa3a 	bl	8006f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a90:	2300      	movs	r3, #0
 8006a92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006a94:	1d3b      	adds	r3, r7, #4
 8006a96:	4619      	mov	r1, r3
 8006a98:	4805      	ldr	r0, [pc, #20]	@ (8006ab0 <MX_TIM3_Init+0xa0>)
 8006a9a:	f005 fa2f 	bl	800befc <HAL_TIMEx_MasterConfigSynchronization>
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d001      	beq.n	8006aa8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8006aa4:	f000 fa2c 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8006aa8:	bf00      	nop
 8006aaa:	3730      	adds	r7, #48	@ 0x30
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}
 8006ab0:	20000424 	.word	0x20000424
 8006ab4:	40000400 	.word	0x40000400

08006ab8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b08c      	sub	sp, #48	@ 0x30
 8006abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8006abe:	f107 030c 	add.w	r3, r7, #12
 8006ac2:	2224      	movs	r2, #36	@ 0x24
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f007 f9f2 	bl	800deb0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006acc:	1d3b      	adds	r3, r7, #4
 8006ace:	2200      	movs	r2, #0
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006ad4:	4b20      	ldr	r3, [pc, #128]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006ad6:	4a21      	ldr	r2, [pc, #132]	@ (8006b5c <MX_TIM4_Init+0xa4>)
 8006ad8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006ada:	4b1f      	ldr	r3, [pc, #124]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006ae8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006aec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006aee:	4b1a      	ldr	r3, [pc, #104]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006af0:	2200      	movs	r2, #0
 8006af2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006af4:	4b18      	ldr	r3, [pc, #96]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006af6:	2200      	movs	r2, #0
 8006af8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006afa:	2301      	movs	r3, #1
 8006afc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006afe:	2300      	movs	r3, #0
 8006b00:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006b02:	2301      	movs	r3, #1
 8006b04:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006b06:	2300      	movs	r3, #0
 8006b08:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006b12:	2301      	movs	r3, #1
 8006b14:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006b16:	2300      	movs	r3, #0
 8006b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8006b1e:	f107 030c 	add.w	r3, r7, #12
 8006b22:	4619      	mov	r1, r3
 8006b24:	480c      	ldr	r0, [pc, #48]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006b26:	f004 f93d 	bl	800ada4 <HAL_TIM_Encoder_Init>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8006b30:	f000 f9e6 	bl	8006f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b34:	2300      	movs	r3, #0
 8006b36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006b3c:	1d3b      	adds	r3, r7, #4
 8006b3e:	4619      	mov	r1, r3
 8006b40:	4805      	ldr	r0, [pc, #20]	@ (8006b58 <MX_TIM4_Init+0xa0>)
 8006b42:	f005 f9db 	bl	800befc <HAL_TIMEx_MasterConfigSynchronization>
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d001      	beq.n	8006b50 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8006b4c:	f000 f9d8 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8006b50:	bf00      	nop
 8006b52:	3730      	adds	r7, #48	@ 0x30
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	2000046c 	.word	0x2000046c
 8006b5c:	40000800 	.word	0x40000800

08006b60 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006b66:	463b      	mov	r3, r7
 8006b68:	2200      	movs	r2, #0
 8006b6a:	601a      	str	r2, [r3, #0]
 8006b6c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8006b6e:	4b15      	ldr	r3, [pc, #84]	@ (8006bc4 <MX_TIM6_Init+0x64>)
 8006b70:	4a15      	ldr	r2, [pc, #84]	@ (8006bc8 <MX_TIM6_Init+0x68>)
 8006b72:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7199;
 8006b74:	4b13      	ldr	r3, [pc, #76]	@ (8006bc4 <MX_TIM6_Init+0x64>)
 8006b76:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8006b7a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b7c:	4b11      	ldr	r3, [pc, #68]	@ (8006bc4 <MX_TIM6_Init+0x64>)
 8006b7e:	2200      	movs	r2, #0
 8006b80:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8006b82:	4b10      	ldr	r3, [pc, #64]	@ (8006bc4 <MX_TIM6_Init+0x64>)
 8006b84:	2263      	movs	r2, #99	@ 0x63
 8006b86:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b88:	4b0e      	ldr	r3, [pc, #56]	@ (8006bc4 <MX_TIM6_Init+0x64>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006b8e:	480d      	ldr	r0, [pc, #52]	@ (8006bc4 <MX_TIM6_Init+0x64>)
 8006b90:	f003 fddd 	bl	800a74e <HAL_TIM_Base_Init>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d001      	beq.n	8006b9e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8006b9a:	f000 f9b1 	bl	8006f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006ba6:	463b      	mov	r3, r7
 8006ba8:	4619      	mov	r1, r3
 8006baa:	4806      	ldr	r0, [pc, #24]	@ (8006bc4 <MX_TIM6_Init+0x64>)
 8006bac:	f005 f9a6 	bl	800befc <HAL_TIMEx_MasterConfigSynchronization>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d001      	beq.n	8006bba <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8006bb6:	f000 f9a3 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8006bba:	bf00      	nop
 8006bbc:	3708      	adds	r7, #8
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	200004b4 	.word	0x200004b4
 8006bc8:	40001000 	.word	0x40001000

08006bcc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b092      	sub	sp, #72	@ 0x48
 8006bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006bd2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	601a      	str	r2, [r3, #0]
 8006bda:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006bdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006be0:	2200      	movs	r2, #0
 8006be2:	601a      	str	r2, [r3, #0]
 8006be4:	605a      	str	r2, [r3, #4]
 8006be6:	609a      	str	r2, [r3, #8]
 8006be8:	60da      	str	r2, [r3, #12]
 8006bea:	611a      	str	r2, [r3, #16]
 8006bec:	615a      	str	r2, [r3, #20]
 8006bee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006bf0:	1d3b      	adds	r3, r7, #4
 8006bf2:	2220      	movs	r2, #32
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f007 f95a 	bl	800deb0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006bfc:	4b45      	ldr	r3, [pc, #276]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006bfe:	4a46      	ldr	r2, [pc, #280]	@ (8006d18 <MX_TIM8_Init+0x14c>)
 8006c00:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006c02:	4b44      	ldr	r3, [pc, #272]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c08:	4b42      	ldr	r3, [pc, #264]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 2880-1;
 8006c0e:	4b41      	ldr	r3, [pc, #260]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c10:	f640 323f 	movw	r2, #2879	@ 0xb3f
 8006c14:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c16:	4b3f      	ldr	r3, [pc, #252]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c18:	2200      	movs	r2, #0
 8006c1a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8006c1c:	4b3d      	ldr	r3, [pc, #244]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c1e:	2200      	movs	r2, #0
 8006c20:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006c22:	4b3c      	ldr	r3, [pc, #240]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c24:	2280      	movs	r2, #128	@ 0x80
 8006c26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006c28:	483a      	ldr	r0, [pc, #232]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c2a:	f003 fe3f 	bl	800a8ac <HAL_TIM_PWM_Init>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d001      	beq.n	8006c38 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8006c34:	f000 f964 	bl	8006f00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006c40:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006c44:	4619      	mov	r1, r3
 8006c46:	4833      	ldr	r0, [pc, #204]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c48:	f005 f958 	bl	800befc <HAL_TIMEx_MasterConfigSynchronization>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d001      	beq.n	8006c56 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8006c52:	f000 f955 	bl	8006f00 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006c56:	2360      	movs	r3, #96	@ 0x60
 8006c58:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006c62:	2300      	movs	r3, #0
 8006c64:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006c66:	2300      	movs	r3, #0
 8006c68:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c76:	2200      	movs	r2, #0
 8006c78:	4619      	mov	r1, r3
 8006c7a:	4826      	ldr	r0, [pc, #152]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c7c:	f004 fb4e 	bl	800b31c <HAL_TIM_PWM_ConfigChannel>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d001      	beq.n	8006c8a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8006c86:	f000 f93b 	bl	8006f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c8e:	2204      	movs	r2, #4
 8006c90:	4619      	mov	r1, r3
 8006c92:	4820      	ldr	r0, [pc, #128]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006c94:	f004 fb42 	bl	800b31c <HAL_TIM_PWM_ConfigChannel>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d001      	beq.n	8006ca2 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8006c9e:	f000 f92f 	bl	8006f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006ca2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ca6:	2208      	movs	r2, #8
 8006ca8:	4619      	mov	r1, r3
 8006caa:	481a      	ldr	r0, [pc, #104]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006cac:	f004 fb36 	bl	800b31c <HAL_TIM_PWM_ConfigChannel>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d001      	beq.n	8006cba <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8006cb6:	f000 f923 	bl	8006f00 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006cba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cbe:	220c      	movs	r2, #12
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4814      	ldr	r0, [pc, #80]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006cc4:	f004 fb2a 	bl	800b31c <HAL_TIM_PWM_ConfigChannel>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d001      	beq.n	8006cd2 <MX_TIM8_Init+0x106>
  {
    Error_Handler();
 8006cce:	f000 f917 	bl	8006f00 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006ce6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006cea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006cec:	2300      	movs	r3, #0
 8006cee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006cf0:	1d3b      	adds	r3, r7, #4
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	4807      	ldr	r0, [pc, #28]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006cf6:	f005 f96d 	bl	800bfd4 <HAL_TIMEx_ConfigBreakDeadTime>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d001      	beq.n	8006d04 <MX_TIM8_Init+0x138>
  {
    Error_Handler();
 8006d00:	f000 f8fe 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8006d04:	4803      	ldr	r0, [pc, #12]	@ (8006d14 <MX_TIM8_Init+0x148>)
 8006d06:	f001 fd65 	bl	80087d4 <HAL_TIM_MspPostInit>

}
 8006d0a:	bf00      	nop
 8006d0c:	3748      	adds	r7, #72	@ 0x48
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	200004fc 	.word	0x200004fc
 8006d18:	40013400 	.word	0x40013400

08006d1c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8006d20:	4b11      	ldr	r3, [pc, #68]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d22:	4a12      	ldr	r2, [pc, #72]	@ (8006d6c <MX_UART5_Init+0x50>)
 8006d24:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8006d26:	4b10      	ldr	r3, [pc, #64]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d28:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8006d2c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8006d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d30:	2200      	movs	r2, #0
 8006d32:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8006d34:	4b0c      	ldr	r3, [pc, #48]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d36:	2200      	movs	r2, #0
 8006d38:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8006d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8006d40:	4b09      	ldr	r3, [pc, #36]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d42:	220c      	movs	r2, #12
 8006d44:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006d46:	4b08      	ldr	r3, [pc, #32]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d48:	2200      	movs	r2, #0
 8006d4a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8006d4c:	4b06      	ldr	r3, [pc, #24]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d4e:	2200      	movs	r2, #0
 8006d50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8006d52:	4805      	ldr	r0, [pc, #20]	@ (8006d68 <MX_UART5_Init+0x4c>)
 8006d54:	f005 f9a1 	bl	800c09a <HAL_UART_Init>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d001      	beq.n	8006d62 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8006d5e:	f000 f8cf 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8006d62:	bf00      	nop
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop
 8006d68:	20000544 	.word	0x20000544
 8006d6c:	40005000 	.word	0x40005000

08006d70 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006d74:	4b11      	ldr	r3, [pc, #68]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006d76:	4a12      	ldr	r2, [pc, #72]	@ (8006dc0 <MX_USART1_UART_Init+0x50>)
 8006d78:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006d7a:	4b10      	ldr	r3, [pc, #64]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006d7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006d80:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006d82:	4b0e      	ldr	r3, [pc, #56]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006d88:	4b0c      	ldr	r3, [pc, #48]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006d90:	2200      	movs	r2, #0
 8006d92:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006d94:	4b09      	ldr	r3, [pc, #36]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006d96:	220c      	movs	r2, #12
 8006d98:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006d9a:	4b08      	ldr	r3, [pc, #32]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006da0:	4b06      	ldr	r3, [pc, #24]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006da2:	2200      	movs	r2, #0
 8006da4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006da6:	4805      	ldr	r0, [pc, #20]	@ (8006dbc <MX_USART1_UART_Init+0x4c>)
 8006da8:	f005 f977 	bl	800c09a <HAL_UART_Init>
 8006dac:	4603      	mov	r3, r0
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d001      	beq.n	8006db6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006db2:	f000 f8a5 	bl	8006f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006db6:	bf00      	nop
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	2000058c 	.word	0x2000058c
 8006dc0:	40013800 	.word	0x40013800

08006dc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b088      	sub	sp, #32
 8006dc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dca:	f107 0310 	add.w	r3, r7, #16
 8006dce:	2200      	movs	r2, #0
 8006dd0:	601a      	str	r2, [r3, #0]
 8006dd2:	605a      	str	r2, [r3, #4]
 8006dd4:	609a      	str	r2, [r3, #8]
 8006dd6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006dd8:	4b45      	ldr	r3, [pc, #276]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	4a44      	ldr	r2, [pc, #272]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006dde:	f043 0304 	orr.w	r3, r3, #4
 8006de2:	6193      	str	r3, [r2, #24]
 8006de4:	4b42      	ldr	r3, [pc, #264]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	f003 0304 	and.w	r3, r3, #4
 8006dec:	60fb      	str	r3, [r7, #12]
 8006dee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006df0:	4b3f      	ldr	r3, [pc, #252]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006df2:	699b      	ldr	r3, [r3, #24]
 8006df4:	4a3e      	ldr	r2, [pc, #248]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006df6:	f043 0308 	orr.w	r3, r3, #8
 8006dfa:	6193      	str	r3, [r2, #24]
 8006dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	f003 0308 	and.w	r3, r3, #8
 8006e04:	60bb      	str	r3, [r7, #8]
 8006e06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e08:	4b39      	ldr	r3, [pc, #228]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	4a38      	ldr	r2, [pc, #224]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006e0e:	f043 0310 	orr.w	r3, r3, #16
 8006e12:	6193      	str	r3, [r2, #24]
 8006e14:	4b36      	ldr	r3, [pc, #216]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	f003 0310 	and.w	r3, r3, #16
 8006e1c:	607b      	str	r3, [r7, #4]
 8006e1e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006e20:	4b33      	ldr	r3, [pc, #204]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	4a32      	ldr	r2, [pc, #200]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006e26:	f043 0320 	orr.w	r3, r3, #32
 8006e2a:	6193      	str	r3, [r2, #24]
 8006e2c:	4b30      	ldr	r3, [pc, #192]	@ (8006ef0 <MX_GPIO_Init+0x12c>)
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	f003 0320 	and.w	r3, r3, #32
 8006e34:	603b      	str	r3, [r7, #0]
 8006e36:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8006e38:	2200      	movs	r2, #0
 8006e3a:	2101      	movs	r1, #1
 8006e3c:	482d      	ldr	r0, [pc, #180]	@ (8006ef4 <MX_GPIO_Init+0x130>)
 8006e3e:	f002 fdf0 	bl	8009a22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MPU6050_SDA_Pin|MPU6050_SCL_Pin|LED_Pin|OLED_IIC_SCL_Pin
 8006e42:	2200      	movs	r2, #0
 8006e44:	f640 7108 	movw	r1, #3848	@ 0xf08
 8006e48:	482b      	ldr	r0, [pc, #172]	@ (8006ef8 <MX_GPIO_Init+0x134>)
 8006e4a:	f002 fdea 	bl	8009a22 <HAL_GPIO_WritePin>
                          |OLED_IIC_SDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8006e4e:	2301      	movs	r3, #1
 8006e50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e52:	2301      	movs	r3, #1
 8006e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e56:	2300      	movs	r3, #0
 8006e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e5a:	2302      	movs	r3, #2
 8006e5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8006e5e:	f107 0310 	add.w	r3, r7, #16
 8006e62:	4619      	mov	r1, r3
 8006e64:	4823      	ldr	r0, [pc, #140]	@ (8006ef4 <MX_GPIO_Init+0x130>)
 8006e66:	f002 fc31 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : MPU6050_SDA_Pin MPU6050_SCL_Pin OLED_IIC_SCL_Pin OLED_IIC_SDA_Pin */
  GPIO_InitStruct.Pin = MPU6050_SDA_Pin|MPU6050_SCL_Pin|OLED_IIC_SCL_Pin|OLED_IIC_SDA_Pin;
 8006e6a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8006e6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006e70:	2301      	movs	r3, #1
 8006e72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e74:	2301      	movs	r3, #1
 8006e76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e78:	2302      	movs	r3, #2
 8006e7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e7c:	f107 0310 	add.w	r3, r7, #16
 8006e80:	4619      	mov	r1, r3
 8006e82:	481d      	ldr	r0, [pc, #116]	@ (8006ef8 <MX_GPIO_Init+0x134>)
 8006e84:	f002 fc22 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOUTTON_Pin */
  GPIO_InitStruct.Pin = BOUTTON_Pin;
 8006e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006e92:	2301      	movs	r3, #1
 8006e94:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BOUTTON_GPIO_Port, &GPIO_InitStruct);
 8006e96:	f107 0310 	add.w	r3, r7, #16
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	4815      	ldr	r0, [pc, #84]	@ (8006ef4 <MX_GPIO_Init+0x130>)
 8006e9e:	f002 fc15 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_Int_Pin */
  GPIO_InitStruct.Pin = MPU6050_Int_Pin;
 8006ea2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ea6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006ea8:	4b14      	ldr	r3, [pc, #80]	@ (8006efc <MX_GPIO_Init+0x138>)
 8006eaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006eac:	2301      	movs	r3, #1
 8006eae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MPU6050_Int_GPIO_Port, &GPIO_InitStruct);
 8006eb0:	f107 0310 	add.w	r3, r7, #16
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	480f      	ldr	r0, [pc, #60]	@ (8006ef4 <MX_GPIO_Init+0x130>)
 8006eb8:	f002 fc08 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8006ebc:	2308      	movs	r3, #8
 8006ebe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ec8:	2302      	movs	r3, #2
 8006eca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8006ecc:	f107 0310 	add.w	r3, r7, #16
 8006ed0:	4619      	mov	r1, r3
 8006ed2:	4809      	ldr	r0, [pc, #36]	@ (8006ef8 <MX_GPIO_Init+0x134>)
 8006ed4:	f002 fbfa 	bl	80096cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8006ed8:	2200      	movs	r2, #0
 8006eda:	2102      	movs	r1, #2
 8006edc:	2028      	movs	r0, #40	@ 0x28
 8006ede:	f002 fa7a 	bl	80093d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006ee2:	2028      	movs	r0, #40	@ 0x28
 8006ee4:	f002 fa93 	bl	800940e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8006ee8:	bf00      	nop
 8006eea:	3720      	adds	r7, #32
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}
 8006ef0:	40021000 	.word	0x40021000
 8006ef4:	40010800 	.word	0x40010800
 8006ef8:	40010c00 	.word	0x40010c00
 8006efc:	10110000 	.word	0x10110000

08006f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006f00:	b480      	push	{r7}
 8006f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006f04:	b672      	cpsid	i
}
 8006f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006f08:	bf00      	nop
 8006f0a:	e7fd      	b.n	8006f08 <Error_Handler+0x8>

08006f0c <PWM_Ignore>:
float Velocity_Left,Velocity_Right;	//  Wheel speed (mm/s)

#define MOTOR_IGNORE_PULSE (1300)//  Dead zone   1450 25Khz   This value needs to be fine-tuned in static state

int PWM_Ignore(int pulse)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	b083      	sub	sp, #12
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	6078      	str	r0, [r7, #4]
	if (pulse > 0) return pulse + MOTOR_IGNORE_PULSE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	dd03      	ble.n	8006f22 <PWM_Ignore+0x16>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f203 5314 	addw	r3, r3, #1300	@ 0x514
 8006f20:	e007      	b.n	8006f32 <PWM_Ignore+0x26>
  if (pulse < 0) return pulse - MOTOR_IGNORE_PULSE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	da03      	bge.n	8006f30 <PWM_Ignore+0x24>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f2a3 5314 	subw	r3, r3, #1300	@ 0x514
 8006f2e:	e000      	b.n	8006f32 <PWM_Ignore+0x26>
	return pulse;
 8006f30:	687b      	ldr	r3, [r7, #4]
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	370c      	adds	r7, #12
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bc80      	pop	{r7}
 8006f3a:	4770      	bx	lr

08006f3c <Set_Pwm>:
Function: Assign to PWM register
Input   : motor_leftLeft wheel PWMmotor_rightRight wheel PWM
Output  : none
**************************************************************************/
void Set_Pwm(int motor_left,int motor_right)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b082      	sub	sp, #8
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
	if(motor_left == 0)// stop
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d105      	bne.n	8006f58 <Set_Pwm+0x1c>
	{
		L_PWMA = 0;
 8006f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8006fcc <Set_Pwm+0x90>)
 8006f4e:	2200      	movs	r2, #0
 8006f50:	635a      	str	r2, [r3, #52]	@ 0x34
		L_PWMB = 0;
 8006f52:	4b1e      	ldr	r3, [pc, #120]	@ (8006fcc <Set_Pwm+0x90>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	if(motor_right == 0)
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d105      	bne.n	8006f6a <Set_Pwm+0x2e>
	{
		R_PWMA = 0;
 8006f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8006fcc <Set_Pwm+0x90>)
 8006f60:	2200      	movs	r2, #0
 8006f62:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = 0;
 8006f64:	4b19      	ldr	r3, [pc, #100]	@ (8006fcc <Set_Pwm+0x90>)
 8006f66:	2200      	movs	r2, #0
 8006f68:	641a      	str	r2, [r3, #64]	@ 0x40
	}

	//  Left wheel
  if(motor_left>0)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	dd09      	ble.n	8006f84 <Set_Pwm+0x48>
	{
		L_PWMB = myabs(motor_left);
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f001 f904 	bl	800817e <myabs>
 8006f76:	4602      	mov	r2, r0
 8006f78:	4b14      	ldr	r3, [pc, #80]	@ (8006fcc <Set_Pwm+0x90>)
 8006f7a:	639a      	str	r2, [r3, #56]	@ 0x38
		L_PWMA = 0;
 8006f7c:	4b13      	ldr	r3, [pc, #76]	@ (8006fcc <Set_Pwm+0x90>)
 8006f7e:	2200      	movs	r2, #0
 8006f80:	635a      	str	r2, [r3, #52]	@ 0x34
 8006f82:	e008      	b.n	8006f96 <Set_Pwm+0x5a>
	}
	else
	{
		L_PWMB = 0;
 8006f84:	4b11      	ldr	r3, [pc, #68]	@ (8006fcc <Set_Pwm+0x90>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	639a      	str	r2, [r3, #56]	@ 0x38
		L_PWMA = myabs(motor_left);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f001 f8f7 	bl	800817e <myabs>
 8006f90:	4602      	mov	r2, r0
 8006f92:	4b0e      	ldr	r3, [pc, #56]	@ (8006fcc <Set_Pwm+0x90>)
 8006f94:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	// Right wheel
	if(motor_right>0)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	dd09      	ble.n	8006fb0 <Set_Pwm+0x74>
	{
		R_PWMA = myabs(motor_right);
 8006f9c:	6838      	ldr	r0, [r7, #0]
 8006f9e:	f001 f8ee 	bl	800817e <myabs>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <Set_Pwm+0x90>)
 8006fa6:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = 0;
 8006fa8:	4b08      	ldr	r3, [pc, #32]	@ (8006fcc <Set_Pwm+0x90>)
 8006faa:	2200      	movs	r2, #0
 8006fac:	641a      	str	r2, [r3, #64]	@ 0x40
	{
		R_PWMA = 0;
		R_PWMB = myabs(motor_right);
	}

}
 8006fae:	e008      	b.n	8006fc2 <Set_Pwm+0x86>
		R_PWMA = 0;
 8006fb0:	4b06      	ldr	r3, [pc, #24]	@ (8006fcc <Set_Pwm+0x90>)
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	63da      	str	r2, [r3, #60]	@ 0x3c
		R_PWMB = myabs(motor_right);
 8006fb6:	6838      	ldr	r0, [r7, #0]
 8006fb8:	f001 f8e1 	bl	800817e <myabs>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	4b03      	ldr	r3, [pc, #12]	@ (8006fcc <Set_Pwm+0x90>)
 8006fc0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006fc2:	bf00      	nop
 8006fc4:	3708      	adds	r7, #8
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	40013400 	.word	0x40013400

08006fd0 <PWM_Limit>:
Function: PWM limiting range
Input   : INInput  maxMaximum value  minMinimum value
Output  : Output
**************************************************************************/
int PWM_Limit(int IN,int max,int min)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
	int OUT = IN;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	617b      	str	r3, [r7, #20]
	if(OUT>max) OUT = max;
 8006fe0:	697a      	ldr	r2, [r7, #20]
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	dd01      	ble.n	8006fec <PWM_Limit+0x1c>
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	617b      	str	r3, [r7, #20]
	if(OUT<min) OUT = min;
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	da01      	bge.n	8006ff8 <PWM_Limit+0x28>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	617b      	str	r3, [r7, #20]
	return OUT;
 8006ff8:	697b      	ldr	r3, [r7, #20]
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	371c      	adds	r7, #28
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bc80      	pop	{r7}
 8007002:	4770      	bx	lr
 8007004:	0000      	movs	r0, r0
	...

08007008 <Get_Velocity_Form_Encoder>:
Function: Encoder reading is converted to speed (mm/s)
Input   : none
Output  : none
**************************************************************************/
void Get_Velocity_Form_Encoder(int encoder_left,int encoder_right)
{
 8007008:	b5b0      	push	{r4, r5, r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
	float Rotation_Speed_L,Rotation_Speed_R;						 //Motor speed=Encoder reading (5ms each time) * Reading frequency/harmonics/reduction ratio/Encoder accuracy
	Rotation_Speed_L = encoder_left*Control_Frequency/EncoderMultiples/Reduction_Ratio/Encoder_precision;
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7f9 fece 	bl	8000db4 <__aeabi_i2f>
 8007018:	4602      	mov	r2, r0
 800701a:	4b59      	ldr	r3, [pc, #356]	@ (8007180 <Get_Velocity_Form_Encoder+0x178>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4619      	mov	r1, r3
 8007020:	4610      	mov	r0, r2
 8007022:	f7f9 ff1b 	bl	8000e5c <__aeabi_fmul>
 8007026:	4603      	mov	r3, r0
 8007028:	4618      	mov	r0, r3
 800702a:	f7f9 fa69 	bl	8000500 <__aeabi_f2d>
 800702e:	f04f 0200 	mov.w	r2, #0
 8007032:	4b54      	ldr	r3, [pc, #336]	@ (8007184 <Get_Velocity_Form_Encoder+0x17c>)
 8007034:	f7f9 fbe6 	bl	8000804 <__aeabi_ddiv>
 8007038:	4602      	mov	r2, r0
 800703a:	460b      	mov	r3, r1
 800703c:	4610      	mov	r0, r2
 800703e:	4619      	mov	r1, r3
 8007040:	f04f 0200 	mov.w	r2, #0
 8007044:	4b50      	ldr	r3, [pc, #320]	@ (8007188 <Get_Velocity_Form_Encoder+0x180>)
 8007046:	f7f9 fbdd 	bl	8000804 <__aeabi_ddiv>
 800704a:	4602      	mov	r2, r0
 800704c:	460b      	mov	r3, r1
 800704e:	4610      	mov	r0, r2
 8007050:	4619      	mov	r1, r3
 8007052:	f04f 0200 	mov.w	r2, #0
 8007056:	4b4d      	ldr	r3, [pc, #308]	@ (800718c <Get_Velocity_Form_Encoder+0x184>)
 8007058:	f7f9 fbd4 	bl	8000804 <__aeabi_ddiv>
 800705c:	4602      	mov	r2, r0
 800705e:	460b      	mov	r3, r1
 8007060:	4610      	mov	r0, r2
 8007062:	4619      	mov	r1, r3
 8007064:	f7f9 fd9c 	bl	8000ba0 <__aeabi_d2f>
 8007068:	4603      	mov	r3, r0
 800706a:	60fb      	str	r3, [r7, #12]
	Velocity_Left = Rotation_Speed_L*PI*Diameter_67/10;		 //Calculate the encoder speed=rotational speed * circumference/10 and convert it to cm
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f7f9 fa47 	bl	8000500 <__aeabi_f2d>
 8007072:	a341      	add	r3, pc, #260	@ (adr r3, 8007178 <Get_Velocity_Form_Encoder+0x170>)
 8007074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007078:	f7f9 fa9a 	bl	80005b0 <__aeabi_dmul>
 800707c:	4602      	mov	r2, r0
 800707e:	460b      	mov	r3, r1
 8007080:	4614      	mov	r4, r2
 8007082:	461d      	mov	r5, r3
 8007084:	4b42      	ldr	r3, [pc, #264]	@ (8007190 <Get_Velocity_Form_Encoder+0x188>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4618      	mov	r0, r3
 800708a:	f7f9 fa39 	bl	8000500 <__aeabi_f2d>
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	4620      	mov	r0, r4
 8007094:	4629      	mov	r1, r5
 8007096:	f7f9 fa8b 	bl	80005b0 <__aeabi_dmul>
 800709a:	4602      	mov	r2, r0
 800709c:	460b      	mov	r3, r1
 800709e:	4610      	mov	r0, r2
 80070a0:	4619      	mov	r1, r3
 80070a2:	f04f 0200 	mov.w	r2, #0
 80070a6:	4b3b      	ldr	r3, [pc, #236]	@ (8007194 <Get_Velocity_Form_Encoder+0x18c>)
 80070a8:	f7f9 fbac 	bl	8000804 <__aeabi_ddiv>
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	4610      	mov	r0, r2
 80070b2:	4619      	mov	r1, r3
 80070b4:	f7f9 fd74 	bl	8000ba0 <__aeabi_d2f>
 80070b8:	4603      	mov	r3, r0
 80070ba:	4a37      	ldr	r2, [pc, #220]	@ (8007198 <Get_Velocity_Form_Encoder+0x190>)
 80070bc:	6013      	str	r3, [r2, #0]
	Rotation_Speed_R = encoder_right*Control_Frequency/EncoderMultiples/Reduction_Ratio/Encoder_precision;
 80070be:	6838      	ldr	r0, [r7, #0]
 80070c0:	f7f9 fe78 	bl	8000db4 <__aeabi_i2f>
 80070c4:	4602      	mov	r2, r0
 80070c6:	4b2e      	ldr	r3, [pc, #184]	@ (8007180 <Get_Velocity_Form_Encoder+0x178>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	4619      	mov	r1, r3
 80070cc:	4610      	mov	r0, r2
 80070ce:	f7f9 fec5 	bl	8000e5c <__aeabi_fmul>
 80070d2:	4603      	mov	r3, r0
 80070d4:	4618      	mov	r0, r3
 80070d6:	f7f9 fa13 	bl	8000500 <__aeabi_f2d>
 80070da:	f04f 0200 	mov.w	r2, #0
 80070de:	4b29      	ldr	r3, [pc, #164]	@ (8007184 <Get_Velocity_Form_Encoder+0x17c>)
 80070e0:	f7f9 fb90 	bl	8000804 <__aeabi_ddiv>
 80070e4:	4602      	mov	r2, r0
 80070e6:	460b      	mov	r3, r1
 80070e8:	4610      	mov	r0, r2
 80070ea:	4619      	mov	r1, r3
 80070ec:	f04f 0200 	mov.w	r2, #0
 80070f0:	4b25      	ldr	r3, [pc, #148]	@ (8007188 <Get_Velocity_Form_Encoder+0x180>)
 80070f2:	f7f9 fb87 	bl	8000804 <__aeabi_ddiv>
 80070f6:	4602      	mov	r2, r0
 80070f8:	460b      	mov	r3, r1
 80070fa:	4610      	mov	r0, r2
 80070fc:	4619      	mov	r1, r3
 80070fe:	f04f 0200 	mov.w	r2, #0
 8007102:	4b22      	ldr	r3, [pc, #136]	@ (800718c <Get_Velocity_Form_Encoder+0x184>)
 8007104:	f7f9 fb7e 	bl	8000804 <__aeabi_ddiv>
 8007108:	4602      	mov	r2, r0
 800710a:	460b      	mov	r3, r1
 800710c:	4610      	mov	r0, r2
 800710e:	4619      	mov	r1, r3
 8007110:	f7f9 fd46 	bl	8000ba0 <__aeabi_d2f>
 8007114:	4603      	mov	r3, r0
 8007116:	60bb      	str	r3, [r7, #8]
	Velocity_Right = Rotation_Speed_R*PI*Diameter_67/10;	 //Calculate the encoder speed=rotational speed * circumference/10 and convert it to cm
 8007118:	68b8      	ldr	r0, [r7, #8]
 800711a:	f7f9 f9f1 	bl	8000500 <__aeabi_f2d>
 800711e:	a316      	add	r3, pc, #88	@ (adr r3, 8007178 <Get_Velocity_Form_Encoder+0x170>)
 8007120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007124:	f7f9 fa44 	bl	80005b0 <__aeabi_dmul>
 8007128:	4602      	mov	r2, r0
 800712a:	460b      	mov	r3, r1
 800712c:	4614      	mov	r4, r2
 800712e:	461d      	mov	r5, r3
 8007130:	4b17      	ldr	r3, [pc, #92]	@ (8007190 <Get_Velocity_Form_Encoder+0x188>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4618      	mov	r0, r3
 8007136:	f7f9 f9e3 	bl	8000500 <__aeabi_f2d>
 800713a:	4602      	mov	r2, r0
 800713c:	460b      	mov	r3, r1
 800713e:	4620      	mov	r0, r4
 8007140:	4629      	mov	r1, r5
 8007142:	f7f9 fa35 	bl	80005b0 <__aeabi_dmul>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	4610      	mov	r0, r2
 800714c:	4619      	mov	r1, r3
 800714e:	f04f 0200 	mov.w	r2, #0
 8007152:	4b10      	ldr	r3, [pc, #64]	@ (8007194 <Get_Velocity_Form_Encoder+0x18c>)
 8007154:	f7f9 fb56 	bl	8000804 <__aeabi_ddiv>
 8007158:	4602      	mov	r2, r0
 800715a:	460b      	mov	r3, r1
 800715c:	4610      	mov	r0, r2
 800715e:	4619      	mov	r1, r3
 8007160:	f7f9 fd1e 	bl	8000ba0 <__aeabi_d2f>
 8007164:	4603      	mov	r3, r0
 8007166:	4a0d      	ldr	r2, [pc, #52]	@ (800719c <Get_Velocity_Form_Encoder+0x194>)
 8007168:	6013      	str	r3, [r2, #0]

}
 800716a:	bf00      	nop
 800716c:	3710      	adds	r7, #16
 800716e:	46bd      	mov	sp, r7
 8007170:	bdb0      	pop	{r4, r5, r7, pc}
 8007172:	bf00      	nop
 8007174:	f3af 8000 	nop.w
 8007178:	53c8d4f1 	.word	0x53c8d4f1
 800717c:	400921fb 	.word	0x400921fb
 8007180:	20000048 	.word	0x20000048
 8007184:	40100000 	.word	0x40100000
 8007188:	403e0000 	.word	0x403e0000
 800718c:	40260000 	.word	0x40260000
 8007190:	2000004c 	.word	0x2000004c
 8007194:	40240000 	.word	0x40240000
 8007198:	200005d8 	.word	0x200005d8
 800719c:	200005dc 	.word	0x200005dc

080071a0 <Turn_Off>:
Input   : angleCar inclinationvoltageVoltage
Output  : 1abnormal0normal
**************************************************************************/

uint8_t Turn_Off(float angle, float voltage)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
    if(myabs((int)angle - Mid_Angle) > 40)
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f7fa f81c 	bl	80011e8 <__aeabi_f2iz>
 80071b0:	4602      	mov	r2, r0
 80071b2:	4b11      	ldr	r3, [pc, #68]	@ (80071f8 <Turn_Off+0x58>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	4618      	mov	r0, r3
 80071ba:	f000 ffe0 	bl	800817e <myabs>
 80071be:	4603      	mov	r3, r0
 80071c0:	2b28      	cmp	r3, #40	@ 0x28
 80071c2:	dd01      	ble.n	80071c8 <Turn_Off+0x28>
        return 1;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e00d      	b.n	80071e4 <Turn_Off+0x44>

    if(voltage < 9.6)  //  Seuil du code qui marche
 80071c8:	6838      	ldr	r0, [r7, #0]
 80071ca:	f7f9 f999 	bl	8000500 <__aeabi_f2d>
 80071ce:	a308      	add	r3, pc, #32	@ (adr r3, 80071f0 <Turn_Off+0x50>)
 80071d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d4:	f7f9 fc5e 	bl	8000a94 <__aeabi_dcmplt>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d001      	beq.n	80071e2 <Turn_Off+0x42>
        return 1;
 80071de:	2301      	movs	r3, #1
 80071e0:	e000      	b.n	80071e4 <Turn_Off+0x44>

    return 0;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3708      	adds	r7, #8
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	f3af 8000 	nop.w
 80071f0:	33333333 	.word	0x33333333
 80071f4:	40233333 	.word	0x40233333
 80071f8:	2000034c 	.word	0x2000034c

080071fc <Motor_start>:


void Motor_start(void)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8007200:	2100      	movs	r1, #0
 8007202:	4808      	ldr	r0, [pc, #32]	@ (8007224 <Motor_start+0x28>)
 8007204:	f003 fba2 	bl	800a94c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8007208:	2104      	movs	r1, #4
 800720a:	4806      	ldr	r0, [pc, #24]	@ (8007224 <Motor_start+0x28>)
 800720c:	f003 fb9e 	bl	800a94c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8007210:	2108      	movs	r1, #8
 8007212:	4804      	ldr	r0, [pc, #16]	@ (8007224 <Motor_start+0x28>)
 8007214:	f003 fb9a 	bl	800a94c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8007218:	210c      	movs	r1, #12
 800721a:	4802      	ldr	r0, [pc, #8]	@ (8007224 <Motor_start+0x28>)
 800721c:	f003 fb96 	bl	800a94c <HAL_TIM_PWM_Start>

}
 8007220:	bf00      	nop
 8007222:	bd80      	pop	{r7, pc}
 8007224:	200004fc 	.word	0x200004fc

08007228 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8007228:	b480      	push	{r7}
 800722a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800722c:	f3bf 8f4f 	dsb	sy
}
 8007230:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007232:	4b06      	ldr	r3, [pc, #24]	@ (800724c <__NVIC_SystemReset+0x24>)
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800723a:	4904      	ldr	r1, [pc, #16]	@ (800724c <__NVIC_SystemReset+0x24>)
 800723c:	4b04      	ldr	r3, [pc, #16]	@ (8007250 <__NVIC_SystemReset+0x28>)
 800723e:	4313      	orrs	r3, r2
 8007240:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007242:	f3bf 8f4f 	dsb	sy
}
 8007246:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8007248:	bf00      	nop
 800724a:	e7fd      	b.n	8007248 <__NVIC_SystemReset+0x20>
 800724c:	e000ed00 	.word	0xe000ed00
 8007250:	05fa0004 	.word	0x05fa0004

08007254 <inv_row_2_scale>:
static signed char gyro_orientation[9] = {-1, 0, 0,
                                           0,-1, 0,
                                           0, 0, 1};

static unsigned short inv_row_2_scale(const signed char *row)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
    unsigned short b;
    if (row[0] > 0)        b = 0;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f993 3000 	ldrsb.w	r3, [r3]
 8007262:	2b00      	cmp	r3, #0
 8007264:	dd02      	ble.n	800726c <inv_row_2_scale+0x18>
 8007266:	2300      	movs	r3, #0
 8007268:	81fb      	strh	r3, [r7, #14]
 800726a:	e02d      	b.n	80072c8 <inv_row_2_scale+0x74>
    else if (row[0] < 0)   b = 4;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f993 3000 	ldrsb.w	r3, [r3]
 8007272:	2b00      	cmp	r3, #0
 8007274:	da02      	bge.n	800727c <inv_row_2_scale+0x28>
 8007276:	2304      	movs	r3, #4
 8007278:	81fb      	strh	r3, [r7, #14]
 800727a:	e025      	b.n	80072c8 <inv_row_2_scale+0x74>
    else if (row[1] > 0)   b = 1;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	3301      	adds	r3, #1
 8007280:	f993 3000 	ldrsb.w	r3, [r3]
 8007284:	2b00      	cmp	r3, #0
 8007286:	dd02      	ble.n	800728e <inv_row_2_scale+0x3a>
 8007288:	2301      	movs	r3, #1
 800728a:	81fb      	strh	r3, [r7, #14]
 800728c:	e01c      	b.n	80072c8 <inv_row_2_scale+0x74>
    else if (row[1] < 0)   b = 5;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	3301      	adds	r3, #1
 8007292:	f993 3000 	ldrsb.w	r3, [r3]
 8007296:	2b00      	cmp	r3, #0
 8007298:	da02      	bge.n	80072a0 <inv_row_2_scale+0x4c>
 800729a:	2305      	movs	r3, #5
 800729c:	81fb      	strh	r3, [r7, #14]
 800729e:	e013      	b.n	80072c8 <inv_row_2_scale+0x74>
    else if (row[2] > 0)   b = 2;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	3302      	adds	r3, #2
 80072a4:	f993 3000 	ldrsb.w	r3, [r3]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	dd02      	ble.n	80072b2 <inv_row_2_scale+0x5e>
 80072ac:	2302      	movs	r3, #2
 80072ae:	81fb      	strh	r3, [r7, #14]
 80072b0:	e00a      	b.n	80072c8 <inv_row_2_scale+0x74>
    else if (row[2] < 0)   b = 6;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	3302      	adds	r3, #2
 80072b6:	f993 3000 	ldrsb.w	r3, [r3]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	da02      	bge.n	80072c4 <inv_row_2_scale+0x70>
 80072be:	2306      	movs	r3, #6
 80072c0:	81fb      	strh	r3, [r7, #14]
 80072c2:	e001      	b.n	80072c8 <inv_row_2_scale+0x74>
    else                   b = 7; // error
 80072c4:	2307      	movs	r3, #7
 80072c6:	81fb      	strh	r3, [r7, #14]
    return b;
 80072c8:	89fb      	ldrh	r3, [r7, #14]
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3714      	adds	r7, #20
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bc80      	pop	{r7}
 80072d2:	4770      	bx	lr

080072d4 <inv_orientation_matrix_to_scalar>:



static  unsigned short inv_orientation_matrix_to_scalar(
    const signed char *mtx)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
    unsigned short scalar;
    scalar = inv_row_2_scale(mtx);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f7ff ffb9 	bl	8007254 <inv_row_2_scale>
 80072e2:	4603      	mov	r3, r0
 80072e4:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	3303      	adds	r3, #3
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7ff ffb2 	bl	8007254 <inv_row_2_scale>
 80072f0:	4603      	mov	r3, r0
 80072f2:	00db      	lsls	r3, r3, #3
 80072f4:	b21a      	sxth	r2, r3
 80072f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	b21b      	sxth	r3, r3
 80072fe:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	3306      	adds	r3, #6
 8007304:	4618      	mov	r0, r3
 8007306:	f7ff ffa5 	bl	8007254 <inv_row_2_scale>
 800730a:	4603      	mov	r3, r0
 800730c:	019b      	lsls	r3, r3, #6
 800730e:	b21a      	sxth	r2, r3
 8007310:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007314:	4313      	orrs	r3, r2
 8007316:	b21b      	sxth	r3, r3
 8007318:	81fb      	strh	r3, [r7, #14]
    return scalar;
 800731a:	89fb      	ldrh	r3, [r7, #14]
}
 800731c:	4618      	mov	r0, r3
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <run_self_test>:

static void run_self_test(void)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b08a      	sub	sp, #40	@ 0x28
 8007328:	af00      	add	r7, sp, #0
    int result;
    long gyro[3], accel[3];

    result = mpu_run_self_test(gyro, accel);
 800732a:	f107 020c 	add.w	r2, r7, #12
 800732e:	f107 0318 	add.w	r3, r7, #24
 8007332:	4611      	mov	r1, r2
 8007334:	4618      	mov	r0, r3
 8007336:	f7fe fe5d 	bl	8005ff4 <mpu_run_self_test>
 800733a:	6278      	str	r0, [r7, #36]	@ 0x24
    if (result == 0x7) {
 800733c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733e:	2b07      	cmp	r3, #7
 8007340:	d151      	bne.n	80073e6 <run_self_test+0xc2>
        float sens;
        unsigned short accel_sens;
        mpu_get_gyro_sens(&sens);
 8007342:	f107 0308 	add.w	r3, r7, #8
 8007346:	4618      	mov	r0, r3
 8007348:	f7fd fe26 	bl	8004f98 <mpu_get_gyro_sens>
        gyro[0] = (long)(gyro[0] * sens);
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	4618      	mov	r0, r3
 8007350:	f7f9 fd30 	bl	8000db4 <__aeabi_i2f>
 8007354:	4602      	mov	r2, r0
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	4619      	mov	r1, r3
 800735a:	4610      	mov	r0, r2
 800735c:	f7f9 fd7e 	bl	8000e5c <__aeabi_fmul>
 8007360:	4603      	mov	r3, r0
 8007362:	4618      	mov	r0, r3
 8007364:	f7f9 ff40 	bl	80011e8 <__aeabi_f2iz>
 8007368:	4603      	mov	r3, r0
 800736a:	61bb      	str	r3, [r7, #24]
        gyro[1] = (long)(gyro[1] * sens);
 800736c:	69fb      	ldr	r3, [r7, #28]
 800736e:	4618      	mov	r0, r3
 8007370:	f7f9 fd20 	bl	8000db4 <__aeabi_i2f>
 8007374:	4602      	mov	r2, r0
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	4619      	mov	r1, r3
 800737a:	4610      	mov	r0, r2
 800737c:	f7f9 fd6e 	bl	8000e5c <__aeabi_fmul>
 8007380:	4603      	mov	r3, r0
 8007382:	4618      	mov	r0, r3
 8007384:	f7f9 ff30 	bl	80011e8 <__aeabi_f2iz>
 8007388:	4603      	mov	r3, r0
 800738a:	61fb      	str	r3, [r7, #28]
        gyro[2] = (long)(gyro[2] * sens);
 800738c:	6a3b      	ldr	r3, [r7, #32]
 800738e:	4618      	mov	r0, r3
 8007390:	f7f9 fd10 	bl	8000db4 <__aeabi_i2f>
 8007394:	4602      	mov	r2, r0
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	4619      	mov	r1, r3
 800739a:	4610      	mov	r0, r2
 800739c:	f7f9 fd5e 	bl	8000e5c <__aeabi_fmul>
 80073a0:	4603      	mov	r3, r0
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7f9 ff20 	bl	80011e8 <__aeabi_f2iz>
 80073a8:	4603      	mov	r3, r0
 80073aa:	623b      	str	r3, [r7, #32]
        dmp_set_gyro_bias(gyro);
 80073ac:	f107 0318 	add.w	r3, r7, #24
 80073b0:	4618      	mov	r0, r3
 80073b2:	f7fa fa63 	bl	800187c <dmp_set_gyro_bias>
        mpu_get_accel_sens(&accel_sens);
 80073b6:	1dbb      	adds	r3, r7, #6
 80073b8:	4618      	mov	r0, r3
 80073ba:	f7fd fe25 	bl	8005008 <mpu_get_accel_sens>
        accel[0] *= accel_sens;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	88fa      	ldrh	r2, [r7, #6]
 80073c2:	fb02 f303 	mul.w	r3, r2, r3
 80073c6:	60fb      	str	r3, [r7, #12]
        accel[1] *= accel_sens;
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	88fa      	ldrh	r2, [r7, #6]
 80073cc:	fb02 f303 	mul.w	r3, r2, r3
 80073d0:	613b      	str	r3, [r7, #16]
        accel[2] *= accel_sens;
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	88fa      	ldrh	r2, [r7, #6]
 80073d6:	fb02 f303 	mul.w	r3, r2, r3
 80073da:	617b      	str	r3, [r7, #20]
        dmp_set_accel_bias(accel);
 80073dc:	f107 030c 	add.w	r3, r7, #12
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7fa fb55 	bl	8001a90 <dmp_set_accel_bias>
    }
}
 80073e6:	bf00      	nop
 80073e8:	3728      	adds	r7, #40	@ 0x28
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}

080073ee <MPU6050_setClockSource>:
        }
        MPU6050_FIFO[j][10] = sum / 10;
    }
}

void MPU6050_setClockSource(uint8_t source){
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b084      	sub	sp, #16
 80073f2:	af02      	add	r7, sp, #8
 80073f4:	4603      	mov	r3, r0
 80073f6:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 80073f8:	79fb      	ldrb	r3, [r7, #7]
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	2303      	movs	r3, #3
 80073fe:	2202      	movs	r2, #2
 8007400:	216b      	movs	r1, #107	@ 0x6b
 8007402:	20d0      	movs	r0, #208	@ 0xd0
 8007404:	f7fd f817 	bl	8004436 <IICwriteBits>
}
 8007408:	bf00      	nop
 800740a:	3708      	adds	r7, #8
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <MPU6050_setFullScaleGyroRange>:

void MPU6050_setFullScaleGyroRange(uint8_t range) {
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af02      	add	r7, sp, #8
 8007416:	4603      	mov	r3, r0
 8007418:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
 800741a:	79fb      	ldrb	r3, [r7, #7]
 800741c:	9300      	str	r3, [sp, #0]
 800741e:	2302      	movs	r3, #2
 8007420:	2204      	movs	r2, #4
 8007422:	211b      	movs	r1, #27
 8007424:	20d0      	movs	r0, #208	@ 0xd0
 8007426:	f7fd f806 	bl	8004436 <IICwriteBits>
}
 800742a:	bf00      	nop
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <MPU6050_setFullScaleAccelRange>:

void MPU6050_setFullScaleAccelRange(uint8_t range) {
 8007432:	b580      	push	{r7, lr}
 8007434:	b084      	sub	sp, #16
 8007436:	af02      	add	r7, sp, #8
 8007438:	4603      	mov	r3, r0
 800743a:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
 800743c:	79fb      	ldrb	r3, [r7, #7]
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	2302      	movs	r3, #2
 8007442:	2204      	movs	r2, #4
 8007444:	211c      	movs	r1, #28
 8007446:	20d0      	movs	r0, #208	@ 0xd0
 8007448:	f7fc fff5 	bl	8004436 <IICwriteBits>
}
 800744c:	bf00      	nop
 800744e:	3708      	adds	r7, #8
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <MPU6050_setSleepEnabled>:

void MPU6050_setSleepEnabled(uint8_t enabled) {
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	4603      	mov	r3, r0
 800745c:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 800745e:	79fb      	ldrb	r3, [r7, #7]
 8007460:	2206      	movs	r2, #6
 8007462:	216b      	movs	r1, #107	@ 0x6b
 8007464:	20d0      	movs	r0, #208	@ 0xd0
 8007466:	f7fd f83c 	bl	80044e2 <IICwriteBit>
}
 800746a:	bf00      	nop
 800746c:	3708      	adds	r7, #8
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <MPU6050_setI2CMasterModeEnabled>:

uint8_t MPU6050_testConnection(void) {
    return (MPU6050_getDeviceID() == 0x68) ? 1 : 0;
}

void MPU6050_setI2CMasterModeEnabled(uint8_t enabled) {
 8007472:	b580      	push	{r7, lr}
 8007474:	b082      	sub	sp, #8
 8007476:	af00      	add	r7, sp, #0
 8007478:	4603      	mov	r3, r0
 800747a:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	2205      	movs	r2, #5
 8007480:	216a      	movs	r1, #106	@ 0x6a
 8007482:	20d0      	movs	r0, #208	@ 0xd0
 8007484:	f7fd f82d 	bl	80044e2 <IICwriteBit>
}
 8007488:	bf00      	nop
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}

08007490 <MPU6050_setI2CBypassEnabled>:

void MPU6050_setI2CBypassEnabled(uint8_t enabled) {
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	4603      	mov	r3, r0
 8007498:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 800749a:	79fb      	ldrb	r3, [r7, #7]
 800749c:	2201      	movs	r2, #1
 800749e:	2137      	movs	r1, #55	@ 0x37
 80074a0:	20d0      	movs	r0, #208	@ 0xd0
 80074a2:	f7fd f81e 	bl	80044e2 <IICwriteBit>
}
 80074a6:	bf00      	nop
 80074a8:	3708      	adds	r7, #8
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}

080074ae <MPU6050_initialize>:
Input   : none
Output  : none

**************************************************************************/

void MPU6050_initialize(void) {
 80074ae:	b580      	push	{r7, lr}
 80074b0:	af00      	add	r7, sp, #0
    MPU6050_setClockSource(MPU6050_CLOCK_PLL_YGYRO);
 80074b2:	2002      	movs	r0, #2
 80074b4:	f7ff ff9b 	bl	80073ee <MPU6050_setClockSource>
    MPU6050_setFullScaleGyroRange(MPU6050_GYRO_FS_2000);
 80074b8:	2003      	movs	r0, #3
 80074ba:	f7ff ffa9 	bl	8007410 <MPU6050_setFullScaleGyroRange>
    MPU6050_setFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 80074be:	2000      	movs	r0, #0
 80074c0:	f7ff ffb7 	bl	8007432 <MPU6050_setFullScaleAccelRange>
    MPU6050_setSleepEnabled(0);
 80074c4:	2000      	movs	r0, #0
 80074c6:	f7ff ffc5 	bl	8007454 <MPU6050_setSleepEnabled>
    MPU6050_setI2CMasterModeEnabled(0);
 80074ca:	2000      	movs	r0, #0
 80074cc:	f7ff ffd1 	bl	8007472 <MPU6050_setI2CMasterModeEnabled>
    MPU6050_setI2CBypassEnabled(0);
 80074d0:	2000      	movs	r0, #0
 80074d2:	f7ff ffdd 	bl	8007490 <MPU6050_setI2CBypassEnabled>
}
 80074d6:	bf00      	nop
 80074d8:	bd80      	pop	{r7, pc}
	...

080074dc <DMP_Init>:
Function: Initialization of DMP in mpu6050
Input   : none
Output  : none
**************************************************************************/
void DMP_Init(void)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
    u8 temp[1] = {0};
 80074e2:	2300      	movs	r3, #0
 80074e4:	713b      	strb	r3, [r7, #4]
    i2cRead(0x68, 0x75, 1, temp);
 80074e6:	1d3b      	adds	r3, r7, #4
 80074e8:	2201      	movs	r2, #1
 80074ea:	2175      	movs	r1, #117	@ 0x75
 80074ec:	2068      	movs	r0, #104	@ 0x68
 80074ee:	f7fc fe32 	bl	8004156 <i2cRead>

    printf("Starting DMP initialization...\r\n");
 80074f2:	4832      	ldr	r0, [pc, #200]	@ (80075bc <DMP_Init+0xe0>)
 80074f4:	f006 fbca 	bl	800dc8c <puts>

    if(temp[0] != 0x68) {
 80074f8:	793b      	ldrb	r3, [r7, #4]
 80074fa:	2b68      	cmp	r3, #104	@ 0x68
 80074fc:	d004      	beq.n	8007508 <DMP_Init+0x2c>
        printf("ERROR: MPU6050 not detected!\r\n");
 80074fe:	4830      	ldr	r0, [pc, #192]	@ (80075c0 <DMP_Init+0xe4>)
 8007500:	f006 fbc4 	bl	800dc8c <puts>
        NVIC_SystemReset();
 8007504:	f7ff fe90 	bl	8007228 <__NVIC_SystemReset>
    }

    if(!mpu_init())
 8007508:	f7fd f882 	bl	8004610 <mpu_init>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d150      	bne.n	80075b4 <DMP_Init+0xd8>
    {
        if(!mpu_set_sensors(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 8007512:	2078      	movs	r0, #120	@ 0x78
 8007514:	f7fd fe18 	bl	8005148 <mpu_set_sensors>
 8007518:	4603      	mov	r3, r0
 800751a:	2b00      	cmp	r3, #0
 800751c:	d102      	bne.n	8007524 <DMP_Init+0x48>
            printf("mpu_set_sensor complete\r\n");
 800751e:	4829      	ldr	r0, [pc, #164]	@ (80075c4 <DMP_Init+0xe8>)
 8007520:	f006 fbb4 	bl	800dc8c <puts>
        if(!mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL))
 8007524:	2078      	movs	r0, #120	@ 0x78
 8007526:	f7fd fdbd 	bl	80050a4 <mpu_configure_fifo>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d102      	bne.n	8007536 <DMP_Init+0x5a>
            printf("mpu_configure_fifo complete\r\n");
 8007530:	4825      	ldr	r0, [pc, #148]	@ (80075c8 <DMP_Init+0xec>)
 8007532:	f006 fbab 	bl	800dc8c <puts>
        if(!mpu_set_sample_rate(DEFAULT_MPU_HZ))
 8007536:	20c8      	movs	r0, #200	@ 0xc8
 8007538:	f7fd fcc8 	bl	8004ecc <mpu_set_sample_rate>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d102      	bne.n	8007548 <DMP_Init+0x6c>
            printf("mpu_set_sample_rate complete\r\n");
 8007542:	4822      	ldr	r0, [pc, #136]	@ (80075cc <DMP_Init+0xf0>)
 8007544:	f006 fba2 	bl	800dc8c <puts>
        if(!dmp_load_motion_driver_firmware())
 8007548:	f7fa f89c 	bl	8001684 <dmp_load_motion_driver_firmware>
 800754c:	4603      	mov	r3, r0
 800754e:	2b00      	cmp	r3, #0
 8007550:	d102      	bne.n	8007558 <DMP_Init+0x7c>
            printf("dmp_load_motion_driver_firmware complete\r\n");
 8007552:	481f      	ldr	r0, [pc, #124]	@ (80075d0 <DMP_Init+0xf4>)
 8007554:	f006 fb9a 	bl	800dc8c <puts>
        if(!dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation)))
 8007558:	481e      	ldr	r0, [pc, #120]	@ (80075d4 <DMP_Init+0xf8>)
 800755a:	f7ff febb 	bl	80072d4 <inv_orientation_matrix_to_scalar>
 800755e:	4603      	mov	r3, r0
 8007560:	4618      	mov	r0, r3
 8007562:	f7fa f89f 	bl	80016a4 <dmp_set_orientation>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d102      	bne.n	8007572 <DMP_Init+0x96>
            printf("dmp_set_orientation complete\r\n");
 800756c:	481a      	ldr	r0, [pc, #104]	@ (80075d8 <DMP_Init+0xfc>)
 800756e:	f006 fb8d 	bl	800dc8c <puts>
        if(!dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT | DMP_FEATURE_TAP |
 8007572:	f240 1073 	movw	r0, #371	@ 0x173
 8007576:	f7fa fe0d 	bl	8002194 <dmp_enable_feature>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d102      	bne.n	8007586 <DMP_Init+0xaa>
            DMP_FEATURE_ANDROID_ORIENT | DMP_FEATURE_SEND_RAW_ACCEL |
            DMP_FEATURE_SEND_CAL_GYRO | DMP_FEATURE_GYRO_CAL))
            printf("dmp_enable_feature complete\r\n");
 8007580:	4816      	ldr	r0, [pc, #88]	@ (80075dc <DMP_Init+0x100>)
 8007582:	f006 fb83 	bl	800dc8c <puts>
        if(!dmp_set_fifo_rate(DEFAULT_MPU_HZ))
 8007586:	20c8      	movs	r0, #200	@ 0xc8
 8007588:	f7fa fb86 	bl	8001c98 <dmp_set_fifo_rate>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d102      	bne.n	8007598 <DMP_Init+0xbc>
            printf("dmp_set_fifo_rate complete\r\n");
 8007592:	4813      	ldr	r0, [pc, #76]	@ (80075e0 <DMP_Init+0x104>)
 8007594:	f006 fb7a 	bl	800dc8c <puts>

        run_self_test();
 8007598:	f7ff fec4 	bl	8007324 <run_self_test>

        if(!mpu_set_dmp_state(1))
 800759c:	2001      	movs	r0, #1
 800759e:	f7fe ff1f 	bl	80063e0 <mpu_set_dmp_state>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d102      	bne.n	80075ae <DMP_Init+0xd2>
            printf("mpu_set_dmp_state complete\r\n");
 80075a8:	480e      	ldr	r0, [pc, #56]	@ (80075e4 <DMP_Init+0x108>)
 80075aa:	f006 fb6f 	bl	800dc8c <puts>

        printf("DMP initialization SUCCESS!\r\n");
 80075ae:	480e      	ldr	r0, [pc, #56]	@ (80075e8 <DMP_Init+0x10c>)
 80075b0:	f006 fb6c 	bl	800dc8c <puts>
    }
}
 80075b4:	bf00      	nop
 80075b6:	3708      	adds	r7, #8
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	08012420 	.word	0x08012420
 80075c0:	08012440 	.word	0x08012440
 80075c4:	08012460 	.word	0x08012460
 80075c8:	0801247c 	.word	0x0801247c
 80075cc:	0801249c 	.word	0x0801249c
 80075d0:	080124bc 	.word	0x080124bc
 80075d4:	20000098 	.word	0x20000098
 80075d8:	080124e8 	.word	0x080124e8
 80075dc:	08012508 	.word	0x08012508
 80075e0:	08012528 	.word	0x08012528
 80075e4:	08012544 	.word	0x08012544
 80075e8:	08012560 	.word	0x08012560
 80075ec:	00000000 	.word	0x00000000

080075f0 <Read_DMP>:

void Read_DMP(void)
{
 80075f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075f2:	b089      	sub	sp, #36	@ 0x24
 80075f4:	af02      	add	r7, sp, #8
    unsigned long sensor_timestamp;
    unsigned char more;
    long quat[4];

    dmp_read_fifo(gyro, accel, quat, &sensor_timestamp, &sensors, &more);
 80075f6:	f107 0114 	add.w	r1, r7, #20
 80075fa:	463a      	mov	r2, r7
 80075fc:	f107 0313 	add.w	r3, r7, #19
 8007600:	9301      	str	r3, [sp, #4]
 8007602:	4ba3      	ldr	r3, [pc, #652]	@ (8007890 <Read_DMP+0x2a0>)
 8007604:	9300      	str	r3, [sp, #0]
 8007606:	460b      	mov	r3, r1
 8007608:	49a2      	ldr	r1, [pc, #648]	@ (8007894 <Read_DMP+0x2a4>)
 800760a:	48a3      	ldr	r0, [pc, #652]	@ (8007898 <Read_DMP+0x2a8>)
 800760c:	f7fa ffac 	bl	8002568 <dmp_read_fifo>

    if (sensors & INV_WXYZ_QUAT)
 8007610:	4b9f      	ldr	r3, [pc, #636]	@ (8007890 <Read_DMP+0x2a0>)
 8007612:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007616:	b29b      	uxth	r3, r3
 8007618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800761c:	2b00      	cmp	r3, #0
 800761e:	f000 8168 	beq.w	80078f2 <Read_DMP+0x302>
    {
        q0 = quat[0] / q30;
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	4618      	mov	r0, r3
 8007626:	f7f9 fbc5 	bl	8000db4 <__aeabi_i2f>
 800762a:	4603      	mov	r3, r0
 800762c:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8007630:	4618      	mov	r0, r3
 8007632:	f7f9 fcc7 	bl	8000fc4 <__aeabi_fdiv>
 8007636:	4603      	mov	r3, r0
 8007638:	461a      	mov	r2, r3
 800763a:	4b98      	ldr	r3, [pc, #608]	@ (800789c <Read_DMP+0x2ac>)
 800763c:	601a      	str	r2, [r3, #0]
        q1 = quat[1] / q30;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4618      	mov	r0, r3
 8007642:	f7f9 fbb7 	bl	8000db4 <__aeabi_i2f>
 8007646:	4603      	mov	r3, r0
 8007648:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 800764c:	4618      	mov	r0, r3
 800764e:	f7f9 fcb9 	bl	8000fc4 <__aeabi_fdiv>
 8007652:	4603      	mov	r3, r0
 8007654:	461a      	mov	r2, r3
 8007656:	4b92      	ldr	r3, [pc, #584]	@ (80078a0 <Read_DMP+0x2b0>)
 8007658:	601a      	str	r2, [r3, #0]
        q2 = quat[2] / q30;
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	4618      	mov	r0, r3
 800765e:	f7f9 fba9 	bl	8000db4 <__aeabi_i2f>
 8007662:	4603      	mov	r3, r0
 8007664:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8007668:	4618      	mov	r0, r3
 800766a:	f7f9 fcab 	bl	8000fc4 <__aeabi_fdiv>
 800766e:	4603      	mov	r3, r0
 8007670:	461a      	mov	r2, r3
 8007672:	4b8c      	ldr	r3, [pc, #560]	@ (80078a4 <Read_DMP+0x2b4>)
 8007674:	601a      	str	r2, [r3, #0]
        q3 = quat[3] / q30;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	4618      	mov	r0, r3
 800767a:	f7f9 fb9b 	bl	8000db4 <__aeabi_i2f>
 800767e:	4603      	mov	r3, r0
 8007680:	f04f 419d 	mov.w	r1, #1317011456	@ 0x4e800000
 8007684:	4618      	mov	r0, r3
 8007686:	f7f9 fc9d 	bl	8000fc4 <__aeabi_fdiv>
 800768a:	4603      	mov	r3, r0
 800768c:	461a      	mov	r2, r3
 800768e:	4b86      	ldr	r3, [pc, #536]	@ (80078a8 <Read_DMP+0x2b8>)
 8007690:	601a      	str	r2, [r3, #0]

        Roll = asin(-2 * q1 * q3 + 2 * q0 * q2) * 57.3;
 8007692:	4b83      	ldr	r3, [pc, #524]	@ (80078a0 <Read_DMP+0x2b0>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 800769a:	4618      	mov	r0, r3
 800769c:	f7f9 fbde 	bl	8000e5c <__aeabi_fmul>
 80076a0:	4603      	mov	r3, r0
 80076a2:	461a      	mov	r2, r3
 80076a4:	4b80      	ldr	r3, [pc, #512]	@ (80078a8 <Read_DMP+0x2b8>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4619      	mov	r1, r3
 80076aa:	4610      	mov	r0, r2
 80076ac:	f7f9 fbd6 	bl	8000e5c <__aeabi_fmul>
 80076b0:	4603      	mov	r3, r0
 80076b2:	461c      	mov	r4, r3
 80076b4:	4b79      	ldr	r3, [pc, #484]	@ (800789c <Read_DMP+0x2ac>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4619      	mov	r1, r3
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7f9 fac6 	bl	8000c4c <__addsf3>
 80076c0:	4603      	mov	r3, r0
 80076c2:	461a      	mov	r2, r3
 80076c4:	4b77      	ldr	r3, [pc, #476]	@ (80078a4 <Read_DMP+0x2b4>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4619      	mov	r1, r3
 80076ca:	4610      	mov	r0, r2
 80076cc:	f7f9 fbc6 	bl	8000e5c <__aeabi_fmul>
 80076d0:	4603      	mov	r3, r0
 80076d2:	4619      	mov	r1, r3
 80076d4:	4620      	mov	r0, r4
 80076d6:	f7f9 fab9 	bl	8000c4c <__addsf3>
 80076da:	4603      	mov	r3, r0
 80076dc:	4618      	mov	r0, r3
 80076de:	f7f8 ff0f 	bl	8000500 <__aeabi_f2d>
 80076e2:	4602      	mov	r2, r0
 80076e4:	460b      	mov	r3, r1
 80076e6:	4610      	mov	r0, r2
 80076e8:	4619      	mov	r1, r3
 80076ea:	f009 ff1d 	bl	8011528 <asin>
 80076ee:	a366      	add	r3, pc, #408	@ (adr r3, 8007888 <Read_DMP+0x298>)
 80076f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f4:	f7f8 ff5c 	bl	80005b0 <__aeabi_dmul>
 80076f8:	4602      	mov	r2, r0
 80076fa:	460b      	mov	r3, r1
 80076fc:	4610      	mov	r0, r2
 80076fe:	4619      	mov	r1, r3
 8007700:	f7f9 fa4e 	bl	8000ba0 <__aeabi_d2f>
 8007704:	4603      	mov	r3, r0
 8007706:	4a69      	ldr	r2, [pc, #420]	@ (80078ac <Read_DMP+0x2bc>)
 8007708:	6013      	str	r3, [r2, #0]
        Pitch = atan2(2 * q2 * q3 + 2 * q0 * q1, -2 * q1 * q1 - 2 * q2 * q2 + 1) * 57.3;
 800770a:	4b66      	ldr	r3, [pc, #408]	@ (80078a4 <Read_DMP+0x2b4>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4619      	mov	r1, r3
 8007710:	4618      	mov	r0, r3
 8007712:	f7f9 fa9b 	bl	8000c4c <__addsf3>
 8007716:	4603      	mov	r3, r0
 8007718:	461a      	mov	r2, r3
 800771a:	4b63      	ldr	r3, [pc, #396]	@ (80078a8 <Read_DMP+0x2b8>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4619      	mov	r1, r3
 8007720:	4610      	mov	r0, r2
 8007722:	f7f9 fb9b 	bl	8000e5c <__aeabi_fmul>
 8007726:	4603      	mov	r3, r0
 8007728:	461c      	mov	r4, r3
 800772a:	4b5c      	ldr	r3, [pc, #368]	@ (800789c <Read_DMP+0x2ac>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	4619      	mov	r1, r3
 8007730:	4618      	mov	r0, r3
 8007732:	f7f9 fa8b 	bl	8000c4c <__addsf3>
 8007736:	4603      	mov	r3, r0
 8007738:	461a      	mov	r2, r3
 800773a:	4b59      	ldr	r3, [pc, #356]	@ (80078a0 <Read_DMP+0x2b0>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4619      	mov	r1, r3
 8007740:	4610      	mov	r0, r2
 8007742:	f7f9 fb8b 	bl	8000e5c <__aeabi_fmul>
 8007746:	4603      	mov	r3, r0
 8007748:	4619      	mov	r1, r3
 800774a:	4620      	mov	r0, r4
 800774c:	f7f9 fa7e 	bl	8000c4c <__addsf3>
 8007750:	4603      	mov	r3, r0
 8007752:	4618      	mov	r0, r3
 8007754:	f7f8 fed4 	bl	8000500 <__aeabi_f2d>
 8007758:	4604      	mov	r4, r0
 800775a:	460d      	mov	r5, r1
 800775c:	4b50      	ldr	r3, [pc, #320]	@ (80078a0 <Read_DMP+0x2b0>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8007764:	4618      	mov	r0, r3
 8007766:	f7f9 fb79 	bl	8000e5c <__aeabi_fmul>
 800776a:	4603      	mov	r3, r0
 800776c:	461a      	mov	r2, r3
 800776e:	4b4c      	ldr	r3, [pc, #304]	@ (80078a0 <Read_DMP+0x2b0>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4619      	mov	r1, r3
 8007774:	4610      	mov	r0, r2
 8007776:	f7f9 fb71 	bl	8000e5c <__aeabi_fmul>
 800777a:	4603      	mov	r3, r0
 800777c:	461e      	mov	r6, r3
 800777e:	4b49      	ldr	r3, [pc, #292]	@ (80078a4 <Read_DMP+0x2b4>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4619      	mov	r1, r3
 8007784:	4618      	mov	r0, r3
 8007786:	f7f9 fa61 	bl	8000c4c <__addsf3>
 800778a:	4603      	mov	r3, r0
 800778c:	461a      	mov	r2, r3
 800778e:	4b45      	ldr	r3, [pc, #276]	@ (80078a4 <Read_DMP+0x2b4>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4619      	mov	r1, r3
 8007794:	4610      	mov	r0, r2
 8007796:	f7f9 fb61 	bl	8000e5c <__aeabi_fmul>
 800779a:	4603      	mov	r3, r0
 800779c:	4619      	mov	r1, r3
 800779e:	4630      	mov	r0, r6
 80077a0:	f7f9 fa52 	bl	8000c48 <__aeabi_fsub>
 80077a4:	4603      	mov	r3, r0
 80077a6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80077aa:	4618      	mov	r0, r3
 80077ac:	f7f9 fa4e 	bl	8000c4c <__addsf3>
 80077b0:	4603      	mov	r3, r0
 80077b2:	4618      	mov	r0, r3
 80077b4:	f7f8 fea4 	bl	8000500 <__aeabi_f2d>
 80077b8:	4602      	mov	r2, r0
 80077ba:	460b      	mov	r3, r1
 80077bc:	4620      	mov	r0, r4
 80077be:	4629      	mov	r1, r5
 80077c0:	f009 feda 	bl	8011578 <atan2>
 80077c4:	a330      	add	r3, pc, #192	@ (adr r3, 8007888 <Read_DMP+0x298>)
 80077c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ca:	f7f8 fef1 	bl	80005b0 <__aeabi_dmul>
 80077ce:	4602      	mov	r2, r0
 80077d0:	460b      	mov	r3, r1
 80077d2:	4610      	mov	r0, r2
 80077d4:	4619      	mov	r1, r3
 80077d6:	f7f9 f9e3 	bl	8000ba0 <__aeabi_d2f>
 80077da:	4603      	mov	r3, r0
 80077dc:	4a34      	ldr	r2, [pc, #208]	@ (80078b0 <Read_DMP+0x2c0>)
 80077de:	6013      	str	r3, [r2, #0]
        Yaw = atan2(2 * (q1 * q2 + q0 * q3), q0 * q0 + q1 * q1 - q2 * q2 - q3 * q3) * 57.3;
 80077e0:	4b2f      	ldr	r3, [pc, #188]	@ (80078a0 <Read_DMP+0x2b0>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a2f      	ldr	r2, [pc, #188]	@ (80078a4 <Read_DMP+0x2b4>)
 80077e6:	6812      	ldr	r2, [r2, #0]
 80077e8:	4611      	mov	r1, r2
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7f9 fb36 	bl	8000e5c <__aeabi_fmul>
 80077f0:	4603      	mov	r3, r0
 80077f2:	461c      	mov	r4, r3
 80077f4:	4b29      	ldr	r3, [pc, #164]	@ (800789c <Read_DMP+0x2ac>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a2b      	ldr	r2, [pc, #172]	@ (80078a8 <Read_DMP+0x2b8>)
 80077fa:	6812      	ldr	r2, [r2, #0]
 80077fc:	4611      	mov	r1, r2
 80077fe:	4618      	mov	r0, r3
 8007800:	f7f9 fb2c 	bl	8000e5c <__aeabi_fmul>
 8007804:	4603      	mov	r3, r0
 8007806:	4619      	mov	r1, r3
 8007808:	4620      	mov	r0, r4
 800780a:	f7f9 fa1f 	bl	8000c4c <__addsf3>
 800780e:	4603      	mov	r3, r0
 8007810:	4619      	mov	r1, r3
 8007812:	4618      	mov	r0, r3
 8007814:	f7f9 fa1a 	bl	8000c4c <__addsf3>
 8007818:	4603      	mov	r3, r0
 800781a:	4618      	mov	r0, r3
 800781c:	f7f8 fe70 	bl	8000500 <__aeabi_f2d>
 8007820:	4604      	mov	r4, r0
 8007822:	460d      	mov	r5, r1
 8007824:	4b1d      	ldr	r3, [pc, #116]	@ (800789c <Read_DMP+0x2ac>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a1c      	ldr	r2, [pc, #112]	@ (800789c <Read_DMP+0x2ac>)
 800782a:	6812      	ldr	r2, [r2, #0]
 800782c:	4611      	mov	r1, r2
 800782e:	4618      	mov	r0, r3
 8007830:	f7f9 fb14 	bl	8000e5c <__aeabi_fmul>
 8007834:	4603      	mov	r3, r0
 8007836:	461e      	mov	r6, r3
 8007838:	4b19      	ldr	r3, [pc, #100]	@ (80078a0 <Read_DMP+0x2b0>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a18      	ldr	r2, [pc, #96]	@ (80078a0 <Read_DMP+0x2b0>)
 800783e:	6812      	ldr	r2, [r2, #0]
 8007840:	4611      	mov	r1, r2
 8007842:	4618      	mov	r0, r3
 8007844:	f7f9 fb0a 	bl	8000e5c <__aeabi_fmul>
 8007848:	4603      	mov	r3, r0
 800784a:	4619      	mov	r1, r3
 800784c:	4630      	mov	r0, r6
 800784e:	f7f9 f9fd 	bl	8000c4c <__addsf3>
 8007852:	4603      	mov	r3, r0
 8007854:	461e      	mov	r6, r3
 8007856:	4b13      	ldr	r3, [pc, #76]	@ (80078a4 <Read_DMP+0x2b4>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a12      	ldr	r2, [pc, #72]	@ (80078a4 <Read_DMP+0x2b4>)
 800785c:	6812      	ldr	r2, [r2, #0]
 800785e:	4611      	mov	r1, r2
 8007860:	4618      	mov	r0, r3
 8007862:	f7f9 fafb 	bl	8000e5c <__aeabi_fmul>
 8007866:	4603      	mov	r3, r0
 8007868:	4619      	mov	r1, r3
 800786a:	4630      	mov	r0, r6
 800786c:	f7f9 f9ec 	bl	8000c48 <__aeabi_fsub>
 8007870:	4603      	mov	r3, r0
 8007872:	461e      	mov	r6, r3
 8007874:	4b0c      	ldr	r3, [pc, #48]	@ (80078a8 <Read_DMP+0x2b8>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a0b      	ldr	r2, [pc, #44]	@ (80078a8 <Read_DMP+0x2b8>)
 800787a:	6812      	ldr	r2, [r2, #0]
 800787c:	4611      	mov	r1, r2
 800787e:	4618      	mov	r0, r3
 8007880:	e018      	b.n	80078b4 <Read_DMP+0x2c4>
 8007882:	bf00      	nop
 8007884:	f3af 8000 	nop.w
 8007888:	66666666 	.word	0x66666666
 800788c:	404ca666 	.word	0x404ca666
 8007890:	200005ee 	.word	0x200005ee
 8007894:	200005e8 	.word	0x200005e8
 8007898:	200005e0 	.word	0x200005e0
 800789c:	20000094 	.word	0x20000094
 80078a0:	200005fc 	.word	0x200005fc
 80078a4:	20000600 	.word	0x20000600
 80078a8:	20000604 	.word	0x20000604
 80078ac:	200005f0 	.word	0x200005f0
 80078b0:	200005f4 	.word	0x200005f4
 80078b4:	f7f9 fad2 	bl	8000e5c <__aeabi_fmul>
 80078b8:	4603      	mov	r3, r0
 80078ba:	4619      	mov	r1, r3
 80078bc:	4630      	mov	r0, r6
 80078be:	f7f9 f9c3 	bl	8000c48 <__aeabi_fsub>
 80078c2:	4603      	mov	r3, r0
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7f8 fe1b 	bl	8000500 <__aeabi_f2d>
 80078ca:	4602      	mov	r2, r0
 80078cc:	460b      	mov	r3, r1
 80078ce:	4620      	mov	r0, r4
 80078d0:	4629      	mov	r1, r5
 80078d2:	f009 fe51 	bl	8011578 <atan2>
 80078d6:	a30a      	add	r3, pc, #40	@ (adr r3, 8007900 <Read_DMP+0x310>)
 80078d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078dc:	f7f8 fe68 	bl	80005b0 <__aeabi_dmul>
 80078e0:	4602      	mov	r2, r0
 80078e2:	460b      	mov	r3, r1
 80078e4:	4610      	mov	r0, r2
 80078e6:	4619      	mov	r1, r3
 80078e8:	f7f9 f95a 	bl	8000ba0 <__aeabi_d2f>
 80078ec:	4603      	mov	r3, r0
 80078ee:	4a06      	ldr	r2, [pc, #24]	@ (8007908 <Read_DMP+0x318>)
 80078f0:	6013      	str	r3, [r2, #0]
    }
}
 80078f2:	bf00      	nop
 80078f4:	371c      	adds	r7, #28
 80078f6:	46bd      	mov	sp, r7
 80078f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078fa:	bf00      	nop
 80078fc:	f3af 8000 	nop.w
 8007900:	66666666 	.word	0x66666666
 8007904:	404ca666 	.word	0x404ca666
 8007908:	200005f8 	.word	0x200005f8

0800790c <MPU6050_EXTI_Init>:
}

//  FONCTION CRITIQUE : Configuration de l'interruption DMP

void MPU6050_EXTI_Init(void)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	af00      	add	r7, sp, #0
    printf("Configuring MPU6050 interrupt...\r\n");
 8007910:	4812      	ldr	r0, [pc, #72]	@ (800795c <MPU6050_EXTI_Init+0x50>)
 8007912:	f006 f9bb 	bl	800dc8c <puts>

    // Activer l'interruption DMP ready
    IICwriteBit(devAddr, MPU6050_RA_INT_ENABLE, MPU6050_INTERRUPT_DMP_INT_BIT, 1);
 8007916:	2301      	movs	r3, #1
 8007918:	2201      	movs	r2, #1
 800791a:	2138      	movs	r1, #56	@ 0x38
 800791c:	20d0      	movs	r0, #208	@ 0xd0
 800791e:	f7fc fde0 	bl	80044e2 <IICwriteBit>

    // Configurer le pin INT
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_LEVEL_BIT, 0);
 8007922:	2300      	movs	r3, #0
 8007924:	2207      	movs	r2, #7
 8007926:	2137      	movs	r1, #55	@ 0x37
 8007928:	20d0      	movs	r0, #208	@ 0xd0
 800792a:	f7fc fdda 	bl	80044e2 <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_OPEN_BIT, 0);
 800792e:	2300      	movs	r3, #0
 8007930:	2206      	movs	r2, #6
 8007932:	2137      	movs	r1, #55	@ 0x37
 8007934:	20d0      	movs	r0, #208	@ 0xd0
 8007936:	f7fc fdd4 	bl	80044e2 <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_LATCH_INT_EN_BIT, 0);
 800793a:	2300      	movs	r3, #0
 800793c:	2205      	movs	r2, #5
 800793e:	2137      	movs	r1, #55	@ 0x37
 8007940:	20d0      	movs	r0, #208	@ 0xd0
 8007942:	f7fc fdce 	bl	80044e2 <IICwriteBit>
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_INT_RD_CLEAR_BIT, 1);
 8007946:	2301      	movs	r3, #1
 8007948:	2204      	movs	r2, #4
 800794a:	2137      	movs	r1, #55	@ 0x37
 800794c:	20d0      	movs	r0, #208	@ 0xd0
 800794e:	f7fc fdc8 	bl	80044e2 <IICwriteBit>

    printf("MPU6050 interrupt configured!\r\n");
 8007952:	4803      	ldr	r0, [pc, #12]	@ (8007960 <MPU6050_EXTI_Init+0x54>)
 8007954:	f006 f99a 	bl	800dc8c <puts>
}
 8007958:	bf00      	nop
 800795a:	bd80      	pop	{r7, pc}
 800795c:	08012580 	.word	0x08012580
 8007960:	080125a4 	.word	0x080125a4

08007964 <OLED_Init>:
 * Efface lcran
 * Met le curseur en haut  gauche
 * Indique que lOLED est prt
 */
void OLED_Init(void)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
    /* A little delay */
    uint32_t p = 2500;
 800796a:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 800796e:	607b      	str	r3, [r7, #4]
    while (p > 0)
 8007970:	e002      	b.n	8007978 <OLED_Init+0x14>
        p--;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	3b01      	subs	r3, #1
 8007976:	607b      	str	r3, [r7, #4]
    while (p > 0)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1f9      	bne.n	8007972 <OLED_Init+0xe>

    /* Init LCD */
    SSD1306_WRITECOMMAND(0xae);		      // display off
 800797e:	22ae      	movs	r2, #174	@ 0xae
 8007980:	2100      	movs	r1, #0
 8007982:	203c      	movs	r0, #60	@ 0x3c
 8007984:	f000 fa0f 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa6);          // affichage normal
 8007988:	22a6      	movs	r2, #166	@ 0xa6
 800798a:	2100      	movs	r1, #0
 800798c:	203c      	movs	r0, #60	@ 0x3c
 800798e:	f000 fa0a 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xAE);        	// DISPLAYOFF
 8007992:	22ae      	movs	r2, #174	@ 0xae
 8007994:	2100      	movs	r1, #0
 8007996:	203c      	movs	r0, #60	@ 0x3c
 8007998:	f000 fa05 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xD5);        	// SETDISPLAYCLOCKDIV
 800799c:	22d5      	movs	r2, #213	@ 0xd5
 800799e:	2100      	movs	r1, #0
 80079a0:	203c      	movs	r0, #60	@ 0x3c
 80079a2:	f000 fa00 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x80);        	// the suggested ratio 0x80
 80079a6:	2280      	movs	r2, #128	@ 0x80
 80079a8:	2100      	movs	r1, #0
 80079aa:	203c      	movs	r0, #60	@ 0x3c
 80079ac:	f000 f9fb 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xA8);        	// SSD1306_SETMULTIPLEX
 80079b0:	22a8      	movs	r2, #168	@ 0xa8
 80079b2:	2100      	movs	r1, #0
 80079b4:	203c      	movs	r0, #60	@ 0x3c
 80079b6:	f000 f9f6 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x1F);
 80079ba:	221f      	movs	r2, #31
 80079bc:	2100      	movs	r1, #0
 80079be:	203c      	movs	r0, #60	@ 0x3c
 80079c0:	f000 f9f1 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xD3);        	// SETDISPLAYOFFSET
 80079c4:	22d3      	movs	r2, #211	@ 0xd3
 80079c6:	2100      	movs	r1, #0
 80079c8:	203c      	movs	r0, #60	@ 0x3c
 80079ca:	f000 f9ec 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x00);         	// no offset
 80079ce:	2200      	movs	r2, #0
 80079d0:	2100      	movs	r1, #0
 80079d2:	203c      	movs	r0, #60	@ 0x3c
 80079d4:	f000 f9e7 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x40 | 0x0);  	// SETSTARTLINE
 80079d8:	2240      	movs	r2, #64	@ 0x40
 80079da:	2100      	movs	r1, #0
 80079dc:	203c      	movs	r0, #60	@ 0x3c
 80079de:	f000 f9e2 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x8D);        	// CHARGEPUMP
 80079e2:	228d      	movs	r2, #141	@ 0x8d
 80079e4:	2100      	movs	r1, #0
 80079e6:	203c      	movs	r0, #60	@ 0x3c
 80079e8:	f000 f9dd 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x14);          // 0x014 enable, 0x010 disable
 80079ec:	2214      	movs	r2, #20
 80079ee:	2100      	movs	r1, #0
 80079f0:	203c      	movs	r0, #60	@ 0x3c
 80079f2:	f000 f9d8 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x20);          // com pin HW config, sequential com pin config (bit 4), disable left/right remap (bit 5),
 80079f6:	2220      	movs	r2, #32
 80079f8:	2100      	movs	r1, #0
 80079fa:	203c      	movs	r0, #60	@ 0x3c
 80079fc:	f000 f9d3 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x02);          // 0x12 //128x32 OLED: 0x002,  128x32 OLED 0x012
 8007a00:	2202      	movs	r2, #2
 8007a02:	2100      	movs	r1, #0
 8007a04:	203c      	movs	r0, #60	@ 0x3c
 8007a06:	f000 f9ce 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa1);          // segment remap a0/a1
 8007a0a:	22a1      	movs	r2, #161	@ 0xa1
 8007a0c:	2100      	movs	r1, #0
 8007a0e:	203c      	movs	r0, #60	@ 0x3c
 8007a10:	f000 f9c9 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xc8);          // c0: scan dir normal, c8: reverse
 8007a14:	22c8      	movs	r2, #200	@ 0xc8
 8007a16:	2100      	movs	r1, #0
 8007a18:	203c      	movs	r0, #60	@ 0x3c
 8007a1a:	f000 f9c4 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xda);
 8007a1e:	22da      	movs	r2, #218	@ 0xda
 8007a20:	2100      	movs	r1, #0
 8007a22:	203c      	movs	r0, #60	@ 0x3c
 8007a24:	f000 f9bf 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x02);          // com pin HW config, sequential com pin config (bit 4), disable left/right remap (bit 5)
 8007a28:	2202      	movs	r2, #2
 8007a2a:	2100      	movs	r1, #0
 8007a2c:	203c      	movs	r0, #60	@ 0x3c
 8007a2e:	f000 f9ba 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x81);
 8007a32:	2281      	movs	r2, #129	@ 0x81
 8007a34:	2100      	movs	r1, #0
 8007a36:	203c      	movs	r0, #60	@ 0x3c
 8007a38:	f000 f9b5 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xcf);          // [2] set contrast control
 8007a3c:	22cf      	movs	r2, #207	@ 0xcf
 8007a3e:	2100      	movs	r1, #0
 8007a40:	203c      	movs	r0, #60	@ 0x3c
 8007a42:	f000 f9b0 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xd9);
 8007a46:	22d9      	movs	r2, #217	@ 0xd9
 8007a48:	2100      	movs	r1, #0
 8007a4a:	203c      	movs	r0, #60	@ 0x3c
 8007a4c:	f000 f9ab 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xf1);          // [2] pre-charge period 0x022/f1
 8007a50:	22f1      	movs	r2, #241	@ 0xf1
 8007a52:	2100      	movs	r1, #0
 8007a54:	203c      	movs	r0, #60	@ 0x3c
 8007a56:	f000 f9a6 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xdb);
 8007a5a:	22db      	movs	r2, #219	@ 0xdb
 8007a5c:	2100      	movs	r1, #0
 8007a5e:	203c      	movs	r0, #60	@ 0x3c
 8007a60:	f000 f9a1 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x40);          // vcomh deselect level
 8007a64:	2240      	movs	r2, #64	@ 0x40
 8007a66:	2100      	movs	r1, #0
 8007a68:	203c      	movs	r0, #60	@ 0x3c
 8007a6a:	f000 f99c 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0x2e);          // Disable scroll
 8007a6e:	222e      	movs	r2, #46	@ 0x2e
 8007a70:	2100      	movs	r1, #0
 8007a72:	203c      	movs	r0, #60	@ 0x3c
 8007a74:	f000 f997 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa4);          // output ram to display
 8007a78:	22a4      	movs	r2, #164	@ 0xa4
 8007a7a:	2100      	movs	r1, #0
 8007a7c:	203c      	movs	r0, #60	@ 0x3c
 8007a7e:	f000 f992 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xa6);          // none inverted normal display mode
 8007a82:	22a6      	movs	r2, #166	@ 0xa6
 8007a84:	2100      	movs	r1, #0
 8007a86:	203c      	movs	r0, #60	@ 0x3c
 8007a88:	f000 f98d 	bl	8007da6 <ssd1306_I2C_Write>
    SSD1306_WRITECOMMAND(0xaf);          // display on
 8007a8c:	22af      	movs	r2, #175	@ 0xaf
 8007a8e:	2100      	movs	r1, #0
 8007a90:	203c      	movs	r0, #60	@ 0x3c
 8007a92:	f000 f988 	bl	8007da6 <ssd1306_I2C_Write>

    /* Clear screen */
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8007a96:	2000      	movs	r0, #0
 8007a98:	f000 f840 	bl	8007b1c <SSD1306_Fill>

    /* Update screen */
    SSD1306_UpdateScreen();
 8007a9c:	f000 f810 	bl	8007ac0 <SSD1306_UpdateScreen>

    /* Set default values */
    SSD1306.CurrentX = 0;
 8007aa0:	4b06      	ldr	r3, [pc, #24]	@ (8007abc <OLED_Init+0x158>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8007aa6:	4b05      	ldr	r3, [pc, #20]	@ (8007abc <OLED_Init+0x158>)
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	805a      	strh	r2, [r3, #2]

    /* Initialized OK */
    SSD1306.Initialized = 1;
 8007aac:	4b03      	ldr	r3, [pc, #12]	@ (8007abc <OLED_Init+0x158>)
 8007aae:	2201      	movs	r2, #1
 8007ab0:	715a      	strb	r2, [r3, #5]

}
 8007ab2:	bf00      	nop
 8007ab4:	3708      	adds	r7, #8
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	20000808 	.word	0x20000808

08007ac0 <SSD1306_UpdateScreen>:
 * n = colonne
 * Envoie chaque octet du buffer  lcran.
 */

void SSD1306_UpdateScreen(void)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
    uint8_t m;

    for (m = 0; m < 8; m++)
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	71fb      	strb	r3, [r7, #7]
 8007aca:	e01d      	b.n	8007b08 <SSD1306_UpdateScreen+0x48>
    {
        SSD1306_WRITECOMMAND(0xB0 + m);
 8007acc:	79fb      	ldrb	r3, [r7, #7]
 8007ace:	3b50      	subs	r3, #80	@ 0x50
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	2100      	movs	r1, #0
 8007ad6:	203c      	movs	r0, #60	@ 0x3c
 8007ad8:	f000 f965 	bl	8007da6 <ssd1306_I2C_Write>
        SSD1306_WRITECOMMAND(0x00);
 8007adc:	2200      	movs	r2, #0
 8007ade:	2100      	movs	r1, #0
 8007ae0:	203c      	movs	r0, #60	@ 0x3c
 8007ae2:	f000 f960 	bl	8007da6 <ssd1306_I2C_Write>
        SSD1306_WRITECOMMAND(0x10);
 8007ae6:	2210      	movs	r2, #16
 8007ae8:	2100      	movs	r1, #0
 8007aea:	203c      	movs	r0, #60	@ 0x3c
 8007aec:	f000 f95b 	bl	8007da6 <ssd1306_I2C_Write>

        /* Write multi data */
        ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8007af0:	79fb      	ldrb	r3, [r7, #7]
 8007af2:	01db      	lsls	r3, r3, #7
 8007af4:	4a08      	ldr	r2, [pc, #32]	@ (8007b18 <SSD1306_UpdateScreen+0x58>)
 8007af6:	441a      	add	r2, r3
 8007af8:	2380      	movs	r3, #128	@ 0x80
 8007afa:	2140      	movs	r1, #64	@ 0x40
 8007afc:	203c      	movs	r0, #60	@ 0x3c
 8007afe:	f000 f93c 	bl	8007d7a <ssd1306_I2C_WriteMulti>
    for (m = 0; m < 8; m++)
 8007b02:	79fb      	ldrb	r3, [r7, #7]
 8007b04:	3301      	adds	r3, #1
 8007b06:	71fb      	strb	r3, [r7, #7]
 8007b08:	79fb      	ldrb	r3, [r7, #7]
 8007b0a:	2b07      	cmp	r3, #7
 8007b0c:	d9de      	bls.n	8007acc <SSD1306_UpdateScreen+0xc>
    }
}
 8007b0e:	bf00      	nop
 8007b10:	bf00      	nop
 8007b12:	3708      	adds	r7, #8
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	20000608 	.word	0x20000608

08007b1c <SSD1306_Fill>:
/*
 * Remplit le buffer entier avec 0 (teint) ou 1 (allum)
 * Pas encore envoy  lcran, cest juste la RAM.
 */
void SSD1306_Fill(SSD1306_COLOR_t color)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	4603      	mov	r3, r0
 8007b24:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8007b26:	79fb      	ldrb	r3, [r7, #7]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <SSD1306_Fill+0x14>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	e000      	b.n	8007b32 <SSD1306_Fill+0x16>
 8007b30:	23ff      	movs	r3, #255	@ 0xff
 8007b32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b36:	4619      	mov	r1, r3
 8007b38:	4803      	ldr	r0, [pc, #12]	@ (8007b48 <SSD1306_Fill+0x2c>)
 8007b3a:	f006 f9b9 	bl	800deb0 <memset>
}
 8007b3e:	bf00      	nop
 8007b40:	3708      	adds	r7, #8
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	20000608 	.word	0x20000608

08007b4c <SSD1306_DrawPixel>:
 * 1 << (y%8)  choisit le bit du pixel dans loctet
 * Inversion possible si Inverted = 1
 * Rsum : Met un pixel blanc ou noir dans le buffer RAM.
 */
void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	4603      	mov	r3, r0
 8007b54:	80fb      	strh	r3, [r7, #6]
 8007b56:	460b      	mov	r3, r1
 8007b58:	80bb      	strh	r3, [r7, #4]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	70fb      	strb	r3, [r7, #3]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8007b5e:	88fb      	ldrh	r3, [r7, #6]
 8007b60:	2b7f      	cmp	r3, #127	@ 0x7f
 8007b62:	d848      	bhi.n	8007bf6 <SSD1306_DrawPixel+0xaa>
 8007b64:	88bb      	ldrh	r3, [r7, #4]
 8007b66:	2b1f      	cmp	r3, #31
 8007b68:	d845      	bhi.n	8007bf6 <SSD1306_DrawPixel+0xaa>
    {
        return; // Error, out of range
    }

    /*  Check if a pixel is inverted */
    if (SSD1306.Inverted)
 8007b6a:	4b25      	ldr	r3, [pc, #148]	@ (8007c00 <SSD1306_DrawPixel+0xb4>)
 8007b6c:	791b      	ldrb	r3, [r3, #4]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d006      	beq.n	8007b80 <SSD1306_DrawPixel+0x34>
    {
        color = (SSD1306_COLOR_t)!color;
 8007b72:	78fb      	ldrb	r3, [r7, #3]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	bf0c      	ite	eq
 8007b78:	2301      	moveq	r3, #1
 8007b7a:	2300      	movne	r3, #0
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	70fb      	strb	r3, [r7, #3]
    }

    /*  Setting Color */
    if (color == SSD1306_COLOR_WHITE)
 8007b80:	78fb      	ldrb	r3, [r7, #3]
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d11a      	bne.n	8007bbc <SSD1306_DrawPixel+0x70>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8007b86:	88fa      	ldrh	r2, [r7, #6]
 8007b88:	88bb      	ldrh	r3, [r7, #4]
 8007b8a:	08db      	lsrs	r3, r3, #3
 8007b8c:	b298      	uxth	r0, r3
 8007b8e:	4603      	mov	r3, r0
 8007b90:	01db      	lsls	r3, r3, #7
 8007b92:	4413      	add	r3, r2
 8007b94:	4a1b      	ldr	r2, [pc, #108]	@ (8007c04 <SSD1306_DrawPixel+0xb8>)
 8007b96:	5cd3      	ldrb	r3, [r2, r3]
 8007b98:	b25a      	sxtb	r2, r3
 8007b9a:	88bb      	ldrh	r3, [r7, #4]
 8007b9c:	f003 0307 	and.w	r3, r3, #7
 8007ba0:	2101      	movs	r1, #1
 8007ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ba6:	b25b      	sxtb	r3, r3
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	b259      	sxtb	r1, r3
 8007bac:	88fa      	ldrh	r2, [r7, #6]
 8007bae:	4603      	mov	r3, r0
 8007bb0:	01db      	lsls	r3, r3, #7
 8007bb2:	4413      	add	r3, r2
 8007bb4:	b2c9      	uxtb	r1, r1
 8007bb6:	4a13      	ldr	r2, [pc, #76]	@ (8007c04 <SSD1306_DrawPixel+0xb8>)
 8007bb8:	54d1      	strb	r1, [r2, r3]
 8007bba:	e01d      	b.n	8007bf8 <SSD1306_DrawPixel+0xac>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8007bbc:	88fa      	ldrh	r2, [r7, #6]
 8007bbe:	88bb      	ldrh	r3, [r7, #4]
 8007bc0:	08db      	lsrs	r3, r3, #3
 8007bc2:	b298      	uxth	r0, r3
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	01db      	lsls	r3, r3, #7
 8007bc8:	4413      	add	r3, r2
 8007bca:	4a0e      	ldr	r2, [pc, #56]	@ (8007c04 <SSD1306_DrawPixel+0xb8>)
 8007bcc:	5cd3      	ldrb	r3, [r2, r3]
 8007bce:	b25a      	sxtb	r2, r3
 8007bd0:	88bb      	ldrh	r3, [r7, #4]
 8007bd2:	f003 0307 	and.w	r3, r3, #7
 8007bd6:	2101      	movs	r1, #1
 8007bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007bdc:	b25b      	sxtb	r3, r3
 8007bde:	43db      	mvns	r3, r3
 8007be0:	b25b      	sxtb	r3, r3
 8007be2:	4013      	ands	r3, r2
 8007be4:	b259      	sxtb	r1, r3
 8007be6:	88fa      	ldrh	r2, [r7, #6]
 8007be8:	4603      	mov	r3, r0
 8007bea:	01db      	lsls	r3, r3, #7
 8007bec:	4413      	add	r3, r2
 8007bee:	b2c9      	uxtb	r1, r1
 8007bf0:	4a04      	ldr	r2, [pc, #16]	@ (8007c04 <SSD1306_DrawPixel+0xb8>)
 8007bf2:	54d1      	strb	r1, [r2, r3]
 8007bf4:	e000      	b.n	8007bf8 <SSD1306_DrawPixel+0xac>
        return; // Error, out of range
 8007bf6:	bf00      	nop
    }
}
 8007bf8:	370c      	adds	r7, #12
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bc80      	pop	{r7}
 8007bfe:	4770      	bx	lr
 8007c00:	20000808 	.word	0x20000808
 8007c04:	20000608 	.word	0x20000608

08007c08 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	4603      	mov	r3, r0
 8007c10:	460a      	mov	r2, r1
 8007c12:	80fb      	strh	r3, [r7, #6]
 8007c14:	4613      	mov	r3, r2
 8007c16:	80bb      	strh	r3, [r7, #4]
    SSD1306.CurrentX = x;
 8007c18:	4a05      	ldr	r2, [pc, #20]	@ (8007c30 <SSD1306_GotoXY+0x28>)
 8007c1a:	88fb      	ldrh	r3, [r7, #6]
 8007c1c:	8013      	strh	r3, [r2, #0]
    SSD1306.CurrentY = y;
 8007c1e:	4a04      	ldr	r2, [pc, #16]	@ (8007c30 <SSD1306_GotoXY+0x28>)
 8007c20:	88bb      	ldrh	r3, [r7, #4]
 8007c22:	8053      	strh	r3, [r2, #2]
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bc80      	pop	{r7}
 8007c2c:	4770      	bx	lr
 8007c2e:	bf00      	nop
 8007c30:	20000808 	.word	0x20000808

08007c34 <SSD1306_Putc>:
 * Lit le bitmap du caractre dans la font
 * Met chaque pixel dans le buffer avec SSD1306_DrawPixel
 * Avance CurrentX pour le caractre suivant
 */
char SSD1306_Putc(char ch, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	6039      	str	r1, [r7, #0]
 8007c3e:	71fb      	strb	r3, [r7, #7]
 8007c40:	4613      	mov	r3, r2
 8007c42:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    if (
        SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8007c44:	4b39      	ldr	r3, [pc, #228]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007c46:	881b      	ldrh	r3, [r3, #0]
 8007c48:	461a      	mov	r2, r3
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	4413      	add	r3, r2
    if (
 8007c50:	2b7f      	cmp	r3, #127	@ 0x7f
 8007c52:	dc07      	bgt.n	8007c64 <SSD1306_Putc+0x30>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight))
 8007c54:	4b35      	ldr	r3, [pc, #212]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007c56:	885b      	ldrh	r3, [r3, #2]
 8007c58:	461a      	mov	r2, r3
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	785b      	ldrb	r3, [r3, #1]
 8007c5e:	4413      	add	r3, r2
        SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8007c60:	2b1f      	cmp	r3, #31
 8007c62:	dd01      	ble.n	8007c68 <SSD1306_Putc+0x34>
    {
        return 0;
 8007c64:	2300      	movs	r3, #0
 8007c66:	e05d      	b.n	8007d24 <SSD1306_Putc+0xf0>
    }

    for (i = 0; i < Font->FontHeight; i++)
 8007c68:	2300      	movs	r3, #0
 8007c6a:	617b      	str	r3, [r7, #20]
 8007c6c:	e04b      	b.n	8007d06 <SSD1306_Putc+0xd2>
    {
        b = Font->data[(ch - 32) * Font->FontHeight + i];
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	685a      	ldr	r2, [r3, #4]
 8007c72:	79fb      	ldrb	r3, [r7, #7]
 8007c74:	3b20      	subs	r3, #32
 8007c76:	6839      	ldr	r1, [r7, #0]
 8007c78:	7849      	ldrb	r1, [r1, #1]
 8007c7a:	fb01 f303 	mul.w	r3, r1, r3
 8007c7e:	4619      	mov	r1, r3
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	440b      	add	r3, r1
 8007c84:	005b      	lsls	r3, r3, #1
 8007c86:	4413      	add	r3, r2
 8007c88:	881b      	ldrh	r3, [r3, #0]
 8007c8a:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++)
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	613b      	str	r3, [r7, #16]
 8007c90:	e030      	b.n	8007cf4 <SSD1306_Putc+0xc0>
        {
            if ((b << j) & 0x8000)
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	fa02 f303 	lsl.w	r3, r2, r3
 8007c9a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d010      	beq.n	8007cc4 <SSD1306_Putc+0x90>
            {
                SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)color);
 8007ca2:	4b22      	ldr	r3, [pc, #136]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007ca4:	881a      	ldrh	r2, [r3, #0]
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	4413      	add	r3, r2
 8007cac:	b298      	uxth	r0, r3
 8007cae:	4b1f      	ldr	r3, [pc, #124]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007cb0:	885a      	ldrh	r2, [r3, #2]
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	4413      	add	r3, r2
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	79ba      	ldrb	r2, [r7, #6]
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	f7ff ff45 	bl	8007b4c <SSD1306_DrawPixel>
 8007cc2:	e014      	b.n	8007cee <SSD1306_Putc+0xba>
            }
            else
            {
                SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8007cc4:	4b19      	ldr	r3, [pc, #100]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007cc6:	881a      	ldrh	r2, [r3, #0]
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	4413      	add	r3, r2
 8007cce:	b298      	uxth	r0, r3
 8007cd0:	4b16      	ldr	r3, [pc, #88]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007cd2:	885a      	ldrh	r2, [r3, #2]
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	4413      	add	r3, r2
 8007cda:	b299      	uxth	r1, r3
 8007cdc:	79bb      	ldrb	r3, [r7, #6]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	bf0c      	ite	eq
 8007ce2:	2301      	moveq	r3, #1
 8007ce4:	2300      	movne	r3, #0
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	461a      	mov	r2, r3
 8007cea:	f7ff ff2f 	bl	8007b4c <SSD1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++)
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	613b      	str	r3, [r7, #16]
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d3c8      	bcc.n	8007c92 <SSD1306_Putc+0x5e>
    for (i = 0; i < Font->FontHeight; i++)
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	3301      	adds	r3, #1
 8007d04:	617b      	str	r3, [r7, #20]
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	785b      	ldrb	r3, [r3, #1]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d3ad      	bcc.n	8007c6e <SSD1306_Putc+0x3a>
            }
        }
    }

    /* Increase pointer */
    SSD1306.CurrentX += Font->FontWidth;
 8007d12:	4b06      	ldr	r3, [pc, #24]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007d14:	881b      	ldrh	r3, [r3, #0]
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	7812      	ldrb	r2, [r2, #0]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	4b03      	ldr	r3, [pc, #12]	@ (8007d2c <SSD1306_Putc+0xf8>)
 8007d20:	801a      	strh	r2, [r3, #0]

    /* Return character written */
    return ch;
 8007d22:	79fb      	ldrb	r3, [r7, #7]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3718      	adds	r7, #24
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	20000808 	.word	0x20000808

08007d30 <SSD1306_Puts>:

/*
 * crit une chane de caractres en appelant SSD1306_Putc sur chaque lettre
 */
char SSD1306_Puts(char *str, FontDef_t *Font, SSD1306_COLOR_t color)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	60b9      	str	r1, [r7, #8]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	71fb      	strb	r3, [r7, #7]
    /* Write characters */
    while (*str)
 8007d3e:	e012      	b.n	8007d66 <SSD1306_Puts+0x36>
    {
        /* Write character by character */
        if (SSD1306_Putc(*str, Font, color) != *str)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	781b      	ldrb	r3, [r3, #0]
 8007d44:	79fa      	ldrb	r2, [r7, #7]
 8007d46:	68b9      	ldr	r1, [r7, #8]
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f7ff ff73 	bl	8007c34 <SSD1306_Putc>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	461a      	mov	r2, r3
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d002      	beq.n	8007d60 <SSD1306_Puts+0x30>
        {
            /* Return error */
            return *str;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	e008      	b.n	8007d72 <SSD1306_Puts+0x42>
        }

        /* Increase string pointer */
        str++;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	3301      	adds	r3, #1
 8007d64:	60fb      	str	r3, [r7, #12]
    while (*str)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1e8      	bne.n	8007d40 <SSD1306_Puts+0x10>
    }

    /* Everything OK, zero should be returned */
    return *str;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	781b      	ldrb	r3, [r3, #0]
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <ssd1306_I2C_WriteMulti>:
}



void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t *data, uint16_t count)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b082      	sub	sp, #8
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	603a      	str	r2, [r7, #0]
 8007d82:	461a      	mov	r2, r3
 8007d84:	4603      	mov	r3, r0
 8007d86:	71fb      	strb	r3, [r7, #7]
 8007d88:	460b      	mov	r3, r1
 8007d8a:	71bb      	strb	r3, [r7, #6]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	80bb      	strh	r3, [r7, #4]
    OLED_i2cWrite(address, reg, count, data);
 8007d90:	88bb      	ldrh	r3, [r7, #4]
 8007d92:	b2da      	uxtb	r2, r3
 8007d94:	79b9      	ldrb	r1, [r7, #6]
 8007d96:	79f8      	ldrb	r0, [r7, #7]
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	f000 f9a9 	bl	80080f0 <OLED_i2cWrite>
}
 8007d9e:	bf00      	nop
 8007da0:	3708      	adds	r7, #8
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}

08007da6 <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b082      	sub	sp, #8
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	4603      	mov	r3, r0
 8007dae:	71fb      	strb	r3, [r7, #7]
 8007db0:	460b      	mov	r3, r1
 8007db2:	71bb      	strb	r3, [r7, #6]
 8007db4:	4613      	mov	r3, r2
 8007db6:	717b      	strb	r3, [r7, #5]
    OLED_i2cWrite(address, reg, 1, &data);
 8007db8:	1d7b      	adds	r3, r7, #5
 8007dba:	79b9      	ldrb	r1, [r7, #6]
 8007dbc:	79f8      	ldrb	r0, [r7, #7]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f000 f996 	bl	80080f0 <OLED_i2cWrite>
}
 8007dc4:	bf00      	nop
 8007dc6:	3708      	adds	r7, #8
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <OLED_Clear>:


/*  OLED Clear Screen */
void OLED_Clear(void)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	af00      	add	r7, sp, #0
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	f7ff fea3 	bl	8007b1c <SSD1306_Fill>
}
 8007dd6:	bf00      	nop
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <OLED_Refresh>:

/*Refresh OLED screen */
void OLED_Refresh(void)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	af00      	add	r7, sp, #0
    SSD1306_UpdateScreen();
 8007dde:	f7ff fe6f 	bl	8007ac0 <SSD1306_UpdateScreen>
}
 8007de2:	bf00      	nop
 8007de4:	bd80      	pop	{r7, pc}
	...

08007de8 <OLED_Draw_String>:

/* crit une chane  une position X,Y et peut rafrachir lcran */
void OLED_Draw_String(char *data, uint8_t x, uint8_t y, bool clear, bool refresh)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	4608      	mov	r0, r1
 8007df2:	4611      	mov	r1, r2
 8007df4:	461a      	mov	r2, r3
 8007df6:	4603      	mov	r3, r0
 8007df8:	70fb      	strb	r3, [r7, #3]
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	70bb      	strb	r3, [r7, #2]
 8007dfe:	4613      	mov	r3, r2
 8007e00:	707b      	strb	r3, [r7, #1]
    if (clear) OLED_Clear();
 8007e02:	787b      	ldrb	r3, [r7, #1]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d001      	beq.n	8007e0c <OLED_Draw_String+0x24>
 8007e08:	f7ff ffe0 	bl	8007dcc <OLED_Clear>
    SSD1306_GotoXY(x, y);
 8007e0c:	78fb      	ldrb	r3, [r7, #3]
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	78ba      	ldrb	r2, [r7, #2]
 8007e12:	b292      	uxth	r2, r2
 8007e14:	4611      	mov	r1, r2
 8007e16:	4618      	mov	r0, r3
 8007e18:	f7ff fef6 	bl	8007c08 <SSD1306_GotoXY>
    SSD1306_Puts(data, &Font_7x10, SSD1306_COLOR_WHITE);
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	4906      	ldr	r1, [pc, #24]	@ (8007e38 <OLED_Draw_String+0x50>)
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f7ff ff85 	bl	8007d30 <SSD1306_Puts>
    if (refresh) OLED_Refresh();
 8007e26:	7c3b      	ldrb	r3, [r7, #16]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d001      	beq.n	8007e30 <OLED_Draw_String+0x48>
 8007e2c:	f7ff ffd5 	bl	8007dda <OLED_Refresh>
}
 8007e30:	bf00      	nop
 8007e32:	3708      	adds	r7, #8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	2000005c 	.word	0x2000005c

08007e3c <OLED_Draw_Line>:

/* crit une ligne de texte  une ligne (ex: ligne 1  Y = 0, ligne 2  Y = 10 pixels) */
void OLED_Draw_Line(char *data, uint8_t line, bool clear, bool refresh)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af02      	add	r7, sp, #8
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	4608      	mov	r0, r1
 8007e46:	4611      	mov	r1, r2
 8007e48:	461a      	mov	r2, r3
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	70fb      	strb	r3, [r7, #3]
 8007e4e:	460b      	mov	r3, r1
 8007e50:	70bb      	strb	r3, [r7, #2]
 8007e52:	4613      	mov	r3, r2
 8007e54:	707b      	strb	r3, [r7, #1]

		if (line > 0 && line <= 3)
 8007e56:	78fb      	ldrb	r3, [r7, #3]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d012      	beq.n	8007e82 <OLED_Draw_Line+0x46>
 8007e5c:	78fb      	ldrb	r3, [r7, #3]
 8007e5e:	2b03      	cmp	r3, #3
 8007e60:	d80f      	bhi.n	8007e82 <OLED_Draw_Line+0x46>
		{
				OLED_Draw_String(data, 0, 10 * (line - 1), clear, refresh);
 8007e62:	78fb      	ldrb	r3, [r7, #3]
 8007e64:	461a      	mov	r2, r3
 8007e66:	0092      	lsls	r2, r2, #2
 8007e68:	4413      	add	r3, r2
 8007e6a:	005b      	lsls	r3, r3, #1
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	3b0a      	subs	r3, #10
 8007e70:	b2da      	uxtb	r2, r3
 8007e72:	78b9      	ldrb	r1, [r7, #2]
 8007e74:	787b      	ldrb	r3, [r7, #1]
 8007e76:	9300      	str	r3, [sp, #0]
 8007e78:	460b      	mov	r3, r1
 8007e7a:	2100      	movs	r1, #0
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f7ff ffb3 	bl	8007de8 <OLED_Draw_String>
		}

}
 8007e82:	bf00      	nop
 8007e84:	3708      	adds	r7, #8
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <Delay_For_Pin>:

#define DELAY_FOR_COUNT      10


static void Delay_For_Pin(uint8_t nCount)
{
 8007e8a:	b480      	push	{r7}
 8007e8c:	b085      	sub	sp, #20
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	4603      	mov	r3, r0
 8007e92:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 8007e94:	2300      	movs	r3, #0
 8007e96:	73fb      	strb	r3, [r7, #15]
    for(; nCount != 0; nCount--)
 8007e98:	e00b      	b.n	8007eb2 <Delay_For_Pin+0x28>
    {
        for (i = 0; i < DELAY_FOR_COUNT; i++);
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	73fb      	strb	r3, [r7, #15]
 8007e9e:	e002      	b.n	8007ea6 <Delay_For_Pin+0x1c>
 8007ea0:	7bfb      	ldrb	r3, [r7, #15]
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	73fb      	strb	r3, [r7, #15]
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	2b09      	cmp	r3, #9
 8007eaa:	d9f9      	bls.n	8007ea0 <Delay_For_Pin+0x16>
    for(; nCount != 0; nCount--)
 8007eac:	79fb      	ldrb	r3, [r7, #7]
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	71fb      	strb	r3, [r7, #7]
 8007eb2:	79fb      	ldrb	r3, [r7, #7]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d1f0      	bne.n	8007e9a <Delay_For_Pin+0x10>
    }
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bc80      	pop	{r7}
 8007ec2:	4770      	bx	lr

08007ec4 <OLED_I2C_Init>:


void OLED_I2C_Init(void)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	af00      	add	r7, sp, #0
		OLED_IIC_Init();
 8007ec8:	f000 f812 	bl	8007ef0 <OLED_IIC_Init>
		OLED_Init();// OLED initialization
 8007ecc:	f7ff fd4a 	bl	8007964 <OLED_Init>

		OLED_Draw_Line("oled init success!", 1, true, true);
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	2101      	movs	r1, #1
 8007ed6:	4804      	ldr	r0, [pc, #16]	@ (8007ee8 <OLED_I2C_Init+0x24>)
 8007ed8:	f7ff ffb0 	bl	8007e3c <OLED_Draw_Line>
		printf("suis l");
 8007edc:	4803      	ldr	r0, [pc, #12]	@ (8007eec <OLED_I2C_Init+0x28>)
 8007ede:	f005 fe6d 	bl	800dbbc <iprintf>
}
 8007ee2:	bf00      	nop
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	080125c4 	.word	0x080125c4
 8007eec:	080125d8 	.word	0x080125d8

08007ef0 <OLED_IIC_Init>:

/*
 * Initialisation
 */
void OLED_IIC_Init(void)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 1 << 3;   // Enable peripheral IO PORTB clock first
 8007ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8007f20 <OLED_IIC_Init+0x30>)
 8007ef6:	699b      	ldr	r3, [r3, #24]
 8007ef8:	4a09      	ldr	r2, [pc, #36]	@ (8007f20 <OLED_IIC_Init+0x30>)
 8007efa:	f043 0308 	orr.w	r3, r3, #8
 8007efe:	6193      	str	r3, [r2, #24]
    GPIOB->CRH &= 0XFFFFFF00; //Push-pull output
 8007f00:	4b08      	ldr	r3, [pc, #32]	@ (8007f24 <OLED_IIC_Init+0x34>)
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	4a07      	ldr	r2, [pc, #28]	@ (8007f24 <OLED_IIC_Init+0x34>)
 8007f06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007f0a:	6053      	str	r3, [r2, #4]
    GPIOB->CRH |= 0X00000033;
 8007f0c:	4b05      	ldr	r3, [pc, #20]	@ (8007f24 <OLED_IIC_Init+0x34>)
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	4a04      	ldr	r2, [pc, #16]	@ (8007f24 <OLED_IIC_Init+0x34>)
 8007f12:	f043 0333 	orr.w	r3, r3, #51	@ 0x33
 8007f16:	6053      	str	r3, [r2, #4]
}
 8007f18:	bf00      	nop
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bc80      	pop	{r7}
 8007f1e:	4770      	bx	lr
 8007f20:	40021000 	.word	0x40021000
 8007f24:	40010c00 	.word	0x40010c00

08007f28 <OLED_IIC_Start>:



int OLED_IIC_Start(void)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	af00      	add	r7, sp, #0
    OLED_SDA_OUT(); // sda line output
 8007f2c:	4b16      	ldr	r3, [pc, #88]	@ (8007f88 <OLED_IIC_Start+0x60>)
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	4a15      	ldr	r2, [pc, #84]	@ (8007f88 <OLED_IIC_Start+0x60>)
 8007f32:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f36:	6053      	str	r3, [r2, #4]
 8007f38:	4b13      	ldr	r3, [pc, #76]	@ (8007f88 <OLED_IIC_Start+0x60>)
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	4a12      	ldr	r2, [pc, #72]	@ (8007f88 <OLED_IIC_Start+0x60>)
 8007f3e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8007f42:	6053      	str	r3, [r2, #4]
    OLED_IIC_SDA = 1;
 8007f44:	4b11      	ldr	r3, [pc, #68]	@ (8007f8c <OLED_IIC_Start+0x64>)
 8007f46:	2201      	movs	r2, #1
 8007f48:	601a      	str	r2, [r3, #0]
    if (!OLED_READ_SDA)
 8007f4a:	4b11      	ldr	r3, [pc, #68]	@ (8007f90 <OLED_IIC_Start+0x68>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d101      	bne.n	8007f56 <OLED_IIC_Start+0x2e>
        return 0;
 8007f52:	2300      	movs	r3, #0
 8007f54:	e015      	b.n	8007f82 <OLED_IIC_Start+0x5a>
    OLED_IIC_SCL = 1;
 8007f56:	4b0f      	ldr	r3, [pc, #60]	@ (8007f94 <OLED_IIC_Start+0x6c>)
 8007f58:	2201      	movs	r2, #1
 8007f5a:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 8007f5c:	2001      	movs	r0, #1
 8007f5e:	f7ff ff94 	bl	8007e8a <Delay_For_Pin>
    OLED_IIC_SDA = 0; //START:when CLK is high,DATA change form high to low
 8007f62:	4b0a      	ldr	r3, [pc, #40]	@ (8007f8c <OLED_IIC_Start+0x64>)
 8007f64:	2200      	movs	r2, #0
 8007f66:	601a      	str	r2, [r3, #0]
    if (OLED_READ_SDA)
 8007f68:	4b09      	ldr	r3, [pc, #36]	@ (8007f90 <OLED_IIC_Start+0x68>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d001      	beq.n	8007f74 <OLED_IIC_Start+0x4c>
        return 0;
 8007f70:	2300      	movs	r3, #0
 8007f72:	e006      	b.n	8007f82 <OLED_IIC_Start+0x5a>
    Delay_For_Pin(2);
 8007f74:	2002      	movs	r0, #2
 8007f76:	f7ff ff88 	bl	8007e8a <Delay_For_Pin>
    OLED_IIC_SCL = 0; // bus and prepare to send or receive data
 8007f7a:	4b06      	ldr	r3, [pc, #24]	@ (8007f94 <OLED_IIC_Start+0x6c>)
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	601a      	str	r2, [r3, #0]
    return 1;
 8007f80:	2301      	movs	r3, #1
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	40010c00 	.word	0x40010c00
 8007f8c:	422181a4 	.word	0x422181a4
 8007f90:	42218124 	.word	0x42218124
 8007f94:	422181a0 	.word	0x422181a0

08007f98 <OLED_IIC_Stop>:


void OLED_IIC_Stop(void)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	af00      	add	r7, sp, #0
    OLED_SDA_OUT(); // sda line output
 8007f9c:	4b11      	ldr	r3, [pc, #68]	@ (8007fe4 <OLED_IIC_Stop+0x4c>)
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	4a10      	ldr	r2, [pc, #64]	@ (8007fe4 <OLED_IIC_Stop+0x4c>)
 8007fa2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007fa6:	6053      	str	r3, [r2, #4]
 8007fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8007fe4 <OLED_IIC_Stop+0x4c>)
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	4a0d      	ldr	r2, [pc, #52]	@ (8007fe4 <OLED_IIC_Stop+0x4c>)
 8007fae:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8007fb2:	6053      	str	r3, [r2, #4]
    OLED_IIC_SCL = 0;
 8007fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8007fe8 <OLED_IIC_Stop+0x50>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	601a      	str	r2, [r3, #0]
    OLED_IIC_SDA = 0; //STOP:when CLK is high DATA change form low to high
 8007fba:	4b0c      	ldr	r3, [pc, #48]	@ (8007fec <OLED_IIC_Stop+0x54>)
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(2);
 8007fc0:	2002      	movs	r0, #2
 8007fc2:	f7ff ff62 	bl	8007e8a <Delay_For_Pin>
    OLED_IIC_SCL = 1;
 8007fc6:	4b08      	ldr	r3, [pc, #32]	@ (8007fe8 <OLED_IIC_Stop+0x50>)
 8007fc8:	2201      	movs	r2, #1
 8007fca:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 8007fcc:	2001      	movs	r0, #1
 8007fce:	f7ff ff5c 	bl	8007e8a <Delay_For_Pin>
    OLED_IIC_SDA = 1; // Send I2C bus end signal
 8007fd2:	4b06      	ldr	r3, [pc, #24]	@ (8007fec <OLED_IIC_Stop+0x54>)
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(2);
 8007fd8:	2002      	movs	r0, #2
 8007fda:	f7ff ff56 	bl	8007e8a <Delay_For_Pin>
}
 8007fde:	bf00      	nop
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	40010c00 	.word	0x40010c00
 8007fe8:	422181a0 	.word	0x422181a0
 8007fec:	422181a4 	.word	0x422181a4

08007ff0 <OLED_IIC_Wait_Ack>:

/*
 * envoie des ack
 */
int OLED_IIC_Wait_Ack(void)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
    uint8_t ucErrTime = 0;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	71fb      	strb	r3, [r7, #7]
    OLED_SDA_IN();
 8007ffa:	4b19      	ldr	r3, [pc, #100]	@ (8008060 <OLED_IIC_Wait_Ack+0x70>)
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	4a18      	ldr	r2, [pc, #96]	@ (8008060 <OLED_IIC_Wait_Ack+0x70>)
 8008000:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008004:	6053      	str	r3, [r2, #4]
 8008006:	4b16      	ldr	r3, [pc, #88]	@ (8008060 <OLED_IIC_Wait_Ack+0x70>)
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	4a15      	ldr	r2, [pc, #84]	@ (8008060 <OLED_IIC_Wait_Ack+0x70>)
 800800c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008010:	6053      	str	r3, [r2, #4]
    OLED_IIC_SDA = 1;
 8008012:	4b14      	ldr	r3, [pc, #80]	@ (8008064 <OLED_IIC_Wait_Ack+0x74>)
 8008014:	2201      	movs	r2, #1
 8008016:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 8008018:	2001      	movs	r0, #1
 800801a:	f7ff ff36 	bl	8007e8a <Delay_For_Pin>
    OLED_IIC_SCL = 1;
 800801e:	4b12      	ldr	r3, [pc, #72]	@ (8008068 <OLED_IIC_Wait_Ack+0x78>)
 8008020:	2201      	movs	r2, #1
 8008022:	601a      	str	r2, [r3, #0]
    Delay_For_Pin(1);
 8008024:	2001      	movs	r0, #1
 8008026:	f7ff ff30 	bl	8007e8a <Delay_For_Pin>
    while (OLED_READ_SDA)
 800802a:	e00c      	b.n	8008046 <OLED_IIC_Wait_Ack+0x56>
    {
        ucErrTime++;
 800802c:	79fb      	ldrb	r3, [r7, #7]
 800802e:	3301      	adds	r3, #1
 8008030:	71fb      	strb	r3, [r7, #7]
        if (ucErrTime > 50)
 8008032:	79fb      	ldrb	r3, [r7, #7]
 8008034:	2b32      	cmp	r3, #50	@ 0x32
 8008036:	d903      	bls.n	8008040 <OLED_IIC_Wait_Ack+0x50>
        {
            OLED_IIC_Stop();
 8008038:	f7ff ffae 	bl	8007f98 <OLED_IIC_Stop>
            return 0;
 800803c:	2300      	movs	r3, #0
 800803e:	e00a      	b.n	8008056 <OLED_IIC_Wait_Ack+0x66>
        }
        Delay_For_Pin(1);
 8008040:	2001      	movs	r0, #1
 8008042:	f7ff ff22 	bl	8007e8a <Delay_For_Pin>
    while (OLED_READ_SDA)
 8008046:	4b09      	ldr	r3, [pc, #36]	@ (800806c <OLED_IIC_Wait_Ack+0x7c>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d1ee      	bne.n	800802c <OLED_IIC_Wait_Ack+0x3c>
    }
    OLED_IIC_SCL = 0; // Clock output 0
 800804e:	4b06      	ldr	r3, [pc, #24]	@ (8008068 <OLED_IIC_Wait_Ack+0x78>)
 8008050:	2200      	movs	r2, #0
 8008052:	601a      	str	r2, [r3, #0]
    return 1;
 8008054:	2301      	movs	r3, #1
}
 8008056:	4618      	mov	r0, r3
 8008058:	3708      	adds	r7, #8
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	40010c00 	.word	0x40010c00
 8008064:	422181a4 	.word	0x422181a4
 8008068:	422181a0 	.word	0x422181a0
 800806c:	42218124 	.word	0x42218124

08008070 <OLED_IIC_Send_Byte>:
/*
 * Envoi et rception de donnes
 */

void OLED_IIC_Send_Byte(uint8_t txd)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	4603      	mov	r3, r0
 8008078:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
    OLED_SDA_OUT();
 800807a:	4b1a      	ldr	r3, [pc, #104]	@ (80080e4 <OLED_IIC_Send_Byte+0x74>)
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	4a19      	ldr	r2, [pc, #100]	@ (80080e4 <OLED_IIC_Send_Byte+0x74>)
 8008080:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008084:	6053      	str	r3, [r2, #4]
 8008086:	4b17      	ldr	r3, [pc, #92]	@ (80080e4 <OLED_IIC_Send_Byte+0x74>)
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	4a16      	ldr	r2, [pc, #88]	@ (80080e4 <OLED_IIC_Send_Byte+0x74>)
 800808c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8008090:	6053      	str	r3, [r2, #4]
    OLED_IIC_SCL = 0; //Pull the clock low to start data transmission
 8008092:	4b15      	ldr	r3, [pc, #84]	@ (80080e8 <OLED_IIC_Send_Byte+0x78>)
 8008094:	2200      	movs	r2, #0
 8008096:	601a      	str	r2, [r3, #0]
    for (t = 0; t < 8; t++)
 8008098:	2300      	movs	r3, #0
 800809a:	73fb      	strb	r3, [r7, #15]
 800809c:	e019      	b.n	80080d2 <OLED_IIC_Send_Byte+0x62>
    {
        OLED_IIC_SDA = (txd & 0x80) >> 7;
 800809e:	79fb      	ldrb	r3, [r7, #7]
 80080a0:	09db      	lsrs	r3, r3, #7
 80080a2:	b2da      	uxtb	r2, r3
 80080a4:	4b11      	ldr	r3, [pc, #68]	@ (80080ec <OLED_IIC_Send_Byte+0x7c>)
 80080a6:	601a      	str	r2, [r3, #0]
        txd <<= 1;
 80080a8:	79fb      	ldrb	r3, [r7, #7]
 80080aa:	005b      	lsls	r3, r3, #1
 80080ac:	71fb      	strb	r3, [r7, #7]
        Delay_For_Pin(1);
 80080ae:	2001      	movs	r0, #1
 80080b0:	f7ff feeb 	bl	8007e8a <Delay_For_Pin>
        OLED_IIC_SCL = 1;
 80080b4:	4b0c      	ldr	r3, [pc, #48]	@ (80080e8 <OLED_IIC_Send_Byte+0x78>)
 80080b6:	2201      	movs	r2, #1
 80080b8:	601a      	str	r2, [r3, #0]
        Delay_For_Pin(1);
 80080ba:	2001      	movs	r0, #1
 80080bc:	f7ff fee5 	bl	8007e8a <Delay_For_Pin>
        OLED_IIC_SCL = 0;
 80080c0:	4b09      	ldr	r3, [pc, #36]	@ (80080e8 <OLED_IIC_Send_Byte+0x78>)
 80080c2:	2200      	movs	r2, #0
 80080c4:	601a      	str	r2, [r3, #0]
        Delay_For_Pin(1);
 80080c6:	2001      	movs	r0, #1
 80080c8:	f7ff fedf 	bl	8007e8a <Delay_For_Pin>
    for (t = 0; t < 8; t++)
 80080cc:	7bfb      	ldrb	r3, [r7, #15]
 80080ce:	3301      	adds	r3, #1
 80080d0:	73fb      	strb	r3, [r7, #15]
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
 80080d4:	2b07      	cmp	r3, #7
 80080d6:	d9e2      	bls.n	800809e <OLED_IIC_Send_Byte+0x2e>
    }
}
 80080d8:	bf00      	nop
 80080da:	bf00      	nop
 80080dc:	3710      	adds	r7, #16
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	bf00      	nop
 80080e4:	40010c00 	.word	0x40010c00
 80080e8:	422181a0 	.word	0x422181a0
 80080ec:	422181a4 	.word	0x422181a4

080080f0 <OLED_i2cWrite>:
/*
 * ecrire des bites
 */

int OLED_i2cWrite(uint8_t addr, uint8_t reg, uint8_t len, uint8_t *data)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b084      	sub	sp, #16
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	603b      	str	r3, [r7, #0]
 80080f8:	4603      	mov	r3, r0
 80080fa:	71fb      	strb	r3, [r7, #7]
 80080fc:	460b      	mov	r3, r1
 80080fe:	71bb      	strb	r3, [r7, #6]
 8008100:	4613      	mov	r3, r2
 8008102:	717b      	strb	r3, [r7, #5]
    int i;
    if (!OLED_IIC_Start())
 8008104:	f7ff ff10 	bl	8007f28 <OLED_IIC_Start>
 8008108:	4603      	mov	r3, r0
 800810a:	2b00      	cmp	r3, #0
 800810c:	d101      	bne.n	8008112 <OLED_i2cWrite+0x22>
        return 1;
 800810e:	2301      	movs	r3, #1
 8008110:	e031      	b.n	8008176 <OLED_i2cWrite+0x86>
    OLED_IIC_Send_Byte(addr << 1);
 8008112:	79fb      	ldrb	r3, [r7, #7]
 8008114:	005b      	lsls	r3, r3, #1
 8008116:	b2db      	uxtb	r3, r3
 8008118:	4618      	mov	r0, r3
 800811a:	f7ff ffa9 	bl	8008070 <OLED_IIC_Send_Byte>
    if (!OLED_IIC_Wait_Ack())
 800811e:	f7ff ff67 	bl	8007ff0 <OLED_IIC_Wait_Ack>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d103      	bne.n	8008130 <OLED_i2cWrite+0x40>
    {
        OLED_IIC_Stop();
 8008128:	f7ff ff36 	bl	8007f98 <OLED_IIC_Stop>
        return 1;
 800812c:	2301      	movs	r3, #1
 800812e:	e022      	b.n	8008176 <OLED_i2cWrite+0x86>
    }
    OLED_IIC_Send_Byte(reg);
 8008130:	79bb      	ldrb	r3, [r7, #6]
 8008132:	4618      	mov	r0, r3
 8008134:	f7ff ff9c 	bl	8008070 <OLED_IIC_Send_Byte>
    OLED_IIC_Wait_Ack();
 8008138:	f7ff ff5a 	bl	8007ff0 <OLED_IIC_Wait_Ack>
    for (i = 0; i < len; i++)
 800813c:	2300      	movs	r3, #0
 800813e:	60fb      	str	r3, [r7, #12]
 8008140:	e012      	b.n	8008168 <OLED_i2cWrite+0x78>
    {
        OLED_IIC_Send_Byte(data[i]);
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	683a      	ldr	r2, [r7, #0]
 8008146:	4413      	add	r3, r2
 8008148:	781b      	ldrb	r3, [r3, #0]
 800814a:	4618      	mov	r0, r3
 800814c:	f7ff ff90 	bl	8008070 <OLED_IIC_Send_Byte>
        if (!OLED_IIC_Wait_Ack())
 8008150:	f7ff ff4e 	bl	8007ff0 <OLED_IIC_Wait_Ack>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d103      	bne.n	8008162 <OLED_i2cWrite+0x72>
        {
            OLED_IIC_Stop();
 800815a:	f7ff ff1d 	bl	8007f98 <OLED_IIC_Stop>
            return 0;
 800815e:	2300      	movs	r3, #0
 8008160:	e009      	b.n	8008176 <OLED_i2cWrite+0x86>
    for (i = 0; i < len; i++)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	3301      	adds	r3, #1
 8008166:	60fb      	str	r3, [r7, #12]
 8008168:	797b      	ldrb	r3, [r7, #5]
 800816a:	68fa      	ldr	r2, [r7, #12]
 800816c:	429a      	cmp	r2, r3
 800816e:	dbe8      	blt.n	8008142 <OLED_i2cWrite+0x52>
        }
    }
    OLED_IIC_Stop();
 8008170:	f7ff ff12 	bl	8007f98 <OLED_IIC_Stop>
    return 0;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3710      	adds	r7, #16
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}

0800817e <myabs>:
Function: Absolute value function
Input   : aNumber to be converted
Output  : unsigned int
**************************************************************************/
int myabs(int a)
{
 800817e:	b480      	push	{r7}
 8008180:	b085      	sub	sp, #20
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
	int temp;
	if(a<0)  temp=-a;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	da03      	bge.n	8008194 <myabs+0x16>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	425b      	negs	r3, r3
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	e001      	b.n	8008198 <myabs+0x1a>
	else temp=a;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	60fb      	str	r3, [r7, #12]
	return temp;
 8008198:	68fb      	ldr	r3, [r7, #12]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3714      	adds	r7, #20
 800819e:	46bd      	mov	sp, r7
 80081a0:	bc80      	pop	{r7}
 80081a2:	4770      	bx	lr

080081a4 <PS2_Init>:




void PS2_Init(void)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b086      	sub	sp, #24
 80081a8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80081aa:	f107 0308 	add.w	r3, r7, #8
 80081ae:	2200      	movs	r2, #0
 80081b0:	601a      	str	r2, [r3, #0]
 80081b2:	605a      	str	r2, [r3, #4]
 80081b4:	609a      	str	r2, [r3, #8]
 80081b6:	60da      	str	r2, [r3, #12]

    // Enable clocks
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80081b8:	4b26      	ldr	r3, [pc, #152]	@ (8008254 <PS2_Init+0xb0>)
 80081ba:	699b      	ldr	r3, [r3, #24]
 80081bc:	4a25      	ldr	r2, [pc, #148]	@ (8008254 <PS2_Init+0xb0>)
 80081be:	f043 0308 	orr.w	r3, r3, #8
 80081c2:	6193      	str	r3, [r2, #24]
 80081c4:	4b23      	ldr	r3, [pc, #140]	@ (8008254 <PS2_Init+0xb0>)
 80081c6:	699b      	ldr	r3, [r3, #24]
 80081c8:	f003 0308 	and.w	r3, r3, #8
 80081cc:	607b      	str	r3, [r7, #4]
 80081ce:	687b      	ldr	r3, [r7, #4]

    // Configure CS as output
    GPIO_InitStruct.Pin = CS_PIN;
 80081d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80081d4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80081d6:	2301      	movs	r3, #1
 80081d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80081da:	2301      	movs	r3, #1
 80081dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081de:	2302      	movs	r3, #2
 80081e0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(CS_PORT, &GPIO_InitStruct);
 80081e2:	f107 0308 	add.w	r3, r7, #8
 80081e6:	4619      	mov	r1, r3
 80081e8:	481b      	ldr	r0, [pc, #108]	@ (8008258 <PS2_Init+0xb4>)
 80081ea:	f001 fa6f 	bl	80096cc <HAL_GPIO_Init>

    // Configure CLK as output
    GPIO_InitStruct.Pin = CLK_PIN;
 80081ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80081f2:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(CLK_PORT, &GPIO_InitStruct);
 80081f4:	f107 0308 	add.w	r3, r7, #8
 80081f8:	4619      	mov	r1, r3
 80081fa:	4817      	ldr	r0, [pc, #92]	@ (8008258 <PS2_Init+0xb4>)
 80081fc:	f001 fa66 	bl	80096cc <HAL_GPIO_Init>

    // Configure DO (MOSI) as output
    GPIO_InitStruct.Pin = DO_PIN;
 8008200:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008204:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DO_PORT, &GPIO_InitStruct);
 8008206:	f107 0308 	add.w	r3, r7, #8
 800820a:	4619      	mov	r1, r3
 800820c:	4812      	ldr	r0, [pc, #72]	@ (8008258 <PS2_Init+0xb4>)
 800820e:	f001 fa5d 	bl	80096cc <HAL_GPIO_Init>

    // Configure DI (MISO) as input with pull-up
    GPIO_InitStruct.Pin = DI_PIN;
 8008212:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008216:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008218:	2300      	movs	r3, #0
 800821a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800821c:	2301      	movs	r3, #1
 800821e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DI_PORT, &GPIO_InitStruct);
 8008220:	f107 0308 	add.w	r3, r7, #8
 8008224:	4619      	mov	r1, r3
 8008226:	480c      	ldr	r0, [pc, #48]	@ (8008258 <PS2_Init+0xb4>)
 8008228:	f001 fa50 	bl	80096cc <HAL_GPIO_Init>

    // Set default states
    CS_H;   // CS idle high
 800822c:	4b0b      	ldr	r3, [pc, #44]	@ (800825c <PS2_Init+0xb8>)
 800822e:	2201      	movs	r2, #1
 8008230:	601a      	str	r2, [r3, #0]
    CLK_H;  // CLK idle high
 8008232:	4b0b      	ldr	r3, [pc, #44]	@ (8008260 <PS2_Init+0xbc>)
 8008234:	2201      	movs	r2, #1
 8008236:	601a      	str	r2, [r3, #0]
    DO_L;
 8008238:	4b0a      	ldr	r3, [pc, #40]	@ (8008264 <PS2_Init+0xc0>)
 800823a:	2200      	movs	r2, #0
 800823c:	601a      	str	r2, [r3, #0]

    HAL_Delay(100);
 800823e:	2064      	movs	r0, #100	@ 0x64
 8008240:	f7fb fc6c 	bl	8003b1c <HAL_Delay>

    printf("[INFO] PS2 GPIO initialized\r\n");
 8008244:	4808      	ldr	r0, [pc, #32]	@ (8008268 <PS2_Init+0xc4>)
 8008246:	f005 fd21 	bl	800dc8c <puts>
}
 800824a:	bf00      	nop
 800824c:	3718      	adds	r7, #24
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	40021000 	.word	0x40021000
 8008258:	40010c00 	.word	0x40010c00
 800825c:	422181b0 	.word	0x422181b0
 8008260:	422181b4 	.word	0x422181b4
 8008264:	422181bc 	.word	0x422181bc
 8008268:	080125e4 	.word	0x080125e4

0800826c <PS2_Cmd>:
Function function: Send commands to the controller
Entry parameter: CMD command
Return value: None
**************************************************************************/
void PS2_Cmd(u8 CMD)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	4603      	mov	r3, r0
 8008274:	71fb      	strb	r3, [r7, #7]
	volatile u16 ref=0x01;
 8008276:	2301      	movs	r3, #1
 8008278:	81fb      	strh	r3, [r7, #14]
	Data[1] = 0;
 800827a:	4b20      	ldr	r3, [pc, #128]	@ (80082fc <PS2_Cmd+0x90>)
 800827c:	2200      	movs	r2, #0
 800827e:	705a      	strb	r2, [r3, #1]
	for(ref=0x01;ref<0x0100;ref<<=1)
 8008280:	2301      	movs	r3, #1
 8008282:	81fb      	strh	r3, [r7, #14]
 8008284:	e02e      	b.n	80082e4 <PS2_Cmd+0x78>
	{
		if(ref&CMD)
 8008286:	89fb      	ldrh	r3, [r7, #14]
 8008288:	b29b      	uxth	r3, r3
 800828a:	461a      	mov	r2, r3
 800828c:	79fb      	ldrb	r3, [r7, #7]
 800828e:	4013      	ands	r3, r2
 8008290:	2b00      	cmp	r3, #0
 8008292:	d003      	beq.n	800829c <PS2_Cmd+0x30>
		{
			DO_H;                   // Output a control bit
 8008294:	4b1a      	ldr	r3, [pc, #104]	@ (8008300 <PS2_Cmd+0x94>)
 8008296:	2201      	movs	r2, #1
 8008298:	601a      	str	r2, [r3, #0]
 800829a:	e002      	b.n	80082a2 <PS2_Cmd+0x36>

		}
		else DO_L;
 800829c:	4b18      	ldr	r3, [pc, #96]	@ (8008300 <PS2_Cmd+0x94>)
 800829e:	2200      	movs	r2, #0
 80082a0:	601a      	str	r2, [r3, #0]
		CLK_H;                        // Clock up
 80082a2:	4b18      	ldr	r3, [pc, #96]	@ (8008304 <PS2_Cmd+0x98>)
 80082a4:	2201      	movs	r2, #1
 80082a6:	601a      	str	r2, [r3, #0]
		DELAY_TIME;
 80082a8:	2001      	movs	r0, #1
 80082aa:	f7fb fceb 	bl	8003c84 <delay_us>
		CLK_L;
 80082ae:	4b15      	ldr	r3, [pc, #84]	@ (8008304 <PS2_Cmd+0x98>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	601a      	str	r2, [r3, #0]
		DELAY_TIME;
 80082b4:	2001      	movs	r0, #1
 80082b6:	f7fb fce5 	bl	8003c84 <delay_us>
		CLK_H;
 80082ba:	4b12      	ldr	r3, [pc, #72]	@ (8008304 <PS2_Cmd+0x98>)
 80082bc:	2201      	movs	r2, #1
 80082be:	601a      	str	r2, [r3, #0]
		if(DI) // When it is at a high level
 80082c0:	4b11      	ldr	r3, [pc, #68]	@ (8008308 <PS2_Cmd+0x9c>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d008      	beq.n	80082da <PS2_Cmd+0x6e>
			Data[1] = ref|Data[1];
 80082c8:	89fb      	ldrh	r3, [r7, #14]
 80082ca:	b29b      	uxth	r3, r3
 80082cc:	b2da      	uxtb	r2, r3
 80082ce:	4b0b      	ldr	r3, [pc, #44]	@ (80082fc <PS2_Cmd+0x90>)
 80082d0:	785b      	ldrb	r3, [r3, #1]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	b2da      	uxtb	r2, r3
 80082d6:	4b09      	ldr	r3, [pc, #36]	@ (80082fc <PS2_Cmd+0x90>)
 80082d8:	705a      	strb	r2, [r3, #1]
	for(ref=0x01;ref<0x0100;ref<<=1)
 80082da:	89fb      	ldrh	r3, [r7, #14]
 80082dc:	b29b      	uxth	r3, r3
 80082de:	005b      	lsls	r3, r3, #1
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	81fb      	strh	r3, [r7, #14]
 80082e4:	89fb      	ldrh	r3, [r7, #14]
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	2bff      	cmp	r3, #255	@ 0xff
 80082ea:	d9cc      	bls.n	8008286 <PS2_Cmd+0x1a>
	}
	delay_us(16);
 80082ec:	2010      	movs	r0, #16
 80082ee:	f7fb fcc9 	bl	8003c84 <delay_us>
}
 80082f2:	bf00      	nop
 80082f4:	3710      	adds	r7, #16
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	bf00      	nop
 80082fc:	20000818 	.word	0x20000818
 8008300:	422181bc 	.word	0x422181bc
 8008304:	422181b4 	.word	0x422181b4
 8008308:	42218138 	.word	0x42218138

0800830c <PS2_ShortPoll>:
short poll

  
**************************************************************************/
void PS2_ShortPoll(void)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	af00      	add	r7, sp, #0
	CS_L;
 8008310:	4b0e      	ldr	r3, [pc, #56]	@ (800834c <PS2_ShortPoll+0x40>)
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]
	delay_us(16);
 8008316:	2010      	movs	r0, #16
 8008318:	f7fb fcb4 	bl	8003c84 <delay_us>
	PS2_Cmd(0x01);
 800831c:	2001      	movs	r0, #1
 800831e:	f7ff ffa5 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x42);
 8008322:	2042      	movs	r0, #66	@ 0x42
 8008324:	f7ff ffa2 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 8008328:	2000      	movs	r0, #0
 800832a:	f7ff ff9f 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x00);
 800832e:	2000      	movs	r0, #0
 8008330:	f7ff ff9c 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x00);
 8008334:	2000      	movs	r0, #0
 8008336:	f7ff ff99 	bl	800826c <PS2_Cmd>
	CS_H;
 800833a:	4b04      	ldr	r3, [pc, #16]	@ (800834c <PS2_ShortPoll+0x40>)
 800833c:	2201      	movs	r2, #1
 800833e:	601a      	str	r2, [r3, #0]
	delay_us(16);
 8008340:	2010      	movs	r0, #16
 8008342:	f7fb fc9f 	bl	8003c84 <delay_us>
}
 8008346:	bf00      	nop
 8008348:	bd80      	pop	{r7, pc}
 800834a:	bf00      	nop
 800834c:	422181b0 	.word	0x422181b0

08008350 <PS2_EnterConfing>:


  
**************************************************************************/
void PS2_EnterConfing(void)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	af00      	add	r7, sp, #0
    CS_L;
 8008354:	4b14      	ldr	r3, [pc, #80]	@ (80083a8 <PS2_EnterConfing+0x58>)
 8008356:	2200      	movs	r2, #0
 8008358:	601a      	str	r2, [r3, #0]
	delay_us(16);
 800835a:	2010      	movs	r0, #16
 800835c:	f7fb fc92 	bl	8003c84 <delay_us>
	PS2_Cmd(0x01);
 8008360:	2001      	movs	r0, #1
 8008362:	f7ff ff83 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x43);
 8008366:	2043      	movs	r0, #67	@ 0x43
 8008368:	f7ff ff80 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 800836c:	2000      	movs	r0, #0
 800836e:	f7ff ff7d 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x01);
 8008372:	2001      	movs	r0, #1
 8008374:	f7ff ff7a 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x00);
 8008378:	2000      	movs	r0, #0
 800837a:	f7ff ff77 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 800837e:	2000      	movs	r0, #0
 8008380:	f7ff ff74 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 8008384:	2000      	movs	r0, #0
 8008386:	f7ff ff71 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 800838a:	2000      	movs	r0, #0
 800838c:	f7ff ff6e 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 8008390:	2000      	movs	r0, #0
 8008392:	f7ff ff6b 	bl	800826c <PS2_Cmd>
	CS_H;
 8008396:	4b04      	ldr	r3, [pc, #16]	@ (80083a8 <PS2_EnterConfing+0x58>)
 8008398:	2201      	movs	r2, #1
 800839a:	601a      	str	r2, [r3, #0]
	delay_us(16);
 800839c:	2010      	movs	r0, #16
 800839e:	f7fb fc71 	bl	8003c84 <delay_us>
}
 80083a2:	bf00      	nop
 80083a4:	bd80      	pop	{r7, pc}
 80083a6:	bf00      	nop
 80083a8:	422181b0 	.word	0x422181b0

080083ac <PS2_TurnOnAnalogMode>:


  
**************************************************************************/
void PS2_TurnOnAnalogMode(void)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	af00      	add	r7, sp, #0
	CS_L;
 80083b0:	4b12      	ldr	r3, [pc, #72]	@ (80083fc <PS2_TurnOnAnalogMode+0x50>)
 80083b2:	2200      	movs	r2, #0
 80083b4:	601a      	str	r2, [r3, #0]
	PS2_Cmd(0x01);
 80083b6:	2001      	movs	r0, #1
 80083b8:	f7ff ff58 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x44);
 80083bc:	2044      	movs	r0, #68	@ 0x44
 80083be:	f7ff ff55 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 80083c2:	2000      	movs	r0, #0
 80083c4:	f7ff ff52 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x00); //analog=0x01;digital=0x00    //analog=0x01;digital=0x00 Software sets the sending mode
 80083c8:	2000      	movs	r0, #0
 80083ca:	f7ff ff4f 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0xEE); //Ox03MODE // 0x03 latches the setting, that is, the mode cannot be set by pressing the "MODE" button.
 80083ce:	20ee      	movs	r0, #238	@ 0xee
 80083d0:	f7ff ff4c 	bl	800826c <PS2_Cmd>
				   //0xEEMODE //0xEE does not latch the software settings, and the mode can be set by pressing the "MODE" button.
	PS2_Cmd(0X00);
 80083d4:	2000      	movs	r0, #0
 80083d6:	f7ff ff49 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 80083da:	2000      	movs	r0, #0
 80083dc:	f7ff ff46 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 80083e0:	2000      	movs	r0, #0
 80083e2:	f7ff ff43 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 80083e6:	2000      	movs	r0, #0
 80083e8:	f7ff ff40 	bl	800826c <PS2_Cmd>
	CS_H;
 80083ec:	4b03      	ldr	r3, [pc, #12]	@ (80083fc <PS2_TurnOnAnalogMode+0x50>)
 80083ee:	2201      	movs	r2, #1
 80083f0:	601a      	str	r2, [r3, #0]
	delay_us(16);
 80083f2:	2010      	movs	r0, #16
 80083f4:	f7fb fc46 	bl	8003c84 <delay_us>
}
 80083f8:	bf00      	nop
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	422181b0 	.word	0x422181b0

08008400 <PS2_ExitConfing>:


  
**************************************************************************/
void PS2_ExitConfing(void)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	af00      	add	r7, sp, #0
    CS_L;
 8008404:	4b14      	ldr	r3, [pc, #80]	@ (8008458 <PS2_ExitConfing+0x58>)
 8008406:	2200      	movs	r2, #0
 8008408:	601a      	str	r2, [r3, #0]
	delay_us(16);
 800840a:	2010      	movs	r0, #16
 800840c:	f7fb fc3a 	bl	8003c84 <delay_us>
	PS2_Cmd(0x01);
 8008410:	2001      	movs	r0, #1
 8008412:	f7ff ff2b 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x43);
 8008416:	2043      	movs	r0, #67	@ 0x43
 8008418:	f7ff ff28 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0X00);
 800841c:	2000      	movs	r0, #0
 800841e:	f7ff ff25 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x00);
 8008422:	2000      	movs	r0, #0
 8008424:	f7ff ff22 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x5A);
 8008428:	205a      	movs	r0, #90	@ 0x5a
 800842a:	f7ff ff1f 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x5A);
 800842e:	205a      	movs	r0, #90	@ 0x5a
 8008430:	f7ff ff1c 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x5A);
 8008434:	205a      	movs	r0, #90	@ 0x5a
 8008436:	f7ff ff19 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x5A);
 800843a:	205a      	movs	r0, #90	@ 0x5a
 800843c:	f7ff ff16 	bl	800826c <PS2_Cmd>
	PS2_Cmd(0x5A);
 8008440:	205a      	movs	r0, #90	@ 0x5a
 8008442:	f7ff ff13 	bl	800826c <PS2_Cmd>
	CS_H;
 8008446:	4b04      	ldr	r3, [pc, #16]	@ (8008458 <PS2_ExitConfing+0x58>)
 8008448:	2201      	movs	r2, #1
 800844a:	601a      	str	r2, [r3, #0]
	delay_us(16);
 800844c:	2010      	movs	r0, #16
 800844e:	f7fb fc19 	bl	8003c84 <delay_us>
}
 8008452:	bf00      	nop
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	422181b0 	.word	0x422181b0

0800845c <PS2_SetInit>:


  
**************************************************************************/
void PS2_SetInit(void)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	af00      	add	r7, sp, #0
	PS2_ShortPoll();
 8008460:	f7ff ff54 	bl	800830c <PS2_ShortPoll>
	PS2_ShortPoll();
 8008464:	f7ff ff52 	bl	800830c <PS2_ShortPoll>
	PS2_ShortPoll();
 8008468:	f7ff ff50 	bl	800830c <PS2_ShortPoll>
	PS2_EnterConfing();		// Enter configuration mode
 800846c:	f7ff ff70 	bl	8008350 <PS2_EnterConfing>
	PS2_TurnOnAnalogMode();	// Configure the "traffic light" mode and choose whether to save it or not
 8008470:	f7ff ff9c 	bl	80083ac <PS2_TurnOnAnalogMode>
	//PS2_VibrationMode();	// Activate vibration mode
	PS2_ExitConfing();		// Complete and save configuration
 8008474:	f7ff ffc4 	bl	8008400 <PS2_ExitConfing>
}
 8008478:	bf00      	nop
 800847a:	bd80      	pop	{r7, pc}

0800847c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8008482:	4b15      	ldr	r3, [pc, #84]	@ (80084d8 <HAL_MspInit+0x5c>)
 8008484:	699b      	ldr	r3, [r3, #24]
 8008486:	4a14      	ldr	r2, [pc, #80]	@ (80084d8 <HAL_MspInit+0x5c>)
 8008488:	f043 0301 	orr.w	r3, r3, #1
 800848c:	6193      	str	r3, [r2, #24]
 800848e:	4b12      	ldr	r3, [pc, #72]	@ (80084d8 <HAL_MspInit+0x5c>)
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	f003 0301 	and.w	r3, r3, #1
 8008496:	60bb      	str	r3, [r7, #8]
 8008498:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800849a:	4b0f      	ldr	r3, [pc, #60]	@ (80084d8 <HAL_MspInit+0x5c>)
 800849c:	69db      	ldr	r3, [r3, #28]
 800849e:	4a0e      	ldr	r2, [pc, #56]	@ (80084d8 <HAL_MspInit+0x5c>)
 80084a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084a4:	61d3      	str	r3, [r2, #28]
 80084a6:	4b0c      	ldr	r3, [pc, #48]	@ (80084d8 <HAL_MspInit+0x5c>)
 80084a8:	69db      	ldr	r3, [r3, #28]
 80084aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084ae:	607b      	str	r3, [r7, #4]
 80084b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80084b2:	4b0a      	ldr	r3, [pc, #40]	@ (80084dc <HAL_MspInit+0x60>)
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	60fb      	str	r3, [r7, #12]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80084c6:	60fb      	str	r3, [r7, #12]
 80084c8:	4a04      	ldr	r2, [pc, #16]	@ (80084dc <HAL_MspInit+0x60>)
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80084ce:	bf00      	nop
 80084d0:	3714      	adds	r7, #20
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bc80      	pop	{r7}
 80084d6:	4770      	bx	lr
 80084d8:	40021000 	.word	0x40021000
 80084dc:	40010000 	.word	0x40010000

080084e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b088      	sub	sp, #32
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80084e8:	f107 0310 	add.w	r3, r7, #16
 80084ec:	2200      	movs	r2, #0
 80084ee:	601a      	str	r2, [r3, #0]
 80084f0:	605a      	str	r2, [r3, #4]
 80084f2:	609a      	str	r2, [r3, #8]
 80084f4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a14      	ldr	r2, [pc, #80]	@ (800854c <HAL_ADC_MspInit+0x6c>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d121      	bne.n	8008544 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8008500:	4b13      	ldr	r3, [pc, #76]	@ (8008550 <HAL_ADC_MspInit+0x70>)
 8008502:	699b      	ldr	r3, [r3, #24]
 8008504:	4a12      	ldr	r2, [pc, #72]	@ (8008550 <HAL_ADC_MspInit+0x70>)
 8008506:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800850a:	6193      	str	r3, [r2, #24]
 800850c:	4b10      	ldr	r3, [pc, #64]	@ (8008550 <HAL_ADC_MspInit+0x70>)
 800850e:	699b      	ldr	r3, [r3, #24]
 8008510:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008514:	60fb      	str	r3, [r7, #12]
 8008516:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008518:	4b0d      	ldr	r3, [pc, #52]	@ (8008550 <HAL_ADC_MspInit+0x70>)
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	4a0c      	ldr	r2, [pc, #48]	@ (8008550 <HAL_ADC_MspInit+0x70>)
 800851e:	f043 0304 	orr.w	r3, r3, #4
 8008522:	6193      	str	r3, [r2, #24]
 8008524:	4b0a      	ldr	r3, [pc, #40]	@ (8008550 <HAL_ADC_MspInit+0x70>)
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	f003 0304 	and.w	r3, r3, #4
 800852c:	60bb      	str	r3, [r7, #8]
 800852e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008530:	2320      	movs	r3, #32
 8008532:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008534:	2303      	movs	r3, #3
 8008536:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008538:	f107 0310 	add.w	r3, r7, #16
 800853c:	4619      	mov	r1, r3
 800853e:	4805      	ldr	r0, [pc, #20]	@ (8008554 <HAL_ADC_MspInit+0x74>)
 8008540:	f001 f8c4 	bl	80096cc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8008544:	bf00      	nop
 8008546:	3720      	adds	r7, #32
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	40012400 	.word	0x40012400
 8008550:	40021000 	.word	0x40021000
 8008554:	40010800 	.word	0x40010800

08008558 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b088      	sub	sp, #32
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008560:	f107 0310 	add.w	r3, r7, #16
 8008564:	2200      	movs	r2, #0
 8008566:	601a      	str	r2, [r3, #0]
 8008568:	605a      	str	r2, [r3, #4]
 800856a:	609a      	str	r2, [r3, #8]
 800856c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a20      	ldr	r2, [pc, #128]	@ (80085f4 <HAL_SPI_MspInit+0x9c>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d139      	bne.n	80085ec <HAL_SPI_MspInit+0x94>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8008578:	4b1f      	ldr	r3, [pc, #124]	@ (80085f8 <HAL_SPI_MspInit+0xa0>)
 800857a:	69db      	ldr	r3, [r3, #28]
 800857c:	4a1e      	ldr	r2, [pc, #120]	@ (80085f8 <HAL_SPI_MspInit+0xa0>)
 800857e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008582:	61d3      	str	r3, [r2, #28]
 8008584:	4b1c      	ldr	r3, [pc, #112]	@ (80085f8 <HAL_SPI_MspInit+0xa0>)
 8008586:	69db      	ldr	r3, [r3, #28]
 8008588:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800858c:	60fb      	str	r3, [r7, #12]
 800858e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008590:	4b19      	ldr	r3, [pc, #100]	@ (80085f8 <HAL_SPI_MspInit+0xa0>)
 8008592:	699b      	ldr	r3, [r3, #24]
 8008594:	4a18      	ldr	r2, [pc, #96]	@ (80085f8 <HAL_SPI_MspInit+0xa0>)
 8008596:	f043 0308 	orr.w	r3, r3, #8
 800859a:	6193      	str	r3, [r2, #24]
 800859c:	4b16      	ldr	r3, [pc, #88]	@ (80085f8 <HAL_SPI_MspInit+0xa0>)
 800859e:	699b      	ldr	r3, [r3, #24]
 80085a0:	f003 0308 	and.w	r3, r3, #8
 80085a4:	60bb      	str	r3, [r7, #8]
 80085a6:	68bb      	ldr	r3, [r7, #8]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80085a8:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80085ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085ae:	2302      	movs	r3, #2
 80085b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80085b2:	2303      	movs	r3, #3
 80085b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80085b6:	f107 0310 	add.w	r3, r7, #16
 80085ba:	4619      	mov	r1, r3
 80085bc:	480f      	ldr	r0, [pc, #60]	@ (80085fc <HAL_SPI_MspInit+0xa4>)
 80085be:	f001 f885 	bl	80096cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80085c2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80085c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80085c8:	2300      	movs	r3, #0
 80085ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085cc:	2300      	movs	r3, #0
 80085ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80085d0:	f107 0310 	add.w	r3, r7, #16
 80085d4:	4619      	mov	r1, r3
 80085d6:	4809      	ldr	r0, [pc, #36]	@ (80085fc <HAL_SPI_MspInit+0xa4>)
 80085d8:	f001 f878 	bl	80096cc <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80085dc:	2200      	movs	r2, #0
 80085de:	2100      	movs	r1, #0
 80085e0:	2024      	movs	r0, #36	@ 0x24
 80085e2:	f000 fef8 	bl	80093d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80085e6:	2024      	movs	r0, #36	@ 0x24
 80085e8:	f000 ff11 	bl	800940e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80085ec:	bf00      	nop
 80085ee:	3720      	adds	r7, #32
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	40003800 	.word	0x40003800
 80085f8:	40021000 	.word	0x40021000
 80085fc:	40010c00 	.word	0x40010c00

08008600 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b08a      	sub	sp, #40	@ 0x28
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008608:	f107 0318 	add.w	r3, r7, #24
 800860c:	2200      	movs	r2, #0
 800860e:	601a      	str	r2, [r3, #0]
 8008610:	605a      	str	r2, [r3, #4]
 8008612:	609a      	str	r2, [r3, #8]
 8008614:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800861e:	d12c      	bne.n	800867a <HAL_TIM_Base_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008620:	4b24      	ldr	r3, [pc, #144]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 8008622:	69db      	ldr	r3, [r3, #28]
 8008624:	4a23      	ldr	r2, [pc, #140]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 8008626:	f043 0301 	orr.w	r3, r3, #1
 800862a:	61d3      	str	r3, [r2, #28]
 800862c:	4b21      	ldr	r3, [pc, #132]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 800862e:	69db      	ldr	r3, [r3, #28]
 8008630:	f003 0301 	and.w	r3, r3, #1
 8008634:	617b      	str	r3, [r7, #20]
 8008636:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008638:	4b1e      	ldr	r3, [pc, #120]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 800863a:	699b      	ldr	r3, [r3, #24]
 800863c:	4a1d      	ldr	r2, [pc, #116]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 800863e:	f043 0304 	orr.w	r3, r3, #4
 8008642:	6193      	str	r3, [r2, #24]
 8008644:	4b1b      	ldr	r3, [pc, #108]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 8008646:	699b      	ldr	r3, [r3, #24]
 8008648:	f003 0304 	and.w	r3, r3, #4
 800864c:	613b      	str	r3, [r7, #16]
 800864e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8008650:	2302      	movs	r3, #2
 8008652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008654:	2300      	movs	r3, #0
 8008656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008658:	2300      	movs	r3, #0
 800865a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800865c:	f107 0318 	add.w	r3, r7, #24
 8008660:	4619      	mov	r1, r3
 8008662:	4815      	ldr	r0, [pc, #84]	@ (80086b8 <HAL_TIM_Base_MspInit+0xb8>)
 8008664:	f001 f832 	bl	80096cc <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8008668:	2200      	movs	r2, #0
 800866a:	2101      	movs	r1, #1
 800866c:	201c      	movs	r0, #28
 800866e:	f000 feb2 	bl	80093d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8008672:	201c      	movs	r0, #28
 8008674:	f000 fecb 	bl	800940e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8008678:	e018      	b.n	80086ac <HAL_TIM_Base_MspInit+0xac>
  else if(htim_base->Instance==TIM6)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a0f      	ldr	r2, [pc, #60]	@ (80086bc <HAL_TIM_Base_MspInit+0xbc>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d113      	bne.n	80086ac <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008684:	4b0b      	ldr	r3, [pc, #44]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 8008686:	69db      	ldr	r3, [r3, #28]
 8008688:	4a0a      	ldr	r2, [pc, #40]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 800868a:	f043 0310 	orr.w	r3, r3, #16
 800868e:	61d3      	str	r3, [r2, #28]
 8008690:	4b08      	ldr	r3, [pc, #32]	@ (80086b4 <HAL_TIM_Base_MspInit+0xb4>)
 8008692:	69db      	ldr	r3, [r3, #28]
 8008694:	f003 0310 	and.w	r3, r3, #16
 8008698:	60fb      	str	r3, [r7, #12]
 800869a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_IRQn, 3, 0);
 800869c:	2200      	movs	r2, #0
 800869e:	2103      	movs	r1, #3
 80086a0:	2036      	movs	r0, #54	@ 0x36
 80086a2:	f000 fe98 	bl	80093d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80086a6:	2036      	movs	r0, #54	@ 0x36
 80086a8:	f000 feb1 	bl	800940e <HAL_NVIC_EnableIRQ>
}
 80086ac:	bf00      	nop
 80086ae:	3728      	adds	r7, #40	@ 0x28
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bd80      	pop	{r7, pc}
 80086b4:	40021000 	.word	0x40021000
 80086b8:	40010800 	.word	0x40010800
 80086bc:	40001000 	.word	0x40001000

080086c0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b08a      	sub	sp, #40	@ 0x28
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086c8:	f107 0318 	add.w	r3, r7, #24
 80086cc:	2200      	movs	r2, #0
 80086ce:	601a      	str	r2, [r3, #0]
 80086d0:	605a      	str	r2, [r3, #4]
 80086d2:	609a      	str	r2, [r3, #8]
 80086d4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM3)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a2a      	ldr	r2, [pc, #168]	@ (8008784 <HAL_TIM_Encoder_MspInit+0xc4>)
 80086dc:	4293      	cmp	r3, r2
 80086de:	d124      	bne.n	800872a <HAL_TIM_Encoder_MspInit+0x6a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80086e0:	4b29      	ldr	r3, [pc, #164]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086e2:	69db      	ldr	r3, [r3, #28]
 80086e4:	4a28      	ldr	r2, [pc, #160]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086e6:	f043 0302 	orr.w	r3, r3, #2
 80086ea:	61d3      	str	r3, [r2, #28]
 80086ec:	4b26      	ldr	r3, [pc, #152]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086ee:	69db      	ldr	r3, [r3, #28]
 80086f0:	f003 0302 	and.w	r3, r3, #2
 80086f4:	617b      	str	r3, [r7, #20]
 80086f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80086f8:	4b23      	ldr	r3, [pc, #140]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	4a22      	ldr	r2, [pc, #136]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 80086fe:	f043 0304 	orr.w	r3, r3, #4
 8008702:	6193      	str	r3, [r2, #24]
 8008704:	4b20      	ldr	r3, [pc, #128]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008706:	699b      	ldr	r3, [r3, #24]
 8008708:	f003 0304 	and.w	r3, r3, #4
 800870c:	613b      	str	r3, [r7, #16]
 800870e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008710:	23c0      	movs	r3, #192	@ 0xc0
 8008712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008714:	2300      	movs	r3, #0
 8008716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008718:	2300      	movs	r3, #0
 800871a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800871c:	f107 0318 	add.w	r3, r7, #24
 8008720:	4619      	mov	r1, r3
 8008722:	481a      	ldr	r0, [pc, #104]	@ (800878c <HAL_TIM_Encoder_MspInit+0xcc>)
 8008724:	f000 ffd2 	bl	80096cc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8008728:	e028      	b.n	800877c <HAL_TIM_Encoder_MspInit+0xbc>
  else if(htim_encoder->Instance==TIM4)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a18      	ldr	r2, [pc, #96]	@ (8008790 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d123      	bne.n	800877c <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008734:	4b14      	ldr	r3, [pc, #80]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008736:	69db      	ldr	r3, [r3, #28]
 8008738:	4a13      	ldr	r2, [pc, #76]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 800873a:	f043 0304 	orr.w	r3, r3, #4
 800873e:	61d3      	str	r3, [r2, #28]
 8008740:	4b11      	ldr	r3, [pc, #68]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008742:	69db      	ldr	r3, [r3, #28]
 8008744:	f003 0304 	and.w	r3, r3, #4
 8008748:	60fb      	str	r3, [r7, #12]
 800874a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800874c:	4b0e      	ldr	r3, [pc, #56]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 800874e:	699b      	ldr	r3, [r3, #24]
 8008750:	4a0d      	ldr	r2, [pc, #52]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 8008752:	f043 0308 	orr.w	r3, r3, #8
 8008756:	6193      	str	r3, [r2, #24]
 8008758:	4b0b      	ldr	r3, [pc, #44]	@ (8008788 <HAL_TIM_Encoder_MspInit+0xc8>)
 800875a:	699b      	ldr	r3, [r3, #24]
 800875c:	f003 0308 	and.w	r3, r3, #8
 8008760:	60bb      	str	r3, [r7, #8]
 8008762:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008764:	23c0      	movs	r3, #192	@ 0xc0
 8008766:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008768:	2300      	movs	r3, #0
 800876a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800876c:	2300      	movs	r3, #0
 800876e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008770:	f107 0318 	add.w	r3, r7, #24
 8008774:	4619      	mov	r1, r3
 8008776:	4807      	ldr	r0, [pc, #28]	@ (8008794 <HAL_TIM_Encoder_MspInit+0xd4>)
 8008778:	f000 ffa8 	bl	80096cc <HAL_GPIO_Init>
}
 800877c:	bf00      	nop
 800877e:	3728      	adds	r7, #40	@ 0x28
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}
 8008784:	40000400 	.word	0x40000400
 8008788:	40021000 	.word	0x40021000
 800878c:	40010800 	.word	0x40010800
 8008790:	40000800 	.word	0x40000800
 8008794:	40010c00 	.word	0x40010c00

08008798 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM8)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a09      	ldr	r2, [pc, #36]	@ (80087cc <HAL_TIM_PWM_MspInit+0x34>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d10b      	bne.n	80087c2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80087aa:	4b09      	ldr	r3, [pc, #36]	@ (80087d0 <HAL_TIM_PWM_MspInit+0x38>)
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	4a08      	ldr	r2, [pc, #32]	@ (80087d0 <HAL_TIM_PWM_MspInit+0x38>)
 80087b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80087b4:	6193      	str	r3, [r2, #24]
 80087b6:	4b06      	ldr	r3, [pc, #24]	@ (80087d0 <HAL_TIM_PWM_MspInit+0x38>)
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80087be:	60fb      	str	r3, [r7, #12]
 80087c0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 80087c2:	bf00      	nop
 80087c4:	3714      	adds	r7, #20
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bc80      	pop	{r7}
 80087ca:	4770      	bx	lr
 80087cc:	40013400 	.word	0x40013400
 80087d0:	40021000 	.word	0x40021000

080087d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087dc:	f107 0310 	add.w	r3, r7, #16
 80087e0:	2200      	movs	r2, #0
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	605a      	str	r2, [r3, #4]
 80087e6:	609a      	str	r2, [r3, #8]
 80087e8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM8)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	4a10      	ldr	r2, [pc, #64]	@ (8008830 <HAL_TIM_MspPostInit+0x5c>)
 80087f0:	4293      	cmp	r3, r2
 80087f2:	d118      	bne.n	8008826 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80087f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008834 <HAL_TIM_MspPostInit+0x60>)
 80087f6:	699b      	ldr	r3, [r3, #24]
 80087f8:	4a0e      	ldr	r2, [pc, #56]	@ (8008834 <HAL_TIM_MspPostInit+0x60>)
 80087fa:	f043 0310 	orr.w	r3, r3, #16
 80087fe:	6193      	str	r3, [r2, #24]
 8008800:	4b0c      	ldr	r3, [pc, #48]	@ (8008834 <HAL_TIM_MspPostInit+0x60>)
 8008802:	699b      	ldr	r3, [r3, #24]
 8008804:	f003 0310 	and.w	r3, r3, #16
 8008808:	60fb      	str	r3, [r7, #12]
 800880a:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800880c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8008810:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008812:	2302      	movs	r3, #2
 8008814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008816:	2302      	movs	r3, #2
 8008818:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800881a:	f107 0310 	add.w	r3, r7, #16
 800881e:	4619      	mov	r1, r3
 8008820:	4805      	ldr	r0, [pc, #20]	@ (8008838 <HAL_TIM_MspPostInit+0x64>)
 8008822:	f000 ff53 	bl	80096cc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8008826:	bf00      	nop
 8008828:	3720      	adds	r7, #32
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
 800882e:	bf00      	nop
 8008830:	40013400 	.word	0x40013400
 8008834:	40021000 	.word	0x40021000
 8008838:	40011000 	.word	0x40011000

0800883c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b08c      	sub	sp, #48	@ 0x30
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008844:	f107 0320 	add.w	r3, r7, #32
 8008848:	2200      	movs	r2, #0
 800884a:	601a      	str	r2, [r3, #0]
 800884c:	605a      	str	r2, [r3, #4]
 800884e:	609a      	str	r2, [r3, #8]
 8008850:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART5)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	4a42      	ldr	r2, [pc, #264]	@ (8008960 <HAL_UART_MspInit+0x124>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d145      	bne.n	80088e8 <HAL_UART_MspInit+0xac>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800885c:	4b41      	ldr	r3, [pc, #260]	@ (8008964 <HAL_UART_MspInit+0x128>)
 800885e:	69db      	ldr	r3, [r3, #28]
 8008860:	4a40      	ldr	r2, [pc, #256]	@ (8008964 <HAL_UART_MspInit+0x128>)
 8008862:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008866:	61d3      	str	r3, [r2, #28]
 8008868:	4b3e      	ldr	r3, [pc, #248]	@ (8008964 <HAL_UART_MspInit+0x128>)
 800886a:	69db      	ldr	r3, [r3, #28]
 800886c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008870:	61fb      	str	r3, [r7, #28]
 8008872:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008874:	4b3b      	ldr	r3, [pc, #236]	@ (8008964 <HAL_UART_MspInit+0x128>)
 8008876:	699b      	ldr	r3, [r3, #24]
 8008878:	4a3a      	ldr	r2, [pc, #232]	@ (8008964 <HAL_UART_MspInit+0x128>)
 800887a:	f043 0310 	orr.w	r3, r3, #16
 800887e:	6193      	str	r3, [r2, #24]
 8008880:	4b38      	ldr	r3, [pc, #224]	@ (8008964 <HAL_UART_MspInit+0x128>)
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	f003 0310 	and.w	r3, r3, #16
 8008888:	61bb      	str	r3, [r7, #24]
 800888a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800888c:	4b35      	ldr	r3, [pc, #212]	@ (8008964 <HAL_UART_MspInit+0x128>)
 800888e:	699b      	ldr	r3, [r3, #24]
 8008890:	4a34      	ldr	r2, [pc, #208]	@ (8008964 <HAL_UART_MspInit+0x128>)
 8008892:	f043 0320 	orr.w	r3, r3, #32
 8008896:	6193      	str	r3, [r2, #24]
 8008898:	4b32      	ldr	r3, [pc, #200]	@ (8008964 <HAL_UART_MspInit+0x128>)
 800889a:	699b      	ldr	r3, [r3, #24]
 800889c:	f003 0320 	and.w	r3, r3, #32
 80088a0:	617b      	str	r3, [r7, #20]
 80088a2:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80088a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80088a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088aa:	2302      	movs	r3, #2
 80088ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80088ae:	2303      	movs	r3, #3
 80088b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80088b2:	f107 0320 	add.w	r3, r7, #32
 80088b6:	4619      	mov	r1, r3
 80088b8:	482b      	ldr	r0, [pc, #172]	@ (8008968 <HAL_UART_MspInit+0x12c>)
 80088ba:	f000 ff07 	bl	80096cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80088be:	2304      	movs	r3, #4
 80088c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80088c2:	2300      	movs	r3, #0
 80088c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088c6:	2300      	movs	r3, #0
 80088c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80088ca:	f107 0320 	add.w	r3, r7, #32
 80088ce:	4619      	mov	r1, r3
 80088d0:	4826      	ldr	r0, [pc, #152]	@ (800896c <HAL_UART_MspInit+0x130>)
 80088d2:	f000 fefb 	bl	80096cc <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80088d6:	2200      	movs	r2, #0
 80088d8:	2100      	movs	r1, #0
 80088da:	2035      	movs	r0, #53	@ 0x35
 80088dc:	f000 fd7b 	bl	80093d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80088e0:	2035      	movs	r0, #53	@ 0x35
 80088e2:	f000 fd94 	bl	800940e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 80088e6:	e036      	b.n	8008956 <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART1)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a20      	ldr	r2, [pc, #128]	@ (8008970 <HAL_UART_MspInit+0x134>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d131      	bne.n	8008956 <HAL_UART_MspInit+0x11a>
    __HAL_RCC_USART1_CLK_ENABLE();
 80088f2:	4b1c      	ldr	r3, [pc, #112]	@ (8008964 <HAL_UART_MspInit+0x128>)
 80088f4:	699b      	ldr	r3, [r3, #24]
 80088f6:	4a1b      	ldr	r2, [pc, #108]	@ (8008964 <HAL_UART_MspInit+0x128>)
 80088f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80088fc:	6193      	str	r3, [r2, #24]
 80088fe:	4b19      	ldr	r3, [pc, #100]	@ (8008964 <HAL_UART_MspInit+0x128>)
 8008900:	699b      	ldr	r3, [r3, #24]
 8008902:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008906:	613b      	str	r3, [r7, #16]
 8008908:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800890a:	4b16      	ldr	r3, [pc, #88]	@ (8008964 <HAL_UART_MspInit+0x128>)
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	4a15      	ldr	r2, [pc, #84]	@ (8008964 <HAL_UART_MspInit+0x128>)
 8008910:	f043 0304 	orr.w	r3, r3, #4
 8008914:	6193      	str	r3, [r2, #24]
 8008916:	4b13      	ldr	r3, [pc, #76]	@ (8008964 <HAL_UART_MspInit+0x128>)
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	f003 0304 	and.w	r3, r3, #4
 800891e:	60fb      	str	r3, [r7, #12]
 8008920:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8008922:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008928:	2302      	movs	r3, #2
 800892a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800892c:	2303      	movs	r3, #3
 800892e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008930:	f107 0320 	add.w	r3, r7, #32
 8008934:	4619      	mov	r1, r3
 8008936:	480f      	ldr	r0, [pc, #60]	@ (8008974 <HAL_UART_MspInit+0x138>)
 8008938:	f000 fec8 	bl	80096cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800893c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008942:	2300      	movs	r3, #0
 8008944:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008946:	2300      	movs	r3, #0
 8008948:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800894a:	f107 0320 	add.w	r3, r7, #32
 800894e:	4619      	mov	r1, r3
 8008950:	4808      	ldr	r0, [pc, #32]	@ (8008974 <HAL_UART_MspInit+0x138>)
 8008952:	f000 febb 	bl	80096cc <HAL_GPIO_Init>
}
 8008956:	bf00      	nop
 8008958:	3730      	adds	r7, #48	@ 0x30
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	40005000 	.word	0x40005000
 8008964:	40021000 	.word	0x40021000
 8008968:	40011000 	.word	0x40011000
 800896c:	40011400 	.word	0x40011400
 8008970:	40013800 	.word	0x40013800
 8008974:	40010800 	.word	0x40010800

08008978 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008978:	b480      	push	{r7}
 800897a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800897c:	bf00      	nop
 800897e:	e7fd      	b.n	800897c <NMI_Handler+0x4>

08008980 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008980:	b480      	push	{r7}
 8008982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008984:	bf00      	nop
 8008986:	e7fd      	b.n	8008984 <HardFault_Handler+0x4>

08008988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008988:	b480      	push	{r7}
 800898a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800898c:	bf00      	nop
 800898e:	e7fd      	b.n	800898c <MemManage_Handler+0x4>

08008990 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008990:	b480      	push	{r7}
 8008992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008994:	bf00      	nop
 8008996:	e7fd      	b.n	8008994 <BusFault_Handler+0x4>

08008998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008998:	b480      	push	{r7}
 800899a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800899c:	bf00      	nop
 800899e:	e7fd      	b.n	800899c <UsageFault_Handler+0x4>

080089a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80089a0:	b480      	push	{r7}
 80089a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80089a4:	bf00      	nop
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bc80      	pop	{r7}
 80089aa:	4770      	bx	lr

080089ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80089ac:	b480      	push	{r7}
 80089ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80089b0:	bf00      	nop
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bc80      	pop	{r7}
 80089b6:	4770      	bx	lr

080089b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80089b8:	b480      	push	{r7}
 80089ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80089bc:	bf00      	nop
 80089be:	46bd      	mov	sp, r7
 80089c0:	bc80      	pop	{r7}
 80089c2:	4770      	bx	lr

080089c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80089c8:	f000 f9f6 	bl	8008db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80089cc:	bf00      	nop
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80089d4:	4802      	ldr	r0, [pc, #8]	@ (80089e0 <TIM2_IRQHandler+0x10>)
 80089d6:	f002 fb15 	bl	800b004 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80089da:	bf00      	nop
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	200003dc 	.word	0x200003dc

080089e4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80089e4:	b580      	push	{r7, lr}
 80089e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80089e8:	4802      	ldr	r0, [pc, #8]	@ (80089f4 <SPI2_IRQHandler+0x10>)
 80089ea:	f001 fdad 	bl	800a548 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80089ee:	bf00      	nop
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	20000384 	.word	0x20000384

080089f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MPU6050_Int_Pin);
 80089fc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8008a00:	f001 f840 	bl	8009a84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008a04:	bf00      	nop
 8008a06:	bd80      	pop	{r7, pc}

08008a08 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8008a08:	b580      	push	{r7, lr}
 8008a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8008a0c:	4802      	ldr	r0, [pc, #8]	@ (8008a18 <UART5_IRQHandler+0x10>)
 8008a0e:	f003 fc45 	bl	800c29c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8008a12:	bf00      	nop
 8008a14:	bd80      	pop	{r7, pc}
 8008a16:	bf00      	nop
 8008a18:	20000544 	.word	0x20000544

08008a1c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8008a20:	4802      	ldr	r0, [pc, #8]	@ (8008a2c <TIM6_IRQHandler+0x10>)
 8008a22:	f002 faef 	bl	800b004 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8008a26:	bf00      	nop
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	200004b4 	.word	0x200004b4

08008a30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008a30:	b480      	push	{r7}
 8008a32:	af00      	add	r7, sp, #0
  return 1;
 8008a34:	2301      	movs	r3, #1
}
 8008a36:	4618      	mov	r0, r3
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bc80      	pop	{r7}
 8008a3c:	4770      	bx	lr

08008a3e <_kill>:

int _kill(int pid, int sig)
{
 8008a3e:	b580      	push	{r7, lr}
 8008a40:	b082      	sub	sp, #8
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
 8008a46:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008a48:	f005 fa84 	bl	800df54 <__errno>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2216      	movs	r2, #22
 8008a50:	601a      	str	r2, [r3, #0]
  return -1;
 8008a52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3708      	adds	r7, #8
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <_exit>:

void _exit (int status)
{
 8008a5e:	b580      	push	{r7, lr}
 8008a60:	b082      	sub	sp, #8
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008a66:	f04f 31ff 	mov.w	r1, #4294967295
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f7ff ffe7 	bl	8008a3e <_kill>
  while (1) {}    /* Make sure we hang here */
 8008a70:	bf00      	nop
 8008a72:	e7fd      	b.n	8008a70 <_exit+0x12>

08008a74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b086      	sub	sp, #24
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a80:	2300      	movs	r3, #0
 8008a82:	617b      	str	r3, [r7, #20]
 8008a84:	e00a      	b.n	8008a9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008a86:	f3af 8000 	nop.w
 8008a8a:	4601      	mov	r1, r0
 8008a8c:	68bb      	ldr	r3, [r7, #8]
 8008a8e:	1c5a      	adds	r2, r3, #1
 8008a90:	60ba      	str	r2, [r7, #8]
 8008a92:	b2ca      	uxtb	r2, r1
 8008a94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	3301      	adds	r3, #1
 8008a9a:	617b      	str	r3, [r7, #20]
 8008a9c:	697a      	ldr	r2, [r7, #20]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	dbf0      	blt.n	8008a86 <_read+0x12>
  }

  return len;
 8008aa4:	687b      	ldr	r3, [r7, #4]
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3718      	adds	r7, #24
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}

08008aae <_close>:
  }
  return len;
}

int _close(int file)
{
 8008aae:	b480      	push	{r7}
 8008ab0:	b083      	sub	sp, #12
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8008ab6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	370c      	adds	r7, #12
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bc80      	pop	{r7}
 8008ac2:	4770      	bx	lr

08008ac4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b083      	sub	sp, #12
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	6078      	str	r0, [r7, #4]
 8008acc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008ad4:	605a      	str	r2, [r3, #4]
  return 0;
 8008ad6:	2300      	movs	r3, #0
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bc80      	pop	{r7}
 8008ae0:	4770      	bx	lr

08008ae2 <_isatty>:

int _isatty(int file)
{
 8008ae2:	b480      	push	{r7}
 8008ae4:	b083      	sub	sp, #12
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8008aea:	2301      	movs	r3, #1
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	370c      	adds	r7, #12
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bc80      	pop	{r7}
 8008af4:	4770      	bx	lr

08008af6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008af6:	b480      	push	{r7}
 8008af8:	b085      	sub	sp, #20
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	60f8      	str	r0, [r7, #12]
 8008afe:	60b9      	str	r1, [r7, #8]
 8008b00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8008b02:	2300      	movs	r3, #0
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bc80      	pop	{r7}
 8008b0c:	4770      	bx	lr
	...

08008b10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b086      	sub	sp, #24
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008b18:	4a14      	ldr	r2, [pc, #80]	@ (8008b6c <_sbrk+0x5c>)
 8008b1a:	4b15      	ldr	r3, [pc, #84]	@ (8008b70 <_sbrk+0x60>)
 8008b1c:	1ad3      	subs	r3, r2, r3
 8008b1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008b24:	4b13      	ldr	r3, [pc, #76]	@ (8008b74 <_sbrk+0x64>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d102      	bne.n	8008b32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008b2c:	4b11      	ldr	r3, [pc, #68]	@ (8008b74 <_sbrk+0x64>)
 8008b2e:	4a12      	ldr	r2, [pc, #72]	@ (8008b78 <_sbrk+0x68>)
 8008b30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008b32:	4b10      	ldr	r3, [pc, #64]	@ (8008b74 <_sbrk+0x64>)
 8008b34:	681a      	ldr	r2, [r3, #0]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4413      	add	r3, r2
 8008b3a:	693a      	ldr	r2, [r7, #16]
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d207      	bcs.n	8008b50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008b40:	f005 fa08 	bl	800df54 <__errno>
 8008b44:	4603      	mov	r3, r0
 8008b46:	220c      	movs	r2, #12
 8008b48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b4e:	e009      	b.n	8008b64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008b50:	4b08      	ldr	r3, [pc, #32]	@ (8008b74 <_sbrk+0x64>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008b56:	4b07      	ldr	r3, [pc, #28]	@ (8008b74 <_sbrk+0x64>)
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	4413      	add	r3, r2
 8008b5e:	4a05      	ldr	r2, [pc, #20]	@ (8008b74 <_sbrk+0x64>)
 8008b60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008b62:	68fb      	ldr	r3, [r7, #12]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3718      	adds	r7, #24
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}
 8008b6c:	2000c000 	.word	0x2000c000
 8008b70:	00000400 	.word	0x00000400
 8008b74:	20000824 	.word	0x20000824
 8008b78:	20000980 	.word	0x20000980

08008b7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008b80:	bf00      	nop
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bc80      	pop	{r7}
 8008b86:	4770      	bx	lr

08008b88 <HAL_UART_RxCpltCallback>:
    HAL_UART_Transmit(&huart5, buffer, length, HAL_MAX_DELAY);
}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART5)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a09      	ldr	r2, [pc, #36]	@ (8008bbc <HAL_UART_RxCpltCallback+0x34>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d10b      	bne.n	8008bb2 <HAL_UART_RxCpltCallback+0x2a>
    {
        // Octet reu dans UART5_RxByte
        HAL_UART_Transmit(&huart1, &UART5_RxByte, 1, HAL_MAX_DELAY);
 8008b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b9e:	2201      	movs	r2, #1
 8008ba0:	4907      	ldr	r1, [pc, #28]	@ (8008bc0 <HAL_UART_RxCpltCallback+0x38>)
 8008ba2:	4808      	ldr	r0, [pc, #32]	@ (8008bc4 <HAL_UART_RxCpltCallback+0x3c>)
 8008ba4:	f003 fac9 	bl	800c13a <HAL_UART_Transmit>

        // Relancer la rception
        HAL_UART_Receive_IT(&huart5, &UART5_RxByte, 1);
 8008ba8:	2201      	movs	r2, #1
 8008baa:	4905      	ldr	r1, [pc, #20]	@ (8008bc0 <HAL_UART_RxCpltCallback+0x38>)
 8008bac:	4806      	ldr	r0, [pc, #24]	@ (8008bc8 <HAL_UART_RxCpltCallback+0x40>)
 8008bae:	f003 fb4f 	bl	800c250 <HAL_UART_Receive_IT>
    }
}
 8008bb2:	bf00      	nop
 8008bb4:	3708      	adds	r7, #8
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
 8008bba:	bf00      	nop
 8008bbc:	40005000 	.word	0x40005000
 8008bc0:	20000350 	.word	0x20000350
 8008bc4:	2000058c 	.word	0x2000058c
 8008bc8:	20000544 	.word	0x20000544

08008bcc <Ultrasonic_Init>:

/**
 * @brief Initialisation du capteur ultrasonique
 */
void Ultrasonic_Init(void)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	af00      	add	r7, sp, #0
    // Initialiser les variables
    TIM2CH2_CAPTURE_STA = 0;
 8008bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8008bfc <Ultrasonic_Init+0x30>)
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	801a      	strh	r2, [r3, #0]
    TIM2CH2_CAPTURE_VAL = 0;
 8008bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8008c00 <Ultrasonic_Init+0x34>)
 8008bd8:	2200      	movs	r2, #0
 8008bda:	801a      	strh	r2, [r3, #0]
    g_distance = 0;
 8008bdc:	4b09      	ldr	r3, [pc, #36]	@ (8008c04 <Ultrasonic_Init+0x38>)
 8008bde:	2200      	movs	r2, #0
 8008be0:	601a      	str	r2, [r3, #0]

    // Dmarrer TIM2 avec interruptions
    HAL_TIM_Base_Start_IT(&htim2);
 8008be2:	4809      	ldr	r0, [pc, #36]	@ (8008c08 <Ultrasonic_Init+0x3c>)
 8008be4:	f001 fe02 	bl	800a7ec <HAL_TIM_Base_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8008be8:	2104      	movs	r1, #4
 8008bea:	4807      	ldr	r0, [pc, #28]	@ (8008c08 <Ultrasonic_Init+0x3c>)
 8008bec:	f001 ffc0 	bl	800ab70 <HAL_TIM_IC_Start_IT>

    printf("[INFO] Ultrasonic sensor initialized (TIM2 CH2)\r\n");
 8008bf0:	4806      	ldr	r0, [pc, #24]	@ (8008c0c <Ultrasonic_Init+0x40>)
 8008bf2:	f005 f84b 	bl	800dc8c <puts>
}
 8008bf6:	bf00      	nop
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	20000828 	.word	0x20000828
 8008c00:	2000082a 	.word	0x2000082a
 8008c04:	2000082c 	.word	0x2000082c
 8008c08:	200003dc 	.word	0x200003dc
 8008c0c:	08012604 	.word	0x08012604

08008c10 <HAL_TIM_PeriodElapsedCallback>:

/**
 * @brief Callback interruption dbordement
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c20:	d128      	bne.n	8008c74 <HAL_TIM_PeriodElapsedCallback+0x64>
    {
        if ((TIM2CH2_CAPTURE_STA & 0x80) == 0)  // Pas encore fini
 8008c22:	4b17      	ldr	r3, [pc, #92]	@ (8008c80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c24:	881b      	ldrh	r3, [r3, #0]
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d121      	bne.n	8008c74 <HAL_TIM_PeriodElapsedCallback+0x64>
        {
            if (TIM2CH2_CAPTURE_STA & 0x40)  // Front montant captur
 8008c30:	4b13      	ldr	r3, [pc, #76]	@ (8008c80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c32:	881b      	ldrh	r3, [r3, #0]
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d01a      	beq.n	8008c74 <HAL_TIM_PeriodElapsedCallback+0x64>
            {
                if ((TIM2CH2_CAPTURE_STA & 0x3F) == 0x3F)
 8008c3e:	4b10      	ldr	r3, [pc, #64]	@ (8008c80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c40:	881b      	ldrh	r3, [r3, #0]
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c48:	2b3f      	cmp	r3, #63	@ 0x3f
 8008c4a:	d10c      	bne.n	8008c66 <HAL_TIM_PeriodElapsedCallback+0x56>
                {
                    // Trop de dbordements
                    TIM2CH2_CAPTURE_STA |= 0x80;
 8008c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8008c80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c4e:	881b      	ldrh	r3, [r3, #0]
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c56:	b29a      	uxth	r2, r3
 8008c58:	4b09      	ldr	r3, [pc, #36]	@ (8008c80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c5a:	801a      	strh	r2, [r3, #0]
                    TIM2CH2_CAPTURE_VAL = 0xFFFF;
 8008c5c:	4b09      	ldr	r3, [pc, #36]	@ (8008c84 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8008c5e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008c62:	801a      	strh	r2, [r3, #0]
                    TIM2CH2_CAPTURE_STA++;
                }
            }
        }
    }
}
 8008c64:	e006      	b.n	8008c74 <HAL_TIM_PeriodElapsedCallback+0x64>
                    TIM2CH2_CAPTURE_STA++;
 8008c66:	4b06      	ldr	r3, [pc, #24]	@ (8008c80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c68:	881b      	ldrh	r3, [r3, #0]
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	b29a      	uxth	r2, r3
 8008c70:	4b03      	ldr	r3, [pc, #12]	@ (8008c80 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8008c72:	801a      	strh	r2, [r3, #0]
}
 8008c74:	bf00      	nop
 8008c76:	370c      	adds	r7, #12
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bc80      	pop	{r7}
 8008c7c:	4770      	bx	lr
 8008c7e:	bf00      	nop
 8008c80:	20000828 	.word	0x20000828
 8008c84:	2000082a 	.word	0x2000082a

08008c88 <HAL_TIM_IC_CaptureCallback>:

/**
 * @brief Callback interruption capture
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b082      	sub	sp, #8
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c98:	d14a      	bne.n	8008d30 <HAL_TIM_IC_CaptureCallback+0xa8>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	7f1b      	ldrb	r3, [r3, #28]
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	d146      	bne.n	8008d30 <HAL_TIM_IC_CaptureCallback+0xa8>
    {
        if ((TIM2CH2_CAPTURE_STA & 0x80) == 0)  // Pas encore termin
 8008ca2:	4b25      	ldr	r3, [pc, #148]	@ (8008d38 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008ca4:	881b      	ldrh	r3, [r3, #0]
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d13f      	bne.n	8008d30 <HAL_TIM_IC_CaptureCallback+0xa8>
        {
            if (TIM2CH2_CAPTURE_STA & 0x40)  // Front descendant
 8008cb0:	4b21      	ldr	r3, [pc, #132]	@ (8008d38 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008cb2:	881b      	ldrh	r3, [r3, #0]
 8008cb4:	b29b      	uxth	r3, r3
 8008cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d01e      	beq.n	8008cfc <HAL_TIM_IC_CaptureCallback+0x74>
            {
                // FIN - Capturer la valeur
                TIM2CH2_CAPTURE_STA |= 0x80;
 8008cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8008d38 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008cc0:	881b      	ldrh	r3, [r3, #0]
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cc8:	b29a      	uxth	r2, r3
 8008cca:	4b1b      	ldr	r3, [pc, #108]	@ (8008d38 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008ccc:	801a      	strh	r2, [r3, #0]
                TIM2CH2_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8008cce:	2104      	movs	r1, #4
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f002 fcad 	bl	800b630 <HAL_TIM_ReadCapturedValue>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	b29a      	uxth	r2, r3
 8008cda:	4b18      	ldr	r3, [pc, #96]	@ (8008d3c <HAL_TIM_IC_CaptureCallback+0xb4>)
 8008cdc:	801a      	strh	r2, [r3, #0]

                // Reconfigurer pour le prochain front montant
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6a1a      	ldr	r2, [r3, #32]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008cec:	621a      	str	r2, [r3, #32]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	6a12      	ldr	r2, [r2, #32]
 8008cf8:	621a      	str	r2, [r3, #32]
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
                                               TIM_INPUTCHANNELPOLARITY_FALLING);
            }
        }
    }
}
 8008cfa:	e019      	b.n	8008d30 <HAL_TIM_IC_CaptureCallback+0xa8>
                TIM2CH2_CAPTURE_STA = 0x40;  // Marquer front montant
 8008cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8008d38 <HAL_TIM_IC_CaptureCallback+0xb0>)
 8008cfe:	2240      	movs	r2, #64	@ 0x40
 8008d00:	801a      	strh	r2, [r3, #0]
                TIM2CH2_CAPTURE_VAL = 0;
 8008d02:	4b0e      	ldr	r3, [pc, #56]	@ (8008d3c <HAL_TIM_IC_CaptureCallback+0xb4>)
 8008d04:	2200      	movs	r2, #0
 8008d06:	801a      	strh	r2, [r3, #0]
                __HAL_TIM_SET_COUNTER(htim, 0);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	625a      	str	r2, [r3, #36]	@ 0x24
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	6a1a      	ldr	r2, [r3, #32]
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008d1e:	621a      	str	r2, [r3, #32]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	6a1a      	ldr	r2, [r3, #32]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f042 0220 	orr.w	r2, r2, #32
 8008d2e:	621a      	str	r2, [r3, #32]
}
 8008d30:	bf00      	nop
 8008d32:	3708      	adds	r7, #8
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}
 8008d38:	20000828 	.word	0x20000828
 8008d3c:	2000082a 	.word	0x2000082a

08008d40 <Reset_Handler>:
 8008d40:	f7ff ff1c 	bl	8008b7c <SystemInit>
 8008d44:	480b      	ldr	r0, [pc, #44]	@ (8008d74 <LoopFillZerobss+0xe>)
 8008d46:	490c      	ldr	r1, [pc, #48]	@ (8008d78 <LoopFillZerobss+0x12>)
 8008d48:	4a0c      	ldr	r2, [pc, #48]	@ (8008d7c <LoopFillZerobss+0x16>)
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	e002      	b.n	8008d54 <LoopCopyDataInit>

08008d4e <CopyDataInit>:
 8008d4e:	58d4      	ldr	r4, [r2, r3]
 8008d50:	50c4      	str	r4, [r0, r3]
 8008d52:	3304      	adds	r3, #4

08008d54 <LoopCopyDataInit>:
 8008d54:	18c4      	adds	r4, r0, r3
 8008d56:	428c      	cmp	r4, r1
 8008d58:	d3f9      	bcc.n	8008d4e <CopyDataInit>
 8008d5a:	4a09      	ldr	r2, [pc, #36]	@ (8008d80 <LoopFillZerobss+0x1a>)
 8008d5c:	4c09      	ldr	r4, [pc, #36]	@ (8008d84 <LoopFillZerobss+0x1e>)
 8008d5e:	2300      	movs	r3, #0
 8008d60:	e001      	b.n	8008d66 <LoopFillZerobss>

08008d62 <FillZerobss>:
 8008d62:	6013      	str	r3, [r2, #0]
 8008d64:	3204      	adds	r2, #4

08008d66 <LoopFillZerobss>:
 8008d66:	42a2      	cmp	r2, r4
 8008d68:	d3fb      	bcc.n	8008d62 <FillZerobss>
 8008d6a:	f005 f8f9 	bl	800df60 <__libc_init_array>
 8008d6e:	f7fd fbef 	bl	8006550 <main>
 8008d72:	4770      	bx	lr
 8008d74:	20000000 	.word	0x20000000
 8008d78:	20000278 	.word	0x20000278
 8008d7c:	08013ef0 	.word	0x08013ef0
 8008d80:	20000278 	.word	0x20000278
 8008d84:	20000980 	.word	0x20000980

08008d88 <ADC1_2_IRQHandler>:
 8008d88:	e7fe      	b.n	8008d88 <ADC1_2_IRQHandler>
	...

08008d8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008d90:	4b08      	ldr	r3, [pc, #32]	@ (8008db4 <HAL_Init+0x28>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	4a07      	ldr	r2, [pc, #28]	@ (8008db4 <HAL_Init+0x28>)
 8008d96:	f043 0310 	orr.w	r3, r3, #16
 8008d9a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008d9c:	2003      	movs	r0, #3
 8008d9e:	f000 fb0f 	bl	80093c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008da2:	200f      	movs	r0, #15
 8008da4:	f7fa fe7a 	bl	8003a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008da8:	f7ff fb68 	bl	800847c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008dac:	2300      	movs	r3, #0
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	bd80      	pop	{r7, pc}
 8008db2:	bf00      	nop
 8008db4:	40022000 	.word	0x40022000

08008db8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008db8:	b480      	push	{r7}
 8008dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008dbc:	4b05      	ldr	r3, [pc, #20]	@ (8008dd4 <HAL_IncTick+0x1c>)
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	4b05      	ldr	r3, [pc, #20]	@ (8008dd8 <HAL_IncTick+0x20>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	4a03      	ldr	r2, [pc, #12]	@ (8008dd8 <HAL_IncTick+0x20>)
 8008dca:	6013      	str	r3, [r2, #0]
}
 8008dcc:	bf00      	nop
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bc80      	pop	{r7}
 8008dd2:	4770      	bx	lr
 8008dd4:	200000ac 	.word	0x200000ac
 8008dd8:	20000830 	.word	0x20000830

08008ddc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b086      	sub	sp, #24
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008de4:	2300      	movs	r3, #0
 8008de6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8008de8:	2300      	movs	r3, #0
 8008dea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8008df0:	2300      	movs	r3, #0
 8008df2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d101      	bne.n	8008dfe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e0ce      	b.n	8008f9c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d109      	bne.n	8008e20 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f7ff fb60 	bl	80084e0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f9bd 	bl	80091a0 <ADC_ConversionStop_Disable>
 8008e26:	4603      	mov	r3, r0
 8008e28:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e2e:	f003 0310 	and.w	r3, r3, #16
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f040 80a9 	bne.w	8008f8a <HAL_ADC_Init+0x1ae>
 8008e38:	7dfb      	ldrb	r3, [r7, #23]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f040 80a5 	bne.w	8008f8a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e44:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008e48:	f023 0302 	bic.w	r3, r3, #2
 8008e4c:	f043 0202 	orr.w	r2, r3, #2
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	4951      	ldr	r1, [pc, #324]	@ (8008fa4 <HAL_ADC_Init+0x1c8>)
 8008e5e:	428b      	cmp	r3, r1
 8008e60:	d10a      	bne.n	8008e78 <HAL_ADC_Init+0x9c>
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	69db      	ldr	r3, [r3, #28]
 8008e66:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008e6a:	d002      	beq.n	8008e72 <HAL_ADC_Init+0x96>
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	69db      	ldr	r3, [r3, #28]
 8008e70:	e004      	b.n	8008e7c <HAL_ADC_Init+0xa0>
 8008e72:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008e76:	e001      	b.n	8008e7c <HAL_ADC_Init+0xa0>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8008e7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	7b1b      	ldrb	r3, [r3, #12]
 8008e82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8008e84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8008e86:	68ba      	ldr	r2, [r7, #8]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	689b      	ldr	r3, [r3, #8]
 8008e90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e94:	d003      	beq.n	8008e9e <HAL_ADC_Init+0xc2>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	689b      	ldr	r3, [r3, #8]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d102      	bne.n	8008ea4 <HAL_ADC_Init+0xc8>
 8008e9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008ea2:	e000      	b.n	8008ea6 <HAL_ADC_Init+0xca>
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	693a      	ldr	r2, [r7, #16]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	7d1b      	ldrb	r3, [r3, #20]
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d119      	bne.n	8008ee8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	7b1b      	ldrb	r3, [r3, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d109      	bne.n	8008ed0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	3b01      	subs	r3, #1
 8008ec2:	035a      	lsls	r2, r3, #13
 8008ec4:	693b      	ldr	r3, [r7, #16]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8008ecc:	613b      	str	r3, [r7, #16]
 8008ece:	e00b      	b.n	8008ee8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed4:	f043 0220 	orr.w	r2, r3, #32
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee0:	f043 0201 	orr.w	r2, r3, #1
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	693a      	ldr	r2, [r7, #16]
 8008ef8:	430a      	orrs	r2, r1
 8008efa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	689a      	ldr	r2, [r3, #8]
 8008f02:	4b29      	ldr	r3, [pc, #164]	@ (8008fa8 <HAL_ADC_Init+0x1cc>)
 8008f04:	4013      	ands	r3, r2
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	6812      	ldr	r2, [r2, #0]
 8008f0a:	68b9      	ldr	r1, [r7, #8]
 8008f0c:	430b      	orrs	r3, r1
 8008f0e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	689b      	ldr	r3, [r3, #8]
 8008f14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f18:	d003      	beq.n	8008f22 <HAL_ADC_Init+0x146>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d104      	bne.n	8008f2c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	051b      	lsls	r3, r3, #20
 8008f2a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f32:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	68fa      	ldr	r2, [r7, #12]
 8008f3c:	430a      	orrs	r2, r1
 8008f3e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	689a      	ldr	r2, [r3, #8]
 8008f46:	4b19      	ldr	r3, [pc, #100]	@ (8008fac <HAL_ADC_Init+0x1d0>)
 8008f48:	4013      	ands	r3, r2
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	d10b      	bne.n	8008f68 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2200      	movs	r2, #0
 8008f54:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f5a:	f023 0303 	bic.w	r3, r3, #3
 8008f5e:	f043 0201 	orr.w	r2, r3, #1
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8008f66:	e018      	b.n	8008f9a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f6c:	f023 0312 	bic.w	r3, r3, #18
 8008f70:	f043 0210 	orr.w	r2, r3, #16
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f7c:	f043 0201 	orr.w	r2, r3, #1
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8008f88:	e007      	b.n	8008f9a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f8e:	f043 0210 	orr.w	r2, r3, #16
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8008f96:	2301      	movs	r3, #1
 8008f98:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8008f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	3718      	adds	r7, #24
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}
 8008fa4:	40013c00 	.word	0x40013c00
 8008fa8:	ffe1f7fd 	.word	0xffe1f7fd
 8008fac:	ff1f0efe 	.word	0xff1f0efe

08008fb0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d101      	bne.n	8008fd0 <HAL_ADC_ConfigChannel+0x20>
 8008fcc:	2302      	movs	r3, #2
 8008fce:	e0dc      	b.n	800918a <HAL_ADC_ConfigChannel+0x1da>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	2b06      	cmp	r3, #6
 8008fde:	d81c      	bhi.n	800901a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	685a      	ldr	r2, [r3, #4]
 8008fea:	4613      	mov	r3, r2
 8008fec:	009b      	lsls	r3, r3, #2
 8008fee:	4413      	add	r3, r2
 8008ff0:	3b05      	subs	r3, #5
 8008ff2:	221f      	movs	r2, #31
 8008ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ff8:	43db      	mvns	r3, r3
 8008ffa:	4019      	ands	r1, r3
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	6818      	ldr	r0, [r3, #0]
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	685a      	ldr	r2, [r3, #4]
 8009004:	4613      	mov	r3, r2
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	4413      	add	r3, r2
 800900a:	3b05      	subs	r3, #5
 800900c:	fa00 f203 	lsl.w	r2, r0, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	430a      	orrs	r2, r1
 8009016:	635a      	str	r2, [r3, #52]	@ 0x34
 8009018:	e03c      	b.n	8009094 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	2b0c      	cmp	r3, #12
 8009020:	d81c      	bhi.n	800905c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	685a      	ldr	r2, [r3, #4]
 800902c:	4613      	mov	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	4413      	add	r3, r2
 8009032:	3b23      	subs	r3, #35	@ 0x23
 8009034:	221f      	movs	r2, #31
 8009036:	fa02 f303 	lsl.w	r3, r2, r3
 800903a:	43db      	mvns	r3, r3
 800903c:	4019      	ands	r1, r3
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	6818      	ldr	r0, [r3, #0]
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	685a      	ldr	r2, [r3, #4]
 8009046:	4613      	mov	r3, r2
 8009048:	009b      	lsls	r3, r3, #2
 800904a:	4413      	add	r3, r2
 800904c:	3b23      	subs	r3, #35	@ 0x23
 800904e:	fa00 f203 	lsl.w	r2, r0, r3
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	430a      	orrs	r2, r1
 8009058:	631a      	str	r2, [r3, #48]	@ 0x30
 800905a:	e01b      	b.n	8009094 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	685a      	ldr	r2, [r3, #4]
 8009066:	4613      	mov	r3, r2
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	4413      	add	r3, r2
 800906c:	3b41      	subs	r3, #65	@ 0x41
 800906e:	221f      	movs	r2, #31
 8009070:	fa02 f303 	lsl.w	r3, r2, r3
 8009074:	43db      	mvns	r3, r3
 8009076:	4019      	ands	r1, r3
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	6818      	ldr	r0, [r3, #0]
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	685a      	ldr	r2, [r3, #4]
 8009080:	4613      	mov	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	3b41      	subs	r3, #65	@ 0x41
 8009088:	fa00 f203 	lsl.w	r2, r0, r3
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	430a      	orrs	r2, r1
 8009092:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2b09      	cmp	r3, #9
 800909a:	d91c      	bls.n	80090d6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	68d9      	ldr	r1, [r3, #12]
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	4613      	mov	r3, r2
 80090a8:	005b      	lsls	r3, r3, #1
 80090aa:	4413      	add	r3, r2
 80090ac:	3b1e      	subs	r3, #30
 80090ae:	2207      	movs	r2, #7
 80090b0:	fa02 f303 	lsl.w	r3, r2, r3
 80090b4:	43db      	mvns	r3, r3
 80090b6:	4019      	ands	r1, r3
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	6898      	ldr	r0, [r3, #8]
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	4613      	mov	r3, r2
 80090c2:	005b      	lsls	r3, r3, #1
 80090c4:	4413      	add	r3, r2
 80090c6:	3b1e      	subs	r3, #30
 80090c8:	fa00 f203 	lsl.w	r2, r0, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	430a      	orrs	r2, r1
 80090d2:	60da      	str	r2, [r3, #12]
 80090d4:	e019      	b.n	800910a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	6919      	ldr	r1, [r3, #16]
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	4613      	mov	r3, r2
 80090e2:	005b      	lsls	r3, r3, #1
 80090e4:	4413      	add	r3, r2
 80090e6:	2207      	movs	r2, #7
 80090e8:	fa02 f303 	lsl.w	r3, r2, r3
 80090ec:	43db      	mvns	r3, r3
 80090ee:	4019      	ands	r1, r3
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	6898      	ldr	r0, [r3, #8]
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	4613      	mov	r3, r2
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	4413      	add	r3, r2
 80090fe:	fa00 f203 	lsl.w	r2, r0, r3
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	430a      	orrs	r2, r1
 8009108:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2b10      	cmp	r3, #16
 8009110:	d003      	beq.n	800911a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8009116:	2b11      	cmp	r3, #17
 8009118:	d132      	bne.n	8009180 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4a1d      	ldr	r2, [pc, #116]	@ (8009194 <HAL_ADC_ConfigChannel+0x1e4>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d125      	bne.n	8009170 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	689b      	ldr	r3, [r3, #8]
 800912a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800912e:	2b00      	cmp	r3, #0
 8009130:	d126      	bne.n	8009180 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	689a      	ldr	r2, [r3, #8]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009140:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2b10      	cmp	r3, #16
 8009148:	d11a      	bne.n	8009180 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800914a:	4b13      	ldr	r3, [pc, #76]	@ (8009198 <HAL_ADC_ConfigChannel+0x1e8>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a13      	ldr	r2, [pc, #76]	@ (800919c <HAL_ADC_ConfigChannel+0x1ec>)
 8009150:	fba2 2303 	umull	r2, r3, r2, r3
 8009154:	0c9a      	lsrs	r2, r3, #18
 8009156:	4613      	mov	r3, r2
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	4413      	add	r3, r2
 800915c:	005b      	lsls	r3, r3, #1
 800915e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8009160:	e002      	b.n	8009168 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	3b01      	subs	r3, #1
 8009166:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d1f9      	bne.n	8009162 <HAL_ADC_ConfigChannel+0x1b2>
 800916e:	e007      	b.n	8009180 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009174:	f043 0220 	orr.w	r2, r3, #32
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800917c:	2301      	movs	r3, #1
 800917e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8009188:	7bfb      	ldrb	r3, [r7, #15]
}
 800918a:	4618      	mov	r0, r3
 800918c:	3714      	adds	r7, #20
 800918e:	46bd      	mov	sp, r7
 8009190:	bc80      	pop	{r7}
 8009192:	4770      	bx	lr
 8009194:	40012400 	.word	0x40012400
 8009198:	200000a4 	.word	0x200000a4
 800919c:	431bde83 	.word	0x431bde83

080091a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b084      	sub	sp, #16
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80091a8:	2300      	movs	r3, #0
 80091aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	689b      	ldr	r3, [r3, #8]
 80091b2:	f003 0301 	and.w	r3, r3, #1
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d12e      	bne.n	8009218 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	689a      	ldr	r2, [r3, #8]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f022 0201 	bic.w	r2, r2, #1
 80091c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80091ca:	f7fa fc93 	bl	8003af4 <HAL_GetTick>
 80091ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80091d0:	e01b      	b.n	800920a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80091d2:	f7fa fc8f 	bl	8003af4 <HAL_GetTick>
 80091d6:	4602      	mov	r2, r0
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	1ad3      	subs	r3, r2, r3
 80091dc:	2b02      	cmp	r3, #2
 80091de:	d914      	bls.n	800920a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	689b      	ldr	r3, [r3, #8]
 80091e6:	f003 0301 	and.w	r3, r3, #1
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d10d      	bne.n	800920a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091f2:	f043 0210 	orr.w	r2, r3, #16
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fe:	f043 0201 	orr.w	r2, r3, #1
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e007      	b.n	800921a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	689b      	ldr	r3, [r3, #8]
 8009210:	f003 0301 	and.w	r3, r3, #1
 8009214:	2b01      	cmp	r3, #1
 8009216:	d0dc      	beq.n	80091d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8009218:	2300      	movs	r3, #0
}
 800921a:	4618      	mov	r0, r3
 800921c:	3710      	adds	r7, #16
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}
	...

08009224 <__NVIC_SetPriorityGrouping>:
{
 8009224:	b480      	push	{r7}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f003 0307 	and.w	r3, r3, #7
 8009232:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009234:	4b0c      	ldr	r3, [pc, #48]	@ (8009268 <__NVIC_SetPriorityGrouping+0x44>)
 8009236:	68db      	ldr	r3, [r3, #12]
 8009238:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800923a:	68ba      	ldr	r2, [r7, #8]
 800923c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009240:	4013      	ands	r3, r2
 8009242:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800924c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009250:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009254:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009256:	4a04      	ldr	r2, [pc, #16]	@ (8009268 <__NVIC_SetPriorityGrouping+0x44>)
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	60d3      	str	r3, [r2, #12]
}
 800925c:	bf00      	nop
 800925e:	3714      	adds	r7, #20
 8009260:	46bd      	mov	sp, r7
 8009262:	bc80      	pop	{r7}
 8009264:	4770      	bx	lr
 8009266:	bf00      	nop
 8009268:	e000ed00 	.word	0xe000ed00

0800926c <__NVIC_GetPriorityGrouping>:
{
 800926c:	b480      	push	{r7}
 800926e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009270:	4b04      	ldr	r3, [pc, #16]	@ (8009284 <__NVIC_GetPriorityGrouping+0x18>)
 8009272:	68db      	ldr	r3, [r3, #12]
 8009274:	0a1b      	lsrs	r3, r3, #8
 8009276:	f003 0307 	and.w	r3, r3, #7
}
 800927a:	4618      	mov	r0, r3
 800927c:	46bd      	mov	sp, r7
 800927e:	bc80      	pop	{r7}
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	e000ed00 	.word	0xe000ed00

08009288 <__NVIC_EnableIRQ>:
{
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	4603      	mov	r3, r0
 8009290:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009296:	2b00      	cmp	r3, #0
 8009298:	db0b      	blt.n	80092b2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800929a:	79fb      	ldrb	r3, [r7, #7]
 800929c:	f003 021f 	and.w	r2, r3, #31
 80092a0:	4906      	ldr	r1, [pc, #24]	@ (80092bc <__NVIC_EnableIRQ+0x34>)
 80092a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092a6:	095b      	lsrs	r3, r3, #5
 80092a8:	2001      	movs	r0, #1
 80092aa:	fa00 f202 	lsl.w	r2, r0, r2
 80092ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80092b2:	bf00      	nop
 80092b4:	370c      	adds	r7, #12
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bc80      	pop	{r7}
 80092ba:	4770      	bx	lr
 80092bc:	e000e100 	.word	0xe000e100

080092c0 <__NVIC_DisableIRQ>:
{
 80092c0:	b480      	push	{r7}
 80092c2:	b083      	sub	sp, #12
 80092c4:	af00      	add	r7, sp, #0
 80092c6:	4603      	mov	r3, r0
 80092c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80092ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	db12      	blt.n	80092f8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80092d2:	79fb      	ldrb	r3, [r7, #7]
 80092d4:	f003 021f 	and.w	r2, r3, #31
 80092d8:	490a      	ldr	r1, [pc, #40]	@ (8009304 <__NVIC_DisableIRQ+0x44>)
 80092da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80092de:	095b      	lsrs	r3, r3, #5
 80092e0:	2001      	movs	r0, #1
 80092e2:	fa00 f202 	lsl.w	r2, r0, r2
 80092e6:	3320      	adds	r3, #32
 80092e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80092ec:	f3bf 8f4f 	dsb	sy
}
 80092f0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80092f2:	f3bf 8f6f 	isb	sy
}
 80092f6:	bf00      	nop
}
 80092f8:	bf00      	nop
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bc80      	pop	{r7}
 8009300:	4770      	bx	lr
 8009302:	bf00      	nop
 8009304:	e000e100 	.word	0xe000e100

08009308 <__NVIC_SetPriority>:
{
 8009308:	b480      	push	{r7}
 800930a:	b083      	sub	sp, #12
 800930c:	af00      	add	r7, sp, #0
 800930e:	4603      	mov	r3, r0
 8009310:	6039      	str	r1, [r7, #0]
 8009312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009318:	2b00      	cmp	r3, #0
 800931a:	db0a      	blt.n	8009332 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	b2da      	uxtb	r2, r3
 8009320:	490c      	ldr	r1, [pc, #48]	@ (8009354 <__NVIC_SetPriority+0x4c>)
 8009322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009326:	0112      	lsls	r2, r2, #4
 8009328:	b2d2      	uxtb	r2, r2
 800932a:	440b      	add	r3, r1
 800932c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009330:	e00a      	b.n	8009348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	b2da      	uxtb	r2, r3
 8009336:	4908      	ldr	r1, [pc, #32]	@ (8009358 <__NVIC_SetPriority+0x50>)
 8009338:	79fb      	ldrb	r3, [r7, #7]
 800933a:	f003 030f 	and.w	r3, r3, #15
 800933e:	3b04      	subs	r3, #4
 8009340:	0112      	lsls	r2, r2, #4
 8009342:	b2d2      	uxtb	r2, r2
 8009344:	440b      	add	r3, r1
 8009346:	761a      	strb	r2, [r3, #24]
}
 8009348:	bf00      	nop
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	bc80      	pop	{r7}
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	e000e100 	.word	0xe000e100
 8009358:	e000ed00 	.word	0xe000ed00

0800935c <NVIC_EncodePriority>:
{
 800935c:	b480      	push	{r7}
 800935e:	b089      	sub	sp, #36	@ 0x24
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f003 0307 	and.w	r3, r3, #7
 800936e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009370:	69fb      	ldr	r3, [r7, #28]
 8009372:	f1c3 0307 	rsb	r3, r3, #7
 8009376:	2b04      	cmp	r3, #4
 8009378:	bf28      	it	cs
 800937a:	2304      	movcs	r3, #4
 800937c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800937e:	69fb      	ldr	r3, [r7, #28]
 8009380:	3304      	adds	r3, #4
 8009382:	2b06      	cmp	r3, #6
 8009384:	d902      	bls.n	800938c <NVIC_EncodePriority+0x30>
 8009386:	69fb      	ldr	r3, [r7, #28]
 8009388:	3b03      	subs	r3, #3
 800938a:	e000      	b.n	800938e <NVIC_EncodePriority+0x32>
 800938c:	2300      	movs	r3, #0
 800938e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009390:	f04f 32ff 	mov.w	r2, #4294967295
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	fa02 f303 	lsl.w	r3, r2, r3
 800939a:	43da      	mvns	r2, r3
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	401a      	ands	r2, r3
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80093a4:	f04f 31ff 	mov.w	r1, #4294967295
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	fa01 f303 	lsl.w	r3, r1, r3
 80093ae:	43d9      	mvns	r1, r3
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80093b4:	4313      	orrs	r3, r2
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3724      	adds	r7, #36	@ 0x24
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bc80      	pop	{r7}
 80093be:	4770      	bx	lr

080093c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f7ff ff2b 	bl	8009224 <__NVIC_SetPriorityGrouping>
}
 80093ce:	bf00      	nop
 80093d0:	3708      	adds	r7, #8
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}

080093d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80093d6:	b580      	push	{r7, lr}
 80093d8:	b086      	sub	sp, #24
 80093da:	af00      	add	r7, sp, #0
 80093dc:	4603      	mov	r3, r0
 80093de:	60b9      	str	r1, [r7, #8]
 80093e0:	607a      	str	r2, [r7, #4]
 80093e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80093e4:	2300      	movs	r3, #0
 80093e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80093e8:	f7ff ff40 	bl	800926c <__NVIC_GetPriorityGrouping>
 80093ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	68b9      	ldr	r1, [r7, #8]
 80093f2:	6978      	ldr	r0, [r7, #20]
 80093f4:	f7ff ffb2 	bl	800935c <NVIC_EncodePriority>
 80093f8:	4602      	mov	r2, r0
 80093fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80093fe:	4611      	mov	r1, r2
 8009400:	4618      	mov	r0, r3
 8009402:	f7ff ff81 	bl	8009308 <__NVIC_SetPriority>
}
 8009406:	bf00      	nop
 8009408:	3718      	adds	r7, #24
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}

0800940e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800940e:	b580      	push	{r7, lr}
 8009410:	b082      	sub	sp, #8
 8009412:	af00      	add	r7, sp, #0
 8009414:	4603      	mov	r3, r0
 8009416:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009418:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800941c:	4618      	mov	r0, r3
 800941e:	f7ff ff33 	bl	8009288 <__NVIC_EnableIRQ>
}
 8009422:	bf00      	nop
 8009424:	3708      	adds	r7, #8
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}

0800942a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800942a:	b580      	push	{r7, lr}
 800942c:	b082      	sub	sp, #8
 800942e:	af00      	add	r7, sp, #0
 8009430:	4603      	mov	r3, r0
 8009432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8009434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009438:	4618      	mov	r0, r3
 800943a:	f7ff ff41 	bl	80092c0 <__NVIC_DisableIRQ>
}
 800943e:	bf00      	nop
 8009440:	3708      	adds	r7, #8
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009446:	b480      	push	{r7}
 8009448:	b085      	sub	sp, #20
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800944e:	2300      	movs	r3, #0
 8009450:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009458:	b2db      	uxtb	r3, r3
 800945a:	2b02      	cmp	r3, #2
 800945c:	d008      	beq.n	8009470 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	2204      	movs	r2, #4
 8009462:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2200      	movs	r2, #0
 8009468:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800946c:	2301      	movs	r3, #1
 800946e:	e020      	b.n	80094b2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	681a      	ldr	r2, [r3, #0]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f022 020e 	bic.w	r2, r2, #14
 800947e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f022 0201 	bic.w	r2, r2, #1
 800948e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009498:	2101      	movs	r1, #1
 800949a:	fa01 f202 	lsl.w	r2, r1, r2
 800949e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2201      	movs	r2, #1
 80094a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80094b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3714      	adds	r7, #20
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bc80      	pop	{r7}
 80094ba:	4770      	bx	lr

080094bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80094bc:	b580      	push	{r7, lr}
 80094be:	b084      	sub	sp, #16
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80094c4:	2300      	movs	r3, #0
 80094c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80094ce:	b2db      	uxtb	r3, r3
 80094d0:	2b02      	cmp	r3, #2
 80094d2:	d005      	beq.n	80094e0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2204      	movs	r2, #4
 80094d8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80094da:	2301      	movs	r3, #1
 80094dc:	73fb      	strb	r3, [r7, #15]
 80094de:	e0d6      	b.n	800968e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f022 020e 	bic.w	r2, r2, #14
 80094ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f022 0201 	bic.w	r2, r2, #1
 80094fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	461a      	mov	r2, r3
 8009506:	4b64      	ldr	r3, [pc, #400]	@ (8009698 <HAL_DMA_Abort_IT+0x1dc>)
 8009508:	429a      	cmp	r2, r3
 800950a:	d958      	bls.n	80095be <HAL_DMA_Abort_IT+0x102>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a62      	ldr	r2, [pc, #392]	@ (800969c <HAL_DMA_Abort_IT+0x1e0>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d04f      	beq.n	80095b6 <HAL_DMA_Abort_IT+0xfa>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a61      	ldr	r2, [pc, #388]	@ (80096a0 <HAL_DMA_Abort_IT+0x1e4>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d048      	beq.n	80095b2 <HAL_DMA_Abort_IT+0xf6>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a5f      	ldr	r2, [pc, #380]	@ (80096a4 <HAL_DMA_Abort_IT+0x1e8>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d040      	beq.n	80095ac <HAL_DMA_Abort_IT+0xf0>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a5e      	ldr	r2, [pc, #376]	@ (80096a8 <HAL_DMA_Abort_IT+0x1ec>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d038      	beq.n	80095a6 <HAL_DMA_Abort_IT+0xea>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a5c      	ldr	r2, [pc, #368]	@ (80096ac <HAL_DMA_Abort_IT+0x1f0>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d030      	beq.n	80095a0 <HAL_DMA_Abort_IT+0xe4>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a5b      	ldr	r2, [pc, #364]	@ (80096b0 <HAL_DMA_Abort_IT+0x1f4>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d028      	beq.n	800959a <HAL_DMA_Abort_IT+0xde>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a52      	ldr	r2, [pc, #328]	@ (8009698 <HAL_DMA_Abort_IT+0x1dc>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d020      	beq.n	8009594 <HAL_DMA_Abort_IT+0xd8>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a57      	ldr	r2, [pc, #348]	@ (80096b4 <HAL_DMA_Abort_IT+0x1f8>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d019      	beq.n	8009590 <HAL_DMA_Abort_IT+0xd4>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a55      	ldr	r2, [pc, #340]	@ (80096b8 <HAL_DMA_Abort_IT+0x1fc>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d012      	beq.n	800958c <HAL_DMA_Abort_IT+0xd0>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a54      	ldr	r2, [pc, #336]	@ (80096bc <HAL_DMA_Abort_IT+0x200>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d00a      	beq.n	8009586 <HAL_DMA_Abort_IT+0xca>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a52      	ldr	r2, [pc, #328]	@ (80096c0 <HAL_DMA_Abort_IT+0x204>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d102      	bne.n	8009580 <HAL_DMA_Abort_IT+0xc4>
 800957a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800957e:	e01b      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 8009580:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009584:	e018      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 8009586:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800958a:	e015      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 800958c:	2310      	movs	r3, #16
 800958e:	e013      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 8009590:	2301      	movs	r3, #1
 8009592:	e011      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 8009594:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009598:	e00e      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 800959a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800959e:	e00b      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 80095a0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80095a4:	e008      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 80095a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80095aa:	e005      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 80095ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80095b0:	e002      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 80095b2:	2310      	movs	r3, #16
 80095b4:	e000      	b.n	80095b8 <HAL_DMA_Abort_IT+0xfc>
 80095b6:	2301      	movs	r3, #1
 80095b8:	4a42      	ldr	r2, [pc, #264]	@ (80096c4 <HAL_DMA_Abort_IT+0x208>)
 80095ba:	6053      	str	r3, [r2, #4]
 80095bc:	e057      	b.n	800966e <HAL_DMA_Abort_IT+0x1b2>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	4a36      	ldr	r2, [pc, #216]	@ (800969c <HAL_DMA_Abort_IT+0x1e0>)
 80095c4:	4293      	cmp	r3, r2
 80095c6:	d04f      	beq.n	8009668 <HAL_DMA_Abort_IT+0x1ac>
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a34      	ldr	r2, [pc, #208]	@ (80096a0 <HAL_DMA_Abort_IT+0x1e4>)
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d048      	beq.n	8009664 <HAL_DMA_Abort_IT+0x1a8>
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	4a33      	ldr	r2, [pc, #204]	@ (80096a4 <HAL_DMA_Abort_IT+0x1e8>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d040      	beq.n	800965e <HAL_DMA_Abort_IT+0x1a2>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	4a31      	ldr	r2, [pc, #196]	@ (80096a8 <HAL_DMA_Abort_IT+0x1ec>)
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d038      	beq.n	8009658 <HAL_DMA_Abort_IT+0x19c>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	4a30      	ldr	r2, [pc, #192]	@ (80096ac <HAL_DMA_Abort_IT+0x1f0>)
 80095ec:	4293      	cmp	r3, r2
 80095ee:	d030      	beq.n	8009652 <HAL_DMA_Abort_IT+0x196>
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a2e      	ldr	r2, [pc, #184]	@ (80096b0 <HAL_DMA_Abort_IT+0x1f4>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d028      	beq.n	800964c <HAL_DMA_Abort_IT+0x190>
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a26      	ldr	r2, [pc, #152]	@ (8009698 <HAL_DMA_Abort_IT+0x1dc>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d020      	beq.n	8009646 <HAL_DMA_Abort_IT+0x18a>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a2a      	ldr	r2, [pc, #168]	@ (80096b4 <HAL_DMA_Abort_IT+0x1f8>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d019      	beq.n	8009642 <HAL_DMA_Abort_IT+0x186>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a29      	ldr	r2, [pc, #164]	@ (80096b8 <HAL_DMA_Abort_IT+0x1fc>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d012      	beq.n	800963e <HAL_DMA_Abort_IT+0x182>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a27      	ldr	r2, [pc, #156]	@ (80096bc <HAL_DMA_Abort_IT+0x200>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d00a      	beq.n	8009638 <HAL_DMA_Abort_IT+0x17c>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a26      	ldr	r2, [pc, #152]	@ (80096c0 <HAL_DMA_Abort_IT+0x204>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d102      	bne.n	8009632 <HAL_DMA_Abort_IT+0x176>
 800962c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009630:	e01b      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009632:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009636:	e018      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009638:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800963c:	e015      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 800963e:	2310      	movs	r3, #16
 8009640:	e013      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009642:	2301      	movs	r3, #1
 8009644:	e011      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009646:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800964a:	e00e      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 800964c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009650:	e00b      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009652:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009656:	e008      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009658:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800965c:	e005      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 800965e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009662:	e002      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009664:	2310      	movs	r3, #16
 8009666:	e000      	b.n	800966a <HAL_DMA_Abort_IT+0x1ae>
 8009668:	2301      	movs	r3, #1
 800966a:	4a17      	ldr	r2, [pc, #92]	@ (80096c8 <HAL_DMA_Abort_IT+0x20c>)
 800966c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2201      	movs	r2, #1
 8009672:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009682:	2b00      	cmp	r3, #0
 8009684:	d003      	beq.n	800968e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	4798      	blx	r3
    } 
  }
  return status;
 800968e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009690:	4618      	mov	r0, r3
 8009692:	3710      	adds	r7, #16
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}
 8009698:	40020080 	.word	0x40020080
 800969c:	40020008 	.word	0x40020008
 80096a0:	4002001c 	.word	0x4002001c
 80096a4:	40020030 	.word	0x40020030
 80096a8:	40020044 	.word	0x40020044
 80096ac:	40020058 	.word	0x40020058
 80096b0:	4002006c 	.word	0x4002006c
 80096b4:	40020408 	.word	0x40020408
 80096b8:	4002041c 	.word	0x4002041c
 80096bc:	40020430 	.word	0x40020430
 80096c0:	40020444 	.word	0x40020444
 80096c4:	40020400 	.word	0x40020400
 80096c8:	40020000 	.word	0x40020000

080096cc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80096cc:	b480      	push	{r7}
 80096ce:	b08b      	sub	sp, #44	@ 0x2c
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80096d6:	2300      	movs	r3, #0
 80096d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80096da:	2300      	movs	r3, #0
 80096dc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80096de:	e179      	b.n	80099d4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80096e0:	2201      	movs	r2, #1
 80096e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e4:	fa02 f303 	lsl.w	r3, r2, r3
 80096e8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	69fa      	ldr	r2, [r7, #28]
 80096f0:	4013      	ands	r3, r2
 80096f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80096f4:	69ba      	ldr	r2, [r7, #24]
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	429a      	cmp	r2, r3
 80096fa:	f040 8168 	bne.w	80099ce <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	4a96      	ldr	r2, [pc, #600]	@ (800995c <HAL_GPIO_Init+0x290>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d05e      	beq.n	80097c6 <HAL_GPIO_Init+0xfa>
 8009708:	4a94      	ldr	r2, [pc, #592]	@ (800995c <HAL_GPIO_Init+0x290>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d875      	bhi.n	80097fa <HAL_GPIO_Init+0x12e>
 800970e:	4a94      	ldr	r2, [pc, #592]	@ (8009960 <HAL_GPIO_Init+0x294>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d058      	beq.n	80097c6 <HAL_GPIO_Init+0xfa>
 8009714:	4a92      	ldr	r2, [pc, #584]	@ (8009960 <HAL_GPIO_Init+0x294>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d86f      	bhi.n	80097fa <HAL_GPIO_Init+0x12e>
 800971a:	4a92      	ldr	r2, [pc, #584]	@ (8009964 <HAL_GPIO_Init+0x298>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d052      	beq.n	80097c6 <HAL_GPIO_Init+0xfa>
 8009720:	4a90      	ldr	r2, [pc, #576]	@ (8009964 <HAL_GPIO_Init+0x298>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d869      	bhi.n	80097fa <HAL_GPIO_Init+0x12e>
 8009726:	4a90      	ldr	r2, [pc, #576]	@ (8009968 <HAL_GPIO_Init+0x29c>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d04c      	beq.n	80097c6 <HAL_GPIO_Init+0xfa>
 800972c:	4a8e      	ldr	r2, [pc, #568]	@ (8009968 <HAL_GPIO_Init+0x29c>)
 800972e:	4293      	cmp	r3, r2
 8009730:	d863      	bhi.n	80097fa <HAL_GPIO_Init+0x12e>
 8009732:	4a8e      	ldr	r2, [pc, #568]	@ (800996c <HAL_GPIO_Init+0x2a0>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d046      	beq.n	80097c6 <HAL_GPIO_Init+0xfa>
 8009738:	4a8c      	ldr	r2, [pc, #560]	@ (800996c <HAL_GPIO_Init+0x2a0>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d85d      	bhi.n	80097fa <HAL_GPIO_Init+0x12e>
 800973e:	2b12      	cmp	r3, #18
 8009740:	d82a      	bhi.n	8009798 <HAL_GPIO_Init+0xcc>
 8009742:	2b12      	cmp	r3, #18
 8009744:	d859      	bhi.n	80097fa <HAL_GPIO_Init+0x12e>
 8009746:	a201      	add	r2, pc, #4	@ (adr r2, 800974c <HAL_GPIO_Init+0x80>)
 8009748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974c:	080097c7 	.word	0x080097c7
 8009750:	080097a1 	.word	0x080097a1
 8009754:	080097b3 	.word	0x080097b3
 8009758:	080097f5 	.word	0x080097f5
 800975c:	080097fb 	.word	0x080097fb
 8009760:	080097fb 	.word	0x080097fb
 8009764:	080097fb 	.word	0x080097fb
 8009768:	080097fb 	.word	0x080097fb
 800976c:	080097fb 	.word	0x080097fb
 8009770:	080097fb 	.word	0x080097fb
 8009774:	080097fb 	.word	0x080097fb
 8009778:	080097fb 	.word	0x080097fb
 800977c:	080097fb 	.word	0x080097fb
 8009780:	080097fb 	.word	0x080097fb
 8009784:	080097fb 	.word	0x080097fb
 8009788:	080097fb 	.word	0x080097fb
 800978c:	080097fb 	.word	0x080097fb
 8009790:	080097a9 	.word	0x080097a9
 8009794:	080097bd 	.word	0x080097bd
 8009798:	4a75      	ldr	r2, [pc, #468]	@ (8009970 <HAL_GPIO_Init+0x2a4>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d013      	beq.n	80097c6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800979e:	e02c      	b.n	80097fa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	68db      	ldr	r3, [r3, #12]
 80097a4:	623b      	str	r3, [r7, #32]
          break;
 80097a6:	e029      	b.n	80097fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	68db      	ldr	r3, [r3, #12]
 80097ac:	3304      	adds	r3, #4
 80097ae:	623b      	str	r3, [r7, #32]
          break;
 80097b0:	e024      	b.n	80097fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	68db      	ldr	r3, [r3, #12]
 80097b6:	3308      	adds	r3, #8
 80097b8:	623b      	str	r3, [r7, #32]
          break;
 80097ba:	e01f      	b.n	80097fc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	330c      	adds	r3, #12
 80097c2:	623b      	str	r3, [r7, #32]
          break;
 80097c4:	e01a      	b.n	80097fc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d102      	bne.n	80097d4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80097ce:	2304      	movs	r3, #4
 80097d0:	623b      	str	r3, [r7, #32]
          break;
 80097d2:	e013      	b.n	80097fc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d105      	bne.n	80097e8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80097dc:	2308      	movs	r3, #8
 80097de:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	69fa      	ldr	r2, [r7, #28]
 80097e4:	611a      	str	r2, [r3, #16]
          break;
 80097e6:	e009      	b.n	80097fc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80097e8:	2308      	movs	r3, #8
 80097ea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	69fa      	ldr	r2, [r7, #28]
 80097f0:	615a      	str	r2, [r3, #20]
          break;
 80097f2:	e003      	b.n	80097fc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80097f4:	2300      	movs	r3, #0
 80097f6:	623b      	str	r3, [r7, #32]
          break;
 80097f8:	e000      	b.n	80097fc <HAL_GPIO_Init+0x130>
          break;
 80097fa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	2bff      	cmp	r3, #255	@ 0xff
 8009800:	d801      	bhi.n	8009806 <HAL_GPIO_Init+0x13a>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	e001      	b.n	800980a <HAL_GPIO_Init+0x13e>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	3304      	adds	r3, #4
 800980a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	2bff      	cmp	r3, #255	@ 0xff
 8009810:	d802      	bhi.n	8009818 <HAL_GPIO_Init+0x14c>
 8009812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	e002      	b.n	800981e <HAL_GPIO_Init+0x152>
 8009818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981a:	3b08      	subs	r3, #8
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	681a      	ldr	r2, [r3, #0]
 8009824:	210f      	movs	r1, #15
 8009826:	693b      	ldr	r3, [r7, #16]
 8009828:	fa01 f303 	lsl.w	r3, r1, r3
 800982c:	43db      	mvns	r3, r3
 800982e:	401a      	ands	r2, r3
 8009830:	6a39      	ldr	r1, [r7, #32]
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	fa01 f303 	lsl.w	r3, r1, r3
 8009838:	431a      	orrs	r2, r3
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009846:	2b00      	cmp	r3, #0
 8009848:	f000 80c1 	beq.w	80099ce <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800984c:	4b49      	ldr	r3, [pc, #292]	@ (8009974 <HAL_GPIO_Init+0x2a8>)
 800984e:	699b      	ldr	r3, [r3, #24]
 8009850:	4a48      	ldr	r2, [pc, #288]	@ (8009974 <HAL_GPIO_Init+0x2a8>)
 8009852:	f043 0301 	orr.w	r3, r3, #1
 8009856:	6193      	str	r3, [r2, #24]
 8009858:	4b46      	ldr	r3, [pc, #280]	@ (8009974 <HAL_GPIO_Init+0x2a8>)
 800985a:	699b      	ldr	r3, [r3, #24]
 800985c:	f003 0301 	and.w	r3, r3, #1
 8009860:	60bb      	str	r3, [r7, #8]
 8009862:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8009864:	4a44      	ldr	r2, [pc, #272]	@ (8009978 <HAL_GPIO_Init+0x2ac>)
 8009866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009868:	089b      	lsrs	r3, r3, #2
 800986a:	3302      	adds	r3, #2
 800986c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009870:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8009872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009874:	f003 0303 	and.w	r3, r3, #3
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	220f      	movs	r2, #15
 800987c:	fa02 f303 	lsl.w	r3, r2, r3
 8009880:	43db      	mvns	r3, r3
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	4013      	ands	r3, r2
 8009886:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	4a3c      	ldr	r2, [pc, #240]	@ (800997c <HAL_GPIO_Init+0x2b0>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d01f      	beq.n	80098d0 <HAL_GPIO_Init+0x204>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	4a3b      	ldr	r2, [pc, #236]	@ (8009980 <HAL_GPIO_Init+0x2b4>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d019      	beq.n	80098cc <HAL_GPIO_Init+0x200>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	4a3a      	ldr	r2, [pc, #232]	@ (8009984 <HAL_GPIO_Init+0x2b8>)
 800989c:	4293      	cmp	r3, r2
 800989e:	d013      	beq.n	80098c8 <HAL_GPIO_Init+0x1fc>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	4a39      	ldr	r2, [pc, #228]	@ (8009988 <HAL_GPIO_Init+0x2bc>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d00d      	beq.n	80098c4 <HAL_GPIO_Init+0x1f8>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	4a38      	ldr	r2, [pc, #224]	@ (800998c <HAL_GPIO_Init+0x2c0>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d007      	beq.n	80098c0 <HAL_GPIO_Init+0x1f4>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	4a37      	ldr	r2, [pc, #220]	@ (8009990 <HAL_GPIO_Init+0x2c4>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d101      	bne.n	80098bc <HAL_GPIO_Init+0x1f0>
 80098b8:	2305      	movs	r3, #5
 80098ba:	e00a      	b.n	80098d2 <HAL_GPIO_Init+0x206>
 80098bc:	2306      	movs	r3, #6
 80098be:	e008      	b.n	80098d2 <HAL_GPIO_Init+0x206>
 80098c0:	2304      	movs	r3, #4
 80098c2:	e006      	b.n	80098d2 <HAL_GPIO_Init+0x206>
 80098c4:	2303      	movs	r3, #3
 80098c6:	e004      	b.n	80098d2 <HAL_GPIO_Init+0x206>
 80098c8:	2302      	movs	r3, #2
 80098ca:	e002      	b.n	80098d2 <HAL_GPIO_Init+0x206>
 80098cc:	2301      	movs	r3, #1
 80098ce:	e000      	b.n	80098d2 <HAL_GPIO_Init+0x206>
 80098d0:	2300      	movs	r3, #0
 80098d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098d4:	f002 0203 	and.w	r2, r2, #3
 80098d8:	0092      	lsls	r2, r2, #2
 80098da:	4093      	lsls	r3, r2
 80098dc:	68fa      	ldr	r2, [r7, #12]
 80098de:	4313      	orrs	r3, r2
 80098e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80098e2:	4925      	ldr	r1, [pc, #148]	@ (8009978 <HAL_GPIO_Init+0x2ac>)
 80098e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e6:	089b      	lsrs	r3, r3, #2
 80098e8:	3302      	adds	r3, #2
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	685b      	ldr	r3, [r3, #4]
 80098f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d006      	beq.n	800990a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80098fc:	4b25      	ldr	r3, [pc, #148]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 80098fe:	689a      	ldr	r2, [r3, #8]
 8009900:	4924      	ldr	r1, [pc, #144]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 8009902:	69bb      	ldr	r3, [r7, #24]
 8009904:	4313      	orrs	r3, r2
 8009906:	608b      	str	r3, [r1, #8]
 8009908:	e006      	b.n	8009918 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800990a:	4b22      	ldr	r3, [pc, #136]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 800990c:	689a      	ldr	r2, [r3, #8]
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	43db      	mvns	r3, r3
 8009912:	4920      	ldr	r1, [pc, #128]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 8009914:	4013      	ands	r3, r2
 8009916:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009920:	2b00      	cmp	r3, #0
 8009922:	d006      	beq.n	8009932 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8009924:	4b1b      	ldr	r3, [pc, #108]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 8009926:	68da      	ldr	r2, [r3, #12]
 8009928:	491a      	ldr	r1, [pc, #104]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 800992a:	69bb      	ldr	r3, [r7, #24]
 800992c:	4313      	orrs	r3, r2
 800992e:	60cb      	str	r3, [r1, #12]
 8009930:	e006      	b.n	8009940 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8009932:	4b18      	ldr	r3, [pc, #96]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 8009934:	68da      	ldr	r2, [r3, #12]
 8009936:	69bb      	ldr	r3, [r7, #24]
 8009938:	43db      	mvns	r3, r3
 800993a:	4916      	ldr	r1, [pc, #88]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 800993c:	4013      	ands	r3, r2
 800993e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009948:	2b00      	cmp	r3, #0
 800994a:	d025      	beq.n	8009998 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800994c:	4b11      	ldr	r3, [pc, #68]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 800994e:	685a      	ldr	r2, [r3, #4]
 8009950:	4910      	ldr	r1, [pc, #64]	@ (8009994 <HAL_GPIO_Init+0x2c8>)
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	4313      	orrs	r3, r2
 8009956:	604b      	str	r3, [r1, #4]
 8009958:	e025      	b.n	80099a6 <HAL_GPIO_Init+0x2da>
 800995a:	bf00      	nop
 800995c:	10320000 	.word	0x10320000
 8009960:	10310000 	.word	0x10310000
 8009964:	10220000 	.word	0x10220000
 8009968:	10210000 	.word	0x10210000
 800996c:	10120000 	.word	0x10120000
 8009970:	10110000 	.word	0x10110000
 8009974:	40021000 	.word	0x40021000
 8009978:	40010000 	.word	0x40010000
 800997c:	40010800 	.word	0x40010800
 8009980:	40010c00 	.word	0x40010c00
 8009984:	40011000 	.word	0x40011000
 8009988:	40011400 	.word	0x40011400
 800998c:	40011800 	.word	0x40011800
 8009990:	40011c00 	.word	0x40011c00
 8009994:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8009998:	4b15      	ldr	r3, [pc, #84]	@ (80099f0 <HAL_GPIO_Init+0x324>)
 800999a:	685a      	ldr	r2, [r3, #4]
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	43db      	mvns	r3, r3
 80099a0:	4913      	ldr	r1, [pc, #76]	@ (80099f0 <HAL_GPIO_Init+0x324>)
 80099a2:	4013      	ands	r3, r2
 80099a4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d006      	beq.n	80099c0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80099b2:	4b0f      	ldr	r3, [pc, #60]	@ (80099f0 <HAL_GPIO_Init+0x324>)
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	490e      	ldr	r1, [pc, #56]	@ (80099f0 <HAL_GPIO_Init+0x324>)
 80099b8:	69bb      	ldr	r3, [r7, #24]
 80099ba:	4313      	orrs	r3, r2
 80099bc:	600b      	str	r3, [r1, #0]
 80099be:	e006      	b.n	80099ce <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80099c0:	4b0b      	ldr	r3, [pc, #44]	@ (80099f0 <HAL_GPIO_Init+0x324>)
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	69bb      	ldr	r3, [r7, #24]
 80099c6:	43db      	mvns	r3, r3
 80099c8:	4909      	ldr	r1, [pc, #36]	@ (80099f0 <HAL_GPIO_Init+0x324>)
 80099ca:	4013      	ands	r3, r2
 80099cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80099ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d0:	3301      	adds	r3, #1
 80099d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099da:	fa22 f303 	lsr.w	r3, r2, r3
 80099de:	2b00      	cmp	r3, #0
 80099e0:	f47f ae7e 	bne.w	80096e0 <HAL_GPIO_Init+0x14>
  }
}
 80099e4:	bf00      	nop
 80099e6:	bf00      	nop
 80099e8:	372c      	adds	r7, #44	@ 0x2c
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bc80      	pop	{r7}
 80099ee:	4770      	bx	lr
 80099f0:	40010400 	.word	0x40010400

080099f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b085      	sub	sp, #20
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	460b      	mov	r3, r1
 80099fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	689a      	ldr	r2, [r3, #8]
 8009a04:	887b      	ldrh	r3, [r7, #2]
 8009a06:	4013      	ands	r3, r2
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d002      	beq.n	8009a12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	73fb      	strb	r3, [r7, #15]
 8009a10:	e001      	b.n	8009a16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009a12:	2300      	movs	r3, #0
 8009a14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3714      	adds	r7, #20
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bc80      	pop	{r7}
 8009a20:	4770      	bx	lr

08009a22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b083      	sub	sp, #12
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
 8009a2a:	460b      	mov	r3, r1
 8009a2c:	807b      	strh	r3, [r7, #2]
 8009a2e:	4613      	mov	r3, r2
 8009a30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009a32:	787b      	ldrb	r3, [r7, #1]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d003      	beq.n	8009a40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009a38:	887a      	ldrh	r2, [r7, #2]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8009a3e:	e003      	b.n	8009a48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8009a40:	887b      	ldrh	r3, [r7, #2]
 8009a42:	041a      	lsls	r2, r3, #16
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	611a      	str	r2, [r3, #16]
}
 8009a48:	bf00      	nop
 8009a4a:	370c      	adds	r7, #12
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bc80      	pop	{r7}
 8009a50:	4770      	bx	lr

08009a52 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009a52:	b480      	push	{r7}
 8009a54:	b085      	sub	sp, #20
 8009a56:	af00      	add	r7, sp, #0
 8009a58:	6078      	str	r0, [r7, #4]
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	68db      	ldr	r3, [r3, #12]
 8009a62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009a64:	887a      	ldrh	r2, [r7, #2]
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	4013      	ands	r3, r2
 8009a6a:	041a      	lsls	r2, r3, #16
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	43d9      	mvns	r1, r3
 8009a70:	887b      	ldrh	r3, [r7, #2]
 8009a72:	400b      	ands	r3, r1
 8009a74:	431a      	orrs	r2, r3
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	611a      	str	r2, [r3, #16]
}
 8009a7a:	bf00      	nop
 8009a7c:	3714      	adds	r7, #20
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bc80      	pop	{r7}
 8009a82:	4770      	bx	lr

08009a84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b082      	sub	sp, #8
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8009a8e:	4b08      	ldr	r3, [pc, #32]	@ (8009ab0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009a90:	695a      	ldr	r2, [r3, #20]
 8009a92:	88fb      	ldrh	r3, [r7, #6]
 8009a94:	4013      	ands	r3, r2
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d006      	beq.n	8009aa8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009a9a:	4a05      	ldr	r2, [pc, #20]	@ (8009ab0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009a9c:	88fb      	ldrh	r3, [r7, #6]
 8009a9e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009aa0:	88fb      	ldrh	r3, [r7, #6]
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7f9 fe12 	bl	80036cc <HAL_GPIO_EXTI_Callback>
  }
}
 8009aa8:	bf00      	nop
 8009aaa:	3708      	adds	r7, #8
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	40010400 	.word	0x40010400

08009ab4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b086      	sub	sp, #24
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d101      	bne.n	8009ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	e272      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f003 0301 	and.w	r3, r3, #1
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	f000 8087 	beq.w	8009be2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009ad4:	4b92      	ldr	r3, [pc, #584]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	f003 030c 	and.w	r3, r3, #12
 8009adc:	2b04      	cmp	r3, #4
 8009ade:	d00c      	beq.n	8009afa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8009ae0:	4b8f      	ldr	r3, [pc, #572]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009ae2:	685b      	ldr	r3, [r3, #4]
 8009ae4:	f003 030c 	and.w	r3, r3, #12
 8009ae8:	2b08      	cmp	r3, #8
 8009aea:	d112      	bne.n	8009b12 <HAL_RCC_OscConfig+0x5e>
 8009aec:	4b8c      	ldr	r3, [pc, #560]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009af4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009af8:	d10b      	bne.n	8009b12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009afa:	4b89      	ldr	r3, [pc, #548]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d06c      	beq.n	8009be0 <HAL_RCC_OscConfig+0x12c>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	685b      	ldr	r3, [r3, #4]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d168      	bne.n	8009be0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	e24c      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	685b      	ldr	r3, [r3, #4]
 8009b16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009b1a:	d106      	bne.n	8009b2a <HAL_RCC_OscConfig+0x76>
 8009b1c:	4b80      	ldr	r3, [pc, #512]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a7f      	ldr	r2, [pc, #508]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b26:	6013      	str	r3, [r2, #0]
 8009b28:	e02e      	b.n	8009b88 <HAL_RCC_OscConfig+0xd4>
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d10c      	bne.n	8009b4c <HAL_RCC_OscConfig+0x98>
 8009b32:	4b7b      	ldr	r3, [pc, #492]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4a7a      	ldr	r2, [pc, #488]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b3c:	6013      	str	r3, [r2, #0]
 8009b3e:	4b78      	ldr	r3, [pc, #480]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	4a77      	ldr	r2, [pc, #476]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b44:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b48:	6013      	str	r3, [r2, #0]
 8009b4a:	e01d      	b.n	8009b88 <HAL_RCC_OscConfig+0xd4>
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009b54:	d10c      	bne.n	8009b70 <HAL_RCC_OscConfig+0xbc>
 8009b56:	4b72      	ldr	r3, [pc, #456]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a71      	ldr	r2, [pc, #452]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009b60:	6013      	str	r3, [r2, #0]
 8009b62:	4b6f      	ldr	r3, [pc, #444]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a6e      	ldr	r2, [pc, #440]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b6c:	6013      	str	r3, [r2, #0]
 8009b6e:	e00b      	b.n	8009b88 <HAL_RCC_OscConfig+0xd4>
 8009b70:	4b6b      	ldr	r3, [pc, #428]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a6a      	ldr	r2, [pc, #424]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b7a:	6013      	str	r3, [r2, #0]
 8009b7c:	4b68      	ldr	r3, [pc, #416]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a67      	ldr	r2, [pc, #412]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009b86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	685b      	ldr	r3, [r3, #4]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d013      	beq.n	8009bb8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b90:	f7f9 ffb0 	bl	8003af4 <HAL_GetTick>
 8009b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009b96:	e008      	b.n	8009baa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b98:	f7f9 ffac 	bl	8003af4 <HAL_GetTick>
 8009b9c:	4602      	mov	r2, r0
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	2b64      	cmp	r3, #100	@ 0x64
 8009ba4:	d901      	bls.n	8009baa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	e200      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009baa:	4b5d      	ldr	r3, [pc, #372]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d0f0      	beq.n	8009b98 <HAL_RCC_OscConfig+0xe4>
 8009bb6:	e014      	b.n	8009be2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009bb8:	f7f9 ff9c 	bl	8003af4 <HAL_GetTick>
 8009bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009bbe:	e008      	b.n	8009bd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009bc0:	f7f9 ff98 	bl	8003af4 <HAL_GetTick>
 8009bc4:	4602      	mov	r2, r0
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	1ad3      	subs	r3, r2, r3
 8009bca:	2b64      	cmp	r3, #100	@ 0x64
 8009bcc:	d901      	bls.n	8009bd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009bce:	2303      	movs	r3, #3
 8009bd0:	e1ec      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009bd2:	4b53      	ldr	r3, [pc, #332]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d1f0      	bne.n	8009bc0 <HAL_RCC_OscConfig+0x10c>
 8009bde:	e000      	b.n	8009be2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009be0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f003 0302 	and.w	r3, r3, #2
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d063      	beq.n	8009cb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009bee:	4b4c      	ldr	r3, [pc, #304]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009bf0:	685b      	ldr	r3, [r3, #4]
 8009bf2:	f003 030c 	and.w	r3, r3, #12
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d00b      	beq.n	8009c12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8009bfa:	4b49      	ldr	r3, [pc, #292]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	f003 030c 	and.w	r3, r3, #12
 8009c02:	2b08      	cmp	r3, #8
 8009c04:	d11c      	bne.n	8009c40 <HAL_RCC_OscConfig+0x18c>
 8009c06:	4b46      	ldr	r3, [pc, #280]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d116      	bne.n	8009c40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009c12:	4b43      	ldr	r3, [pc, #268]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0302 	and.w	r3, r3, #2
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d005      	beq.n	8009c2a <HAL_RCC_OscConfig+0x176>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	691b      	ldr	r3, [r3, #16]
 8009c22:	2b01      	cmp	r3, #1
 8009c24:	d001      	beq.n	8009c2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8009c26:	2301      	movs	r3, #1
 8009c28:	e1c0      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c2a:	4b3d      	ldr	r3, [pc, #244]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	00db      	lsls	r3, r3, #3
 8009c38:	4939      	ldr	r1, [pc, #228]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009c3e:	e03a      	b.n	8009cb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d020      	beq.n	8009c8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009c48:	4b36      	ldr	r3, [pc, #216]	@ (8009d24 <HAL_RCC_OscConfig+0x270>)
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c4e:	f7f9 ff51 	bl	8003af4 <HAL_GetTick>
 8009c52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c54:	e008      	b.n	8009c68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c56:	f7f9 ff4d 	bl	8003af4 <HAL_GetTick>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	693b      	ldr	r3, [r7, #16]
 8009c5e:	1ad3      	subs	r3, r2, r3
 8009c60:	2b02      	cmp	r3, #2
 8009c62:	d901      	bls.n	8009c68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8009c64:	2303      	movs	r3, #3
 8009c66:	e1a1      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009c68:	4b2d      	ldr	r3, [pc, #180]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f003 0302 	and.w	r3, r3, #2
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d0f0      	beq.n	8009c56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c74:	4b2a      	ldr	r3, [pc, #168]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	695b      	ldr	r3, [r3, #20]
 8009c80:	00db      	lsls	r3, r3, #3
 8009c82:	4927      	ldr	r1, [pc, #156]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009c84:	4313      	orrs	r3, r2
 8009c86:	600b      	str	r3, [r1, #0]
 8009c88:	e015      	b.n	8009cb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009c8a:	4b26      	ldr	r3, [pc, #152]	@ (8009d24 <HAL_RCC_OscConfig+0x270>)
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c90:	f7f9 ff30 	bl	8003af4 <HAL_GetTick>
 8009c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009c96:	e008      	b.n	8009caa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c98:	f7f9 ff2c 	bl	8003af4 <HAL_GetTick>
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	1ad3      	subs	r3, r2, r3
 8009ca2:	2b02      	cmp	r3, #2
 8009ca4:	d901      	bls.n	8009caa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8009ca6:	2303      	movs	r3, #3
 8009ca8:	e180      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009caa:	4b1d      	ldr	r3, [pc, #116]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f003 0302 	and.w	r3, r3, #2
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1f0      	bne.n	8009c98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f003 0308 	and.w	r3, r3, #8
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d03a      	beq.n	8009d38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	699b      	ldr	r3, [r3, #24]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d019      	beq.n	8009cfe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009cca:	4b17      	ldr	r3, [pc, #92]	@ (8009d28 <HAL_RCC_OscConfig+0x274>)
 8009ccc:	2201      	movs	r2, #1
 8009cce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009cd0:	f7f9 ff10 	bl	8003af4 <HAL_GetTick>
 8009cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009cd6:	e008      	b.n	8009cea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009cd8:	f7f9 ff0c 	bl	8003af4 <HAL_GetTick>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	1ad3      	subs	r3, r2, r3
 8009ce2:	2b02      	cmp	r3, #2
 8009ce4:	d901      	bls.n	8009cea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8009ce6:	2303      	movs	r3, #3
 8009ce8:	e160      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009cea:	4b0d      	ldr	r3, [pc, #52]	@ (8009d20 <HAL_RCC_OscConfig+0x26c>)
 8009cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cee:	f003 0302 	and.w	r3, r3, #2
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d0f0      	beq.n	8009cd8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8009cf6:	2001      	movs	r0, #1
 8009cf8:	f000 face 	bl	800a298 <RCC_Delay>
 8009cfc:	e01c      	b.n	8009d38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8009d28 <HAL_RCC_OscConfig+0x274>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009d04:	f7f9 fef6 	bl	8003af4 <HAL_GetTick>
 8009d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009d0a:	e00f      	b.n	8009d2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d0c:	f7f9 fef2 	bl	8003af4 <HAL_GetTick>
 8009d10:	4602      	mov	r2, r0
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	1ad3      	subs	r3, r2, r3
 8009d16:	2b02      	cmp	r3, #2
 8009d18:	d908      	bls.n	8009d2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8009d1a:	2303      	movs	r3, #3
 8009d1c:	e146      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
 8009d1e:	bf00      	nop
 8009d20:	40021000 	.word	0x40021000
 8009d24:	42420000 	.word	0x42420000
 8009d28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009d2c:	4b92      	ldr	r3, [pc, #584]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d30:	f003 0302 	and.w	r3, r3, #2
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d1e9      	bne.n	8009d0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f003 0304 	and.w	r3, r3, #4
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	f000 80a6 	beq.w	8009e92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d46:	2300      	movs	r3, #0
 8009d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009d4a:	4b8b      	ldr	r3, [pc, #556]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009d4c:	69db      	ldr	r3, [r3, #28]
 8009d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d10d      	bne.n	8009d72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d56:	4b88      	ldr	r3, [pc, #544]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009d58:	69db      	ldr	r3, [r3, #28]
 8009d5a:	4a87      	ldr	r2, [pc, #540]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d60:	61d3      	str	r3, [r2, #28]
 8009d62:	4b85      	ldr	r3, [pc, #532]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d6a:	60bb      	str	r3, [r7, #8]
 8009d6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d6e:	2301      	movs	r3, #1
 8009d70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d72:	4b82      	ldr	r3, [pc, #520]	@ (8009f7c <HAL_RCC_OscConfig+0x4c8>)
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d118      	bne.n	8009db0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009d7e:	4b7f      	ldr	r3, [pc, #508]	@ (8009f7c <HAL_RCC_OscConfig+0x4c8>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a7e      	ldr	r2, [pc, #504]	@ (8009f7c <HAL_RCC_OscConfig+0x4c8>)
 8009d84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009d8a:	f7f9 feb3 	bl	8003af4 <HAL_GetTick>
 8009d8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009d90:	e008      	b.n	8009da4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d92:	f7f9 feaf 	bl	8003af4 <HAL_GetTick>
 8009d96:	4602      	mov	r2, r0
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	2b64      	cmp	r3, #100	@ 0x64
 8009d9e:	d901      	bls.n	8009da4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e103      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009da4:	4b75      	ldr	r3, [pc, #468]	@ (8009f7c <HAL_RCC_OscConfig+0x4c8>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d0f0      	beq.n	8009d92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	68db      	ldr	r3, [r3, #12]
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d106      	bne.n	8009dc6 <HAL_RCC_OscConfig+0x312>
 8009db8:	4b6f      	ldr	r3, [pc, #444]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009dba:	6a1b      	ldr	r3, [r3, #32]
 8009dbc:	4a6e      	ldr	r2, [pc, #440]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009dbe:	f043 0301 	orr.w	r3, r3, #1
 8009dc2:	6213      	str	r3, [r2, #32]
 8009dc4:	e02d      	b.n	8009e22 <HAL_RCC_OscConfig+0x36e>
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	68db      	ldr	r3, [r3, #12]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d10c      	bne.n	8009de8 <HAL_RCC_OscConfig+0x334>
 8009dce:	4b6a      	ldr	r3, [pc, #424]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009dd0:	6a1b      	ldr	r3, [r3, #32]
 8009dd2:	4a69      	ldr	r2, [pc, #420]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009dd4:	f023 0301 	bic.w	r3, r3, #1
 8009dd8:	6213      	str	r3, [r2, #32]
 8009dda:	4b67      	ldr	r3, [pc, #412]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009ddc:	6a1b      	ldr	r3, [r3, #32]
 8009dde:	4a66      	ldr	r2, [pc, #408]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009de0:	f023 0304 	bic.w	r3, r3, #4
 8009de4:	6213      	str	r3, [r2, #32]
 8009de6:	e01c      	b.n	8009e22 <HAL_RCC_OscConfig+0x36e>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	68db      	ldr	r3, [r3, #12]
 8009dec:	2b05      	cmp	r3, #5
 8009dee:	d10c      	bne.n	8009e0a <HAL_RCC_OscConfig+0x356>
 8009df0:	4b61      	ldr	r3, [pc, #388]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009df2:	6a1b      	ldr	r3, [r3, #32]
 8009df4:	4a60      	ldr	r2, [pc, #384]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009df6:	f043 0304 	orr.w	r3, r3, #4
 8009dfa:	6213      	str	r3, [r2, #32]
 8009dfc:	4b5e      	ldr	r3, [pc, #376]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009dfe:	6a1b      	ldr	r3, [r3, #32]
 8009e00:	4a5d      	ldr	r2, [pc, #372]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e02:	f043 0301 	orr.w	r3, r3, #1
 8009e06:	6213      	str	r3, [r2, #32]
 8009e08:	e00b      	b.n	8009e22 <HAL_RCC_OscConfig+0x36e>
 8009e0a:	4b5b      	ldr	r3, [pc, #364]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e0c:	6a1b      	ldr	r3, [r3, #32]
 8009e0e:	4a5a      	ldr	r2, [pc, #360]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e10:	f023 0301 	bic.w	r3, r3, #1
 8009e14:	6213      	str	r3, [r2, #32]
 8009e16:	4b58      	ldr	r3, [pc, #352]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e18:	6a1b      	ldr	r3, [r3, #32]
 8009e1a:	4a57      	ldr	r2, [pc, #348]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e1c:	f023 0304 	bic.w	r3, r3, #4
 8009e20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	68db      	ldr	r3, [r3, #12]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d015      	beq.n	8009e56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e2a:	f7f9 fe63 	bl	8003af4 <HAL_GetTick>
 8009e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e30:	e00a      	b.n	8009e48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e32:	f7f9 fe5f 	bl	8003af4 <HAL_GetTick>
 8009e36:	4602      	mov	r2, r0
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	1ad3      	subs	r3, r2, r3
 8009e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d901      	bls.n	8009e48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8009e44:	2303      	movs	r3, #3
 8009e46:	e0b1      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e48:	4b4b      	ldr	r3, [pc, #300]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e4a:	6a1b      	ldr	r3, [r3, #32]
 8009e4c:	f003 0302 	and.w	r3, r3, #2
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d0ee      	beq.n	8009e32 <HAL_RCC_OscConfig+0x37e>
 8009e54:	e014      	b.n	8009e80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e56:	f7f9 fe4d 	bl	8003af4 <HAL_GetTick>
 8009e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e5c:	e00a      	b.n	8009e74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e5e:	f7f9 fe49 	bl	8003af4 <HAL_GetTick>
 8009e62:	4602      	mov	r2, r0
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	1ad3      	subs	r3, r2, r3
 8009e68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009e6c:	4293      	cmp	r3, r2
 8009e6e:	d901      	bls.n	8009e74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8009e70:	2303      	movs	r3, #3
 8009e72:	e09b      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009e74:	4b40      	ldr	r3, [pc, #256]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e76:	6a1b      	ldr	r3, [r3, #32]
 8009e78:	f003 0302 	and.w	r3, r3, #2
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1ee      	bne.n	8009e5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009e80:	7dfb      	ldrb	r3, [r7, #23]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	d105      	bne.n	8009e92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e86:	4b3c      	ldr	r3, [pc, #240]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e88:	69db      	ldr	r3, [r3, #28]
 8009e8a:	4a3b      	ldr	r2, [pc, #236]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	69db      	ldr	r3, [r3, #28]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	f000 8087 	beq.w	8009faa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009e9c:	4b36      	ldr	r3, [pc, #216]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	f003 030c 	and.w	r3, r3, #12
 8009ea4:	2b08      	cmp	r3, #8
 8009ea6:	d061      	beq.n	8009f6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	69db      	ldr	r3, [r3, #28]
 8009eac:	2b02      	cmp	r3, #2
 8009eae:	d146      	bne.n	8009f3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009eb0:	4b33      	ldr	r3, [pc, #204]	@ (8009f80 <HAL_RCC_OscConfig+0x4cc>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009eb6:	f7f9 fe1d 	bl	8003af4 <HAL_GetTick>
 8009eba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009ebc:	e008      	b.n	8009ed0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ebe:	f7f9 fe19 	bl	8003af4 <HAL_GetTick>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	1ad3      	subs	r3, r2, r3
 8009ec8:	2b02      	cmp	r3, #2
 8009eca:	d901      	bls.n	8009ed0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8009ecc:	2303      	movs	r3, #3
 8009ece:	e06d      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009ed0:	4b29      	ldr	r3, [pc, #164]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d1f0      	bne.n	8009ebe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	6a1b      	ldr	r3, [r3, #32]
 8009ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ee4:	d108      	bne.n	8009ef8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009ee6:	4b24      	ldr	r3, [pc, #144]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	689b      	ldr	r3, [r3, #8]
 8009ef2:	4921      	ldr	r1, [pc, #132]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009ef4:	4313      	orrs	r3, r2
 8009ef6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009efa:	685b      	ldr	r3, [r3, #4]
 8009efc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6a19      	ldr	r1, [r3, #32]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f08:	430b      	orrs	r3, r1
 8009f0a:	491b      	ldr	r1, [pc, #108]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009f0c:	4313      	orrs	r3, r2
 8009f0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009f10:	4b1b      	ldr	r3, [pc, #108]	@ (8009f80 <HAL_RCC_OscConfig+0x4cc>)
 8009f12:	2201      	movs	r2, #1
 8009f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f16:	f7f9 fded 	bl	8003af4 <HAL_GetTick>
 8009f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009f1c:	e008      	b.n	8009f30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f1e:	f7f9 fde9 	bl	8003af4 <HAL_GetTick>
 8009f22:	4602      	mov	r2, r0
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	1ad3      	subs	r3, r2, r3
 8009f28:	2b02      	cmp	r3, #2
 8009f2a:	d901      	bls.n	8009f30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009f2c:	2303      	movs	r3, #3
 8009f2e:	e03d      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009f30:	4b11      	ldr	r3, [pc, #68]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d0f0      	beq.n	8009f1e <HAL_RCC_OscConfig+0x46a>
 8009f3c:	e035      	b.n	8009faa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f3e:	4b10      	ldr	r3, [pc, #64]	@ (8009f80 <HAL_RCC_OscConfig+0x4cc>)
 8009f40:	2200      	movs	r2, #0
 8009f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009f44:	f7f9 fdd6 	bl	8003af4 <HAL_GetTick>
 8009f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009f4a:	e008      	b.n	8009f5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f4c:	f7f9 fdd2 	bl	8003af4 <HAL_GetTick>
 8009f50:	4602      	mov	r2, r0
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	1ad3      	subs	r3, r2, r3
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	d901      	bls.n	8009f5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	e026      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009f5e:	4b06      	ldr	r3, [pc, #24]	@ (8009f78 <HAL_RCC_OscConfig+0x4c4>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1f0      	bne.n	8009f4c <HAL_RCC_OscConfig+0x498>
 8009f6a:	e01e      	b.n	8009faa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	69db      	ldr	r3, [r3, #28]
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d107      	bne.n	8009f84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e019      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
 8009f78:	40021000 	.word	0x40021000
 8009f7c:	40007000 	.word	0x40007000
 8009f80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009f84:	4b0b      	ldr	r3, [pc, #44]	@ (8009fb4 <HAL_RCC_OscConfig+0x500>)
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6a1b      	ldr	r3, [r3, #32]
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d106      	bne.n	8009fa6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d001      	beq.n	8009faa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	e000      	b.n	8009fac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3718      	adds	r7, #24
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}
 8009fb4:	40021000 	.word	0x40021000

08009fb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b084      	sub	sp, #16
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d101      	bne.n	8009fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	e0d0      	b.n	800a16e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009fcc:	4b6a      	ldr	r3, [pc, #424]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f003 0307 	and.w	r3, r3, #7
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d910      	bls.n	8009ffc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009fda:	4b67      	ldr	r3, [pc, #412]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f023 0207 	bic.w	r2, r3, #7
 8009fe2:	4965      	ldr	r1, [pc, #404]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009fea:	4b63      	ldr	r3, [pc, #396]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f003 0307 	and.w	r3, r3, #7
 8009ff2:	683a      	ldr	r2, [r7, #0]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d001      	beq.n	8009ffc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	e0b8      	b.n	800a16e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f003 0302 	and.w	r3, r3, #2
 800a004:	2b00      	cmp	r3, #0
 800a006:	d020      	beq.n	800a04a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f003 0304 	and.w	r3, r3, #4
 800a010:	2b00      	cmp	r3, #0
 800a012:	d005      	beq.n	800a020 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a014:	4b59      	ldr	r3, [pc, #356]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	4a58      	ldr	r2, [pc, #352]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a01a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a01e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f003 0308 	and.w	r3, r3, #8
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d005      	beq.n	800a038 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a02c:	4b53      	ldr	r3, [pc, #332]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	4a52      	ldr	r2, [pc, #328]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a032:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800a036:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a038:	4b50      	ldr	r3, [pc, #320]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	494d      	ldr	r1, [pc, #308]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a046:	4313      	orrs	r3, r2
 800a048:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f003 0301 	and.w	r3, r3, #1
 800a052:	2b00      	cmp	r3, #0
 800a054:	d040      	beq.n	800a0d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d107      	bne.n	800a06e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a05e:	4b47      	ldr	r3, [pc, #284]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a066:	2b00      	cmp	r3, #0
 800a068:	d115      	bne.n	800a096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a06a:	2301      	movs	r3, #1
 800a06c:	e07f      	b.n	800a16e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	2b02      	cmp	r3, #2
 800a074:	d107      	bne.n	800a086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a076:	4b41      	ldr	r3, [pc, #260]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d109      	bne.n	800a096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	e073      	b.n	800a16e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a086:	4b3d      	ldr	r3, [pc, #244]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 0302 	and.w	r3, r3, #2
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a092:	2301      	movs	r3, #1
 800a094:	e06b      	b.n	800a16e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a096:	4b39      	ldr	r3, [pc, #228]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	f023 0203 	bic.w	r2, r3, #3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	4936      	ldr	r1, [pc, #216]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a0a8:	f7f9 fd24 	bl	8003af4 <HAL_GetTick>
 800a0ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0ae:	e00a      	b.n	800a0c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0b0:	f7f9 fd20 	bl	8003af4 <HAL_GetTick>
 800a0b4:	4602      	mov	r2, r0
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	1ad3      	subs	r3, r2, r3
 800a0ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d901      	bls.n	800a0c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a0c2:	2303      	movs	r3, #3
 800a0c4:	e053      	b.n	800a16e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0c6:	4b2d      	ldr	r3, [pc, #180]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	f003 020c 	and.w	r2, r3, #12
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	009b      	lsls	r3, r3, #2
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d1eb      	bne.n	800a0b0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a0d8:	4b27      	ldr	r3, [pc, #156]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	f003 0307 	and.w	r3, r3, #7
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d210      	bcs.n	800a108 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0e6:	4b24      	ldr	r3, [pc, #144]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f023 0207 	bic.w	r2, r3, #7
 800a0ee:	4922      	ldr	r1, [pc, #136]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 800a0f0:	683b      	ldr	r3, [r7, #0]
 800a0f2:	4313      	orrs	r3, r2
 800a0f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0f6:	4b20      	ldr	r3, [pc, #128]	@ (800a178 <HAL_RCC_ClockConfig+0x1c0>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f003 0307 	and.w	r3, r3, #7
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	429a      	cmp	r2, r3
 800a102:	d001      	beq.n	800a108 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800a104:	2301      	movs	r3, #1
 800a106:	e032      	b.n	800a16e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 0304 	and.w	r3, r3, #4
 800a110:	2b00      	cmp	r3, #0
 800a112:	d008      	beq.n	800a126 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a114:	4b19      	ldr	r3, [pc, #100]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	4916      	ldr	r1, [pc, #88]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a122:	4313      	orrs	r3, r2
 800a124:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f003 0308 	and.w	r3, r3, #8
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d009      	beq.n	800a146 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800a132:	4b12      	ldr	r3, [pc, #72]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a134:	685b      	ldr	r3, [r3, #4]
 800a136:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	691b      	ldr	r3, [r3, #16]
 800a13e:	00db      	lsls	r3, r3, #3
 800a140:	490e      	ldr	r1, [pc, #56]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a142:	4313      	orrs	r3, r2
 800a144:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800a146:	f000 f821 	bl	800a18c <HAL_RCC_GetSysClockFreq>
 800a14a:	4602      	mov	r2, r0
 800a14c:	4b0b      	ldr	r3, [pc, #44]	@ (800a17c <HAL_RCC_ClockConfig+0x1c4>)
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	091b      	lsrs	r3, r3, #4
 800a152:	f003 030f 	and.w	r3, r3, #15
 800a156:	490a      	ldr	r1, [pc, #40]	@ (800a180 <HAL_RCC_ClockConfig+0x1c8>)
 800a158:	5ccb      	ldrb	r3, [r1, r3]
 800a15a:	fa22 f303 	lsr.w	r3, r2, r3
 800a15e:	4a09      	ldr	r2, [pc, #36]	@ (800a184 <HAL_RCC_ClockConfig+0x1cc>)
 800a160:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800a162:	4b09      	ldr	r3, [pc, #36]	@ (800a188 <HAL_RCC_ClockConfig+0x1d0>)
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	4618      	mov	r0, r3
 800a168:	f7f9 fc98 	bl	8003a9c <HAL_InitTick>

  return HAL_OK;
 800a16c:	2300      	movs	r3, #0
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3710      	adds	r7, #16
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
 800a176:	bf00      	nop
 800a178:	40022000 	.word	0x40022000
 800a17c:	40021000 	.word	0x40021000
 800a180:	08013a0c 	.word	0x08013a0c
 800a184:	200000a4 	.word	0x200000a4
 800a188:	200000a8 	.word	0x200000a8

0800a18c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b087      	sub	sp, #28
 800a190:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800a192:	2300      	movs	r3, #0
 800a194:	60fb      	str	r3, [r7, #12]
 800a196:	2300      	movs	r3, #0
 800a198:	60bb      	str	r3, [r7, #8]
 800a19a:	2300      	movs	r3, #0
 800a19c:	617b      	str	r3, [r7, #20]
 800a19e:	2300      	movs	r3, #0
 800a1a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800a1a6:	4b1e      	ldr	r3, [pc, #120]	@ (800a220 <HAL_RCC_GetSysClockFreq+0x94>)
 800a1a8:	685b      	ldr	r3, [r3, #4]
 800a1aa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f003 030c 	and.w	r3, r3, #12
 800a1b2:	2b04      	cmp	r3, #4
 800a1b4:	d002      	beq.n	800a1bc <HAL_RCC_GetSysClockFreq+0x30>
 800a1b6:	2b08      	cmp	r3, #8
 800a1b8:	d003      	beq.n	800a1c2 <HAL_RCC_GetSysClockFreq+0x36>
 800a1ba:	e027      	b.n	800a20c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800a1bc:	4b19      	ldr	r3, [pc, #100]	@ (800a224 <HAL_RCC_GetSysClockFreq+0x98>)
 800a1be:	613b      	str	r3, [r7, #16]
      break;
 800a1c0:	e027      	b.n	800a212 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	0c9b      	lsrs	r3, r3, #18
 800a1c6:	f003 030f 	and.w	r3, r3, #15
 800a1ca:	4a17      	ldr	r2, [pc, #92]	@ (800a228 <HAL_RCC_GetSysClockFreq+0x9c>)
 800a1cc:	5cd3      	ldrb	r3, [r2, r3]
 800a1ce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d010      	beq.n	800a1fc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800a1da:	4b11      	ldr	r3, [pc, #68]	@ (800a220 <HAL_RCC_GetSysClockFreq+0x94>)
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	0c5b      	lsrs	r3, r3, #17
 800a1e0:	f003 0301 	and.w	r3, r3, #1
 800a1e4:	4a11      	ldr	r2, [pc, #68]	@ (800a22c <HAL_RCC_GetSysClockFreq+0xa0>)
 800a1e6:	5cd3      	ldrb	r3, [r2, r3]
 800a1e8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	4a0d      	ldr	r2, [pc, #52]	@ (800a224 <HAL_RCC_GetSysClockFreq+0x98>)
 800a1ee:	fb03 f202 	mul.w	r2, r3, r2
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1f8:	617b      	str	r3, [r7, #20]
 800a1fa:	e004      	b.n	800a206 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4a0c      	ldr	r2, [pc, #48]	@ (800a230 <HAL_RCC_GetSysClockFreq+0xa4>)
 800a200:	fb02 f303 	mul.w	r3, r2, r3
 800a204:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	613b      	str	r3, [r7, #16]
      break;
 800a20a:	e002      	b.n	800a212 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800a20c:	4b05      	ldr	r3, [pc, #20]	@ (800a224 <HAL_RCC_GetSysClockFreq+0x98>)
 800a20e:	613b      	str	r3, [r7, #16]
      break;
 800a210:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a212:	693b      	ldr	r3, [r7, #16]
}
 800a214:	4618      	mov	r0, r3
 800a216:	371c      	adds	r7, #28
 800a218:	46bd      	mov	sp, r7
 800a21a:	bc80      	pop	{r7}
 800a21c:	4770      	bx	lr
 800a21e:	bf00      	nop
 800a220:	40021000 	.word	0x40021000
 800a224:	007a1200 	.word	0x007a1200
 800a228:	08013a24 	.word	0x08013a24
 800a22c:	08013a34 	.word	0x08013a34
 800a230:	003d0900 	.word	0x003d0900

0800a234 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a234:	b480      	push	{r7}
 800a236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a238:	4b02      	ldr	r3, [pc, #8]	@ (800a244 <HAL_RCC_GetHCLKFreq+0x10>)
 800a23a:	681b      	ldr	r3, [r3, #0]
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	46bd      	mov	sp, r7
 800a240:	bc80      	pop	{r7}
 800a242:	4770      	bx	lr
 800a244:	200000a4 	.word	0x200000a4

0800a248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800a24c:	f7ff fff2 	bl	800a234 <HAL_RCC_GetHCLKFreq>
 800a250:	4602      	mov	r2, r0
 800a252:	4b05      	ldr	r3, [pc, #20]	@ (800a268 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	0a1b      	lsrs	r3, r3, #8
 800a258:	f003 0307 	and.w	r3, r3, #7
 800a25c:	4903      	ldr	r1, [pc, #12]	@ (800a26c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a25e:	5ccb      	ldrb	r3, [r1, r3]
 800a260:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a264:	4618      	mov	r0, r3
 800a266:	bd80      	pop	{r7, pc}
 800a268:	40021000 	.word	0x40021000
 800a26c:	08013a1c 	.word	0x08013a1c

0800a270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800a274:	f7ff ffde 	bl	800a234 <HAL_RCC_GetHCLKFreq>
 800a278:	4602      	mov	r2, r0
 800a27a:	4b05      	ldr	r3, [pc, #20]	@ (800a290 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	0adb      	lsrs	r3, r3, #11
 800a280:	f003 0307 	and.w	r3, r3, #7
 800a284:	4903      	ldr	r1, [pc, #12]	@ (800a294 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a286:	5ccb      	ldrb	r3, [r1, r3]
 800a288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	bd80      	pop	{r7, pc}
 800a290:	40021000 	.word	0x40021000
 800a294:	08013a1c 	.word	0x08013a1c

0800a298 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800a298:	b480      	push	{r7}
 800a29a:	b085      	sub	sp, #20
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800a2a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a2cc <RCC_Delay+0x34>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a0a      	ldr	r2, [pc, #40]	@ (800a2d0 <RCC_Delay+0x38>)
 800a2a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a2aa:	0a5b      	lsrs	r3, r3, #9
 800a2ac:	687a      	ldr	r2, [r7, #4]
 800a2ae:	fb02 f303 	mul.w	r3, r2, r3
 800a2b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800a2b4:	bf00      	nop
  }
  while (Delay --);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	1e5a      	subs	r2, r3, #1
 800a2ba:	60fa      	str	r2, [r7, #12]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d1f9      	bne.n	800a2b4 <RCC_Delay+0x1c>
}
 800a2c0:	bf00      	nop
 800a2c2:	bf00      	nop
 800a2c4:	3714      	adds	r7, #20
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bc80      	pop	{r7}
 800a2ca:	4770      	bx	lr
 800a2cc:	200000a4 	.word	0x200000a4
 800a2d0:	10624dd3 	.word	0x10624dd3

0800a2d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b086      	sub	sp, #24
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	613b      	str	r3, [r7, #16]
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	f003 0301 	and.w	r3, r3, #1
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d07d      	beq.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a2f4:	4b4f      	ldr	r3, [pc, #316]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a2f6:	69db      	ldr	r3, [r3, #28]
 800a2f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d10d      	bne.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a300:	4b4c      	ldr	r3, [pc, #304]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a302:	69db      	ldr	r3, [r3, #28]
 800a304:	4a4b      	ldr	r2, [pc, #300]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a306:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a30a:	61d3      	str	r3, [r2, #28]
 800a30c:	4b49      	ldr	r3, [pc, #292]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a30e:	69db      	ldr	r3, [r3, #28]
 800a310:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a314:	60bb      	str	r3, [r7, #8]
 800a316:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a318:	2301      	movs	r3, #1
 800a31a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a31c:	4b46      	ldr	r3, [pc, #280]	@ (800a438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a324:	2b00      	cmp	r3, #0
 800a326:	d118      	bne.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a328:	4b43      	ldr	r3, [pc, #268]	@ (800a438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a42      	ldr	r2, [pc, #264]	@ (800a438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a32e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a332:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a334:	f7f9 fbde 	bl	8003af4 <HAL_GetTick>
 800a338:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a33a:	e008      	b.n	800a34e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a33c:	f7f9 fbda 	bl	8003af4 <HAL_GetTick>
 800a340:	4602      	mov	r2, r0
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	1ad3      	subs	r3, r2, r3
 800a346:	2b64      	cmp	r3, #100	@ 0x64
 800a348:	d901      	bls.n	800a34e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800a34a:	2303      	movs	r3, #3
 800a34c:	e06d      	b.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a34e:	4b3a      	ldr	r3, [pc, #232]	@ (800a438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a356:	2b00      	cmp	r3, #0
 800a358:	d0f0      	beq.n	800a33c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a35a:	4b36      	ldr	r3, [pc, #216]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a35c:	6a1b      	ldr	r3, [r3, #32]
 800a35e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a362:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d02e      	beq.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a372:	68fa      	ldr	r2, [r7, #12]
 800a374:	429a      	cmp	r2, r3
 800a376:	d027      	beq.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a378:	4b2e      	ldr	r3, [pc, #184]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a37a:	6a1b      	ldr	r3, [r3, #32]
 800a37c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a380:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a382:	4b2e      	ldr	r3, [pc, #184]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a384:	2201      	movs	r2, #1
 800a386:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a388:	4b2c      	ldr	r3, [pc, #176]	@ (800a43c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800a38a:	2200      	movs	r2, #0
 800a38c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800a38e:	4a29      	ldr	r2, [pc, #164]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f003 0301 	and.w	r3, r3, #1
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d014      	beq.n	800a3c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a39e:	f7f9 fba9 	bl	8003af4 <HAL_GetTick>
 800a3a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3a4:	e00a      	b.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a3a6:	f7f9 fba5 	bl	8003af4 <HAL_GetTick>
 800a3aa:	4602      	mov	r2, r0
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	1ad3      	subs	r3, r2, r3
 800a3b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d901      	bls.n	800a3bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800a3b8:	2303      	movs	r3, #3
 800a3ba:	e036      	b.n	800a42a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a3bc:	4b1d      	ldr	r3, [pc, #116]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3be:	6a1b      	ldr	r3, [r3, #32]
 800a3c0:	f003 0302 	and.w	r3, r3, #2
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d0ee      	beq.n	800a3a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a3c8:	4b1a      	ldr	r3, [pc, #104]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3ca:	6a1b      	ldr	r3, [r3, #32]
 800a3cc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	4917      	ldr	r1, [pc, #92]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800a3da:	7dfb      	ldrb	r3, [r7, #23]
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d105      	bne.n	800a3ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a3e0:	4b14      	ldr	r3, [pc, #80]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3e2:	69db      	ldr	r3, [r3, #28]
 800a3e4:	4a13      	ldr	r2, [pc, #76]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f003 0302 	and.w	r3, r3, #2
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d008      	beq.n	800a40a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a3f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	490b      	ldr	r1, [pc, #44]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a406:	4313      	orrs	r3, r2
 800a408:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	f003 0310 	and.w	r3, r3, #16
 800a412:	2b00      	cmp	r3, #0
 800a414:	d008      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a416:	4b07      	ldr	r3, [pc, #28]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	695b      	ldr	r3, [r3, #20]
 800a422:	4904      	ldr	r1, [pc, #16]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800a424:	4313      	orrs	r3, r2
 800a426:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3718      	adds	r7, #24
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}
 800a432:	bf00      	nop
 800a434:	40021000 	.word	0x40021000
 800a438:	40007000 	.word	0x40007000
 800a43c:	42420440 	.word	0x42420440

0800a440 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b082      	sub	sp, #8
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d101      	bne.n	800a452 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a44e:	2301      	movs	r3, #1
 800a450:	e076      	b.n	800a540 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a456:	2b00      	cmp	r3, #0
 800a458:	d108      	bne.n	800a46c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a462:	d009      	beq.n	800a478 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2200      	movs	r2, #0
 800a468:	61da      	str	r2, [r3, #28]
 800a46a:	e005      	b.n	800a478 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2200      	movs	r2, #0
 800a476:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	2200      	movs	r2, #0
 800a47c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a484:	b2db      	uxtb	r3, r3
 800a486:	2b00      	cmp	r3, #0
 800a488:	d106      	bne.n	800a498 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2200      	movs	r2, #0
 800a48e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f7fe f860 	bl	8008558 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	2202      	movs	r2, #2
 800a49c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	681a      	ldr	r2, [r3, #0]
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a4ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	685b      	ldr	r3, [r3, #4]
 800a4b4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	689b      	ldr	r3, [r3, #8]
 800a4bc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a4c0:	431a      	orrs	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	68db      	ldr	r3, [r3, #12]
 800a4c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a4ca:	431a      	orrs	r2, r3
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	f003 0302 	and.w	r3, r3, #2
 800a4d4:	431a      	orrs	r2, r3
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	695b      	ldr	r3, [r3, #20]
 800a4da:	f003 0301 	and.w	r3, r3, #1
 800a4de:	431a      	orrs	r2, r3
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	699b      	ldr	r3, [r3, #24]
 800a4e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4e8:	431a      	orrs	r2, r3
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	69db      	ldr	r3, [r3, #28]
 800a4ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a4f2:	431a      	orrs	r2, r3
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6a1b      	ldr	r3, [r3, #32]
 800a4f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4fc:	ea42 0103 	orr.w	r1, r2, r3
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a504:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	430a      	orrs	r2, r1
 800a50e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	699b      	ldr	r3, [r3, #24]
 800a514:	0c1a      	lsrs	r2, r3, #16
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f002 0204 	and.w	r2, r2, #4
 800a51e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	69da      	ldr	r2, [r3, #28]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a52e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2200      	movs	r2, #0
 800a534:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2201      	movs	r2, #1
 800a53a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	3708      	adds	r7, #8
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b088      	sub	sp, #32
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	685b      	ldr	r3, [r3, #4]
 800a556:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a560:	69bb      	ldr	r3, [r7, #24]
 800a562:	099b      	lsrs	r3, r3, #6
 800a564:	f003 0301 	and.w	r3, r3, #1
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d10f      	bne.n	800a58c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a56c:	69bb      	ldr	r3, [r7, #24]
 800a56e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a572:	2b00      	cmp	r3, #0
 800a574:	d00a      	beq.n	800a58c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a576:	69fb      	ldr	r3, [r7, #28]
 800a578:	099b      	lsrs	r3, r3, #6
 800a57a:	f003 0301 	and.w	r3, r3, #1
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d004      	beq.n	800a58c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	4798      	blx	r3
    return;
 800a58a:	e0be      	b.n	800a70a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a58c:	69bb      	ldr	r3, [r7, #24]
 800a58e:	085b      	lsrs	r3, r3, #1
 800a590:	f003 0301 	and.w	r3, r3, #1
 800a594:	2b00      	cmp	r3, #0
 800a596:	d00a      	beq.n	800a5ae <HAL_SPI_IRQHandler+0x66>
 800a598:	69fb      	ldr	r3, [r7, #28]
 800a59a:	09db      	lsrs	r3, r3, #7
 800a59c:	f003 0301 	and.w	r3, r3, #1
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d004      	beq.n	800a5ae <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	4798      	blx	r3
    return;
 800a5ac:	e0ad      	b.n	800a70a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800a5ae:	69bb      	ldr	r3, [r7, #24]
 800a5b0:	095b      	lsrs	r3, r3, #5
 800a5b2:	f003 0301 	and.w	r3, r3, #1
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d106      	bne.n	800a5c8 <HAL_SPI_IRQHandler+0x80>
 800a5ba:	69bb      	ldr	r3, [r7, #24]
 800a5bc:	099b      	lsrs	r3, r3, #6
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	f000 80a1 	beq.w	800a70a <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a5c8:	69fb      	ldr	r3, [r7, #28]
 800a5ca:	095b      	lsrs	r3, r3, #5
 800a5cc:	f003 0301 	and.w	r3, r3, #1
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	f000 809a 	beq.w	800a70a <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a5d6:	69bb      	ldr	r3, [r7, #24]
 800a5d8:	099b      	lsrs	r3, r3, #6
 800a5da:	f003 0301 	and.w	r3, r3, #1
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d023      	beq.n	800a62a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a5e8:	b2db      	uxtb	r3, r3
 800a5ea:	2b03      	cmp	r3, #3
 800a5ec:	d011      	beq.n	800a612 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5f2:	f043 0204 	orr.w	r2, r3, #4
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	617b      	str	r3, [r7, #20]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	68db      	ldr	r3, [r3, #12]
 800a604:	617b      	str	r3, [r7, #20]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	689b      	ldr	r3, [r3, #8]
 800a60c:	617b      	str	r3, [r7, #20]
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	e00b      	b.n	800a62a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a612:	2300      	movs	r3, #0
 800a614:	613b      	str	r3, [r7, #16]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	68db      	ldr	r3, [r3, #12]
 800a61c:	613b      	str	r3, [r7, #16]
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	613b      	str	r3, [r7, #16]
 800a626:	693b      	ldr	r3, [r7, #16]
        return;
 800a628:	e06f      	b.n	800a70a <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a62a:	69bb      	ldr	r3, [r7, #24]
 800a62c:	095b      	lsrs	r3, r3, #5
 800a62e:	f003 0301 	and.w	r3, r3, #1
 800a632:	2b00      	cmp	r3, #0
 800a634:	d014      	beq.n	800a660 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a63a:	f043 0201 	orr.w	r2, r3, #1
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a642:	2300      	movs	r3, #0
 800a644:	60fb      	str	r3, [r7, #12]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	689b      	ldr	r3, [r3, #8]
 800a64c:	60fb      	str	r3, [r7, #12]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a65c:	601a      	str	r2, [r3, #0]
 800a65e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a664:	2b00      	cmp	r3, #0
 800a666:	d04f      	beq.n	800a708 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	685a      	ldr	r2, [r3, #4]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a676:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2201      	movs	r2, #1
 800a67c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a680:	69fb      	ldr	r3, [r7, #28]
 800a682:	f003 0302 	and.w	r3, r3, #2
 800a686:	2b00      	cmp	r3, #0
 800a688:	d104      	bne.n	800a694 <HAL_SPI_IRQHandler+0x14c>
 800a68a:	69fb      	ldr	r3, [r7, #28]
 800a68c:	f003 0301 	and.w	r3, r3, #1
 800a690:	2b00      	cmp	r3, #0
 800a692:	d034      	beq.n	800a6fe <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	685a      	ldr	r2, [r3, #4]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f022 0203 	bic.w	r2, r2, #3
 800a6a2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d011      	beq.n	800a6d0 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b0:	4a17      	ldr	r2, [pc, #92]	@ (800a710 <HAL_SPI_IRQHandler+0x1c8>)
 800a6b2:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	f7fe feff 	bl	80094bc <HAL_DMA_Abort_IT>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d005      	beq.n	800a6d0 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6c8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d016      	beq.n	800a706 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6dc:	4a0c      	ldr	r2, [pc, #48]	@ (800a710 <HAL_SPI_IRQHandler+0x1c8>)
 800a6de:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	f7fe fee9 	bl	80094bc <HAL_DMA_Abort_IT>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d00a      	beq.n	800a706 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6f4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800a6fc:	e003      	b.n	800a706 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 f808 	bl	800a714 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a704:	e000      	b.n	800a708 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 800a706:	bf00      	nop
    return;
 800a708:	bf00      	nop
  }
}
 800a70a:	3720      	adds	r7, #32
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bd80      	pop	{r7, pc}
 800a710:	0800a727 	.word	0x0800a727

0800a714 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a71c:	bf00      	nop
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	bc80      	pop	{r7}
 800a724:	4770      	bx	lr

0800a726 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a726:	b580      	push	{r7, lr}
 800a728:	b084      	sub	sp, #16
 800a72a:	af00      	add	r7, sp, #0
 800a72c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a732:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2200      	movs	r2, #0
 800a738:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a740:	68f8      	ldr	r0, [r7, #12]
 800a742:	f7ff ffe7 	bl	800a714 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a746:	bf00      	nop
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}

0800a74e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a74e:	b580      	push	{r7, lr}
 800a750:	b082      	sub	sp, #8
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d101      	bne.n	800a760 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a75c:	2301      	movs	r3, #1
 800a75e:	e041      	b.n	800a7e4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a766:	b2db      	uxtb	r3, r3
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d106      	bne.n	800a77a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7fd ff43 	bl	8008600 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2202      	movs	r2, #2
 800a77e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	3304      	adds	r3, #4
 800a78a:	4619      	mov	r1, r3
 800a78c:	4610      	mov	r0, r2
 800a78e:	f000 ffaf 	bl	800b6f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2201      	movs	r2, #1
 800a796:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2201      	movs	r2, #1
 800a79e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2201      	movs	r2, #1
 800a7be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2201      	movs	r2, #1
 800a7de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a7e2:	2300      	movs	r3, #0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3708      	adds	r7, #8
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b085      	sub	sp, #20
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d001      	beq.n	800a804 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a800:	2301      	movs	r3, #1
 800a802:	e044      	b.n	800a88e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2202      	movs	r2, #2
 800a808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	68da      	ldr	r2, [r3, #12]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f042 0201 	orr.w	r2, r2, #1
 800a81a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	4a1d      	ldr	r2, [pc, #116]	@ (800a898 <HAL_TIM_Base_Start_IT+0xac>)
 800a822:	4293      	cmp	r3, r2
 800a824:	d018      	beq.n	800a858 <HAL_TIM_Base_Start_IT+0x6c>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	4a1c      	ldr	r2, [pc, #112]	@ (800a89c <HAL_TIM_Base_Start_IT+0xb0>)
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d013      	beq.n	800a858 <HAL_TIM_Base_Start_IT+0x6c>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a838:	d00e      	beq.n	800a858 <HAL_TIM_Base_Start_IT+0x6c>
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	4a18      	ldr	r2, [pc, #96]	@ (800a8a0 <HAL_TIM_Base_Start_IT+0xb4>)
 800a840:	4293      	cmp	r3, r2
 800a842:	d009      	beq.n	800a858 <HAL_TIM_Base_Start_IT+0x6c>
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	4a16      	ldr	r2, [pc, #88]	@ (800a8a4 <HAL_TIM_Base_Start_IT+0xb8>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d004      	beq.n	800a858 <HAL_TIM_Base_Start_IT+0x6c>
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	4a15      	ldr	r2, [pc, #84]	@ (800a8a8 <HAL_TIM_Base_Start_IT+0xbc>)
 800a854:	4293      	cmp	r3, r2
 800a856:	d111      	bne.n	800a87c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	689b      	ldr	r3, [r3, #8]
 800a85e:	f003 0307 	and.w	r3, r3, #7
 800a862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2b06      	cmp	r3, #6
 800a868:	d010      	beq.n	800a88c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	681a      	ldr	r2, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f042 0201 	orr.w	r2, r2, #1
 800a878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a87a:	e007      	b.n	800a88c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	681a      	ldr	r2, [r3, #0]
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f042 0201 	orr.w	r2, r2, #1
 800a88a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a88c:	2300      	movs	r3, #0
}
 800a88e:	4618      	mov	r0, r3
 800a890:	3714      	adds	r7, #20
 800a892:	46bd      	mov	sp, r7
 800a894:	bc80      	pop	{r7}
 800a896:	4770      	bx	lr
 800a898:	40012c00 	.word	0x40012c00
 800a89c:	40013400 	.word	0x40013400
 800a8a0:	40000400 	.word	0x40000400
 800a8a4:	40000800 	.word	0x40000800
 800a8a8:	40000c00 	.word	0x40000c00

0800a8ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b082      	sub	sp, #8
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d101      	bne.n	800a8be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	e041      	b.n	800a942 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d106      	bne.n	800a8d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f7fd ff60 	bl	8008798 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2202      	movs	r2, #2
 800a8dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	f000 ff00 	bl	800b6f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2201      	movs	r2, #1
 800a904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2201      	movs	r2, #1
 800a90c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2201      	movs	r2, #1
 800a914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2201      	movs	r2, #1
 800a91c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2201      	movs	r2, #1
 800a924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2201      	movs	r2, #1
 800a92c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2201      	movs	r2, #1
 800a934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2201      	movs	r2, #1
 800a93c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a940:	2300      	movs	r3, #0
}
 800a942:	4618      	mov	r0, r3
 800a944:	3708      	adds	r7, #8
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
	...

0800a94c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b084      	sub	sp, #16
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
 800a954:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d109      	bne.n	800a970 <HAL_TIM_PWM_Start+0x24>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a962:	b2db      	uxtb	r3, r3
 800a964:	2b01      	cmp	r3, #1
 800a966:	bf14      	ite	ne
 800a968:	2301      	movne	r3, #1
 800a96a:	2300      	moveq	r3, #0
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	e022      	b.n	800a9b6 <HAL_TIM_PWM_Start+0x6a>
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	2b04      	cmp	r3, #4
 800a974:	d109      	bne.n	800a98a <HAL_TIM_PWM_Start+0x3e>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	2b01      	cmp	r3, #1
 800a980:	bf14      	ite	ne
 800a982:	2301      	movne	r3, #1
 800a984:	2300      	moveq	r3, #0
 800a986:	b2db      	uxtb	r3, r3
 800a988:	e015      	b.n	800a9b6 <HAL_TIM_PWM_Start+0x6a>
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	2b08      	cmp	r3, #8
 800a98e:	d109      	bne.n	800a9a4 <HAL_TIM_PWM_Start+0x58>
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a996:	b2db      	uxtb	r3, r3
 800a998:	2b01      	cmp	r3, #1
 800a99a:	bf14      	ite	ne
 800a99c:	2301      	movne	r3, #1
 800a99e:	2300      	moveq	r3, #0
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	e008      	b.n	800a9b6 <HAL_TIM_PWM_Start+0x6a>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	bf14      	ite	ne
 800a9b0:	2301      	movne	r3, #1
 800a9b2:	2300      	moveq	r3, #0
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d001      	beq.n	800a9be <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	e072      	b.n	800aaa4 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d104      	bne.n	800a9ce <HAL_TIM_PWM_Start+0x82>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2202      	movs	r2, #2
 800a9c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a9cc:	e013      	b.n	800a9f6 <HAL_TIM_PWM_Start+0xaa>
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	2b04      	cmp	r3, #4
 800a9d2:	d104      	bne.n	800a9de <HAL_TIM_PWM_Start+0x92>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2202      	movs	r2, #2
 800a9d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a9dc:	e00b      	b.n	800a9f6 <HAL_TIM_PWM_Start+0xaa>
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	2b08      	cmp	r3, #8
 800a9e2:	d104      	bne.n	800a9ee <HAL_TIM_PWM_Start+0xa2>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2202      	movs	r2, #2
 800a9e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a9ec:	e003      	b.n	800a9f6 <HAL_TIM_PWM_Start+0xaa>
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	2202      	movs	r2, #2
 800a9f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	6839      	ldr	r1, [r7, #0]
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f001 fa57 	bl	800beb2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a28      	ldr	r2, [pc, #160]	@ (800aaac <HAL_TIM_PWM_Start+0x160>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d004      	beq.n	800aa18 <HAL_TIM_PWM_Start+0xcc>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4a27      	ldr	r2, [pc, #156]	@ (800aab0 <HAL_TIM_PWM_Start+0x164>)
 800aa14:	4293      	cmp	r3, r2
 800aa16:	d101      	bne.n	800aa1c <HAL_TIM_PWM_Start+0xd0>
 800aa18:	2301      	movs	r3, #1
 800aa1a:	e000      	b.n	800aa1e <HAL_TIM_PWM_Start+0xd2>
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d007      	beq.n	800aa32 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aa30:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	4a1d      	ldr	r2, [pc, #116]	@ (800aaac <HAL_TIM_PWM_Start+0x160>)
 800aa38:	4293      	cmp	r3, r2
 800aa3a:	d018      	beq.n	800aa6e <HAL_TIM_PWM_Start+0x122>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	4a1b      	ldr	r2, [pc, #108]	@ (800aab0 <HAL_TIM_PWM_Start+0x164>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d013      	beq.n	800aa6e <HAL_TIM_PWM_Start+0x122>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa4e:	d00e      	beq.n	800aa6e <HAL_TIM_PWM_Start+0x122>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	4a17      	ldr	r2, [pc, #92]	@ (800aab4 <HAL_TIM_PWM_Start+0x168>)
 800aa56:	4293      	cmp	r3, r2
 800aa58:	d009      	beq.n	800aa6e <HAL_TIM_PWM_Start+0x122>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a16      	ldr	r2, [pc, #88]	@ (800aab8 <HAL_TIM_PWM_Start+0x16c>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d004      	beq.n	800aa6e <HAL_TIM_PWM_Start+0x122>
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a14      	ldr	r2, [pc, #80]	@ (800aabc <HAL_TIM_PWM_Start+0x170>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d111      	bne.n	800aa92 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	689b      	ldr	r3, [r3, #8]
 800aa74:	f003 0307 	and.w	r3, r3, #7
 800aa78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2b06      	cmp	r3, #6
 800aa7e:	d010      	beq.n	800aaa2 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	681a      	ldr	r2, [r3, #0]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	f042 0201 	orr.w	r2, r2, #1
 800aa8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa90:	e007      	b.n	800aaa2 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	681a      	ldr	r2, [r3, #0]
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f042 0201 	orr.w	r2, r2, #1
 800aaa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800aaa2:	2300      	movs	r3, #0
}
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	3710      	adds	r7, #16
 800aaa8:	46bd      	mov	sp, r7
 800aaaa:	bd80      	pop	{r7, pc}
 800aaac:	40012c00 	.word	0x40012c00
 800aab0:	40013400 	.word	0x40013400
 800aab4:	40000400 	.word	0x40000400
 800aab8:	40000800 	.word	0x40000800
 800aabc:	40000c00 	.word	0x40000c00

0800aac0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b082      	sub	sp, #8
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d101      	bne.n	800aad2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	e041      	b.n	800ab56 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aad8:	b2db      	uxtb	r3, r3
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d106      	bne.n	800aaec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2200      	movs	r2, #0
 800aae2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 f839 	bl	800ab5e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2202      	movs	r2, #2
 800aaf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681a      	ldr	r2, [r3, #0]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	3304      	adds	r3, #4
 800aafc:	4619      	mov	r1, r3
 800aafe:	4610      	mov	r0, r2
 800ab00:	f000 fdf6 	bl	800b6f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2201      	movs	r2, #1
 800ab08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2201      	movs	r2, #1
 800ab18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2201      	movs	r2, #1
 800ab20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ab54:	2300      	movs	r3, #0
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3708      	adds	r7, #8
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}

0800ab5e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800ab5e:	b480      	push	{r7}
 800ab60:	b083      	sub	sp, #12
 800ab62:	af00      	add	r7, sp, #0
 800ab64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800ab66:	bf00      	nop
 800ab68:	370c      	adds	r7, #12
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bc80      	pop	{r7}
 800ab6e:	4770      	bx	lr

0800ab70 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b084      	sub	sp, #16
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d104      	bne.n	800ab8e <HAL_TIM_IC_Start_IT+0x1e>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab8a:	b2db      	uxtb	r3, r3
 800ab8c:	e013      	b.n	800abb6 <HAL_TIM_IC_Start_IT+0x46>
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	2b04      	cmp	r3, #4
 800ab92:	d104      	bne.n	800ab9e <HAL_TIM_IC_Start_IT+0x2e>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	e00b      	b.n	800abb6 <HAL_TIM_IC_Start_IT+0x46>
 800ab9e:	683b      	ldr	r3, [r7, #0]
 800aba0:	2b08      	cmp	r3, #8
 800aba2:	d104      	bne.n	800abae <HAL_TIM_IC_Start_IT+0x3e>
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800abaa:	b2db      	uxtb	r3, r3
 800abac:	e003      	b.n	800abb6 <HAL_TIM_IC_Start_IT+0x46>
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abb4:	b2db      	uxtb	r3, r3
 800abb6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d104      	bne.n	800abc8 <HAL_TIM_IC_Start_IT+0x58>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800abc4:	b2db      	uxtb	r3, r3
 800abc6:	e013      	b.n	800abf0 <HAL_TIM_IC_Start_IT+0x80>
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	2b04      	cmp	r3, #4
 800abcc:	d104      	bne.n	800abd8 <HAL_TIM_IC_Start_IT+0x68>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	e00b      	b.n	800abf0 <HAL_TIM_IC_Start_IT+0x80>
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	2b08      	cmp	r3, #8
 800abdc:	d104      	bne.n	800abe8 <HAL_TIM_IC_Start_IT+0x78>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800abe4:	b2db      	uxtb	r3, r3
 800abe6:	e003      	b.n	800abf0 <HAL_TIM_IC_Start_IT+0x80>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800abee:	b2db      	uxtb	r3, r3
 800abf0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800abf2:	7bbb      	ldrb	r3, [r7, #14]
 800abf4:	2b01      	cmp	r3, #1
 800abf6:	d102      	bne.n	800abfe <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800abf8:	7b7b      	ldrb	r3, [r7, #13]
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d001      	beq.n	800ac02 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800abfe:	2301      	movs	r3, #1
 800ac00:	e0c2      	b.n	800ad88 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d104      	bne.n	800ac12 <HAL_TIM_IC_Start_IT+0xa2>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2202      	movs	r2, #2
 800ac0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac10:	e013      	b.n	800ac3a <HAL_TIM_IC_Start_IT+0xca>
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	2b04      	cmp	r3, #4
 800ac16:	d104      	bne.n	800ac22 <HAL_TIM_IC_Start_IT+0xb2>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2202      	movs	r2, #2
 800ac1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ac20:	e00b      	b.n	800ac3a <HAL_TIM_IC_Start_IT+0xca>
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	2b08      	cmp	r3, #8
 800ac26:	d104      	bne.n	800ac32 <HAL_TIM_IC_Start_IT+0xc2>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2202      	movs	r2, #2
 800ac2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac30:	e003      	b.n	800ac3a <HAL_TIM_IC_Start_IT+0xca>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2202      	movs	r2, #2
 800ac36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d104      	bne.n	800ac4a <HAL_TIM_IC_Start_IT+0xda>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2202      	movs	r2, #2
 800ac44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac48:	e013      	b.n	800ac72 <HAL_TIM_IC_Start_IT+0x102>
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	2b04      	cmp	r3, #4
 800ac4e:	d104      	bne.n	800ac5a <HAL_TIM_IC_Start_IT+0xea>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2202      	movs	r2, #2
 800ac54:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ac58:	e00b      	b.n	800ac72 <HAL_TIM_IC_Start_IT+0x102>
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	2b08      	cmp	r3, #8
 800ac5e:	d104      	bne.n	800ac6a <HAL_TIM_IC_Start_IT+0xfa>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2202      	movs	r2, #2
 800ac64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ac68:	e003      	b.n	800ac72 <HAL_TIM_IC_Start_IT+0x102>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	2202      	movs	r2, #2
 800ac6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	2b0c      	cmp	r3, #12
 800ac76:	d841      	bhi.n	800acfc <HAL_TIM_IC_Start_IT+0x18c>
 800ac78:	a201      	add	r2, pc, #4	@ (adr r2, 800ac80 <HAL_TIM_IC_Start_IT+0x110>)
 800ac7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac7e:	bf00      	nop
 800ac80:	0800acb5 	.word	0x0800acb5
 800ac84:	0800acfd 	.word	0x0800acfd
 800ac88:	0800acfd 	.word	0x0800acfd
 800ac8c:	0800acfd 	.word	0x0800acfd
 800ac90:	0800acc7 	.word	0x0800acc7
 800ac94:	0800acfd 	.word	0x0800acfd
 800ac98:	0800acfd 	.word	0x0800acfd
 800ac9c:	0800acfd 	.word	0x0800acfd
 800aca0:	0800acd9 	.word	0x0800acd9
 800aca4:	0800acfd 	.word	0x0800acfd
 800aca8:	0800acfd 	.word	0x0800acfd
 800acac:	0800acfd 	.word	0x0800acfd
 800acb0:	0800aceb 	.word	0x0800aceb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	68da      	ldr	r2, [r3, #12]
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	f042 0202 	orr.w	r2, r2, #2
 800acc2:	60da      	str	r2, [r3, #12]
      break;
 800acc4:	e01d      	b.n	800ad02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	68da      	ldr	r2, [r3, #12]
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f042 0204 	orr.w	r2, r2, #4
 800acd4:	60da      	str	r2, [r3, #12]
      break;
 800acd6:	e014      	b.n	800ad02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	68da      	ldr	r2, [r3, #12]
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f042 0208 	orr.w	r2, r2, #8
 800ace6:	60da      	str	r2, [r3, #12]
      break;
 800ace8:	e00b      	b.n	800ad02 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	68da      	ldr	r2, [r3, #12]
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f042 0210 	orr.w	r2, r2, #16
 800acf8:	60da      	str	r2, [r3, #12]
      break;
 800acfa:	e002      	b.n	800ad02 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800acfc:	2301      	movs	r3, #1
 800acfe:	73fb      	strb	r3, [r7, #15]
      break;
 800ad00:	bf00      	nop
  }

  if (status == HAL_OK)
 800ad02:	7bfb      	ldrb	r3, [r7, #15]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d13e      	bne.n	800ad86 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2201      	movs	r2, #1
 800ad0e:	6839      	ldr	r1, [r7, #0]
 800ad10:	4618      	mov	r0, r3
 800ad12:	f001 f8ce 	bl	800beb2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4a1d      	ldr	r2, [pc, #116]	@ (800ad90 <HAL_TIM_IC_Start_IT+0x220>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d018      	beq.n	800ad52 <HAL_TIM_IC_Start_IT+0x1e2>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	4a1b      	ldr	r2, [pc, #108]	@ (800ad94 <HAL_TIM_IC_Start_IT+0x224>)
 800ad26:	4293      	cmp	r3, r2
 800ad28:	d013      	beq.n	800ad52 <HAL_TIM_IC_Start_IT+0x1e2>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad32:	d00e      	beq.n	800ad52 <HAL_TIM_IC_Start_IT+0x1e2>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a17      	ldr	r2, [pc, #92]	@ (800ad98 <HAL_TIM_IC_Start_IT+0x228>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d009      	beq.n	800ad52 <HAL_TIM_IC_Start_IT+0x1e2>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a16      	ldr	r2, [pc, #88]	@ (800ad9c <HAL_TIM_IC_Start_IT+0x22c>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d004      	beq.n	800ad52 <HAL_TIM_IC_Start_IT+0x1e2>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	4a14      	ldr	r2, [pc, #80]	@ (800ada0 <HAL_TIM_IC_Start_IT+0x230>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d111      	bne.n	800ad76 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	689b      	ldr	r3, [r3, #8]
 800ad58:	f003 0307 	and.w	r3, r3, #7
 800ad5c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	2b06      	cmp	r3, #6
 800ad62:	d010      	beq.n	800ad86 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	681a      	ldr	r2, [r3, #0]
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f042 0201 	orr.w	r2, r2, #1
 800ad72:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ad74:	e007      	b.n	800ad86 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f042 0201 	orr.w	r2, r2, #1
 800ad84:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800ad86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3710      	adds	r7, #16
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	40012c00 	.word	0x40012c00
 800ad94:	40013400 	.word	0x40013400
 800ad98:	40000400 	.word	0x40000400
 800ad9c:	40000800 	.word	0x40000800
 800ada0:	40000c00 	.word	0x40000c00

0800ada4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b086      	sub	sp, #24
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d101      	bne.n	800adb8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800adb4:	2301      	movs	r3, #1
 800adb6:	e093      	b.n	800aee0 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d106      	bne.n	800add2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2200      	movs	r2, #0
 800adc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f7fd fc77 	bl	80086c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	2202      	movs	r2, #2
 800add6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	6812      	ldr	r2, [r2, #0]
 800ade4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ade8:	f023 0307 	bic.w	r3, r3, #7
 800adec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681a      	ldr	r2, [r3, #0]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	3304      	adds	r3, #4
 800adf6:	4619      	mov	r1, r3
 800adf8:	4610      	mov	r0, r2
 800adfa:	f000 fc79 	bl	800b6f0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	689b      	ldr	r3, [r3, #8]
 800ae04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	699b      	ldr	r3, [r3, #24]
 800ae0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	6a1b      	ldr	r3, [r3, #32]
 800ae14:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	697a      	ldr	r2, [r7, #20]
 800ae1c:	4313      	orrs	r3, r2
 800ae1e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ae20:	693b      	ldr	r3, [r7, #16]
 800ae22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae26:	f023 0303 	bic.w	r3, r3, #3
 800ae2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	689a      	ldr	r2, [r3, #8]
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	699b      	ldr	r3, [r3, #24]
 800ae34:	021b      	lsls	r3, r3, #8
 800ae36:	4313      	orrs	r3, r2
 800ae38:	693a      	ldr	r2, [r7, #16]
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800ae44:	f023 030c 	bic.w	r3, r3, #12
 800ae48:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ae50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	68da      	ldr	r2, [r3, #12]
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	69db      	ldr	r3, [r3, #28]
 800ae5e:	021b      	lsls	r3, r3, #8
 800ae60:	4313      	orrs	r3, r2
 800ae62:	693a      	ldr	r2, [r7, #16]
 800ae64:	4313      	orrs	r3, r2
 800ae66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	691b      	ldr	r3, [r3, #16]
 800ae6c:	011a      	lsls	r2, r3, #4
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	6a1b      	ldr	r3, [r3, #32]
 800ae72:	031b      	lsls	r3, r3, #12
 800ae74:	4313      	orrs	r3, r2
 800ae76:	693a      	ldr	r2, [r7, #16]
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800ae82:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ae84:	683b      	ldr	r3, [r7, #0]
 800ae86:	685a      	ldr	r2, [r3, #4]
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	695b      	ldr	r3, [r3, #20]
 800ae8c:	011b      	lsls	r3, r3, #4
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	68fa      	ldr	r2, [r7, #12]
 800ae92:	4313      	orrs	r3, r2
 800ae94:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	697a      	ldr	r2, [r7, #20]
 800ae9c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2201      	movs	r2, #1
 800aec2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2201      	movs	r2, #1
 800aeca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2201      	movs	r2, #1
 800aed2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	2201      	movs	r2, #1
 800aeda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aede:	2300      	movs	r3, #0
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3718      	adds	r7, #24
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b084      	sub	sp, #16
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
 800aef0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aef8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800af00:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800af08:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800af10:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800af12:	683b      	ldr	r3, [r7, #0]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d110      	bne.n	800af3a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800af18:	7bfb      	ldrb	r3, [r7, #15]
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d102      	bne.n	800af24 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800af1e:	7b7b      	ldrb	r3, [r7, #13]
 800af20:	2b01      	cmp	r3, #1
 800af22:	d001      	beq.n	800af28 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800af24:	2301      	movs	r3, #1
 800af26:	e069      	b.n	800affc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2202      	movs	r2, #2
 800af2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	2202      	movs	r2, #2
 800af34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800af38:	e031      	b.n	800af9e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	2b04      	cmp	r3, #4
 800af3e:	d110      	bne.n	800af62 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800af40:	7bbb      	ldrb	r3, [r7, #14]
 800af42:	2b01      	cmp	r3, #1
 800af44:	d102      	bne.n	800af4c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800af46:	7b3b      	ldrb	r3, [r7, #12]
 800af48:	2b01      	cmp	r3, #1
 800af4a:	d001      	beq.n	800af50 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800af4c:	2301      	movs	r3, #1
 800af4e:	e055      	b.n	800affc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2202      	movs	r2, #2
 800af54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2202      	movs	r2, #2
 800af5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800af60:	e01d      	b.n	800af9e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800af62:	7bfb      	ldrb	r3, [r7, #15]
 800af64:	2b01      	cmp	r3, #1
 800af66:	d108      	bne.n	800af7a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800af68:	7bbb      	ldrb	r3, [r7, #14]
 800af6a:	2b01      	cmp	r3, #1
 800af6c:	d105      	bne.n	800af7a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800af6e:	7b7b      	ldrb	r3, [r7, #13]
 800af70:	2b01      	cmp	r3, #1
 800af72:	d102      	bne.n	800af7a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800af74:	7b3b      	ldrb	r3, [r7, #12]
 800af76:	2b01      	cmp	r3, #1
 800af78:	d001      	beq.n	800af7e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800af7a:	2301      	movs	r3, #1
 800af7c:	e03e      	b.n	800affc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2202      	movs	r2, #2
 800af82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2202      	movs	r2, #2
 800af8a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2202      	movs	r2, #2
 800af92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2202      	movs	r2, #2
 800af9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d003      	beq.n	800afac <HAL_TIM_Encoder_Start+0xc4>
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	2b04      	cmp	r3, #4
 800afa8:	d008      	beq.n	800afbc <HAL_TIM_Encoder_Start+0xd4>
 800afaa:	e00f      	b.n	800afcc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2201      	movs	r2, #1
 800afb2:	2100      	movs	r1, #0
 800afb4:	4618      	mov	r0, r3
 800afb6:	f000 ff7c 	bl	800beb2 <TIM_CCxChannelCmd>
      break;
 800afba:	e016      	b.n	800afea <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2201      	movs	r2, #1
 800afc2:	2104      	movs	r1, #4
 800afc4:	4618      	mov	r0, r3
 800afc6:	f000 ff74 	bl	800beb2 <TIM_CCxChannelCmd>
      break;
 800afca:	e00e      	b.n	800afea <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	2201      	movs	r2, #1
 800afd2:	2100      	movs	r1, #0
 800afd4:	4618      	mov	r0, r3
 800afd6:	f000 ff6c 	bl	800beb2 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	2201      	movs	r2, #1
 800afe0:	2104      	movs	r1, #4
 800afe2:	4618      	mov	r0, r3
 800afe4:	f000 ff65 	bl	800beb2 <TIM_CCxChannelCmd>
      break;
 800afe8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	681a      	ldr	r2, [r3, #0]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f042 0201 	orr.w	r2, r2, #1
 800aff8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800affa:	2300      	movs	r3, #0
}
 800affc:	4618      	mov	r0, r3
 800affe:	3710      	adds	r7, #16
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b084      	sub	sp, #16
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	68db      	ldr	r3, [r3, #12]
 800b012:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	691b      	ldr	r3, [r3, #16]
 800b01a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	f003 0302 	and.w	r3, r3, #2
 800b022:	2b00      	cmp	r3, #0
 800b024:	d020      	beq.n	800b068 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f003 0302 	and.w	r3, r3, #2
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d01b      	beq.n	800b068 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f06f 0202 	mvn.w	r2, #2
 800b038:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2201      	movs	r2, #1
 800b03e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	699b      	ldr	r3, [r3, #24]
 800b046:	f003 0303 	and.w	r3, r3, #3
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d003      	beq.n	800b056 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f7fd fe1a 	bl	8008c88 <HAL_TIM_IC_CaptureCallback>
 800b054:	e005      	b.n	800b062 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f000 fb2e 	bl	800b6b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b05c:	6878      	ldr	r0, [r7, #4]
 800b05e:	f000 fb34 	bl	800b6ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2200      	movs	r2, #0
 800b066:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	f003 0304 	and.w	r3, r3, #4
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d020      	beq.n	800b0b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	f003 0304 	and.w	r3, r3, #4
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d01b      	beq.n	800b0b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f06f 0204 	mvn.w	r2, #4
 800b084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2202      	movs	r2, #2
 800b08a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	699b      	ldr	r3, [r3, #24]
 800b092:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b096:	2b00      	cmp	r3, #0
 800b098:	d003      	beq.n	800b0a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b09a:	6878      	ldr	r0, [r7, #4]
 800b09c:	f7fd fdf4 	bl	8008c88 <HAL_TIM_IC_CaptureCallback>
 800b0a0:	e005      	b.n	800b0ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f000 fb08 	bl	800b6b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0a8:	6878      	ldr	r0, [r7, #4]
 800b0aa:	f000 fb0e 	bl	800b6ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	f003 0308 	and.w	r3, r3, #8
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d020      	beq.n	800b100 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f003 0308 	and.w	r3, r3, #8
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d01b      	beq.n	800b100 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	f06f 0208 	mvn.w	r2, #8
 800b0d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2204      	movs	r2, #4
 800b0d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	69db      	ldr	r3, [r3, #28]
 800b0de:	f003 0303 	and.w	r3, r3, #3
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d003      	beq.n	800b0ee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b0e6:	6878      	ldr	r0, [r7, #4]
 800b0e8:	f7fd fdce 	bl	8008c88 <HAL_TIM_IC_CaptureCallback>
 800b0ec:	e005      	b.n	800b0fa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f000 fae2 	bl	800b6b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b0f4:	6878      	ldr	r0, [r7, #4]
 800b0f6:	f000 fae8 	bl	800b6ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	f003 0310 	and.w	r3, r3, #16
 800b106:	2b00      	cmp	r3, #0
 800b108:	d020      	beq.n	800b14c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f003 0310 	and.w	r3, r3, #16
 800b110:	2b00      	cmp	r3, #0
 800b112:	d01b      	beq.n	800b14c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f06f 0210 	mvn.w	r2, #16
 800b11c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2208      	movs	r2, #8
 800b122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	69db      	ldr	r3, [r3, #28]
 800b12a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d003      	beq.n	800b13a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f7fd fda8 	bl	8008c88 <HAL_TIM_IC_CaptureCallback>
 800b138:	e005      	b.n	800b146 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 fabc 	bl	800b6b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 fac2 	bl	800b6ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2200      	movs	r2, #0
 800b14a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800b14c:	68bb      	ldr	r3, [r7, #8]
 800b14e:	f003 0301 	and.w	r3, r3, #1
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00c      	beq.n	800b170 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	f003 0301 	and.w	r3, r3, #1
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d007      	beq.n	800b170 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f06f 0201 	mvn.w	r2, #1
 800b168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f7fd fd50 	bl	8008c10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b176:	2b00      	cmp	r3, #0
 800b178:	d00c      	beq.n	800b194 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b180:	2b00      	cmp	r3, #0
 800b182:	d007      	beq.n	800b194 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800b18c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 ff7a 	bl	800c088 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d00c      	beq.n	800b1b8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d007      	beq.n	800b1b8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800b1b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b1b2:	6878      	ldr	r0, [r7, #4]
 800b1b4:	f000 fa92 	bl	800b6dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	f003 0320 	and.w	r3, r3, #32
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d00c      	beq.n	800b1dc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	f003 0320 	and.w	r3, r3, #32
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d007      	beq.n	800b1dc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f06f 0220 	mvn.w	r2, #32
 800b1d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f000 ff4d 	bl	800c076 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b1dc:	bf00      	nop
 800b1de:	3710      	adds	r7, #16
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b086      	sub	sp, #24
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	60f8      	str	r0, [r7, #12]
 800b1ec:	60b9      	str	r1, [r7, #8]
 800b1ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b1fa:	2b01      	cmp	r3, #1
 800b1fc:	d101      	bne.n	800b202 <HAL_TIM_IC_ConfigChannel+0x1e>
 800b1fe:	2302      	movs	r3, #2
 800b200:	e088      	b.n	800b314 <HAL_TIM_IC_ConfigChannel+0x130>
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	2201      	movs	r2, #1
 800b206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d11b      	bne.n	800b248 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800b220:	f000 fc98 	bl	800bb54 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	699a      	ldr	r2, [r3, #24]
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	f022 020c 	bic.w	r2, r2, #12
 800b232:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	6999      	ldr	r1, [r3, #24]
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	689a      	ldr	r2, [r3, #8]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	430a      	orrs	r2, r1
 800b244:	619a      	str	r2, [r3, #24]
 800b246:	e060      	b.n	800b30a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2b04      	cmp	r3, #4
 800b24c:	d11c      	bne.n	800b288 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b252:	68bb      	ldr	r3, [r7, #8]
 800b254:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800b25e:	f000 fd0d 	bl	800bc7c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	699a      	ldr	r2, [r3, #24]
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b270:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	6999      	ldr	r1, [r3, #24]
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	689b      	ldr	r3, [r3, #8]
 800b27c:	021a      	lsls	r2, r3, #8
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	430a      	orrs	r2, r1
 800b284:	619a      	str	r2, [r3, #24]
 800b286:	e040      	b.n	800b30a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2b08      	cmp	r3, #8
 800b28c:	d11b      	bne.n	800b2c6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b292:	68bb      	ldr	r3, [r7, #8]
 800b294:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800b29e:	f000 fd58 	bl	800bd52 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	69da      	ldr	r2, [r3, #28]
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f022 020c 	bic.w	r2, r2, #12
 800b2b0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	69d9      	ldr	r1, [r3, #28]
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	689a      	ldr	r2, [r3, #8]
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	430a      	orrs	r2, r1
 800b2c2:	61da      	str	r2, [r3, #28]
 800b2c4:	e021      	b.n	800b30a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2b0c      	cmp	r3, #12
 800b2ca:	d11c      	bne.n	800b306 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800b2dc:	f000 fd74 	bl	800bdc8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	69da      	ldr	r2, [r3, #28]
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800b2ee:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	69d9      	ldr	r1, [r3, #28]
 800b2f6:	68bb      	ldr	r3, [r7, #8]
 800b2f8:	689b      	ldr	r3, [r3, #8]
 800b2fa:	021a      	lsls	r2, r3, #8
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	430a      	orrs	r2, r1
 800b302:	61da      	str	r2, [r3, #28]
 800b304:	e001      	b.n	800b30a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800b306:	2301      	movs	r3, #1
 800b308:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	2200      	movs	r2, #0
 800b30e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b312:	7dfb      	ldrb	r3, [r7, #23]
}
 800b314:	4618      	mov	r0, r3
 800b316:	3718      	adds	r7, #24
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}

0800b31c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b086      	sub	sp, #24
 800b320:	af00      	add	r7, sp, #0
 800b322:	60f8      	str	r0, [r7, #12]
 800b324:	60b9      	str	r1, [r7, #8]
 800b326:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b328:	2300      	movs	r3, #0
 800b32a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b332:	2b01      	cmp	r3, #1
 800b334:	d101      	bne.n	800b33a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b336:	2302      	movs	r3, #2
 800b338:	e0ae      	b.n	800b498 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2201      	movs	r2, #1
 800b33e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2b0c      	cmp	r3, #12
 800b346:	f200 809f 	bhi.w	800b488 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800b34a:	a201      	add	r2, pc, #4	@ (adr r2, 800b350 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b34c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b350:	0800b385 	.word	0x0800b385
 800b354:	0800b489 	.word	0x0800b489
 800b358:	0800b489 	.word	0x0800b489
 800b35c:	0800b489 	.word	0x0800b489
 800b360:	0800b3c5 	.word	0x0800b3c5
 800b364:	0800b489 	.word	0x0800b489
 800b368:	0800b489 	.word	0x0800b489
 800b36c:	0800b489 	.word	0x0800b489
 800b370:	0800b407 	.word	0x0800b407
 800b374:	0800b489 	.word	0x0800b489
 800b378:	0800b489 	.word	0x0800b489
 800b37c:	0800b489 	.word	0x0800b489
 800b380:	0800b447 	.word	0x0800b447
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	68b9      	ldr	r1, [r7, #8]
 800b38a:	4618      	mov	r0, r3
 800b38c:	f000 fa36 	bl	800b7fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	699a      	ldr	r2, [r3, #24]
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f042 0208 	orr.w	r2, r2, #8
 800b39e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	699a      	ldr	r2, [r3, #24]
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f022 0204 	bic.w	r2, r2, #4
 800b3ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	6999      	ldr	r1, [r3, #24]
 800b3b6:	68bb      	ldr	r3, [r7, #8]
 800b3b8:	691a      	ldr	r2, [r3, #16]
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	430a      	orrs	r2, r1
 800b3c0:	619a      	str	r2, [r3, #24]
      break;
 800b3c2:	e064      	b.n	800b48e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	68b9      	ldr	r1, [r7, #8]
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f000 fa86 	bl	800b8dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	699a      	ldr	r2, [r3, #24]
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b3de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	699a      	ldr	r2, [r3, #24]
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b3ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	6999      	ldr	r1, [r3, #24]
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	691b      	ldr	r3, [r3, #16]
 800b3fa:	021a      	lsls	r2, r3, #8
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	430a      	orrs	r2, r1
 800b402:	619a      	str	r2, [r3, #24]
      break;
 800b404:	e043      	b.n	800b48e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	68b9      	ldr	r1, [r7, #8]
 800b40c:	4618      	mov	r0, r3
 800b40e:	f000 fad9 	bl	800b9c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	69da      	ldr	r2, [r3, #28]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f042 0208 	orr.w	r2, r2, #8
 800b420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	69da      	ldr	r2, [r3, #28]
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f022 0204 	bic.w	r2, r2, #4
 800b430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	69d9      	ldr	r1, [r3, #28]
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	691a      	ldr	r2, [r3, #16]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	430a      	orrs	r2, r1
 800b442:	61da      	str	r2, [r3, #28]
      break;
 800b444:	e023      	b.n	800b48e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68b9      	ldr	r1, [r7, #8]
 800b44c:	4618      	mov	r0, r3
 800b44e:	f000 fb2d 	bl	800baac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	69da      	ldr	r2, [r3, #28]
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	69da      	ldr	r2, [r3, #28]
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	69d9      	ldr	r1, [r3, #28]
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	691b      	ldr	r3, [r3, #16]
 800b47c:	021a      	lsls	r2, r3, #8
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	430a      	orrs	r2, r1
 800b484:	61da      	str	r2, [r3, #28]
      break;
 800b486:	e002      	b.n	800b48e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b488:	2301      	movs	r3, #1
 800b48a:	75fb      	strb	r3, [r7, #23]
      break;
 800b48c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	2200      	movs	r2, #0
 800b492:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b496:	7dfb      	ldrb	r3, [r7, #23]
}
 800b498:	4618      	mov	r0, r3
 800b49a:	3718      	adds	r7, #24
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}

0800b4a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b084      	sub	sp, #16
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
 800b4a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b4b4:	2b01      	cmp	r3, #1
 800b4b6:	d101      	bne.n	800b4bc <HAL_TIM_ConfigClockSource+0x1c>
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	e0b4      	b.n	800b626 <HAL_TIM_ConfigClockSource+0x186>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2202      	movs	r2, #2
 800b4c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	689b      	ldr	r3, [r3, #8]
 800b4d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b4da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b4e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	68ba      	ldr	r2, [r7, #8]
 800b4ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4f4:	d03e      	beq.n	800b574 <HAL_TIM_ConfigClockSource+0xd4>
 800b4f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b4fa:	f200 8087 	bhi.w	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b4fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b502:	f000 8086 	beq.w	800b612 <HAL_TIM_ConfigClockSource+0x172>
 800b506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b50a:	d87f      	bhi.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b50c:	2b70      	cmp	r3, #112	@ 0x70
 800b50e:	d01a      	beq.n	800b546 <HAL_TIM_ConfigClockSource+0xa6>
 800b510:	2b70      	cmp	r3, #112	@ 0x70
 800b512:	d87b      	bhi.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b514:	2b60      	cmp	r3, #96	@ 0x60
 800b516:	d050      	beq.n	800b5ba <HAL_TIM_ConfigClockSource+0x11a>
 800b518:	2b60      	cmp	r3, #96	@ 0x60
 800b51a:	d877      	bhi.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b51c:	2b50      	cmp	r3, #80	@ 0x50
 800b51e:	d03c      	beq.n	800b59a <HAL_TIM_ConfigClockSource+0xfa>
 800b520:	2b50      	cmp	r3, #80	@ 0x50
 800b522:	d873      	bhi.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b524:	2b40      	cmp	r3, #64	@ 0x40
 800b526:	d058      	beq.n	800b5da <HAL_TIM_ConfigClockSource+0x13a>
 800b528:	2b40      	cmp	r3, #64	@ 0x40
 800b52a:	d86f      	bhi.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b52c:	2b30      	cmp	r3, #48	@ 0x30
 800b52e:	d064      	beq.n	800b5fa <HAL_TIM_ConfigClockSource+0x15a>
 800b530:	2b30      	cmp	r3, #48	@ 0x30
 800b532:	d86b      	bhi.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b534:	2b20      	cmp	r3, #32
 800b536:	d060      	beq.n	800b5fa <HAL_TIM_ConfigClockSource+0x15a>
 800b538:	2b20      	cmp	r3, #32
 800b53a:	d867      	bhi.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d05c      	beq.n	800b5fa <HAL_TIM_ConfigClockSource+0x15a>
 800b540:	2b10      	cmp	r3, #16
 800b542:	d05a      	beq.n	800b5fa <HAL_TIM_ConfigClockSource+0x15a>
 800b544:	e062      	b.n	800b60c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b556:	f000 fc8d 	bl	800be74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	689b      	ldr	r3, [r3, #8]
 800b560:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b562:	68bb      	ldr	r3, [r7, #8]
 800b564:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b568:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	68ba      	ldr	r2, [r7, #8]
 800b570:	609a      	str	r2, [r3, #8]
      break;
 800b572:	e04f      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b57c:	683b      	ldr	r3, [r7, #0]
 800b57e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b584:	f000 fc76 	bl	800be74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	689a      	ldr	r2, [r3, #8]
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b596:	609a      	str	r2, [r3, #8]
      break;
 800b598:	e03c      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	f000 fb3a 	bl	800bc20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	2150      	movs	r1, #80	@ 0x50
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	f000 fc44 	bl	800be40 <TIM_ITRx_SetConfig>
      break;
 800b5b8:	e02c      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	f000 fb94 	bl	800bcf4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2160      	movs	r1, #96	@ 0x60
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	f000 fc34 	bl	800be40 <TIM_ITRx_SetConfig>
      break;
 800b5d8:	e01c      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b5de:	683b      	ldr	r3, [r7, #0]
 800b5e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b5e6:	461a      	mov	r2, r3
 800b5e8:	f000 fb1a 	bl	800bc20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	2140      	movs	r1, #64	@ 0x40
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f000 fc24 	bl	800be40 <TIM_ITRx_SetConfig>
      break;
 800b5f8:	e00c      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681a      	ldr	r2, [r3, #0]
 800b5fe:	683b      	ldr	r3, [r7, #0]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	4619      	mov	r1, r3
 800b604:	4610      	mov	r0, r2
 800b606:	f000 fc1b 	bl	800be40 <TIM_ITRx_SetConfig>
      break;
 800b60a:	e003      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b60c:	2301      	movs	r3, #1
 800b60e:	73fb      	strb	r3, [r7, #15]
      break;
 800b610:	e000      	b.n	800b614 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b612:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2201      	movs	r2, #1
 800b618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b624:	7bfb      	ldrb	r3, [r7, #15]
}
 800b626:	4618      	mov	r0, r3
 800b628:	3710      	adds	r7, #16
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}
	...

0800b630 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b630:	b480      	push	{r7}
 800b632:	b085      	sub	sp, #20
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800b63a:	2300      	movs	r3, #0
 800b63c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	2b0c      	cmp	r3, #12
 800b642:	d831      	bhi.n	800b6a8 <HAL_TIM_ReadCapturedValue+0x78>
 800b644:	a201      	add	r2, pc, #4	@ (adr r2, 800b64c <HAL_TIM_ReadCapturedValue+0x1c>)
 800b646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b64a:	bf00      	nop
 800b64c:	0800b681 	.word	0x0800b681
 800b650:	0800b6a9 	.word	0x0800b6a9
 800b654:	0800b6a9 	.word	0x0800b6a9
 800b658:	0800b6a9 	.word	0x0800b6a9
 800b65c:	0800b68b 	.word	0x0800b68b
 800b660:	0800b6a9 	.word	0x0800b6a9
 800b664:	0800b6a9 	.word	0x0800b6a9
 800b668:	0800b6a9 	.word	0x0800b6a9
 800b66c:	0800b695 	.word	0x0800b695
 800b670:	0800b6a9 	.word	0x0800b6a9
 800b674:	0800b6a9 	.word	0x0800b6a9
 800b678:	0800b6a9 	.word	0x0800b6a9
 800b67c:	0800b69f 	.word	0x0800b69f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b686:	60fb      	str	r3, [r7, #12]

      break;
 800b688:	e00f      	b.n	800b6aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b690:	60fb      	str	r3, [r7, #12]

      break;
 800b692:	e00a      	b.n	800b6aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b69a:	60fb      	str	r3, [r7, #12]

      break;
 800b69c:	e005      	b.n	800b6aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6a4:	60fb      	str	r3, [r7, #12]

      break;
 800b6a6:	e000      	b.n	800b6aa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800b6a8:	bf00      	nop
  }

  return tmpreg;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3714      	adds	r7, #20
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bc80      	pop	{r7}
 800b6b4:	4770      	bx	lr
 800b6b6:	bf00      	nop

0800b6b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b083      	sub	sp, #12
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b6c0:	bf00      	nop
 800b6c2:	370c      	adds	r7, #12
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bc80      	pop	{r7}
 800b6c8:	4770      	bx	lr

0800b6ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b6ca:	b480      	push	{r7}
 800b6cc:	b083      	sub	sp, #12
 800b6ce:	af00      	add	r7, sp, #0
 800b6d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b6d2:	bf00      	nop
 800b6d4:	370c      	adds	r7, #12
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bc80      	pop	{r7}
 800b6da:	4770      	bx	lr

0800b6dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b6e4:	bf00      	nop
 800b6e6:	370c      	adds	r7, #12
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bc80      	pop	{r7}
 800b6ec:	4770      	bx	lr
	...

0800b6f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b085      	sub	sp, #20
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
 800b6f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	4a39      	ldr	r2, [pc, #228]	@ (800b7e8 <TIM_Base_SetConfig+0xf8>)
 800b704:	4293      	cmp	r3, r2
 800b706:	d013      	beq.n	800b730 <TIM_Base_SetConfig+0x40>
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	4a38      	ldr	r2, [pc, #224]	@ (800b7ec <TIM_Base_SetConfig+0xfc>)
 800b70c:	4293      	cmp	r3, r2
 800b70e:	d00f      	beq.n	800b730 <TIM_Base_SetConfig+0x40>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b716:	d00b      	beq.n	800b730 <TIM_Base_SetConfig+0x40>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	4a35      	ldr	r2, [pc, #212]	@ (800b7f0 <TIM_Base_SetConfig+0x100>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d007      	beq.n	800b730 <TIM_Base_SetConfig+0x40>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a34      	ldr	r2, [pc, #208]	@ (800b7f4 <TIM_Base_SetConfig+0x104>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d003      	beq.n	800b730 <TIM_Base_SetConfig+0x40>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	4a33      	ldr	r2, [pc, #204]	@ (800b7f8 <TIM_Base_SetConfig+0x108>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d108      	bne.n	800b742 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b736:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b738:	683b      	ldr	r3, [r7, #0]
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	68fa      	ldr	r2, [r7, #12]
 800b73e:	4313      	orrs	r3, r2
 800b740:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	4a28      	ldr	r2, [pc, #160]	@ (800b7e8 <TIM_Base_SetConfig+0xf8>)
 800b746:	4293      	cmp	r3, r2
 800b748:	d013      	beq.n	800b772 <TIM_Base_SetConfig+0x82>
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	4a27      	ldr	r2, [pc, #156]	@ (800b7ec <TIM_Base_SetConfig+0xfc>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d00f      	beq.n	800b772 <TIM_Base_SetConfig+0x82>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b758:	d00b      	beq.n	800b772 <TIM_Base_SetConfig+0x82>
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	4a24      	ldr	r2, [pc, #144]	@ (800b7f0 <TIM_Base_SetConfig+0x100>)
 800b75e:	4293      	cmp	r3, r2
 800b760:	d007      	beq.n	800b772 <TIM_Base_SetConfig+0x82>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	4a23      	ldr	r2, [pc, #140]	@ (800b7f4 <TIM_Base_SetConfig+0x104>)
 800b766:	4293      	cmp	r3, r2
 800b768:	d003      	beq.n	800b772 <TIM_Base_SetConfig+0x82>
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	4a22      	ldr	r2, [pc, #136]	@ (800b7f8 <TIM_Base_SetConfig+0x108>)
 800b76e:	4293      	cmp	r3, r2
 800b770:	d108      	bne.n	800b784 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b778:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	68db      	ldr	r3, [r3, #12]
 800b77e:	68fa      	ldr	r2, [r7, #12]
 800b780:	4313      	orrs	r3, r2
 800b782:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	695b      	ldr	r3, [r3, #20]
 800b78e:	4313      	orrs	r3, r2
 800b790:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	68fa      	ldr	r2, [r7, #12]
 800b796:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b798:	683b      	ldr	r3, [r7, #0]
 800b79a:	689a      	ldr	r2, [r3, #8]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b7a0:	683b      	ldr	r3, [r7, #0]
 800b7a2:	681a      	ldr	r2, [r3, #0]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	4a0f      	ldr	r2, [pc, #60]	@ (800b7e8 <TIM_Base_SetConfig+0xf8>)
 800b7ac:	4293      	cmp	r3, r2
 800b7ae:	d003      	beq.n	800b7b8 <TIM_Base_SetConfig+0xc8>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	4a0e      	ldr	r2, [pc, #56]	@ (800b7ec <TIM_Base_SetConfig+0xfc>)
 800b7b4:	4293      	cmp	r3, r2
 800b7b6:	d103      	bne.n	800b7c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	691a      	ldr	r2, [r3, #16]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2201      	movs	r2, #1
 800b7c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	691b      	ldr	r3, [r3, #16]
 800b7ca:	f003 0301 	and.w	r3, r3, #1
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d005      	beq.n	800b7de <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	691b      	ldr	r3, [r3, #16]
 800b7d6:	f023 0201 	bic.w	r2, r3, #1
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	611a      	str	r2, [r3, #16]
  }
}
 800b7de:	bf00      	nop
 800b7e0:	3714      	adds	r7, #20
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bc80      	pop	{r7}
 800b7e6:	4770      	bx	lr
 800b7e8:	40012c00 	.word	0x40012c00
 800b7ec:	40013400 	.word	0x40013400
 800b7f0:	40000400 	.word	0x40000400
 800b7f4:	40000800 	.word	0x40000800
 800b7f8:	40000c00 	.word	0x40000c00

0800b7fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b087      	sub	sp, #28
 800b800:	af00      	add	r7, sp, #0
 800b802:	6078      	str	r0, [r7, #4]
 800b804:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6a1b      	ldr	r3, [r3, #32]
 800b80a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	6a1b      	ldr	r3, [r3, #32]
 800b810:	f023 0201 	bic.w	r2, r3, #1
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	685b      	ldr	r3, [r3, #4]
 800b81c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	699b      	ldr	r3, [r3, #24]
 800b822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b82a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f023 0303 	bic.w	r3, r3, #3
 800b832:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	68fa      	ldr	r2, [r7, #12]
 800b83a:	4313      	orrs	r3, r2
 800b83c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	f023 0302 	bic.w	r3, r3, #2
 800b844:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	689b      	ldr	r3, [r3, #8]
 800b84a:	697a      	ldr	r2, [r7, #20]
 800b84c:	4313      	orrs	r3, r2
 800b84e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	4a20      	ldr	r2, [pc, #128]	@ (800b8d4 <TIM_OC1_SetConfig+0xd8>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d003      	beq.n	800b860 <TIM_OC1_SetConfig+0x64>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	4a1f      	ldr	r2, [pc, #124]	@ (800b8d8 <TIM_OC1_SetConfig+0xdc>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d10c      	bne.n	800b87a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	f023 0308 	bic.w	r3, r3, #8
 800b866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	68db      	ldr	r3, [r3, #12]
 800b86c:	697a      	ldr	r2, [r7, #20]
 800b86e:	4313      	orrs	r3, r2
 800b870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	f023 0304 	bic.w	r3, r3, #4
 800b878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	4a15      	ldr	r2, [pc, #84]	@ (800b8d4 <TIM_OC1_SetConfig+0xd8>)
 800b87e:	4293      	cmp	r3, r2
 800b880:	d003      	beq.n	800b88a <TIM_OC1_SetConfig+0x8e>
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	4a14      	ldr	r2, [pc, #80]	@ (800b8d8 <TIM_OC1_SetConfig+0xdc>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d111      	bne.n	800b8ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b88a:	693b      	ldr	r3, [r7, #16]
 800b88c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b890:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b892:	693b      	ldr	r3, [r7, #16]
 800b894:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b898:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	695b      	ldr	r3, [r3, #20]
 800b89e:	693a      	ldr	r2, [r7, #16]
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	699b      	ldr	r3, [r3, #24]
 800b8a8:	693a      	ldr	r2, [r7, #16]
 800b8aa:	4313      	orrs	r3, r2
 800b8ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	68fa      	ldr	r2, [r7, #12]
 800b8b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	685a      	ldr	r2, [r3, #4]
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	697a      	ldr	r2, [r7, #20]
 800b8c6:	621a      	str	r2, [r3, #32]
}
 800b8c8:	bf00      	nop
 800b8ca:	371c      	adds	r7, #28
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bc80      	pop	{r7}
 800b8d0:	4770      	bx	lr
 800b8d2:	bf00      	nop
 800b8d4:	40012c00 	.word	0x40012c00
 800b8d8:	40013400 	.word	0x40013400

0800b8dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b8dc:	b480      	push	{r7}
 800b8de:	b087      	sub	sp, #28
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	6a1b      	ldr	r3, [r3, #32]
 800b8ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	6a1b      	ldr	r3, [r3, #32]
 800b8f0:	f023 0210 	bic.w	r2, r3, #16
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	699b      	ldr	r3, [r3, #24]
 800b902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b90a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	021b      	lsls	r3, r3, #8
 800b91a:	68fa      	ldr	r2, [r7, #12]
 800b91c:	4313      	orrs	r3, r2
 800b91e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	f023 0320 	bic.w	r3, r3, #32
 800b926:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b928:	683b      	ldr	r3, [r7, #0]
 800b92a:	689b      	ldr	r3, [r3, #8]
 800b92c:	011b      	lsls	r3, r3, #4
 800b92e:	697a      	ldr	r2, [r7, #20]
 800b930:	4313      	orrs	r3, r2
 800b932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	4a21      	ldr	r2, [pc, #132]	@ (800b9bc <TIM_OC2_SetConfig+0xe0>)
 800b938:	4293      	cmp	r3, r2
 800b93a:	d003      	beq.n	800b944 <TIM_OC2_SetConfig+0x68>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	4a20      	ldr	r2, [pc, #128]	@ (800b9c0 <TIM_OC2_SetConfig+0xe4>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d10d      	bne.n	800b960 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b944:	697b      	ldr	r3, [r7, #20]
 800b946:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b94a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	68db      	ldr	r3, [r3, #12]
 800b950:	011b      	lsls	r3, r3, #4
 800b952:	697a      	ldr	r2, [r7, #20]
 800b954:	4313      	orrs	r3, r2
 800b956:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b95e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	4a16      	ldr	r2, [pc, #88]	@ (800b9bc <TIM_OC2_SetConfig+0xe0>)
 800b964:	4293      	cmp	r3, r2
 800b966:	d003      	beq.n	800b970 <TIM_OC2_SetConfig+0x94>
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	4a15      	ldr	r2, [pc, #84]	@ (800b9c0 <TIM_OC2_SetConfig+0xe4>)
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d113      	bne.n	800b998 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b970:	693b      	ldr	r3, [r7, #16]
 800b972:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b976:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b97e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	695b      	ldr	r3, [r3, #20]
 800b984:	009b      	lsls	r3, r3, #2
 800b986:	693a      	ldr	r2, [r7, #16]
 800b988:	4313      	orrs	r3, r2
 800b98a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	699b      	ldr	r3, [r3, #24]
 800b990:	009b      	lsls	r3, r3, #2
 800b992:	693a      	ldr	r2, [r7, #16]
 800b994:	4313      	orrs	r3, r2
 800b996:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	693a      	ldr	r2, [r7, #16]
 800b99c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	68fa      	ldr	r2, [r7, #12]
 800b9a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	685a      	ldr	r2, [r3, #4]
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	697a      	ldr	r2, [r7, #20]
 800b9b0:	621a      	str	r2, [r3, #32]
}
 800b9b2:	bf00      	nop
 800b9b4:	371c      	adds	r7, #28
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bc80      	pop	{r7}
 800b9ba:	4770      	bx	lr
 800b9bc:	40012c00 	.word	0x40012c00
 800b9c0:	40013400 	.word	0x40013400

0800b9c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b087      	sub	sp, #28
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	6078      	str	r0, [r7, #4]
 800b9cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6a1b      	ldr	r3, [r3, #32]
 800b9d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	6a1b      	ldr	r3, [r3, #32]
 800b9d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	685b      	ldr	r3, [r3, #4]
 800b9e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	69db      	ldr	r3, [r3, #28]
 800b9ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b9f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	f023 0303 	bic.w	r3, r3, #3
 800b9fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	68fa      	ldr	r2, [r7, #12]
 800ba02:	4313      	orrs	r3, r2
 800ba04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	689b      	ldr	r3, [r3, #8]
 800ba12:	021b      	lsls	r3, r3, #8
 800ba14:	697a      	ldr	r2, [r7, #20]
 800ba16:	4313      	orrs	r3, r2
 800ba18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	4a21      	ldr	r2, [pc, #132]	@ (800baa4 <TIM_OC3_SetConfig+0xe0>)
 800ba1e:	4293      	cmp	r3, r2
 800ba20:	d003      	beq.n	800ba2a <TIM_OC3_SetConfig+0x66>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	4a20      	ldr	r2, [pc, #128]	@ (800baa8 <TIM_OC3_SetConfig+0xe4>)
 800ba26:	4293      	cmp	r3, r2
 800ba28:	d10d      	bne.n	800ba46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ba30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	68db      	ldr	r3, [r3, #12]
 800ba36:	021b      	lsls	r3, r3, #8
 800ba38:	697a      	ldr	r2, [r7, #20]
 800ba3a:	4313      	orrs	r3, r2
 800ba3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ba44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	4a16      	ldr	r2, [pc, #88]	@ (800baa4 <TIM_OC3_SetConfig+0xe0>)
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d003      	beq.n	800ba56 <TIM_OC3_SetConfig+0x92>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4a15      	ldr	r2, [pc, #84]	@ (800baa8 <TIM_OC3_SetConfig+0xe4>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d113      	bne.n	800ba7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ba56:	693b      	ldr	r3, [r7, #16]
 800ba58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ba64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	695b      	ldr	r3, [r3, #20]
 800ba6a:	011b      	lsls	r3, r3, #4
 800ba6c:	693a      	ldr	r2, [r7, #16]
 800ba6e:	4313      	orrs	r3, r2
 800ba70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	699b      	ldr	r3, [r3, #24]
 800ba76:	011b      	lsls	r3, r3, #4
 800ba78:	693a      	ldr	r2, [r7, #16]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	693a      	ldr	r2, [r7, #16]
 800ba82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	68fa      	ldr	r2, [r7, #12]
 800ba88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	685a      	ldr	r2, [r3, #4]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	697a      	ldr	r2, [r7, #20]
 800ba96:	621a      	str	r2, [r3, #32]
}
 800ba98:	bf00      	nop
 800ba9a:	371c      	adds	r7, #28
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bc80      	pop	{r7}
 800baa0:	4770      	bx	lr
 800baa2:	bf00      	nop
 800baa4:	40012c00 	.word	0x40012c00
 800baa8:	40013400 	.word	0x40013400

0800baac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800baac:	b480      	push	{r7}
 800baae:	b087      	sub	sp, #28
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
 800bab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	6a1b      	ldr	r3, [r3, #32]
 800baba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	6a1b      	ldr	r3, [r3, #32]
 800bac0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	685b      	ldr	r3, [r3, #4]
 800bacc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	69db      	ldr	r3, [r3, #28]
 800bad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	021b      	lsls	r3, r3, #8
 800baea:	68fa      	ldr	r2, [r7, #12]
 800baec:	4313      	orrs	r3, r2
 800baee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800baf6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	689b      	ldr	r3, [r3, #8]
 800bafc:	031b      	lsls	r3, r3, #12
 800bafe:	693a      	ldr	r2, [r7, #16]
 800bb00:	4313      	orrs	r3, r2
 800bb02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	4a11      	ldr	r2, [pc, #68]	@ (800bb4c <TIM_OC4_SetConfig+0xa0>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d003      	beq.n	800bb14 <TIM_OC4_SetConfig+0x68>
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	4a10      	ldr	r2, [pc, #64]	@ (800bb50 <TIM_OC4_SetConfig+0xa4>)
 800bb10:	4293      	cmp	r3, r2
 800bb12:	d109      	bne.n	800bb28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bb1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	695b      	ldr	r3, [r3, #20]
 800bb20:	019b      	lsls	r3, r3, #6
 800bb22:	697a      	ldr	r2, [r7, #20]
 800bb24:	4313      	orrs	r3, r2
 800bb26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	697a      	ldr	r2, [r7, #20]
 800bb2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	68fa      	ldr	r2, [r7, #12]
 800bb32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	685a      	ldr	r2, [r3, #4]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	693a      	ldr	r2, [r7, #16]
 800bb40:	621a      	str	r2, [r3, #32]
}
 800bb42:	bf00      	nop
 800bb44:	371c      	adds	r7, #28
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bc80      	pop	{r7}
 800bb4a:	4770      	bx	lr
 800bb4c:	40012c00 	.word	0x40012c00
 800bb50:	40013400 	.word	0x40013400

0800bb54 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b087      	sub	sp, #28
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	60f8      	str	r0, [r7, #12]
 800bb5c:	60b9      	str	r1, [r7, #8]
 800bb5e:	607a      	str	r2, [r7, #4]
 800bb60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	6a1b      	ldr	r3, [r3, #32]
 800bb66:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	6a1b      	ldr	r3, [r3, #32]
 800bb6c:	f023 0201 	bic.w	r2, r3, #1
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	699b      	ldr	r3, [r3, #24]
 800bb78:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	4a23      	ldr	r2, [pc, #140]	@ (800bc0c <TIM_TI1_SetConfig+0xb8>)
 800bb7e:	4293      	cmp	r3, r2
 800bb80:	d013      	beq.n	800bbaa <TIM_TI1_SetConfig+0x56>
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	4a22      	ldr	r2, [pc, #136]	@ (800bc10 <TIM_TI1_SetConfig+0xbc>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d00f      	beq.n	800bbaa <TIM_TI1_SetConfig+0x56>
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bb90:	d00b      	beq.n	800bbaa <TIM_TI1_SetConfig+0x56>
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	4a1f      	ldr	r2, [pc, #124]	@ (800bc14 <TIM_TI1_SetConfig+0xc0>)
 800bb96:	4293      	cmp	r3, r2
 800bb98:	d007      	beq.n	800bbaa <TIM_TI1_SetConfig+0x56>
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	4a1e      	ldr	r2, [pc, #120]	@ (800bc18 <TIM_TI1_SetConfig+0xc4>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d003      	beq.n	800bbaa <TIM_TI1_SetConfig+0x56>
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	4a1d      	ldr	r2, [pc, #116]	@ (800bc1c <TIM_TI1_SetConfig+0xc8>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d101      	bne.n	800bbae <TIM_TI1_SetConfig+0x5a>
 800bbaa:	2301      	movs	r3, #1
 800bbac:	e000      	b.n	800bbb0 <TIM_TI1_SetConfig+0x5c>
 800bbae:	2300      	movs	r3, #0
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d008      	beq.n	800bbc6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800bbb4:	697b      	ldr	r3, [r7, #20]
 800bbb6:	f023 0303 	bic.w	r3, r3, #3
 800bbba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800bbbc:	697a      	ldr	r2, [r7, #20]
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	4313      	orrs	r3, r2
 800bbc2:	617b      	str	r3, [r7, #20]
 800bbc4:	e003      	b.n	800bbce <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	f043 0301 	orr.w	r3, r3, #1
 800bbcc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bbd4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	011b      	lsls	r3, r3, #4
 800bbda:	b2db      	uxtb	r3, r3
 800bbdc:	697a      	ldr	r2, [r7, #20]
 800bbde:	4313      	orrs	r3, r2
 800bbe0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bbe2:	693b      	ldr	r3, [r7, #16]
 800bbe4:	f023 030a 	bic.w	r3, r3, #10
 800bbe8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	f003 030a 	and.w	r3, r3, #10
 800bbf0:	693a      	ldr	r2, [r7, #16]
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	697a      	ldr	r2, [r7, #20]
 800bbfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	693a      	ldr	r2, [r7, #16]
 800bc00:	621a      	str	r2, [r3, #32]
}
 800bc02:	bf00      	nop
 800bc04:	371c      	adds	r7, #28
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bc80      	pop	{r7}
 800bc0a:	4770      	bx	lr
 800bc0c:	40012c00 	.word	0x40012c00
 800bc10:	40013400 	.word	0x40013400
 800bc14:	40000400 	.word	0x40000400
 800bc18:	40000800 	.word	0x40000800
 800bc1c:	40000c00 	.word	0x40000c00

0800bc20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc20:	b480      	push	{r7}
 800bc22:	b087      	sub	sp, #28
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	60f8      	str	r0, [r7, #12]
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	6a1b      	ldr	r3, [r3, #32]
 800bc30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	6a1b      	ldr	r3, [r3, #32]
 800bc36:	f023 0201 	bic.w	r2, r3, #1
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	699b      	ldr	r3, [r3, #24]
 800bc42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc44:	693b      	ldr	r3, [r7, #16]
 800bc46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bc4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	011b      	lsls	r3, r3, #4
 800bc50:	693a      	ldr	r2, [r7, #16]
 800bc52:	4313      	orrs	r3, r2
 800bc54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	f023 030a 	bic.w	r3, r3, #10
 800bc5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bc5e:	697a      	ldr	r2, [r7, #20]
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	4313      	orrs	r3, r2
 800bc64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	693a      	ldr	r2, [r7, #16]
 800bc6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	697a      	ldr	r2, [r7, #20]
 800bc70:	621a      	str	r2, [r3, #32]
}
 800bc72:	bf00      	nop
 800bc74:	371c      	adds	r7, #28
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bc80      	pop	{r7}
 800bc7a:	4770      	bx	lr

0800bc7c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b087      	sub	sp, #28
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	60f8      	str	r0, [r7, #12]
 800bc84:	60b9      	str	r1, [r7, #8]
 800bc86:	607a      	str	r2, [r7, #4]
 800bc88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	6a1b      	ldr	r3, [r3, #32]
 800bc8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	6a1b      	ldr	r3, [r3, #32]
 800bc94:	f023 0210 	bic.w	r2, r3, #16
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	699b      	ldr	r3, [r3, #24]
 800bca0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bca8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	021b      	lsls	r3, r3, #8
 800bcae:	693a      	ldr	r2, [r7, #16]
 800bcb0:	4313      	orrs	r3, r2
 800bcb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bcba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	031b      	lsls	r3, r3, #12
 800bcc0:	b29b      	uxth	r3, r3
 800bcc2:	693a      	ldr	r2, [r7, #16]
 800bcc4:	4313      	orrs	r3, r2
 800bcc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bcce:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800bcd0:	68bb      	ldr	r3, [r7, #8]
 800bcd2:	011b      	lsls	r3, r3, #4
 800bcd4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800bcd8:	697a      	ldr	r2, [r7, #20]
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	693a      	ldr	r2, [r7, #16]
 800bce2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	697a      	ldr	r2, [r7, #20]
 800bce8:	621a      	str	r2, [r3, #32]
}
 800bcea:	bf00      	nop
 800bcec:	371c      	adds	r7, #28
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	bc80      	pop	{r7}
 800bcf2:	4770      	bx	lr

0800bcf4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bcf4:	b480      	push	{r7}
 800bcf6:	b087      	sub	sp, #28
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	60f8      	str	r0, [r7, #12]
 800bcfc:	60b9      	str	r1, [r7, #8]
 800bcfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6a1b      	ldr	r3, [r3, #32]
 800bd04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bd06:	68fb      	ldr	r3, [r7, #12]
 800bd08:	6a1b      	ldr	r3, [r3, #32]
 800bd0a:	f023 0210 	bic.w	r2, r3, #16
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	699b      	ldr	r3, [r3, #24]
 800bd16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800bd1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	031b      	lsls	r3, r3, #12
 800bd24:	693a      	ldr	r2, [r7, #16]
 800bd26:	4313      	orrs	r3, r2
 800bd28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800bd30:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	011b      	lsls	r3, r3, #4
 800bd36:	697a      	ldr	r2, [r7, #20]
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	693a      	ldr	r2, [r7, #16]
 800bd40:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	697a      	ldr	r2, [r7, #20]
 800bd46:	621a      	str	r2, [r3, #32]
}
 800bd48:	bf00      	nop
 800bd4a:	371c      	adds	r7, #28
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bc80      	pop	{r7}
 800bd50:	4770      	bx	lr

0800bd52 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bd52:	b480      	push	{r7}
 800bd54:	b087      	sub	sp, #28
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	60f8      	str	r0, [r7, #12]
 800bd5a:	60b9      	str	r1, [r7, #8]
 800bd5c:	607a      	str	r2, [r7, #4]
 800bd5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6a1b      	ldr	r3, [r3, #32]
 800bd64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	6a1b      	ldr	r3, [r3, #32]
 800bd6a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	69db      	ldr	r3, [r3, #28]
 800bd76:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	f023 0303 	bic.w	r3, r3, #3
 800bd7e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800bd80:	693a      	ldr	r2, [r7, #16]
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	4313      	orrs	r3, r2
 800bd86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800bd8e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	011b      	lsls	r3, r3, #4
 800bd94:	b2db      	uxtb	r3, r3
 800bd96:	693a      	ldr	r2, [r7, #16]
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800bda2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	021b      	lsls	r3, r3, #8
 800bda8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bdac:	697a      	ldr	r2, [r7, #20]
 800bdae:	4313      	orrs	r3, r2
 800bdb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	693a      	ldr	r2, [r7, #16]
 800bdb6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	697a      	ldr	r2, [r7, #20]
 800bdbc:	621a      	str	r2, [r3, #32]
}
 800bdbe:	bf00      	nop
 800bdc0:	371c      	adds	r7, #28
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bc80      	pop	{r7}
 800bdc6:	4770      	bx	lr

0800bdc8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b087      	sub	sp, #28
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	60f8      	str	r0, [r7, #12]
 800bdd0:	60b9      	str	r1, [r7, #8]
 800bdd2:	607a      	str	r2, [r7, #4]
 800bdd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	6a1b      	ldr	r3, [r3, #32]
 800bdda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	6a1b      	ldr	r3, [r3, #32]
 800bde0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	69db      	ldr	r3, [r3, #28]
 800bdec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800bdee:	693b      	ldr	r3, [r7, #16]
 800bdf0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bdf4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	021b      	lsls	r3, r3, #8
 800bdfa:	693a      	ldr	r2, [r7, #16]
 800bdfc:	4313      	orrs	r3, r2
 800bdfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800be06:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	031b      	lsls	r3, r3, #12
 800be0c:	b29b      	uxth	r3, r3
 800be0e:	693a      	ldr	r2, [r7, #16]
 800be10:	4313      	orrs	r3, r2
 800be12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800be1a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	031b      	lsls	r3, r3, #12
 800be20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be24:	697a      	ldr	r2, [r7, #20]
 800be26:	4313      	orrs	r3, r2
 800be28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	693a      	ldr	r2, [r7, #16]
 800be2e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	697a      	ldr	r2, [r7, #20]
 800be34:	621a      	str	r2, [r3, #32]
}
 800be36:	bf00      	nop
 800be38:	371c      	adds	r7, #28
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bc80      	pop	{r7}
 800be3e:	4770      	bx	lr

0800be40 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800be40:	b480      	push	{r7}
 800be42:	b085      	sub	sp, #20
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
 800be48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	689b      	ldr	r3, [r3, #8]
 800be4e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be56:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800be58:	683a      	ldr	r2, [r7, #0]
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	4313      	orrs	r3, r2
 800be5e:	f043 0307 	orr.w	r3, r3, #7
 800be62:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	68fa      	ldr	r2, [r7, #12]
 800be68:	609a      	str	r2, [r3, #8]
}
 800be6a:	bf00      	nop
 800be6c:	3714      	adds	r7, #20
 800be6e:	46bd      	mov	sp, r7
 800be70:	bc80      	pop	{r7}
 800be72:	4770      	bx	lr

0800be74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800be74:	b480      	push	{r7}
 800be76:	b087      	sub	sp, #28
 800be78:	af00      	add	r7, sp, #0
 800be7a:	60f8      	str	r0, [r7, #12]
 800be7c:	60b9      	str	r1, [r7, #8]
 800be7e:	607a      	str	r2, [r7, #4]
 800be80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800be8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	021a      	lsls	r2, r3, #8
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	431a      	orrs	r2, r3
 800be98:	68bb      	ldr	r3, [r7, #8]
 800be9a:	4313      	orrs	r3, r2
 800be9c:	697a      	ldr	r2, [r7, #20]
 800be9e:	4313      	orrs	r3, r2
 800bea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	697a      	ldr	r2, [r7, #20]
 800bea6:	609a      	str	r2, [r3, #8]
}
 800bea8:	bf00      	nop
 800beaa:	371c      	adds	r7, #28
 800beac:	46bd      	mov	sp, r7
 800beae:	bc80      	pop	{r7}
 800beb0:	4770      	bx	lr

0800beb2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800beb2:	b480      	push	{r7}
 800beb4:	b087      	sub	sp, #28
 800beb6:	af00      	add	r7, sp, #0
 800beb8:	60f8      	str	r0, [r7, #12]
 800beba:	60b9      	str	r1, [r7, #8]
 800bebc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	f003 031f 	and.w	r3, r3, #31
 800bec4:	2201      	movs	r2, #1
 800bec6:	fa02 f303 	lsl.w	r3, r2, r3
 800beca:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	6a1a      	ldr	r2, [r3, #32]
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	43db      	mvns	r3, r3
 800bed4:	401a      	ands	r2, r3
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	6a1a      	ldr	r2, [r3, #32]
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	f003 031f 	and.w	r3, r3, #31
 800bee4:	6879      	ldr	r1, [r7, #4]
 800bee6:	fa01 f303 	lsl.w	r3, r1, r3
 800beea:	431a      	orrs	r2, r3
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	621a      	str	r2, [r3, #32]
}
 800bef0:	bf00      	nop
 800bef2:	371c      	adds	r7, #28
 800bef4:	46bd      	mov	sp, r7
 800bef6:	bc80      	pop	{r7}
 800bef8:	4770      	bx	lr
	...

0800befc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800befc:	b480      	push	{r7}
 800befe:	b085      	sub	sp, #20
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
 800bf04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	d101      	bne.n	800bf14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bf10:	2302      	movs	r3, #2
 800bf12:	e050      	b.n	800bfb6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	2201      	movs	r2, #1
 800bf18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	2202      	movs	r2, #2
 800bf20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	685b      	ldr	r3, [r3, #4]
 800bf2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	689b      	ldr	r3, [r3, #8]
 800bf32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf3c:	683b      	ldr	r3, [r7, #0]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	68fa      	ldr	r2, [r7, #12]
 800bf42:	4313      	orrs	r3, r2
 800bf44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	68fa      	ldr	r2, [r7, #12]
 800bf4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4a1b      	ldr	r2, [pc, #108]	@ (800bfc0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	d018      	beq.n	800bf8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	4a19      	ldr	r2, [pc, #100]	@ (800bfc4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800bf5e:	4293      	cmp	r3, r2
 800bf60:	d013      	beq.n	800bf8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bf6a:	d00e      	beq.n	800bf8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	4a15      	ldr	r2, [pc, #84]	@ (800bfc8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800bf72:	4293      	cmp	r3, r2
 800bf74:	d009      	beq.n	800bf8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	4a14      	ldr	r2, [pc, #80]	@ (800bfcc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	d004      	beq.n	800bf8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4a12      	ldr	r2, [pc, #72]	@ (800bfd0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800bf86:	4293      	cmp	r3, r2
 800bf88:	d10c      	bne.n	800bfa4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	68ba      	ldr	r2, [r7, #8]
 800bf98:	4313      	orrs	r3, r2
 800bf9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	68ba      	ldr	r2, [r7, #8]
 800bfa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2200      	movs	r2, #0
 800bfb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bfb4:	2300      	movs	r3, #0
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3714      	adds	r7, #20
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bc80      	pop	{r7}
 800bfbe:	4770      	bx	lr
 800bfc0:	40012c00 	.word	0x40012c00
 800bfc4:	40013400 	.word	0x40013400
 800bfc8:	40000400 	.word	0x40000400
 800bfcc:	40000800 	.word	0x40000800
 800bfd0:	40000c00 	.word	0x40000c00

0800bfd4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	b085      	sub	sp, #20
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	6078      	str	r0, [r7, #4]
 800bfdc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bfde:	2300      	movs	r3, #0
 800bfe0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800bfe8:	2b01      	cmp	r3, #1
 800bfea:	d101      	bne.n	800bff0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bfec:	2302      	movs	r3, #2
 800bfee:	e03d      	b.n	800c06c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2201      	movs	r2, #1
 800bff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	68db      	ldr	r3, [r3, #12]
 800c002:	4313      	orrs	r3, r2
 800c004:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	689b      	ldr	r3, [r3, #8]
 800c010:	4313      	orrs	r3, r2
 800c012:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	685b      	ldr	r3, [r3, #4]
 800c01e:	4313      	orrs	r3, r2
 800c020:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c028:	683b      	ldr	r3, [r7, #0]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	4313      	orrs	r3, r2
 800c02e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	691b      	ldr	r3, [r3, #16]
 800c03a:	4313      	orrs	r3, r2
 800c03c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	695b      	ldr	r3, [r3, #20]
 800c048:	4313      	orrs	r3, r2
 800c04a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	69db      	ldr	r3, [r3, #28]
 800c056:	4313      	orrs	r3, r2
 800c058:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	68fa      	ldr	r2, [r7, #12]
 800c060:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2200      	movs	r2, #0
 800c066:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c06a:	2300      	movs	r3, #0
}
 800c06c:	4618      	mov	r0, r3
 800c06e:	3714      	adds	r7, #20
 800c070:	46bd      	mov	sp, r7
 800c072:	bc80      	pop	{r7}
 800c074:	4770      	bx	lr

0800c076 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c076:	b480      	push	{r7}
 800c078:	b083      	sub	sp, #12
 800c07a:	af00      	add	r7, sp, #0
 800c07c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c07e:	bf00      	nop
 800c080:	370c      	adds	r7, #12
 800c082:	46bd      	mov	sp, r7
 800c084:	bc80      	pop	{r7}
 800c086:	4770      	bx	lr

0800c088 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c088:	b480      	push	{r7}
 800c08a:	b083      	sub	sp, #12
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c090:	bf00      	nop
 800c092:	370c      	adds	r7, #12
 800c094:	46bd      	mov	sp, r7
 800c096:	bc80      	pop	{r7}
 800c098:	4770      	bx	lr

0800c09a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c09a:	b580      	push	{r7, lr}
 800c09c:	b082      	sub	sp, #8
 800c09e:	af00      	add	r7, sp, #0
 800c0a0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d101      	bne.n	800c0ac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e042      	b.n	800c132 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c0b2:	b2db      	uxtb	r3, r3
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d106      	bne.n	800c0c6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f7fc fbbb 	bl	800883c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	2224      	movs	r2, #36	@ 0x24
 800c0ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	68da      	ldr	r2, [r3, #12]
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c0dc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 fdb8 	bl	800cc54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	691a      	ldr	r2, [r3, #16]
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c0f2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	695a      	ldr	r2, [r3, #20]
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c102:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	68da      	ldr	r2, [r3, #12]
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c112:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	2200      	movs	r2, #0
 800c118:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2220      	movs	r2, #32
 800c11e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2220      	movs	r2, #32
 800c126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	2200      	movs	r2, #0
 800c12e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800c130:	2300      	movs	r3, #0
}
 800c132:	4618      	mov	r0, r3
 800c134:	3708      	adds	r7, #8
 800c136:	46bd      	mov	sp, r7
 800c138:	bd80      	pop	{r7, pc}

0800c13a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c13a:	b580      	push	{r7, lr}
 800c13c:	b08a      	sub	sp, #40	@ 0x28
 800c13e:	af02      	add	r7, sp, #8
 800c140:	60f8      	str	r0, [r7, #12]
 800c142:	60b9      	str	r1, [r7, #8]
 800c144:	603b      	str	r3, [r7, #0]
 800c146:	4613      	mov	r3, r2
 800c148:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800c14a:	2300      	movs	r3, #0
 800c14c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c154:	b2db      	uxtb	r3, r3
 800c156:	2b20      	cmp	r3, #32
 800c158:	d175      	bne.n	800c246 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d002      	beq.n	800c166 <HAL_UART_Transmit+0x2c>
 800c160:	88fb      	ldrh	r3, [r7, #6]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d101      	bne.n	800c16a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800c166:	2301      	movs	r3, #1
 800c168:	e06e      	b.n	800c248 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	2200      	movs	r2, #0
 800c16e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2221      	movs	r2, #33	@ 0x21
 800c174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c178:	f7f7 fcbc 	bl	8003af4 <HAL_GetTick>
 800c17c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	88fa      	ldrh	r2, [r7, #6]
 800c182:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	88fa      	ldrh	r2, [r7, #6]
 800c188:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	689b      	ldr	r3, [r3, #8]
 800c18e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c192:	d108      	bne.n	800c1a6 <HAL_UART_Transmit+0x6c>
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	691b      	ldr	r3, [r3, #16]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d104      	bne.n	800c1a6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800c19c:	2300      	movs	r3, #0
 800c19e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	61bb      	str	r3, [r7, #24]
 800c1a4:	e003      	b.n	800c1ae <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c1ae:	e02e      	b.n	800c20e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	9300      	str	r3, [sp, #0]
 800c1b4:	697b      	ldr	r3, [r7, #20]
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	2180      	movs	r1, #128	@ 0x80
 800c1ba:	68f8      	ldr	r0, [r7, #12]
 800c1bc:	f000 fb1d 	bl	800c7fa <UART_WaitOnFlagUntilTimeout>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d005      	beq.n	800c1d2 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	2220      	movs	r2, #32
 800c1ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800c1ce:	2303      	movs	r3, #3
 800c1d0:	e03a      	b.n	800c248 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800c1d2:	69fb      	ldr	r3, [r7, #28]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d10b      	bne.n	800c1f0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c1d8:	69bb      	ldr	r3, [r7, #24]
 800c1da:	881b      	ldrh	r3, [r3, #0]
 800c1dc:	461a      	mov	r2, r3
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c1e6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800c1e8:	69bb      	ldr	r3, [r7, #24]
 800c1ea:	3302      	adds	r3, #2
 800c1ec:	61bb      	str	r3, [r7, #24]
 800c1ee:	e007      	b.n	800c200 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800c1f0:	69fb      	ldr	r3, [r7, #28]
 800c1f2:	781a      	ldrb	r2, [r3, #0]
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800c1fa:	69fb      	ldr	r3, [r7, #28]
 800c1fc:	3301      	adds	r3, #1
 800c1fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c204:	b29b      	uxth	r3, r3
 800c206:	3b01      	subs	r3, #1
 800c208:	b29a      	uxth	r2, r3
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c212:	b29b      	uxth	r3, r3
 800c214:	2b00      	cmp	r3, #0
 800c216:	d1cb      	bne.n	800c1b0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	9300      	str	r3, [sp, #0]
 800c21c:	697b      	ldr	r3, [r7, #20]
 800c21e:	2200      	movs	r2, #0
 800c220:	2140      	movs	r1, #64	@ 0x40
 800c222:	68f8      	ldr	r0, [r7, #12]
 800c224:	f000 fae9 	bl	800c7fa <UART_WaitOnFlagUntilTimeout>
 800c228:	4603      	mov	r3, r0
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d005      	beq.n	800c23a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	2220      	movs	r2, #32
 800c232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800c236:	2303      	movs	r3, #3
 800c238:	e006      	b.n	800c248 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2220      	movs	r2, #32
 800c23e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800c242:	2300      	movs	r3, #0
 800c244:	e000      	b.n	800c248 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800c246:	2302      	movs	r3, #2
  }
}
 800c248:	4618      	mov	r0, r3
 800c24a:	3720      	adds	r7, #32
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}

0800c250 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c250:	b580      	push	{r7, lr}
 800c252:	b084      	sub	sp, #16
 800c254:	af00      	add	r7, sp, #0
 800c256:	60f8      	str	r0, [r7, #12]
 800c258:	60b9      	str	r1, [r7, #8]
 800c25a:	4613      	mov	r3, r2
 800c25c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c25e:	68fb      	ldr	r3, [r7, #12]
 800c260:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c264:	b2db      	uxtb	r3, r3
 800c266:	2b20      	cmp	r3, #32
 800c268:	d112      	bne.n	800c290 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d002      	beq.n	800c276 <HAL_UART_Receive_IT+0x26>
 800c270:	88fb      	ldrh	r3, [r7, #6]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d101      	bne.n	800c27a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800c276:	2301      	movs	r3, #1
 800c278:	e00b      	b.n	800c292 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	2200      	movs	r2, #0
 800c27e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c280:	88fb      	ldrh	r3, [r7, #6]
 800c282:	461a      	mov	r2, r3
 800c284:	68b9      	ldr	r1, [r7, #8]
 800c286:	68f8      	ldr	r0, [r7, #12]
 800c288:	f000 fb10 	bl	800c8ac <UART_Start_Receive_IT>
 800c28c:	4603      	mov	r3, r0
 800c28e:	e000      	b.n	800c292 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800c290:	2302      	movs	r3, #2
  }
}
 800c292:	4618      	mov	r0, r3
 800c294:	3710      	adds	r7, #16
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
	...

0800c29c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c29c:	b580      	push	{r7, lr}
 800c29e:	b0ba      	sub	sp, #232	@ 0xe8
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	68db      	ldr	r3, [r3, #12]
 800c2b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	695b      	ldr	r3, [r3, #20]
 800c2be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c2ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2d2:	f003 030f 	and.w	r3, r3, #15
 800c2d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800c2da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d10f      	bne.n	800c302 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c2e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c2e6:	f003 0320 	and.w	r3, r3, #32
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d009      	beq.n	800c302 <HAL_UART_IRQHandler+0x66>
 800c2ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c2f2:	f003 0320 	and.w	r3, r3, #32
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d003      	beq.n	800c302 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800c2fa:	6878      	ldr	r0, [r7, #4]
 800c2fc:	f000 fbec 	bl	800cad8 <UART_Receive_IT>
      return;
 800c300:	e25b      	b.n	800c7ba <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800c302:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c306:	2b00      	cmp	r3, #0
 800c308:	f000 80de 	beq.w	800c4c8 <HAL_UART_IRQHandler+0x22c>
 800c30c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c310:	f003 0301 	and.w	r3, r3, #1
 800c314:	2b00      	cmp	r3, #0
 800c316:	d106      	bne.n	800c326 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c31c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800c320:	2b00      	cmp	r3, #0
 800c322:	f000 80d1 	beq.w	800c4c8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c32a:	f003 0301 	and.w	r3, r3, #1
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d00b      	beq.n	800c34a <HAL_UART_IRQHandler+0xae>
 800c332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d005      	beq.n	800c34a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c342:	f043 0201 	orr.w	r2, r3, #1
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c34a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c34e:	f003 0304 	and.w	r3, r3, #4
 800c352:	2b00      	cmp	r3, #0
 800c354:	d00b      	beq.n	800c36e <HAL_UART_IRQHandler+0xd2>
 800c356:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c35a:	f003 0301 	and.w	r3, r3, #1
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d005      	beq.n	800c36e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c366:	f043 0202 	orr.w	r2, r3, #2
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c36e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c372:	f003 0302 	and.w	r3, r3, #2
 800c376:	2b00      	cmp	r3, #0
 800c378:	d00b      	beq.n	800c392 <HAL_UART_IRQHandler+0xf6>
 800c37a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c37e:	f003 0301 	and.w	r3, r3, #1
 800c382:	2b00      	cmp	r3, #0
 800c384:	d005      	beq.n	800c392 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c38a:	f043 0204 	orr.w	r2, r3, #4
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c396:	f003 0308 	and.w	r3, r3, #8
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d011      	beq.n	800c3c2 <HAL_UART_IRQHandler+0x126>
 800c39e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c3a2:	f003 0320 	and.w	r3, r3, #32
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d105      	bne.n	800c3b6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c3aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c3ae:	f003 0301 	and.w	r3, r3, #1
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d005      	beq.n	800c3c2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3ba:	f043 0208 	orr.w	r2, r3, #8
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	f000 81f2 	beq.w	800c7b0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c3cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c3d0:	f003 0320 	and.w	r3, r3, #32
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d008      	beq.n	800c3ea <HAL_UART_IRQHandler+0x14e>
 800c3d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c3dc:	f003 0320 	and.w	r3, r3, #32
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d002      	beq.n	800c3ea <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c3e4:	6878      	ldr	r0, [r7, #4]
 800c3e6:	f000 fb77 	bl	800cad8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	695b      	ldr	r3, [r3, #20]
 800c3f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	bf14      	ite	ne
 800c3f8:	2301      	movne	r3, #1
 800c3fa:	2300      	moveq	r3, #0
 800c3fc:	b2db      	uxtb	r3, r3
 800c3fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c406:	f003 0308 	and.w	r3, r3, #8
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d103      	bne.n	800c416 <HAL_UART_IRQHandler+0x17a>
 800c40e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c412:	2b00      	cmp	r3, #0
 800c414:	d04f      	beq.n	800c4b6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	f000 fa81 	bl	800c91e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	695b      	ldr	r3, [r3, #20]
 800c422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c426:	2b00      	cmp	r3, #0
 800c428:	d041      	beq.n	800c4ae <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	3314      	adds	r3, #20
 800c430:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c434:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c438:	e853 3f00 	ldrex	r3, [r3]
 800c43c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c440:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c444:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c448:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	3314      	adds	r3, #20
 800c452:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c456:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c45a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c45e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c462:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c466:	e841 2300 	strex	r3, r2, [r1]
 800c46a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c46e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c472:	2b00      	cmp	r3, #0
 800c474:	d1d9      	bne.n	800c42a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d013      	beq.n	800c4a6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c482:	4a7e      	ldr	r2, [pc, #504]	@ (800c67c <HAL_UART_IRQHandler+0x3e0>)
 800c484:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c48a:	4618      	mov	r0, r3
 800c48c:	f7fd f816 	bl	80094bc <HAL_DMA_Abort_IT>
 800c490:	4603      	mov	r3, r0
 800c492:	2b00      	cmp	r3, #0
 800c494:	d016      	beq.n	800c4c4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c49a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c49c:	687a      	ldr	r2, [r7, #4]
 800c49e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c4a0:	4610      	mov	r0, r2
 800c4a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4a4:	e00e      	b.n	800c4c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f000 f993 	bl	800c7d2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4ac:	e00a      	b.n	800c4c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f000 f98f 	bl	800c7d2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4b4:	e006      	b.n	800c4c4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 f98b 	bl	800c7d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800c4c2:	e175      	b.n	800c7b0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c4c4:	bf00      	nop
    return;
 800c4c6:	e173      	b.n	800c7b0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	f040 814f 	bne.w	800c770 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c4d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4d6:	f003 0310 	and.w	r3, r3, #16
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	f000 8148 	beq.w	800c770 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800c4e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c4e4:	f003 0310 	and.w	r3, r3, #16
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	f000 8141 	beq.w	800c770 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	60bb      	str	r3, [r7, #8]
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	60bb      	str	r3, [r7, #8]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	685b      	ldr	r3, [r3, #4]
 800c500:	60bb      	str	r3, [r7, #8]
 800c502:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	695b      	ldr	r3, [r3, #20]
 800c50a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c50e:	2b00      	cmp	r3, #0
 800c510:	f000 80b6 	beq.w	800c680 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	685b      	ldr	r3, [r3, #4]
 800c51c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c520:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c524:	2b00      	cmp	r3, #0
 800c526:	f000 8145 	beq.w	800c7b4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c52e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c532:	429a      	cmp	r2, r3
 800c534:	f080 813e 	bcs.w	800c7b4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c53e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c544:	699b      	ldr	r3, [r3, #24]
 800c546:	2b20      	cmp	r3, #32
 800c548:	f000 8088 	beq.w	800c65c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	681b      	ldr	r3, [r3, #0]
 800c550:	330c      	adds	r3, #12
 800c552:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c556:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c55a:	e853 3f00 	ldrex	r3, [r3]
 800c55e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c562:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c566:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c56a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	330c      	adds	r3, #12
 800c574:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800c578:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c57c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c580:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c584:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c588:	e841 2300 	strex	r3, r2, [r1]
 800c58c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c590:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c594:	2b00      	cmp	r3, #0
 800c596:	d1d9      	bne.n	800c54c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	3314      	adds	r3, #20
 800c59e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5a2:	e853 3f00 	ldrex	r3, [r3]
 800c5a6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c5a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5aa:	f023 0301 	bic.w	r3, r3, #1
 800c5ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	3314      	adds	r3, #20
 800c5b8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c5bc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c5c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5c2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c5c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c5c8:	e841 2300 	strex	r3, r2, [r1]
 800c5cc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c5ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d1e1      	bne.n	800c598 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	3314      	adds	r3, #20
 800c5da:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5de:	e853 3f00 	ldrex	r3, [r3]
 800c5e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c5e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c5e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	3314      	adds	r3, #20
 800c5f4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c5f8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c5fa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5fc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c5fe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c600:	e841 2300 	strex	r3, r2, [r1]
 800c604:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c606:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d1e3      	bne.n	800c5d4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	2220      	movs	r2, #32
 800c610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	2200      	movs	r2, #0
 800c618:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	330c      	adds	r3, #12
 800c620:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c622:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c624:	e853 3f00 	ldrex	r3, [r3]
 800c628:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c62a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c62c:	f023 0310 	bic.w	r3, r3, #16
 800c630:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	330c      	adds	r3, #12
 800c63a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c63e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c640:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c642:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c644:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c646:	e841 2300 	strex	r3, r2, [r1]
 800c64a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c64c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d1e3      	bne.n	800c61a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c656:	4618      	mov	r0, r3
 800c658:	f7fc fef5 	bl	8009446 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2202      	movs	r2, #2
 800c660:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	1ad3      	subs	r3, r2, r3
 800c66e:	b29b      	uxth	r3, r3
 800c670:	4619      	mov	r1, r3
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f000 f8b6 	bl	800c7e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c678:	e09c      	b.n	800c7b4 <HAL_UART_IRQHandler+0x518>
 800c67a:	bf00      	nop
 800c67c:	0800c9e3 	.word	0x0800c9e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c688:	b29b      	uxth	r3, r3
 800c68a:	1ad3      	subs	r3, r2, r3
 800c68c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c694:	b29b      	uxth	r3, r3
 800c696:	2b00      	cmp	r3, #0
 800c698:	f000 808e 	beq.w	800c7b8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800c69c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	f000 8089 	beq.w	800c7b8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	330c      	adds	r3, #12
 800c6ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6b0:	e853 3f00 	ldrex	r3, [r3]
 800c6b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c6b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c6b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c6bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	330c      	adds	r3, #12
 800c6c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800c6ca:	647a      	str	r2, [r7, #68]	@ 0x44
 800c6cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c6d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c6d2:	e841 2300 	strex	r3, r2, [r1]
 800c6d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c6d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d1e3      	bne.n	800c6a6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	3314      	adds	r3, #20
 800c6e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e8:	e853 3f00 	ldrex	r3, [r3]
 800c6ec:	623b      	str	r3, [r7, #32]
   return(result);
 800c6ee:	6a3b      	ldr	r3, [r7, #32]
 800c6f0:	f023 0301 	bic.w	r3, r3, #1
 800c6f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	3314      	adds	r3, #20
 800c6fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c702:	633a      	str	r2, [r7, #48]	@ 0x30
 800c704:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c708:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c70a:	e841 2300 	strex	r3, r2, [r1]
 800c70e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c712:	2b00      	cmp	r3, #0
 800c714:	d1e3      	bne.n	800c6de <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2220      	movs	r2, #32
 800c71a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	2200      	movs	r2, #0
 800c722:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	330c      	adds	r3, #12
 800c72a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	e853 3f00 	ldrex	r3, [r3]
 800c732:	60fb      	str	r3, [r7, #12]
   return(result);
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	f023 0310 	bic.w	r3, r3, #16
 800c73a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	330c      	adds	r3, #12
 800c744:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800c748:	61fa      	str	r2, [r7, #28]
 800c74a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c74c:	69b9      	ldr	r1, [r7, #24]
 800c74e:	69fa      	ldr	r2, [r7, #28]
 800c750:	e841 2300 	strex	r3, r2, [r1]
 800c754:	617b      	str	r3, [r7, #20]
   return(result);
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d1e3      	bne.n	800c724 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	2202      	movs	r2, #2
 800c760:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c762:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c766:	4619      	mov	r1, r3
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f000 f83b 	bl	800c7e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c76e:	e023      	b.n	800c7b8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c770:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d009      	beq.n	800c790 <HAL_UART_IRQHandler+0x4f4>
 800c77c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c780:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c784:	2b00      	cmp	r3, #0
 800c786:	d003      	beq.n	800c790 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 f93e 	bl	800ca0a <UART_Transmit_IT>
    return;
 800c78e:	e014      	b.n	800c7ba <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d00e      	beq.n	800c7ba <HAL_UART_IRQHandler+0x51e>
 800c79c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d008      	beq.n	800c7ba <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f000 f97d 	bl	800caa8 <UART_EndTransmit_IT>
    return;
 800c7ae:	e004      	b.n	800c7ba <HAL_UART_IRQHandler+0x51e>
    return;
 800c7b0:	bf00      	nop
 800c7b2:	e002      	b.n	800c7ba <HAL_UART_IRQHandler+0x51e>
      return;
 800c7b4:	bf00      	nop
 800c7b6:	e000      	b.n	800c7ba <HAL_UART_IRQHandler+0x51e>
      return;
 800c7b8:	bf00      	nop
  }
}
 800c7ba:	37e8      	adds	r7, #232	@ 0xe8
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b083      	sub	sp, #12
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c7c8:	bf00      	nop
 800c7ca:	370c      	adds	r7, #12
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bc80      	pop	{r7}
 800c7d0:	4770      	bx	lr

0800c7d2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c7d2:	b480      	push	{r7}
 800c7d4:	b083      	sub	sp, #12
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c7da:	bf00      	nop
 800c7dc:	370c      	adds	r7, #12
 800c7de:	46bd      	mov	sp, r7
 800c7e0:	bc80      	pop	{r7}
 800c7e2:	4770      	bx	lr

0800c7e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c7e4:	b480      	push	{r7}
 800c7e6:	b083      	sub	sp, #12
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c7f0:	bf00      	nop
 800c7f2:	370c      	adds	r7, #12
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bc80      	pop	{r7}
 800c7f8:	4770      	bx	lr

0800c7fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b086      	sub	sp, #24
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	60f8      	str	r0, [r7, #12]
 800c802:	60b9      	str	r1, [r7, #8]
 800c804:	603b      	str	r3, [r7, #0]
 800c806:	4613      	mov	r3, r2
 800c808:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c80a:	e03b      	b.n	800c884 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c80c:	6a3b      	ldr	r3, [r7, #32]
 800c80e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c812:	d037      	beq.n	800c884 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c814:	f7f7 f96e 	bl	8003af4 <HAL_GetTick>
 800c818:	4602      	mov	r2, r0
 800c81a:	683b      	ldr	r3, [r7, #0]
 800c81c:	1ad3      	subs	r3, r2, r3
 800c81e:	6a3a      	ldr	r2, [r7, #32]
 800c820:	429a      	cmp	r2, r3
 800c822:	d302      	bcc.n	800c82a <UART_WaitOnFlagUntilTimeout+0x30>
 800c824:	6a3b      	ldr	r3, [r7, #32]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d101      	bne.n	800c82e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c82a:	2303      	movs	r3, #3
 800c82c:	e03a      	b.n	800c8a4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	68db      	ldr	r3, [r3, #12]
 800c834:	f003 0304 	and.w	r3, r3, #4
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d023      	beq.n	800c884 <UART_WaitOnFlagUntilTimeout+0x8a>
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	2b80      	cmp	r3, #128	@ 0x80
 800c840:	d020      	beq.n	800c884 <UART_WaitOnFlagUntilTimeout+0x8a>
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	2b40      	cmp	r3, #64	@ 0x40
 800c846:	d01d      	beq.n	800c884 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f003 0308 	and.w	r3, r3, #8
 800c852:	2b08      	cmp	r3, #8
 800c854:	d116      	bne.n	800c884 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800c856:	2300      	movs	r3, #0
 800c858:	617b      	str	r3, [r7, #20]
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	617b      	str	r3, [r7, #20]
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	685b      	ldr	r3, [r3, #4]
 800c868:	617b      	str	r3, [r7, #20]
 800c86a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c86c:	68f8      	ldr	r0, [r7, #12]
 800c86e:	f000 f856 	bl	800c91e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	2208      	movs	r2, #8
 800c876:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	2200      	movs	r2, #0
 800c87c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800c880:	2301      	movs	r3, #1
 800c882:	e00f      	b.n	800c8a4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	681a      	ldr	r2, [r3, #0]
 800c88a:	68bb      	ldr	r3, [r7, #8]
 800c88c:	4013      	ands	r3, r2
 800c88e:	68ba      	ldr	r2, [r7, #8]
 800c890:	429a      	cmp	r2, r3
 800c892:	bf0c      	ite	eq
 800c894:	2301      	moveq	r3, #1
 800c896:	2300      	movne	r3, #0
 800c898:	b2db      	uxtb	r3, r3
 800c89a:	461a      	mov	r2, r3
 800c89c:	79fb      	ldrb	r3, [r7, #7]
 800c89e:	429a      	cmp	r2, r3
 800c8a0:	d0b4      	beq.n	800c80c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c8a2:	2300      	movs	r3, #0
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3718      	adds	r7, #24
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b085      	sub	sp, #20
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	60f8      	str	r0, [r7, #12]
 800c8b4:	60b9      	str	r1, [r7, #8]
 800c8b6:	4613      	mov	r3, r2
 800c8b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	68ba      	ldr	r2, [r7, #8]
 800c8be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	88fa      	ldrh	r2, [r7, #6]
 800c8c4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	88fa      	ldrh	r2, [r7, #6]
 800c8ca:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	2222      	movs	r2, #34	@ 0x22
 800c8d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	691b      	ldr	r3, [r3, #16]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d007      	beq.n	800c8f2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	68da      	ldr	r2, [r3, #12]
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c8f0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	695a      	ldr	r2, [r3, #20]
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	681b      	ldr	r3, [r3, #0]
 800c8fc:	f042 0201 	orr.w	r2, r2, #1
 800c900:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	68da      	ldr	r2, [r3, #12]
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	f042 0220 	orr.w	r2, r2, #32
 800c910:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c912:	2300      	movs	r3, #0
}
 800c914:	4618      	mov	r0, r3
 800c916:	3714      	adds	r7, #20
 800c918:	46bd      	mov	sp, r7
 800c91a:	bc80      	pop	{r7}
 800c91c:	4770      	bx	lr

0800c91e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c91e:	b480      	push	{r7}
 800c920:	b095      	sub	sp, #84	@ 0x54
 800c922:	af00      	add	r7, sp, #0
 800c924:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	330c      	adds	r3, #12
 800c92c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c92e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c930:	e853 3f00 	ldrex	r3, [r3]
 800c934:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c938:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c93c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	330c      	adds	r3, #12
 800c944:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c946:	643a      	str	r2, [r7, #64]	@ 0x40
 800c948:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c94a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c94c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c94e:	e841 2300 	strex	r3, r2, [r1]
 800c952:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c956:	2b00      	cmp	r3, #0
 800c958:	d1e5      	bne.n	800c926 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	3314      	adds	r3, #20
 800c960:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c962:	6a3b      	ldr	r3, [r7, #32]
 800c964:	e853 3f00 	ldrex	r3, [r3]
 800c968:	61fb      	str	r3, [r7, #28]
   return(result);
 800c96a:	69fb      	ldr	r3, [r7, #28]
 800c96c:	f023 0301 	bic.w	r3, r3, #1
 800c970:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	3314      	adds	r3, #20
 800c978:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c97a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c97c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c97e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c980:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c982:	e841 2300 	strex	r3, r2, [r1]
 800c986:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d1e5      	bne.n	800c95a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c992:	2b01      	cmp	r3, #1
 800c994:	d119      	bne.n	800c9ca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	330c      	adds	r3, #12
 800c99c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	e853 3f00 	ldrex	r3, [r3]
 800c9a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c9a6:	68bb      	ldr	r3, [r7, #8]
 800c9a8:	f023 0310 	bic.w	r3, r3, #16
 800c9ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	330c      	adds	r3, #12
 800c9b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c9b6:	61ba      	str	r2, [r7, #24]
 800c9b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9ba:	6979      	ldr	r1, [r7, #20]
 800c9bc:	69ba      	ldr	r2, [r7, #24]
 800c9be:	e841 2300 	strex	r3, r2, [r1]
 800c9c2:	613b      	str	r3, [r7, #16]
   return(result);
 800c9c4:	693b      	ldr	r3, [r7, #16]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d1e5      	bne.n	800c996 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2220      	movs	r2, #32
 800c9ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c9d8:	bf00      	nop
 800c9da:	3754      	adds	r7, #84	@ 0x54
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	bc80      	pop	{r7}
 800c9e0:	4770      	bx	lr

0800c9e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c9e2:	b580      	push	{r7, lr}
 800c9e4:	b084      	sub	sp, #16
 800c9e6:	af00      	add	r7, sp, #0
 800c9e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c9fc:	68f8      	ldr	r0, [r7, #12]
 800c9fe:	f7ff fee8 	bl	800c7d2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca02:	bf00      	nop
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ca0a:	b480      	push	{r7}
 800ca0c:	b085      	sub	sp, #20
 800ca0e:	af00      	add	r7, sp, #0
 800ca10:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ca18:	b2db      	uxtb	r3, r3
 800ca1a:	2b21      	cmp	r3, #33	@ 0x21
 800ca1c:	d13e      	bne.n	800ca9c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	689b      	ldr	r3, [r3, #8]
 800ca22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ca26:	d114      	bne.n	800ca52 <UART_Transmit_IT+0x48>
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	691b      	ldr	r3, [r3, #16]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d110      	bne.n	800ca52 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	6a1b      	ldr	r3, [r3, #32]
 800ca34:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	881b      	ldrh	r3, [r3, #0]
 800ca3a:	461a      	mov	r2, r3
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ca44:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	6a1b      	ldr	r3, [r3, #32]
 800ca4a:	1c9a      	adds	r2, r3, #2
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	621a      	str	r2, [r3, #32]
 800ca50:	e008      	b.n	800ca64 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6a1b      	ldr	r3, [r3, #32]
 800ca56:	1c59      	adds	r1, r3, #1
 800ca58:	687a      	ldr	r2, [r7, #4]
 800ca5a:	6211      	str	r1, [r2, #32]
 800ca5c:	781a      	ldrb	r2, [r3, #0]
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	3b01      	subs	r3, #1
 800ca6c:	b29b      	uxth	r3, r3
 800ca6e:	687a      	ldr	r2, [r7, #4]
 800ca70:	4619      	mov	r1, r3
 800ca72:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d10f      	bne.n	800ca98 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	68da      	ldr	r2, [r3, #12]
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ca86:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	68da      	ldr	r2, [r3, #12]
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ca96:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ca98:	2300      	movs	r3, #0
 800ca9a:	e000      	b.n	800ca9e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ca9c:	2302      	movs	r3, #2
  }
}
 800ca9e:	4618      	mov	r0, r3
 800caa0:	3714      	adds	r7, #20
 800caa2:	46bd      	mov	sp, r7
 800caa4:	bc80      	pop	{r7}
 800caa6:	4770      	bx	lr

0800caa8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b082      	sub	sp, #8
 800caac:	af00      	add	r7, sp, #0
 800caae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	68da      	ldr	r2, [r3, #12]
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800cabe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2220      	movs	r2, #32
 800cac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cac8:	6878      	ldr	r0, [r7, #4]
 800caca:	f7ff fe79 	bl	800c7c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800cace:	2300      	movs	r3, #0
}
 800cad0:	4618      	mov	r0, r3
 800cad2:	3708      	adds	r7, #8
 800cad4:	46bd      	mov	sp, r7
 800cad6:	bd80      	pop	{r7, pc}

0800cad8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800cad8:	b580      	push	{r7, lr}
 800cada:	b08c      	sub	sp, #48	@ 0x30
 800cadc:	af00      	add	r7, sp, #0
 800cade:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cae6:	b2db      	uxtb	r3, r3
 800cae8:	2b22      	cmp	r3, #34	@ 0x22
 800caea:	f040 80ae 	bne.w	800cc4a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	689b      	ldr	r3, [r3, #8]
 800caf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800caf6:	d117      	bne.n	800cb28 <UART_Receive_IT+0x50>
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	691b      	ldr	r3, [r3, #16]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d113      	bne.n	800cb28 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800cb00:	2300      	movs	r3, #0
 800cb02:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb08:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	685b      	ldr	r3, [r3, #4]
 800cb10:	b29b      	uxth	r3, r3
 800cb12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb16:	b29a      	uxth	r2, r3
 800cb18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb1a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb20:	1c9a      	adds	r2, r3, #2
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	629a      	str	r2, [r3, #40]	@ 0x28
 800cb26:	e026      	b.n	800cb76 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	689b      	ldr	r3, [r3, #8]
 800cb36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb3a:	d007      	beq.n	800cb4c <UART_Receive_IT+0x74>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	689b      	ldr	r3, [r3, #8]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d10a      	bne.n	800cb5a <UART_Receive_IT+0x82>
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	691b      	ldr	r3, [r3, #16]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d106      	bne.n	800cb5a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	685b      	ldr	r3, [r3, #4]
 800cb52:	b2da      	uxtb	r2, r3
 800cb54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb56:	701a      	strb	r2, [r3, #0]
 800cb58:	e008      	b.n	800cb6c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	b2db      	uxtb	r3, r3
 800cb62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb66:	b2da      	uxtb	r2, r3
 800cb68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cb6a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb70:	1c5a      	adds	r2, r3, #1
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800cb7a:	b29b      	uxth	r3, r3
 800cb7c:	3b01      	subs	r3, #1
 800cb7e:	b29b      	uxth	r3, r3
 800cb80:	687a      	ldr	r2, [r7, #4]
 800cb82:	4619      	mov	r1, r3
 800cb84:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d15d      	bne.n	800cc46 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	68da      	ldr	r2, [r3, #12]
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	f022 0220 	bic.w	r2, r2, #32
 800cb98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	68da      	ldr	r2, [r3, #12]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cba8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	695a      	ldr	r2, [r3, #20]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	f022 0201 	bic.w	r2, r2, #1
 800cbb8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	2220      	movs	r2, #32
 800cbbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	d135      	bne.n	800cc3c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	330c      	adds	r3, #12
 800cbdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	e853 3f00 	ldrex	r3, [r3]
 800cbe4:	613b      	str	r3, [r7, #16]
   return(result);
 800cbe6:	693b      	ldr	r3, [r7, #16]
 800cbe8:	f023 0310 	bic.w	r3, r3, #16
 800cbec:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	330c      	adds	r3, #12
 800cbf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbf6:	623a      	str	r2, [r7, #32]
 800cbf8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbfa:	69f9      	ldr	r1, [r7, #28]
 800cbfc:	6a3a      	ldr	r2, [r7, #32]
 800cbfe:	e841 2300 	strex	r3, r2, [r1]
 800cc02:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc04:	69bb      	ldr	r3, [r7, #24]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d1e5      	bne.n	800cbd6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	f003 0310 	and.w	r3, r3, #16
 800cc14:	2b10      	cmp	r3, #16
 800cc16:	d10a      	bne.n	800cc2e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800cc18:	2300      	movs	r3, #0
 800cc1a:	60fb      	str	r3, [r7, #12]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	60fb      	str	r3, [r7, #12]
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	685b      	ldr	r3, [r3, #4]
 800cc2a:	60fb      	str	r3, [r7, #12]
 800cc2c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800cc32:	4619      	mov	r1, r3
 800cc34:	6878      	ldr	r0, [r7, #4]
 800cc36:	f7ff fdd5 	bl	800c7e4 <HAL_UARTEx_RxEventCallback>
 800cc3a:	e002      	b.n	800cc42 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800cc3c:	6878      	ldr	r0, [r7, #4]
 800cc3e:	f7fb ffa3 	bl	8008b88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800cc42:	2300      	movs	r3, #0
 800cc44:	e002      	b.n	800cc4c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800cc46:	2300      	movs	r3, #0
 800cc48:	e000      	b.n	800cc4c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800cc4a:	2302      	movs	r3, #2
  }
}
 800cc4c:	4618      	mov	r0, r3
 800cc4e:	3730      	adds	r7, #48	@ 0x30
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}

0800cc54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b084      	sub	sp, #16
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	691b      	ldr	r3, [r3, #16]
 800cc62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	68da      	ldr	r2, [r3, #12]
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	430a      	orrs	r2, r1
 800cc70:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	689a      	ldr	r2, [r3, #8]
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	691b      	ldr	r3, [r3, #16]
 800cc7a:	431a      	orrs	r2, r3
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	695b      	ldr	r3, [r3, #20]
 800cc80:	4313      	orrs	r3, r2
 800cc82:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	68db      	ldr	r3, [r3, #12]
 800cc8a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800cc8e:	f023 030c 	bic.w	r3, r3, #12
 800cc92:	687a      	ldr	r2, [r7, #4]
 800cc94:	6812      	ldr	r2, [r2, #0]
 800cc96:	68b9      	ldr	r1, [r7, #8]
 800cc98:	430b      	orrs	r3, r1
 800cc9a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	695b      	ldr	r3, [r3, #20]
 800cca2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	699a      	ldr	r2, [r3, #24]
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	430a      	orrs	r2, r1
 800ccb0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	4a2c      	ldr	r2, [pc, #176]	@ (800cd68 <UART_SetConfig+0x114>)
 800ccb8:	4293      	cmp	r3, r2
 800ccba:	d103      	bne.n	800ccc4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800ccbc:	f7fd fad8 	bl	800a270 <HAL_RCC_GetPCLK2Freq>
 800ccc0:	60f8      	str	r0, [r7, #12]
 800ccc2:	e002      	b.n	800ccca <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800ccc4:	f7fd fac0 	bl	800a248 <HAL_RCC_GetPCLK1Freq>
 800ccc8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ccca:	68fa      	ldr	r2, [r7, #12]
 800cccc:	4613      	mov	r3, r2
 800ccce:	009b      	lsls	r3, r3, #2
 800ccd0:	4413      	add	r3, r2
 800ccd2:	009a      	lsls	r2, r3, #2
 800ccd4:	441a      	add	r2, r3
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	685b      	ldr	r3, [r3, #4]
 800ccda:	009b      	lsls	r3, r3, #2
 800ccdc:	fbb2 f3f3 	udiv	r3, r2, r3
 800cce0:	4a22      	ldr	r2, [pc, #136]	@ (800cd6c <UART_SetConfig+0x118>)
 800cce2:	fba2 2303 	umull	r2, r3, r2, r3
 800cce6:	095b      	lsrs	r3, r3, #5
 800cce8:	0119      	lsls	r1, r3, #4
 800ccea:	68fa      	ldr	r2, [r7, #12]
 800ccec:	4613      	mov	r3, r2
 800ccee:	009b      	lsls	r3, r3, #2
 800ccf0:	4413      	add	r3, r2
 800ccf2:	009a      	lsls	r2, r3, #2
 800ccf4:	441a      	add	r2, r3
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	685b      	ldr	r3, [r3, #4]
 800ccfa:	009b      	lsls	r3, r3, #2
 800ccfc:	fbb2 f2f3 	udiv	r2, r2, r3
 800cd00:	4b1a      	ldr	r3, [pc, #104]	@ (800cd6c <UART_SetConfig+0x118>)
 800cd02:	fba3 0302 	umull	r0, r3, r3, r2
 800cd06:	095b      	lsrs	r3, r3, #5
 800cd08:	2064      	movs	r0, #100	@ 0x64
 800cd0a:	fb00 f303 	mul.w	r3, r0, r3
 800cd0e:	1ad3      	subs	r3, r2, r3
 800cd10:	011b      	lsls	r3, r3, #4
 800cd12:	3332      	adds	r3, #50	@ 0x32
 800cd14:	4a15      	ldr	r2, [pc, #84]	@ (800cd6c <UART_SetConfig+0x118>)
 800cd16:	fba2 2303 	umull	r2, r3, r2, r3
 800cd1a:	095b      	lsrs	r3, r3, #5
 800cd1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cd20:	4419      	add	r1, r3
 800cd22:	68fa      	ldr	r2, [r7, #12]
 800cd24:	4613      	mov	r3, r2
 800cd26:	009b      	lsls	r3, r3, #2
 800cd28:	4413      	add	r3, r2
 800cd2a:	009a      	lsls	r2, r3, #2
 800cd2c:	441a      	add	r2, r3
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	685b      	ldr	r3, [r3, #4]
 800cd32:	009b      	lsls	r3, r3, #2
 800cd34:	fbb2 f2f3 	udiv	r2, r2, r3
 800cd38:	4b0c      	ldr	r3, [pc, #48]	@ (800cd6c <UART_SetConfig+0x118>)
 800cd3a:	fba3 0302 	umull	r0, r3, r3, r2
 800cd3e:	095b      	lsrs	r3, r3, #5
 800cd40:	2064      	movs	r0, #100	@ 0x64
 800cd42:	fb00 f303 	mul.w	r3, r0, r3
 800cd46:	1ad3      	subs	r3, r2, r3
 800cd48:	011b      	lsls	r3, r3, #4
 800cd4a:	3332      	adds	r3, #50	@ 0x32
 800cd4c:	4a07      	ldr	r2, [pc, #28]	@ (800cd6c <UART_SetConfig+0x118>)
 800cd4e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd52:	095b      	lsrs	r3, r3, #5
 800cd54:	f003 020f 	and.w	r2, r3, #15
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	440a      	add	r2, r1
 800cd5e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800cd60:	bf00      	nop
 800cd62:	3710      	adds	r7, #16
 800cd64:	46bd      	mov	sp, r7
 800cd66:	bd80      	pop	{r7, pc}
 800cd68:	40013800 	.word	0x40013800
 800cd6c:	51eb851f 	.word	0x51eb851f

0800cd70 <__cvt>:
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd76:	461d      	mov	r5, r3
 800cd78:	bfbb      	ittet	lt
 800cd7a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800cd7e:	461d      	movlt	r5, r3
 800cd80:	2300      	movge	r3, #0
 800cd82:	232d      	movlt	r3, #45	@ 0x2d
 800cd84:	b088      	sub	sp, #32
 800cd86:	4614      	mov	r4, r2
 800cd88:	bfb8      	it	lt
 800cd8a:	4614      	movlt	r4, r2
 800cd8c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cd8e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800cd90:	7013      	strb	r3, [r2, #0]
 800cd92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd94:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800cd98:	f023 0820 	bic.w	r8, r3, #32
 800cd9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cda0:	d005      	beq.n	800cdae <__cvt+0x3e>
 800cda2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cda6:	d100      	bne.n	800cdaa <__cvt+0x3a>
 800cda8:	3601      	adds	r6, #1
 800cdaa:	2302      	movs	r3, #2
 800cdac:	e000      	b.n	800cdb0 <__cvt+0x40>
 800cdae:	2303      	movs	r3, #3
 800cdb0:	aa07      	add	r2, sp, #28
 800cdb2:	9204      	str	r2, [sp, #16]
 800cdb4:	aa06      	add	r2, sp, #24
 800cdb6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800cdba:	e9cd 3600 	strd	r3, r6, [sp]
 800cdbe:	4622      	mov	r2, r4
 800cdc0:	462b      	mov	r3, r5
 800cdc2:	f001 f991 	bl	800e0e8 <_dtoa_r>
 800cdc6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cdca:	4607      	mov	r7, r0
 800cdcc:	d119      	bne.n	800ce02 <__cvt+0x92>
 800cdce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cdd0:	07db      	lsls	r3, r3, #31
 800cdd2:	d50e      	bpl.n	800cdf2 <__cvt+0x82>
 800cdd4:	eb00 0906 	add.w	r9, r0, r6
 800cdd8:	2200      	movs	r2, #0
 800cdda:	2300      	movs	r3, #0
 800cddc:	4620      	mov	r0, r4
 800cdde:	4629      	mov	r1, r5
 800cde0:	f7f3 fe4e 	bl	8000a80 <__aeabi_dcmpeq>
 800cde4:	b108      	cbz	r0, 800cdea <__cvt+0x7a>
 800cde6:	f8cd 901c 	str.w	r9, [sp, #28]
 800cdea:	2230      	movs	r2, #48	@ 0x30
 800cdec:	9b07      	ldr	r3, [sp, #28]
 800cdee:	454b      	cmp	r3, r9
 800cdf0:	d31e      	bcc.n	800ce30 <__cvt+0xc0>
 800cdf2:	4638      	mov	r0, r7
 800cdf4:	9b07      	ldr	r3, [sp, #28]
 800cdf6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800cdf8:	1bdb      	subs	r3, r3, r7
 800cdfa:	6013      	str	r3, [r2, #0]
 800cdfc:	b008      	add	sp, #32
 800cdfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce02:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ce06:	eb00 0906 	add.w	r9, r0, r6
 800ce0a:	d1e5      	bne.n	800cdd8 <__cvt+0x68>
 800ce0c:	7803      	ldrb	r3, [r0, #0]
 800ce0e:	2b30      	cmp	r3, #48	@ 0x30
 800ce10:	d10a      	bne.n	800ce28 <__cvt+0xb8>
 800ce12:	2200      	movs	r2, #0
 800ce14:	2300      	movs	r3, #0
 800ce16:	4620      	mov	r0, r4
 800ce18:	4629      	mov	r1, r5
 800ce1a:	f7f3 fe31 	bl	8000a80 <__aeabi_dcmpeq>
 800ce1e:	b918      	cbnz	r0, 800ce28 <__cvt+0xb8>
 800ce20:	f1c6 0601 	rsb	r6, r6, #1
 800ce24:	f8ca 6000 	str.w	r6, [sl]
 800ce28:	f8da 3000 	ldr.w	r3, [sl]
 800ce2c:	4499      	add	r9, r3
 800ce2e:	e7d3      	b.n	800cdd8 <__cvt+0x68>
 800ce30:	1c59      	adds	r1, r3, #1
 800ce32:	9107      	str	r1, [sp, #28]
 800ce34:	701a      	strb	r2, [r3, #0]
 800ce36:	e7d9      	b.n	800cdec <__cvt+0x7c>

0800ce38 <__exponent>:
 800ce38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce3a:	2900      	cmp	r1, #0
 800ce3c:	bfb6      	itet	lt
 800ce3e:	232d      	movlt	r3, #45	@ 0x2d
 800ce40:	232b      	movge	r3, #43	@ 0x2b
 800ce42:	4249      	neglt	r1, r1
 800ce44:	2909      	cmp	r1, #9
 800ce46:	7002      	strb	r2, [r0, #0]
 800ce48:	7043      	strb	r3, [r0, #1]
 800ce4a:	dd29      	ble.n	800cea0 <__exponent+0x68>
 800ce4c:	f10d 0307 	add.w	r3, sp, #7
 800ce50:	461d      	mov	r5, r3
 800ce52:	270a      	movs	r7, #10
 800ce54:	fbb1 f6f7 	udiv	r6, r1, r7
 800ce58:	461a      	mov	r2, r3
 800ce5a:	fb07 1416 	mls	r4, r7, r6, r1
 800ce5e:	3430      	adds	r4, #48	@ 0x30
 800ce60:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ce64:	460c      	mov	r4, r1
 800ce66:	2c63      	cmp	r4, #99	@ 0x63
 800ce68:	4631      	mov	r1, r6
 800ce6a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ce6e:	dcf1      	bgt.n	800ce54 <__exponent+0x1c>
 800ce70:	3130      	adds	r1, #48	@ 0x30
 800ce72:	1e94      	subs	r4, r2, #2
 800ce74:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ce78:	4623      	mov	r3, r4
 800ce7a:	1c41      	adds	r1, r0, #1
 800ce7c:	42ab      	cmp	r3, r5
 800ce7e:	d30a      	bcc.n	800ce96 <__exponent+0x5e>
 800ce80:	f10d 0309 	add.w	r3, sp, #9
 800ce84:	1a9b      	subs	r3, r3, r2
 800ce86:	42ac      	cmp	r4, r5
 800ce88:	bf88      	it	hi
 800ce8a:	2300      	movhi	r3, #0
 800ce8c:	3302      	adds	r3, #2
 800ce8e:	4403      	add	r3, r0
 800ce90:	1a18      	subs	r0, r3, r0
 800ce92:	b003      	add	sp, #12
 800ce94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce96:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce9a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce9e:	e7ed      	b.n	800ce7c <__exponent+0x44>
 800cea0:	2330      	movs	r3, #48	@ 0x30
 800cea2:	3130      	adds	r1, #48	@ 0x30
 800cea4:	7083      	strb	r3, [r0, #2]
 800cea6:	70c1      	strb	r1, [r0, #3]
 800cea8:	1d03      	adds	r3, r0, #4
 800ceaa:	e7f1      	b.n	800ce90 <__exponent+0x58>

0800ceac <_printf_float>:
 800ceac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ceb0:	b091      	sub	sp, #68	@ 0x44
 800ceb2:	460c      	mov	r4, r1
 800ceb4:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800ceb8:	4616      	mov	r6, r2
 800ceba:	461f      	mov	r7, r3
 800cebc:	4605      	mov	r5, r0
 800cebe:	f000 ffff 	bl	800dec0 <_localeconv_r>
 800cec2:	6803      	ldr	r3, [r0, #0]
 800cec4:	4618      	mov	r0, r3
 800cec6:	9308      	str	r3, [sp, #32]
 800cec8:	f7f3 f9ae 	bl	8000228 <strlen>
 800cecc:	2300      	movs	r3, #0
 800cece:	930e      	str	r3, [sp, #56]	@ 0x38
 800ced0:	f8d8 3000 	ldr.w	r3, [r8]
 800ced4:	9009      	str	r0, [sp, #36]	@ 0x24
 800ced6:	3307      	adds	r3, #7
 800ced8:	f023 0307 	bic.w	r3, r3, #7
 800cedc:	f103 0208 	add.w	r2, r3, #8
 800cee0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cee4:	f8d4 b000 	ldr.w	fp, [r4]
 800cee8:	f8c8 2000 	str.w	r2, [r8]
 800ceec:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cef0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cef4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cef6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800cefa:	f04f 32ff 	mov.w	r2, #4294967295
 800cefe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800cf06:	4b9c      	ldr	r3, [pc, #624]	@ (800d178 <_printf_float+0x2cc>)
 800cf08:	f7f3 fdec 	bl	8000ae4 <__aeabi_dcmpun>
 800cf0c:	bb70      	cbnz	r0, 800cf6c <_printf_float+0xc0>
 800cf0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf12:	f04f 32ff 	mov.w	r2, #4294967295
 800cf16:	4b98      	ldr	r3, [pc, #608]	@ (800d178 <_printf_float+0x2cc>)
 800cf18:	f7f3 fdc6 	bl	8000aa8 <__aeabi_dcmple>
 800cf1c:	bb30      	cbnz	r0, 800cf6c <_printf_float+0xc0>
 800cf1e:	2200      	movs	r2, #0
 800cf20:	2300      	movs	r3, #0
 800cf22:	4640      	mov	r0, r8
 800cf24:	4649      	mov	r1, r9
 800cf26:	f7f3 fdb5 	bl	8000a94 <__aeabi_dcmplt>
 800cf2a:	b110      	cbz	r0, 800cf32 <_printf_float+0x86>
 800cf2c:	232d      	movs	r3, #45	@ 0x2d
 800cf2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf32:	4a92      	ldr	r2, [pc, #584]	@ (800d17c <_printf_float+0x2d0>)
 800cf34:	4b92      	ldr	r3, [pc, #584]	@ (800d180 <_printf_float+0x2d4>)
 800cf36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cf3a:	bf8c      	ite	hi
 800cf3c:	4690      	movhi	r8, r2
 800cf3e:	4698      	movls	r8, r3
 800cf40:	2303      	movs	r3, #3
 800cf42:	f04f 0900 	mov.w	r9, #0
 800cf46:	6123      	str	r3, [r4, #16]
 800cf48:	f02b 0304 	bic.w	r3, fp, #4
 800cf4c:	6023      	str	r3, [r4, #0]
 800cf4e:	4633      	mov	r3, r6
 800cf50:	4621      	mov	r1, r4
 800cf52:	4628      	mov	r0, r5
 800cf54:	9700      	str	r7, [sp, #0]
 800cf56:	aa0f      	add	r2, sp, #60	@ 0x3c
 800cf58:	f000 f9d4 	bl	800d304 <_printf_common>
 800cf5c:	3001      	adds	r0, #1
 800cf5e:	f040 8090 	bne.w	800d082 <_printf_float+0x1d6>
 800cf62:	f04f 30ff 	mov.w	r0, #4294967295
 800cf66:	b011      	add	sp, #68	@ 0x44
 800cf68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf6c:	4642      	mov	r2, r8
 800cf6e:	464b      	mov	r3, r9
 800cf70:	4640      	mov	r0, r8
 800cf72:	4649      	mov	r1, r9
 800cf74:	f7f3 fdb6 	bl	8000ae4 <__aeabi_dcmpun>
 800cf78:	b148      	cbz	r0, 800cf8e <_printf_float+0xe2>
 800cf7a:	464b      	mov	r3, r9
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	bfb8      	it	lt
 800cf80:	232d      	movlt	r3, #45	@ 0x2d
 800cf82:	4a80      	ldr	r2, [pc, #512]	@ (800d184 <_printf_float+0x2d8>)
 800cf84:	bfb8      	it	lt
 800cf86:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cf8a:	4b7f      	ldr	r3, [pc, #508]	@ (800d188 <_printf_float+0x2dc>)
 800cf8c:	e7d3      	b.n	800cf36 <_printf_float+0x8a>
 800cf8e:	6863      	ldr	r3, [r4, #4]
 800cf90:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800cf94:	1c5a      	adds	r2, r3, #1
 800cf96:	d13f      	bne.n	800d018 <_printf_float+0x16c>
 800cf98:	2306      	movs	r3, #6
 800cf9a:	6063      	str	r3, [r4, #4]
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800cfa2:	6023      	str	r3, [r4, #0]
 800cfa4:	9206      	str	r2, [sp, #24]
 800cfa6:	aa0e      	add	r2, sp, #56	@ 0x38
 800cfa8:	e9cd a204 	strd	sl, r2, [sp, #16]
 800cfac:	aa0d      	add	r2, sp, #52	@ 0x34
 800cfae:	9203      	str	r2, [sp, #12]
 800cfb0:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800cfb4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800cfb8:	6863      	ldr	r3, [r4, #4]
 800cfba:	4642      	mov	r2, r8
 800cfbc:	9300      	str	r3, [sp, #0]
 800cfbe:	4628      	mov	r0, r5
 800cfc0:	464b      	mov	r3, r9
 800cfc2:	910a      	str	r1, [sp, #40]	@ 0x28
 800cfc4:	f7ff fed4 	bl	800cd70 <__cvt>
 800cfc8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cfca:	4680      	mov	r8, r0
 800cfcc:	2947      	cmp	r1, #71	@ 0x47
 800cfce:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800cfd0:	d128      	bne.n	800d024 <_printf_float+0x178>
 800cfd2:	1cc8      	adds	r0, r1, #3
 800cfd4:	db02      	blt.n	800cfdc <_printf_float+0x130>
 800cfd6:	6863      	ldr	r3, [r4, #4]
 800cfd8:	4299      	cmp	r1, r3
 800cfda:	dd40      	ble.n	800d05e <_printf_float+0x1b2>
 800cfdc:	f1aa 0a02 	sub.w	sl, sl, #2
 800cfe0:	fa5f fa8a 	uxtb.w	sl, sl
 800cfe4:	4652      	mov	r2, sl
 800cfe6:	3901      	subs	r1, #1
 800cfe8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cfec:	910d      	str	r1, [sp, #52]	@ 0x34
 800cfee:	f7ff ff23 	bl	800ce38 <__exponent>
 800cff2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cff4:	4681      	mov	r9, r0
 800cff6:	1813      	adds	r3, r2, r0
 800cff8:	2a01      	cmp	r2, #1
 800cffa:	6123      	str	r3, [r4, #16]
 800cffc:	dc02      	bgt.n	800d004 <_printf_float+0x158>
 800cffe:	6822      	ldr	r2, [r4, #0]
 800d000:	07d2      	lsls	r2, r2, #31
 800d002:	d501      	bpl.n	800d008 <_printf_float+0x15c>
 800d004:	3301      	adds	r3, #1
 800d006:	6123      	str	r3, [r4, #16]
 800d008:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d09e      	beq.n	800cf4e <_printf_float+0xa2>
 800d010:	232d      	movs	r3, #45	@ 0x2d
 800d012:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d016:	e79a      	b.n	800cf4e <_printf_float+0xa2>
 800d018:	2947      	cmp	r1, #71	@ 0x47
 800d01a:	d1bf      	bne.n	800cf9c <_printf_float+0xf0>
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d1bd      	bne.n	800cf9c <_printf_float+0xf0>
 800d020:	2301      	movs	r3, #1
 800d022:	e7ba      	b.n	800cf9a <_printf_float+0xee>
 800d024:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d028:	d9dc      	bls.n	800cfe4 <_printf_float+0x138>
 800d02a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d02e:	d118      	bne.n	800d062 <_printf_float+0x1b6>
 800d030:	2900      	cmp	r1, #0
 800d032:	6863      	ldr	r3, [r4, #4]
 800d034:	dd0b      	ble.n	800d04e <_printf_float+0x1a2>
 800d036:	6121      	str	r1, [r4, #16]
 800d038:	b913      	cbnz	r3, 800d040 <_printf_float+0x194>
 800d03a:	6822      	ldr	r2, [r4, #0]
 800d03c:	07d0      	lsls	r0, r2, #31
 800d03e:	d502      	bpl.n	800d046 <_printf_float+0x19a>
 800d040:	3301      	adds	r3, #1
 800d042:	440b      	add	r3, r1
 800d044:	6123      	str	r3, [r4, #16]
 800d046:	f04f 0900 	mov.w	r9, #0
 800d04a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d04c:	e7dc      	b.n	800d008 <_printf_float+0x15c>
 800d04e:	b913      	cbnz	r3, 800d056 <_printf_float+0x1aa>
 800d050:	6822      	ldr	r2, [r4, #0]
 800d052:	07d2      	lsls	r2, r2, #31
 800d054:	d501      	bpl.n	800d05a <_printf_float+0x1ae>
 800d056:	3302      	adds	r3, #2
 800d058:	e7f4      	b.n	800d044 <_printf_float+0x198>
 800d05a:	2301      	movs	r3, #1
 800d05c:	e7f2      	b.n	800d044 <_printf_float+0x198>
 800d05e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d062:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d064:	4299      	cmp	r1, r3
 800d066:	db05      	blt.n	800d074 <_printf_float+0x1c8>
 800d068:	6823      	ldr	r3, [r4, #0]
 800d06a:	6121      	str	r1, [r4, #16]
 800d06c:	07d8      	lsls	r0, r3, #31
 800d06e:	d5ea      	bpl.n	800d046 <_printf_float+0x19a>
 800d070:	1c4b      	adds	r3, r1, #1
 800d072:	e7e7      	b.n	800d044 <_printf_float+0x198>
 800d074:	2900      	cmp	r1, #0
 800d076:	bfcc      	ite	gt
 800d078:	2201      	movgt	r2, #1
 800d07a:	f1c1 0202 	rsble	r2, r1, #2
 800d07e:	4413      	add	r3, r2
 800d080:	e7e0      	b.n	800d044 <_printf_float+0x198>
 800d082:	6823      	ldr	r3, [r4, #0]
 800d084:	055a      	lsls	r2, r3, #21
 800d086:	d407      	bmi.n	800d098 <_printf_float+0x1ec>
 800d088:	6923      	ldr	r3, [r4, #16]
 800d08a:	4642      	mov	r2, r8
 800d08c:	4631      	mov	r1, r6
 800d08e:	4628      	mov	r0, r5
 800d090:	47b8      	blx	r7
 800d092:	3001      	adds	r0, #1
 800d094:	d12b      	bne.n	800d0ee <_printf_float+0x242>
 800d096:	e764      	b.n	800cf62 <_printf_float+0xb6>
 800d098:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d09c:	f240 80dc 	bls.w	800d258 <_printf_float+0x3ac>
 800d0a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	f7f3 fcea 	bl	8000a80 <__aeabi_dcmpeq>
 800d0ac:	2800      	cmp	r0, #0
 800d0ae:	d033      	beq.n	800d118 <_printf_float+0x26c>
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	4631      	mov	r1, r6
 800d0b4:	4628      	mov	r0, r5
 800d0b6:	4a35      	ldr	r2, [pc, #212]	@ (800d18c <_printf_float+0x2e0>)
 800d0b8:	47b8      	blx	r7
 800d0ba:	3001      	adds	r0, #1
 800d0bc:	f43f af51 	beq.w	800cf62 <_printf_float+0xb6>
 800d0c0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800d0c4:	4543      	cmp	r3, r8
 800d0c6:	db02      	blt.n	800d0ce <_printf_float+0x222>
 800d0c8:	6823      	ldr	r3, [r4, #0]
 800d0ca:	07d8      	lsls	r0, r3, #31
 800d0cc:	d50f      	bpl.n	800d0ee <_printf_float+0x242>
 800d0ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d0d2:	4631      	mov	r1, r6
 800d0d4:	4628      	mov	r0, r5
 800d0d6:	47b8      	blx	r7
 800d0d8:	3001      	adds	r0, #1
 800d0da:	f43f af42 	beq.w	800cf62 <_printf_float+0xb6>
 800d0de:	f04f 0900 	mov.w	r9, #0
 800d0e2:	f108 38ff 	add.w	r8, r8, #4294967295
 800d0e6:	f104 0a1a 	add.w	sl, r4, #26
 800d0ea:	45c8      	cmp	r8, r9
 800d0ec:	dc09      	bgt.n	800d102 <_printf_float+0x256>
 800d0ee:	6823      	ldr	r3, [r4, #0]
 800d0f0:	079b      	lsls	r3, r3, #30
 800d0f2:	f100 8102 	bmi.w	800d2fa <_printf_float+0x44e>
 800d0f6:	68e0      	ldr	r0, [r4, #12]
 800d0f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d0fa:	4298      	cmp	r0, r3
 800d0fc:	bfb8      	it	lt
 800d0fe:	4618      	movlt	r0, r3
 800d100:	e731      	b.n	800cf66 <_printf_float+0xba>
 800d102:	2301      	movs	r3, #1
 800d104:	4652      	mov	r2, sl
 800d106:	4631      	mov	r1, r6
 800d108:	4628      	mov	r0, r5
 800d10a:	47b8      	blx	r7
 800d10c:	3001      	adds	r0, #1
 800d10e:	f43f af28 	beq.w	800cf62 <_printf_float+0xb6>
 800d112:	f109 0901 	add.w	r9, r9, #1
 800d116:	e7e8      	b.n	800d0ea <_printf_float+0x23e>
 800d118:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	dc38      	bgt.n	800d190 <_printf_float+0x2e4>
 800d11e:	2301      	movs	r3, #1
 800d120:	4631      	mov	r1, r6
 800d122:	4628      	mov	r0, r5
 800d124:	4a19      	ldr	r2, [pc, #100]	@ (800d18c <_printf_float+0x2e0>)
 800d126:	47b8      	blx	r7
 800d128:	3001      	adds	r0, #1
 800d12a:	f43f af1a 	beq.w	800cf62 <_printf_float+0xb6>
 800d12e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800d132:	ea59 0303 	orrs.w	r3, r9, r3
 800d136:	d102      	bne.n	800d13e <_printf_float+0x292>
 800d138:	6823      	ldr	r3, [r4, #0]
 800d13a:	07d9      	lsls	r1, r3, #31
 800d13c:	d5d7      	bpl.n	800d0ee <_printf_float+0x242>
 800d13e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d142:	4631      	mov	r1, r6
 800d144:	4628      	mov	r0, r5
 800d146:	47b8      	blx	r7
 800d148:	3001      	adds	r0, #1
 800d14a:	f43f af0a 	beq.w	800cf62 <_printf_float+0xb6>
 800d14e:	f04f 0a00 	mov.w	sl, #0
 800d152:	f104 0b1a 	add.w	fp, r4, #26
 800d156:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d158:	425b      	negs	r3, r3
 800d15a:	4553      	cmp	r3, sl
 800d15c:	dc01      	bgt.n	800d162 <_printf_float+0x2b6>
 800d15e:	464b      	mov	r3, r9
 800d160:	e793      	b.n	800d08a <_printf_float+0x1de>
 800d162:	2301      	movs	r3, #1
 800d164:	465a      	mov	r2, fp
 800d166:	4631      	mov	r1, r6
 800d168:	4628      	mov	r0, r5
 800d16a:	47b8      	blx	r7
 800d16c:	3001      	adds	r0, #1
 800d16e:	f43f aef8 	beq.w	800cf62 <_printf_float+0xb6>
 800d172:	f10a 0a01 	add.w	sl, sl, #1
 800d176:	e7ee      	b.n	800d156 <_printf_float+0x2aa>
 800d178:	7fefffff 	.word	0x7fefffff
 800d17c:	08013a3a 	.word	0x08013a3a
 800d180:	08013a36 	.word	0x08013a36
 800d184:	08013a42 	.word	0x08013a42
 800d188:	08013a3e 	.word	0x08013a3e
 800d18c:	08013a46 	.word	0x08013a46
 800d190:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d192:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d196:	4553      	cmp	r3, sl
 800d198:	bfa8      	it	ge
 800d19a:	4653      	movge	r3, sl
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	4699      	mov	r9, r3
 800d1a0:	dc36      	bgt.n	800d210 <_printf_float+0x364>
 800d1a2:	f04f 0b00 	mov.w	fp, #0
 800d1a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d1aa:	f104 021a 	add.w	r2, r4, #26
 800d1ae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d1b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d1b2:	eba3 0309 	sub.w	r3, r3, r9
 800d1b6:	455b      	cmp	r3, fp
 800d1b8:	dc31      	bgt.n	800d21e <_printf_float+0x372>
 800d1ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1bc:	459a      	cmp	sl, r3
 800d1be:	dc3a      	bgt.n	800d236 <_printf_float+0x38a>
 800d1c0:	6823      	ldr	r3, [r4, #0]
 800d1c2:	07da      	lsls	r2, r3, #31
 800d1c4:	d437      	bmi.n	800d236 <_printf_float+0x38a>
 800d1c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1c8:	ebaa 0903 	sub.w	r9, sl, r3
 800d1cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1ce:	ebaa 0303 	sub.w	r3, sl, r3
 800d1d2:	4599      	cmp	r9, r3
 800d1d4:	bfa8      	it	ge
 800d1d6:	4699      	movge	r9, r3
 800d1d8:	f1b9 0f00 	cmp.w	r9, #0
 800d1dc:	dc33      	bgt.n	800d246 <_printf_float+0x39a>
 800d1de:	f04f 0800 	mov.w	r8, #0
 800d1e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d1e6:	f104 0b1a 	add.w	fp, r4, #26
 800d1ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1ec:	ebaa 0303 	sub.w	r3, sl, r3
 800d1f0:	eba3 0309 	sub.w	r3, r3, r9
 800d1f4:	4543      	cmp	r3, r8
 800d1f6:	f77f af7a 	ble.w	800d0ee <_printf_float+0x242>
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	465a      	mov	r2, fp
 800d1fe:	4631      	mov	r1, r6
 800d200:	4628      	mov	r0, r5
 800d202:	47b8      	blx	r7
 800d204:	3001      	adds	r0, #1
 800d206:	f43f aeac 	beq.w	800cf62 <_printf_float+0xb6>
 800d20a:	f108 0801 	add.w	r8, r8, #1
 800d20e:	e7ec      	b.n	800d1ea <_printf_float+0x33e>
 800d210:	4642      	mov	r2, r8
 800d212:	4631      	mov	r1, r6
 800d214:	4628      	mov	r0, r5
 800d216:	47b8      	blx	r7
 800d218:	3001      	adds	r0, #1
 800d21a:	d1c2      	bne.n	800d1a2 <_printf_float+0x2f6>
 800d21c:	e6a1      	b.n	800cf62 <_printf_float+0xb6>
 800d21e:	2301      	movs	r3, #1
 800d220:	4631      	mov	r1, r6
 800d222:	4628      	mov	r0, r5
 800d224:	920a      	str	r2, [sp, #40]	@ 0x28
 800d226:	47b8      	blx	r7
 800d228:	3001      	adds	r0, #1
 800d22a:	f43f ae9a 	beq.w	800cf62 <_printf_float+0xb6>
 800d22e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d230:	f10b 0b01 	add.w	fp, fp, #1
 800d234:	e7bb      	b.n	800d1ae <_printf_float+0x302>
 800d236:	4631      	mov	r1, r6
 800d238:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d23c:	4628      	mov	r0, r5
 800d23e:	47b8      	blx	r7
 800d240:	3001      	adds	r0, #1
 800d242:	d1c0      	bne.n	800d1c6 <_printf_float+0x31a>
 800d244:	e68d      	b.n	800cf62 <_printf_float+0xb6>
 800d246:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d248:	464b      	mov	r3, r9
 800d24a:	4631      	mov	r1, r6
 800d24c:	4628      	mov	r0, r5
 800d24e:	4442      	add	r2, r8
 800d250:	47b8      	blx	r7
 800d252:	3001      	adds	r0, #1
 800d254:	d1c3      	bne.n	800d1de <_printf_float+0x332>
 800d256:	e684      	b.n	800cf62 <_printf_float+0xb6>
 800d258:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800d25c:	f1ba 0f01 	cmp.w	sl, #1
 800d260:	dc01      	bgt.n	800d266 <_printf_float+0x3ba>
 800d262:	07db      	lsls	r3, r3, #31
 800d264:	d536      	bpl.n	800d2d4 <_printf_float+0x428>
 800d266:	2301      	movs	r3, #1
 800d268:	4642      	mov	r2, r8
 800d26a:	4631      	mov	r1, r6
 800d26c:	4628      	mov	r0, r5
 800d26e:	47b8      	blx	r7
 800d270:	3001      	adds	r0, #1
 800d272:	f43f ae76 	beq.w	800cf62 <_printf_float+0xb6>
 800d276:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d27a:	4631      	mov	r1, r6
 800d27c:	4628      	mov	r0, r5
 800d27e:	47b8      	blx	r7
 800d280:	3001      	adds	r0, #1
 800d282:	f43f ae6e 	beq.w	800cf62 <_printf_float+0xb6>
 800d286:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d28a:	2200      	movs	r2, #0
 800d28c:	2300      	movs	r3, #0
 800d28e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d292:	f7f3 fbf5 	bl	8000a80 <__aeabi_dcmpeq>
 800d296:	b9c0      	cbnz	r0, 800d2ca <_printf_float+0x41e>
 800d298:	4653      	mov	r3, sl
 800d29a:	f108 0201 	add.w	r2, r8, #1
 800d29e:	4631      	mov	r1, r6
 800d2a0:	4628      	mov	r0, r5
 800d2a2:	47b8      	blx	r7
 800d2a4:	3001      	adds	r0, #1
 800d2a6:	d10c      	bne.n	800d2c2 <_printf_float+0x416>
 800d2a8:	e65b      	b.n	800cf62 <_printf_float+0xb6>
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	465a      	mov	r2, fp
 800d2ae:	4631      	mov	r1, r6
 800d2b0:	4628      	mov	r0, r5
 800d2b2:	47b8      	blx	r7
 800d2b4:	3001      	adds	r0, #1
 800d2b6:	f43f ae54 	beq.w	800cf62 <_printf_float+0xb6>
 800d2ba:	f108 0801 	add.w	r8, r8, #1
 800d2be:	45d0      	cmp	r8, sl
 800d2c0:	dbf3      	blt.n	800d2aa <_printf_float+0x3fe>
 800d2c2:	464b      	mov	r3, r9
 800d2c4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d2c8:	e6e0      	b.n	800d08c <_printf_float+0x1e0>
 800d2ca:	f04f 0800 	mov.w	r8, #0
 800d2ce:	f104 0b1a 	add.w	fp, r4, #26
 800d2d2:	e7f4      	b.n	800d2be <_printf_float+0x412>
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	4642      	mov	r2, r8
 800d2d8:	e7e1      	b.n	800d29e <_printf_float+0x3f2>
 800d2da:	2301      	movs	r3, #1
 800d2dc:	464a      	mov	r2, r9
 800d2de:	4631      	mov	r1, r6
 800d2e0:	4628      	mov	r0, r5
 800d2e2:	47b8      	blx	r7
 800d2e4:	3001      	adds	r0, #1
 800d2e6:	f43f ae3c 	beq.w	800cf62 <_printf_float+0xb6>
 800d2ea:	f108 0801 	add.w	r8, r8, #1
 800d2ee:	68e3      	ldr	r3, [r4, #12]
 800d2f0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d2f2:	1a5b      	subs	r3, r3, r1
 800d2f4:	4543      	cmp	r3, r8
 800d2f6:	dcf0      	bgt.n	800d2da <_printf_float+0x42e>
 800d2f8:	e6fd      	b.n	800d0f6 <_printf_float+0x24a>
 800d2fa:	f04f 0800 	mov.w	r8, #0
 800d2fe:	f104 0919 	add.w	r9, r4, #25
 800d302:	e7f4      	b.n	800d2ee <_printf_float+0x442>

0800d304 <_printf_common>:
 800d304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d308:	4616      	mov	r6, r2
 800d30a:	4698      	mov	r8, r3
 800d30c:	688a      	ldr	r2, [r1, #8]
 800d30e:	690b      	ldr	r3, [r1, #16]
 800d310:	4607      	mov	r7, r0
 800d312:	4293      	cmp	r3, r2
 800d314:	bfb8      	it	lt
 800d316:	4613      	movlt	r3, r2
 800d318:	6033      	str	r3, [r6, #0]
 800d31a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d31e:	460c      	mov	r4, r1
 800d320:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d324:	b10a      	cbz	r2, 800d32a <_printf_common+0x26>
 800d326:	3301      	adds	r3, #1
 800d328:	6033      	str	r3, [r6, #0]
 800d32a:	6823      	ldr	r3, [r4, #0]
 800d32c:	0699      	lsls	r1, r3, #26
 800d32e:	bf42      	ittt	mi
 800d330:	6833      	ldrmi	r3, [r6, #0]
 800d332:	3302      	addmi	r3, #2
 800d334:	6033      	strmi	r3, [r6, #0]
 800d336:	6825      	ldr	r5, [r4, #0]
 800d338:	f015 0506 	ands.w	r5, r5, #6
 800d33c:	d106      	bne.n	800d34c <_printf_common+0x48>
 800d33e:	f104 0a19 	add.w	sl, r4, #25
 800d342:	68e3      	ldr	r3, [r4, #12]
 800d344:	6832      	ldr	r2, [r6, #0]
 800d346:	1a9b      	subs	r3, r3, r2
 800d348:	42ab      	cmp	r3, r5
 800d34a:	dc2b      	bgt.n	800d3a4 <_printf_common+0xa0>
 800d34c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d350:	6822      	ldr	r2, [r4, #0]
 800d352:	3b00      	subs	r3, #0
 800d354:	bf18      	it	ne
 800d356:	2301      	movne	r3, #1
 800d358:	0692      	lsls	r2, r2, #26
 800d35a:	d430      	bmi.n	800d3be <_printf_common+0xba>
 800d35c:	4641      	mov	r1, r8
 800d35e:	4638      	mov	r0, r7
 800d360:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d364:	47c8      	blx	r9
 800d366:	3001      	adds	r0, #1
 800d368:	d023      	beq.n	800d3b2 <_printf_common+0xae>
 800d36a:	6823      	ldr	r3, [r4, #0]
 800d36c:	6922      	ldr	r2, [r4, #16]
 800d36e:	f003 0306 	and.w	r3, r3, #6
 800d372:	2b04      	cmp	r3, #4
 800d374:	bf14      	ite	ne
 800d376:	2500      	movne	r5, #0
 800d378:	6833      	ldreq	r3, [r6, #0]
 800d37a:	f04f 0600 	mov.w	r6, #0
 800d37e:	bf08      	it	eq
 800d380:	68e5      	ldreq	r5, [r4, #12]
 800d382:	f104 041a 	add.w	r4, r4, #26
 800d386:	bf08      	it	eq
 800d388:	1aed      	subeq	r5, r5, r3
 800d38a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800d38e:	bf08      	it	eq
 800d390:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d394:	4293      	cmp	r3, r2
 800d396:	bfc4      	itt	gt
 800d398:	1a9b      	subgt	r3, r3, r2
 800d39a:	18ed      	addgt	r5, r5, r3
 800d39c:	42b5      	cmp	r5, r6
 800d39e:	d11a      	bne.n	800d3d6 <_printf_common+0xd2>
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	e008      	b.n	800d3b6 <_printf_common+0xb2>
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	4652      	mov	r2, sl
 800d3a8:	4641      	mov	r1, r8
 800d3aa:	4638      	mov	r0, r7
 800d3ac:	47c8      	blx	r9
 800d3ae:	3001      	adds	r0, #1
 800d3b0:	d103      	bne.n	800d3ba <_printf_common+0xb6>
 800d3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3ba:	3501      	adds	r5, #1
 800d3bc:	e7c1      	b.n	800d342 <_printf_common+0x3e>
 800d3be:	2030      	movs	r0, #48	@ 0x30
 800d3c0:	18e1      	adds	r1, r4, r3
 800d3c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d3c6:	1c5a      	adds	r2, r3, #1
 800d3c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d3cc:	4422      	add	r2, r4
 800d3ce:	3302      	adds	r3, #2
 800d3d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d3d4:	e7c2      	b.n	800d35c <_printf_common+0x58>
 800d3d6:	2301      	movs	r3, #1
 800d3d8:	4622      	mov	r2, r4
 800d3da:	4641      	mov	r1, r8
 800d3dc:	4638      	mov	r0, r7
 800d3de:	47c8      	blx	r9
 800d3e0:	3001      	adds	r0, #1
 800d3e2:	d0e6      	beq.n	800d3b2 <_printf_common+0xae>
 800d3e4:	3601      	adds	r6, #1
 800d3e6:	e7d9      	b.n	800d39c <_printf_common+0x98>

0800d3e8 <_printf_i>:
 800d3e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d3ec:	7e0f      	ldrb	r7, [r1, #24]
 800d3ee:	4691      	mov	r9, r2
 800d3f0:	2f78      	cmp	r7, #120	@ 0x78
 800d3f2:	4680      	mov	r8, r0
 800d3f4:	460c      	mov	r4, r1
 800d3f6:	469a      	mov	sl, r3
 800d3f8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d3fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d3fe:	d807      	bhi.n	800d410 <_printf_i+0x28>
 800d400:	2f62      	cmp	r7, #98	@ 0x62
 800d402:	d80a      	bhi.n	800d41a <_printf_i+0x32>
 800d404:	2f00      	cmp	r7, #0
 800d406:	f000 80d1 	beq.w	800d5ac <_printf_i+0x1c4>
 800d40a:	2f58      	cmp	r7, #88	@ 0x58
 800d40c:	f000 80b8 	beq.w	800d580 <_printf_i+0x198>
 800d410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d414:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d418:	e03a      	b.n	800d490 <_printf_i+0xa8>
 800d41a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d41e:	2b15      	cmp	r3, #21
 800d420:	d8f6      	bhi.n	800d410 <_printf_i+0x28>
 800d422:	a101      	add	r1, pc, #4	@ (adr r1, 800d428 <_printf_i+0x40>)
 800d424:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d428:	0800d481 	.word	0x0800d481
 800d42c:	0800d495 	.word	0x0800d495
 800d430:	0800d411 	.word	0x0800d411
 800d434:	0800d411 	.word	0x0800d411
 800d438:	0800d411 	.word	0x0800d411
 800d43c:	0800d411 	.word	0x0800d411
 800d440:	0800d495 	.word	0x0800d495
 800d444:	0800d411 	.word	0x0800d411
 800d448:	0800d411 	.word	0x0800d411
 800d44c:	0800d411 	.word	0x0800d411
 800d450:	0800d411 	.word	0x0800d411
 800d454:	0800d593 	.word	0x0800d593
 800d458:	0800d4bf 	.word	0x0800d4bf
 800d45c:	0800d54d 	.word	0x0800d54d
 800d460:	0800d411 	.word	0x0800d411
 800d464:	0800d411 	.word	0x0800d411
 800d468:	0800d5b5 	.word	0x0800d5b5
 800d46c:	0800d411 	.word	0x0800d411
 800d470:	0800d4bf 	.word	0x0800d4bf
 800d474:	0800d411 	.word	0x0800d411
 800d478:	0800d411 	.word	0x0800d411
 800d47c:	0800d555 	.word	0x0800d555
 800d480:	6833      	ldr	r3, [r6, #0]
 800d482:	1d1a      	adds	r2, r3, #4
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	6032      	str	r2, [r6, #0]
 800d488:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d48c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d490:	2301      	movs	r3, #1
 800d492:	e09c      	b.n	800d5ce <_printf_i+0x1e6>
 800d494:	6833      	ldr	r3, [r6, #0]
 800d496:	6820      	ldr	r0, [r4, #0]
 800d498:	1d19      	adds	r1, r3, #4
 800d49a:	6031      	str	r1, [r6, #0]
 800d49c:	0606      	lsls	r6, r0, #24
 800d49e:	d501      	bpl.n	800d4a4 <_printf_i+0xbc>
 800d4a0:	681d      	ldr	r5, [r3, #0]
 800d4a2:	e003      	b.n	800d4ac <_printf_i+0xc4>
 800d4a4:	0645      	lsls	r5, r0, #25
 800d4a6:	d5fb      	bpl.n	800d4a0 <_printf_i+0xb8>
 800d4a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d4ac:	2d00      	cmp	r5, #0
 800d4ae:	da03      	bge.n	800d4b8 <_printf_i+0xd0>
 800d4b0:	232d      	movs	r3, #45	@ 0x2d
 800d4b2:	426d      	negs	r5, r5
 800d4b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d4b8:	230a      	movs	r3, #10
 800d4ba:	4858      	ldr	r0, [pc, #352]	@ (800d61c <_printf_i+0x234>)
 800d4bc:	e011      	b.n	800d4e2 <_printf_i+0xfa>
 800d4be:	6821      	ldr	r1, [r4, #0]
 800d4c0:	6833      	ldr	r3, [r6, #0]
 800d4c2:	0608      	lsls	r0, r1, #24
 800d4c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d4c8:	d402      	bmi.n	800d4d0 <_printf_i+0xe8>
 800d4ca:	0649      	lsls	r1, r1, #25
 800d4cc:	bf48      	it	mi
 800d4ce:	b2ad      	uxthmi	r5, r5
 800d4d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800d4d2:	6033      	str	r3, [r6, #0]
 800d4d4:	bf14      	ite	ne
 800d4d6:	230a      	movne	r3, #10
 800d4d8:	2308      	moveq	r3, #8
 800d4da:	4850      	ldr	r0, [pc, #320]	@ (800d61c <_printf_i+0x234>)
 800d4dc:	2100      	movs	r1, #0
 800d4de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d4e2:	6866      	ldr	r6, [r4, #4]
 800d4e4:	2e00      	cmp	r6, #0
 800d4e6:	60a6      	str	r6, [r4, #8]
 800d4e8:	db05      	blt.n	800d4f6 <_printf_i+0x10e>
 800d4ea:	6821      	ldr	r1, [r4, #0]
 800d4ec:	432e      	orrs	r6, r5
 800d4ee:	f021 0104 	bic.w	r1, r1, #4
 800d4f2:	6021      	str	r1, [r4, #0]
 800d4f4:	d04b      	beq.n	800d58e <_printf_i+0x1a6>
 800d4f6:	4616      	mov	r6, r2
 800d4f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800d4fc:	fb03 5711 	mls	r7, r3, r1, r5
 800d500:	5dc7      	ldrb	r7, [r0, r7]
 800d502:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d506:	462f      	mov	r7, r5
 800d508:	42bb      	cmp	r3, r7
 800d50a:	460d      	mov	r5, r1
 800d50c:	d9f4      	bls.n	800d4f8 <_printf_i+0x110>
 800d50e:	2b08      	cmp	r3, #8
 800d510:	d10b      	bne.n	800d52a <_printf_i+0x142>
 800d512:	6823      	ldr	r3, [r4, #0]
 800d514:	07df      	lsls	r7, r3, #31
 800d516:	d508      	bpl.n	800d52a <_printf_i+0x142>
 800d518:	6923      	ldr	r3, [r4, #16]
 800d51a:	6861      	ldr	r1, [r4, #4]
 800d51c:	4299      	cmp	r1, r3
 800d51e:	bfde      	ittt	le
 800d520:	2330      	movle	r3, #48	@ 0x30
 800d522:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d526:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d52a:	1b92      	subs	r2, r2, r6
 800d52c:	6122      	str	r2, [r4, #16]
 800d52e:	464b      	mov	r3, r9
 800d530:	4621      	mov	r1, r4
 800d532:	4640      	mov	r0, r8
 800d534:	f8cd a000 	str.w	sl, [sp]
 800d538:	aa03      	add	r2, sp, #12
 800d53a:	f7ff fee3 	bl	800d304 <_printf_common>
 800d53e:	3001      	adds	r0, #1
 800d540:	d14a      	bne.n	800d5d8 <_printf_i+0x1f0>
 800d542:	f04f 30ff 	mov.w	r0, #4294967295
 800d546:	b004      	add	sp, #16
 800d548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d54c:	6823      	ldr	r3, [r4, #0]
 800d54e:	f043 0320 	orr.w	r3, r3, #32
 800d552:	6023      	str	r3, [r4, #0]
 800d554:	2778      	movs	r7, #120	@ 0x78
 800d556:	4832      	ldr	r0, [pc, #200]	@ (800d620 <_printf_i+0x238>)
 800d558:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d55c:	6823      	ldr	r3, [r4, #0]
 800d55e:	6831      	ldr	r1, [r6, #0]
 800d560:	061f      	lsls	r7, r3, #24
 800d562:	f851 5b04 	ldr.w	r5, [r1], #4
 800d566:	d402      	bmi.n	800d56e <_printf_i+0x186>
 800d568:	065f      	lsls	r7, r3, #25
 800d56a:	bf48      	it	mi
 800d56c:	b2ad      	uxthmi	r5, r5
 800d56e:	6031      	str	r1, [r6, #0]
 800d570:	07d9      	lsls	r1, r3, #31
 800d572:	bf44      	itt	mi
 800d574:	f043 0320 	orrmi.w	r3, r3, #32
 800d578:	6023      	strmi	r3, [r4, #0]
 800d57a:	b11d      	cbz	r5, 800d584 <_printf_i+0x19c>
 800d57c:	2310      	movs	r3, #16
 800d57e:	e7ad      	b.n	800d4dc <_printf_i+0xf4>
 800d580:	4826      	ldr	r0, [pc, #152]	@ (800d61c <_printf_i+0x234>)
 800d582:	e7e9      	b.n	800d558 <_printf_i+0x170>
 800d584:	6823      	ldr	r3, [r4, #0]
 800d586:	f023 0320 	bic.w	r3, r3, #32
 800d58a:	6023      	str	r3, [r4, #0]
 800d58c:	e7f6      	b.n	800d57c <_printf_i+0x194>
 800d58e:	4616      	mov	r6, r2
 800d590:	e7bd      	b.n	800d50e <_printf_i+0x126>
 800d592:	6833      	ldr	r3, [r6, #0]
 800d594:	6825      	ldr	r5, [r4, #0]
 800d596:	1d18      	adds	r0, r3, #4
 800d598:	6961      	ldr	r1, [r4, #20]
 800d59a:	6030      	str	r0, [r6, #0]
 800d59c:	062e      	lsls	r6, r5, #24
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	d501      	bpl.n	800d5a6 <_printf_i+0x1be>
 800d5a2:	6019      	str	r1, [r3, #0]
 800d5a4:	e002      	b.n	800d5ac <_printf_i+0x1c4>
 800d5a6:	0668      	lsls	r0, r5, #25
 800d5a8:	d5fb      	bpl.n	800d5a2 <_printf_i+0x1ba>
 800d5aa:	8019      	strh	r1, [r3, #0]
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	4616      	mov	r6, r2
 800d5b0:	6123      	str	r3, [r4, #16]
 800d5b2:	e7bc      	b.n	800d52e <_printf_i+0x146>
 800d5b4:	6833      	ldr	r3, [r6, #0]
 800d5b6:	2100      	movs	r1, #0
 800d5b8:	1d1a      	adds	r2, r3, #4
 800d5ba:	6032      	str	r2, [r6, #0]
 800d5bc:	681e      	ldr	r6, [r3, #0]
 800d5be:	6862      	ldr	r2, [r4, #4]
 800d5c0:	4630      	mov	r0, r6
 800d5c2:	f000 fcf4 	bl	800dfae <memchr>
 800d5c6:	b108      	cbz	r0, 800d5cc <_printf_i+0x1e4>
 800d5c8:	1b80      	subs	r0, r0, r6
 800d5ca:	6060      	str	r0, [r4, #4]
 800d5cc:	6863      	ldr	r3, [r4, #4]
 800d5ce:	6123      	str	r3, [r4, #16]
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d5d6:	e7aa      	b.n	800d52e <_printf_i+0x146>
 800d5d8:	4632      	mov	r2, r6
 800d5da:	4649      	mov	r1, r9
 800d5dc:	4640      	mov	r0, r8
 800d5de:	6923      	ldr	r3, [r4, #16]
 800d5e0:	47d0      	blx	sl
 800d5e2:	3001      	adds	r0, #1
 800d5e4:	d0ad      	beq.n	800d542 <_printf_i+0x15a>
 800d5e6:	6823      	ldr	r3, [r4, #0]
 800d5e8:	079b      	lsls	r3, r3, #30
 800d5ea:	d413      	bmi.n	800d614 <_printf_i+0x22c>
 800d5ec:	68e0      	ldr	r0, [r4, #12]
 800d5ee:	9b03      	ldr	r3, [sp, #12]
 800d5f0:	4298      	cmp	r0, r3
 800d5f2:	bfb8      	it	lt
 800d5f4:	4618      	movlt	r0, r3
 800d5f6:	e7a6      	b.n	800d546 <_printf_i+0x15e>
 800d5f8:	2301      	movs	r3, #1
 800d5fa:	4632      	mov	r2, r6
 800d5fc:	4649      	mov	r1, r9
 800d5fe:	4640      	mov	r0, r8
 800d600:	47d0      	blx	sl
 800d602:	3001      	adds	r0, #1
 800d604:	d09d      	beq.n	800d542 <_printf_i+0x15a>
 800d606:	3501      	adds	r5, #1
 800d608:	68e3      	ldr	r3, [r4, #12]
 800d60a:	9903      	ldr	r1, [sp, #12]
 800d60c:	1a5b      	subs	r3, r3, r1
 800d60e:	42ab      	cmp	r3, r5
 800d610:	dcf2      	bgt.n	800d5f8 <_printf_i+0x210>
 800d612:	e7eb      	b.n	800d5ec <_printf_i+0x204>
 800d614:	2500      	movs	r5, #0
 800d616:	f104 0619 	add.w	r6, r4, #25
 800d61a:	e7f5      	b.n	800d608 <_printf_i+0x220>
 800d61c:	08013a48 	.word	0x08013a48
 800d620:	08013a59 	.word	0x08013a59

0800d624 <_scanf_float>:
 800d624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d628:	b087      	sub	sp, #28
 800d62a:	9303      	str	r3, [sp, #12]
 800d62c:	688b      	ldr	r3, [r1, #8]
 800d62e:	4691      	mov	r9, r2
 800d630:	1e5a      	subs	r2, r3, #1
 800d632:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d636:	bf82      	ittt	hi
 800d638:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d63c:	eb03 0b05 	addhi.w	fp, r3, r5
 800d640:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d644:	460a      	mov	r2, r1
 800d646:	f04f 0500 	mov.w	r5, #0
 800d64a:	bf88      	it	hi
 800d64c:	608b      	strhi	r3, [r1, #8]
 800d64e:	680b      	ldr	r3, [r1, #0]
 800d650:	4680      	mov	r8, r0
 800d652:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d656:	f842 3b1c 	str.w	r3, [r2], #28
 800d65a:	460c      	mov	r4, r1
 800d65c:	bf98      	it	ls
 800d65e:	f04f 0b00 	movls.w	fp, #0
 800d662:	4616      	mov	r6, r2
 800d664:	46aa      	mov	sl, r5
 800d666:	462f      	mov	r7, r5
 800d668:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d66c:	9201      	str	r2, [sp, #4]
 800d66e:	9502      	str	r5, [sp, #8]
 800d670:	68a2      	ldr	r2, [r4, #8]
 800d672:	b15a      	cbz	r2, 800d68c <_scanf_float+0x68>
 800d674:	f8d9 3000 	ldr.w	r3, [r9]
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	2b4e      	cmp	r3, #78	@ 0x4e
 800d67c:	d862      	bhi.n	800d744 <_scanf_float+0x120>
 800d67e:	2b40      	cmp	r3, #64	@ 0x40
 800d680:	d83a      	bhi.n	800d6f8 <_scanf_float+0xd4>
 800d682:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d686:	b2c8      	uxtb	r0, r1
 800d688:	280e      	cmp	r0, #14
 800d68a:	d938      	bls.n	800d6fe <_scanf_float+0xda>
 800d68c:	b11f      	cbz	r7, 800d696 <_scanf_float+0x72>
 800d68e:	6823      	ldr	r3, [r4, #0]
 800d690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d694:	6023      	str	r3, [r4, #0]
 800d696:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d69a:	f1ba 0f01 	cmp.w	sl, #1
 800d69e:	f200 8114 	bhi.w	800d8ca <_scanf_float+0x2a6>
 800d6a2:	9b01      	ldr	r3, [sp, #4]
 800d6a4:	429e      	cmp	r6, r3
 800d6a6:	f200 8105 	bhi.w	800d8b4 <_scanf_float+0x290>
 800d6aa:	2001      	movs	r0, #1
 800d6ac:	b007      	add	sp, #28
 800d6ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6b2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d6b6:	2a0d      	cmp	r2, #13
 800d6b8:	d8e8      	bhi.n	800d68c <_scanf_float+0x68>
 800d6ba:	a101      	add	r1, pc, #4	@ (adr r1, 800d6c0 <_scanf_float+0x9c>)
 800d6bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d6c0:	0800d809 	.word	0x0800d809
 800d6c4:	0800d68d 	.word	0x0800d68d
 800d6c8:	0800d68d 	.word	0x0800d68d
 800d6cc:	0800d68d 	.word	0x0800d68d
 800d6d0:	0800d865 	.word	0x0800d865
 800d6d4:	0800d83f 	.word	0x0800d83f
 800d6d8:	0800d68d 	.word	0x0800d68d
 800d6dc:	0800d68d 	.word	0x0800d68d
 800d6e0:	0800d817 	.word	0x0800d817
 800d6e4:	0800d68d 	.word	0x0800d68d
 800d6e8:	0800d68d 	.word	0x0800d68d
 800d6ec:	0800d68d 	.word	0x0800d68d
 800d6f0:	0800d68d 	.word	0x0800d68d
 800d6f4:	0800d7d3 	.word	0x0800d7d3
 800d6f8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d6fc:	e7db      	b.n	800d6b6 <_scanf_float+0x92>
 800d6fe:	290e      	cmp	r1, #14
 800d700:	d8c4      	bhi.n	800d68c <_scanf_float+0x68>
 800d702:	a001      	add	r0, pc, #4	@ (adr r0, 800d708 <_scanf_float+0xe4>)
 800d704:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d708:	0800d7c3 	.word	0x0800d7c3
 800d70c:	0800d68d 	.word	0x0800d68d
 800d710:	0800d7c3 	.word	0x0800d7c3
 800d714:	0800d853 	.word	0x0800d853
 800d718:	0800d68d 	.word	0x0800d68d
 800d71c:	0800d765 	.word	0x0800d765
 800d720:	0800d7a9 	.word	0x0800d7a9
 800d724:	0800d7a9 	.word	0x0800d7a9
 800d728:	0800d7a9 	.word	0x0800d7a9
 800d72c:	0800d7a9 	.word	0x0800d7a9
 800d730:	0800d7a9 	.word	0x0800d7a9
 800d734:	0800d7a9 	.word	0x0800d7a9
 800d738:	0800d7a9 	.word	0x0800d7a9
 800d73c:	0800d7a9 	.word	0x0800d7a9
 800d740:	0800d7a9 	.word	0x0800d7a9
 800d744:	2b6e      	cmp	r3, #110	@ 0x6e
 800d746:	d809      	bhi.n	800d75c <_scanf_float+0x138>
 800d748:	2b60      	cmp	r3, #96	@ 0x60
 800d74a:	d8b2      	bhi.n	800d6b2 <_scanf_float+0x8e>
 800d74c:	2b54      	cmp	r3, #84	@ 0x54
 800d74e:	d07b      	beq.n	800d848 <_scanf_float+0x224>
 800d750:	2b59      	cmp	r3, #89	@ 0x59
 800d752:	d19b      	bne.n	800d68c <_scanf_float+0x68>
 800d754:	2d07      	cmp	r5, #7
 800d756:	d199      	bne.n	800d68c <_scanf_float+0x68>
 800d758:	2508      	movs	r5, #8
 800d75a:	e02f      	b.n	800d7bc <_scanf_float+0x198>
 800d75c:	2b74      	cmp	r3, #116	@ 0x74
 800d75e:	d073      	beq.n	800d848 <_scanf_float+0x224>
 800d760:	2b79      	cmp	r3, #121	@ 0x79
 800d762:	e7f6      	b.n	800d752 <_scanf_float+0x12e>
 800d764:	6821      	ldr	r1, [r4, #0]
 800d766:	05c8      	lsls	r0, r1, #23
 800d768:	d51e      	bpl.n	800d7a8 <_scanf_float+0x184>
 800d76a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d76e:	6021      	str	r1, [r4, #0]
 800d770:	3701      	adds	r7, #1
 800d772:	f1bb 0f00 	cmp.w	fp, #0
 800d776:	d003      	beq.n	800d780 <_scanf_float+0x15c>
 800d778:	3201      	adds	r2, #1
 800d77a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d77e:	60a2      	str	r2, [r4, #8]
 800d780:	68a3      	ldr	r3, [r4, #8]
 800d782:	3b01      	subs	r3, #1
 800d784:	60a3      	str	r3, [r4, #8]
 800d786:	6923      	ldr	r3, [r4, #16]
 800d788:	3301      	adds	r3, #1
 800d78a:	6123      	str	r3, [r4, #16]
 800d78c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d790:	3b01      	subs	r3, #1
 800d792:	2b00      	cmp	r3, #0
 800d794:	f8c9 3004 	str.w	r3, [r9, #4]
 800d798:	f340 8083 	ble.w	800d8a2 <_scanf_float+0x27e>
 800d79c:	f8d9 3000 	ldr.w	r3, [r9]
 800d7a0:	3301      	adds	r3, #1
 800d7a2:	f8c9 3000 	str.w	r3, [r9]
 800d7a6:	e763      	b.n	800d670 <_scanf_float+0x4c>
 800d7a8:	eb1a 0105 	adds.w	r1, sl, r5
 800d7ac:	f47f af6e 	bne.w	800d68c <_scanf_float+0x68>
 800d7b0:	460d      	mov	r5, r1
 800d7b2:	468a      	mov	sl, r1
 800d7b4:	6822      	ldr	r2, [r4, #0]
 800d7b6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d7ba:	6022      	str	r2, [r4, #0]
 800d7bc:	f806 3b01 	strb.w	r3, [r6], #1
 800d7c0:	e7de      	b.n	800d780 <_scanf_float+0x15c>
 800d7c2:	6822      	ldr	r2, [r4, #0]
 800d7c4:	0610      	lsls	r0, r2, #24
 800d7c6:	f57f af61 	bpl.w	800d68c <_scanf_float+0x68>
 800d7ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d7ce:	6022      	str	r2, [r4, #0]
 800d7d0:	e7f4      	b.n	800d7bc <_scanf_float+0x198>
 800d7d2:	f1ba 0f00 	cmp.w	sl, #0
 800d7d6:	d10c      	bne.n	800d7f2 <_scanf_float+0x1ce>
 800d7d8:	b977      	cbnz	r7, 800d7f8 <_scanf_float+0x1d4>
 800d7da:	6822      	ldr	r2, [r4, #0]
 800d7dc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d7e0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d7e4:	d108      	bne.n	800d7f8 <_scanf_float+0x1d4>
 800d7e6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d7ea:	f04f 0a01 	mov.w	sl, #1
 800d7ee:	6022      	str	r2, [r4, #0]
 800d7f0:	e7e4      	b.n	800d7bc <_scanf_float+0x198>
 800d7f2:	f1ba 0f02 	cmp.w	sl, #2
 800d7f6:	d051      	beq.n	800d89c <_scanf_float+0x278>
 800d7f8:	2d01      	cmp	r5, #1
 800d7fa:	d002      	beq.n	800d802 <_scanf_float+0x1de>
 800d7fc:	2d04      	cmp	r5, #4
 800d7fe:	f47f af45 	bne.w	800d68c <_scanf_float+0x68>
 800d802:	3501      	adds	r5, #1
 800d804:	b2ed      	uxtb	r5, r5
 800d806:	e7d9      	b.n	800d7bc <_scanf_float+0x198>
 800d808:	f1ba 0f01 	cmp.w	sl, #1
 800d80c:	f47f af3e 	bne.w	800d68c <_scanf_float+0x68>
 800d810:	f04f 0a02 	mov.w	sl, #2
 800d814:	e7d2      	b.n	800d7bc <_scanf_float+0x198>
 800d816:	b975      	cbnz	r5, 800d836 <_scanf_float+0x212>
 800d818:	2f00      	cmp	r7, #0
 800d81a:	f47f af38 	bne.w	800d68e <_scanf_float+0x6a>
 800d81e:	6822      	ldr	r2, [r4, #0]
 800d820:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d824:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d828:	f040 80ff 	bne.w	800da2a <_scanf_float+0x406>
 800d82c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d830:	2501      	movs	r5, #1
 800d832:	6022      	str	r2, [r4, #0]
 800d834:	e7c2      	b.n	800d7bc <_scanf_float+0x198>
 800d836:	2d03      	cmp	r5, #3
 800d838:	d0e3      	beq.n	800d802 <_scanf_float+0x1de>
 800d83a:	2d05      	cmp	r5, #5
 800d83c:	e7df      	b.n	800d7fe <_scanf_float+0x1da>
 800d83e:	2d02      	cmp	r5, #2
 800d840:	f47f af24 	bne.w	800d68c <_scanf_float+0x68>
 800d844:	2503      	movs	r5, #3
 800d846:	e7b9      	b.n	800d7bc <_scanf_float+0x198>
 800d848:	2d06      	cmp	r5, #6
 800d84a:	f47f af1f 	bne.w	800d68c <_scanf_float+0x68>
 800d84e:	2507      	movs	r5, #7
 800d850:	e7b4      	b.n	800d7bc <_scanf_float+0x198>
 800d852:	6822      	ldr	r2, [r4, #0]
 800d854:	0591      	lsls	r1, r2, #22
 800d856:	f57f af19 	bpl.w	800d68c <_scanf_float+0x68>
 800d85a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d85e:	6022      	str	r2, [r4, #0]
 800d860:	9702      	str	r7, [sp, #8]
 800d862:	e7ab      	b.n	800d7bc <_scanf_float+0x198>
 800d864:	6822      	ldr	r2, [r4, #0]
 800d866:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d86a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d86e:	d005      	beq.n	800d87c <_scanf_float+0x258>
 800d870:	0550      	lsls	r0, r2, #21
 800d872:	f57f af0b 	bpl.w	800d68c <_scanf_float+0x68>
 800d876:	2f00      	cmp	r7, #0
 800d878:	f000 80d7 	beq.w	800da2a <_scanf_float+0x406>
 800d87c:	0591      	lsls	r1, r2, #22
 800d87e:	bf58      	it	pl
 800d880:	9902      	ldrpl	r1, [sp, #8]
 800d882:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d886:	bf58      	it	pl
 800d888:	1a79      	subpl	r1, r7, r1
 800d88a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d88e:	f04f 0700 	mov.w	r7, #0
 800d892:	bf58      	it	pl
 800d894:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d898:	6022      	str	r2, [r4, #0]
 800d89a:	e78f      	b.n	800d7bc <_scanf_float+0x198>
 800d89c:	f04f 0a03 	mov.w	sl, #3
 800d8a0:	e78c      	b.n	800d7bc <_scanf_float+0x198>
 800d8a2:	4649      	mov	r1, r9
 800d8a4:	4640      	mov	r0, r8
 800d8a6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d8aa:	4798      	blx	r3
 800d8ac:	2800      	cmp	r0, #0
 800d8ae:	f43f aedf 	beq.w	800d670 <_scanf_float+0x4c>
 800d8b2:	e6eb      	b.n	800d68c <_scanf_float+0x68>
 800d8b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8b8:	464a      	mov	r2, r9
 800d8ba:	4640      	mov	r0, r8
 800d8bc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d8c0:	4798      	blx	r3
 800d8c2:	6923      	ldr	r3, [r4, #16]
 800d8c4:	3b01      	subs	r3, #1
 800d8c6:	6123      	str	r3, [r4, #16]
 800d8c8:	e6eb      	b.n	800d6a2 <_scanf_float+0x7e>
 800d8ca:	1e6b      	subs	r3, r5, #1
 800d8cc:	2b06      	cmp	r3, #6
 800d8ce:	d824      	bhi.n	800d91a <_scanf_float+0x2f6>
 800d8d0:	2d02      	cmp	r5, #2
 800d8d2:	d836      	bhi.n	800d942 <_scanf_float+0x31e>
 800d8d4:	9b01      	ldr	r3, [sp, #4]
 800d8d6:	429e      	cmp	r6, r3
 800d8d8:	f67f aee7 	bls.w	800d6aa <_scanf_float+0x86>
 800d8dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8e0:	464a      	mov	r2, r9
 800d8e2:	4640      	mov	r0, r8
 800d8e4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d8e8:	4798      	blx	r3
 800d8ea:	6923      	ldr	r3, [r4, #16]
 800d8ec:	3b01      	subs	r3, #1
 800d8ee:	6123      	str	r3, [r4, #16]
 800d8f0:	e7f0      	b.n	800d8d4 <_scanf_float+0x2b0>
 800d8f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d8f6:	464a      	mov	r2, r9
 800d8f8:	4640      	mov	r0, r8
 800d8fa:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d8fe:	4798      	blx	r3
 800d900:	6923      	ldr	r3, [r4, #16]
 800d902:	3b01      	subs	r3, #1
 800d904:	6123      	str	r3, [r4, #16]
 800d906:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d90a:	fa5f fa8a 	uxtb.w	sl, sl
 800d90e:	f1ba 0f02 	cmp.w	sl, #2
 800d912:	d1ee      	bne.n	800d8f2 <_scanf_float+0x2ce>
 800d914:	3d03      	subs	r5, #3
 800d916:	b2ed      	uxtb	r5, r5
 800d918:	1b76      	subs	r6, r6, r5
 800d91a:	6823      	ldr	r3, [r4, #0]
 800d91c:	05da      	lsls	r2, r3, #23
 800d91e:	d530      	bpl.n	800d982 <_scanf_float+0x35e>
 800d920:	055b      	lsls	r3, r3, #21
 800d922:	d511      	bpl.n	800d948 <_scanf_float+0x324>
 800d924:	9b01      	ldr	r3, [sp, #4]
 800d926:	429e      	cmp	r6, r3
 800d928:	f67f aebf 	bls.w	800d6aa <_scanf_float+0x86>
 800d92c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d930:	464a      	mov	r2, r9
 800d932:	4640      	mov	r0, r8
 800d934:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d938:	4798      	blx	r3
 800d93a:	6923      	ldr	r3, [r4, #16]
 800d93c:	3b01      	subs	r3, #1
 800d93e:	6123      	str	r3, [r4, #16]
 800d940:	e7f0      	b.n	800d924 <_scanf_float+0x300>
 800d942:	46aa      	mov	sl, r5
 800d944:	46b3      	mov	fp, r6
 800d946:	e7de      	b.n	800d906 <_scanf_float+0x2e2>
 800d948:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d94c:	6923      	ldr	r3, [r4, #16]
 800d94e:	2965      	cmp	r1, #101	@ 0x65
 800d950:	f103 33ff 	add.w	r3, r3, #4294967295
 800d954:	f106 35ff 	add.w	r5, r6, #4294967295
 800d958:	6123      	str	r3, [r4, #16]
 800d95a:	d00c      	beq.n	800d976 <_scanf_float+0x352>
 800d95c:	2945      	cmp	r1, #69	@ 0x45
 800d95e:	d00a      	beq.n	800d976 <_scanf_float+0x352>
 800d960:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d964:	464a      	mov	r2, r9
 800d966:	4640      	mov	r0, r8
 800d968:	4798      	blx	r3
 800d96a:	6923      	ldr	r3, [r4, #16]
 800d96c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d970:	3b01      	subs	r3, #1
 800d972:	1eb5      	subs	r5, r6, #2
 800d974:	6123      	str	r3, [r4, #16]
 800d976:	464a      	mov	r2, r9
 800d978:	4640      	mov	r0, r8
 800d97a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d97e:	4798      	blx	r3
 800d980:	462e      	mov	r6, r5
 800d982:	6822      	ldr	r2, [r4, #0]
 800d984:	f012 0210 	ands.w	r2, r2, #16
 800d988:	d001      	beq.n	800d98e <_scanf_float+0x36a>
 800d98a:	2000      	movs	r0, #0
 800d98c:	e68e      	b.n	800d6ac <_scanf_float+0x88>
 800d98e:	7032      	strb	r2, [r6, #0]
 800d990:	6823      	ldr	r3, [r4, #0]
 800d992:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d996:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d99a:	d125      	bne.n	800d9e8 <_scanf_float+0x3c4>
 800d99c:	9b02      	ldr	r3, [sp, #8]
 800d99e:	429f      	cmp	r7, r3
 800d9a0:	d00a      	beq.n	800d9b8 <_scanf_float+0x394>
 800d9a2:	1bda      	subs	r2, r3, r7
 800d9a4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d9a8:	429e      	cmp	r6, r3
 800d9aa:	bf28      	it	cs
 800d9ac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d9b0:	4630      	mov	r0, r6
 800d9b2:	491f      	ldr	r1, [pc, #124]	@ (800da30 <_scanf_float+0x40c>)
 800d9b4:	f000 f972 	bl	800dc9c <siprintf>
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	4640      	mov	r0, r8
 800d9bc:	9901      	ldr	r1, [sp, #4]
 800d9be:	f002 fcff 	bl	80103c0 <_strtod_r>
 800d9c2:	9b03      	ldr	r3, [sp, #12]
 800d9c4:	6825      	ldr	r5, [r4, #0]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	f015 0f02 	tst.w	r5, #2
 800d9cc:	4606      	mov	r6, r0
 800d9ce:	460f      	mov	r7, r1
 800d9d0:	f103 0204 	add.w	r2, r3, #4
 800d9d4:	d015      	beq.n	800da02 <_scanf_float+0x3de>
 800d9d6:	9903      	ldr	r1, [sp, #12]
 800d9d8:	600a      	str	r2, [r1, #0]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	e9c3 6700 	strd	r6, r7, [r3]
 800d9e0:	68e3      	ldr	r3, [r4, #12]
 800d9e2:	3301      	adds	r3, #1
 800d9e4:	60e3      	str	r3, [r4, #12]
 800d9e6:	e7d0      	b.n	800d98a <_scanf_float+0x366>
 800d9e8:	9b04      	ldr	r3, [sp, #16]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d0e4      	beq.n	800d9b8 <_scanf_float+0x394>
 800d9ee:	9905      	ldr	r1, [sp, #20]
 800d9f0:	230a      	movs	r3, #10
 800d9f2:	4640      	mov	r0, r8
 800d9f4:	3101      	adds	r1, #1
 800d9f6:	f002 fd63 	bl	80104c0 <_strtol_r>
 800d9fa:	9b04      	ldr	r3, [sp, #16]
 800d9fc:	9e05      	ldr	r6, [sp, #20]
 800d9fe:	1ac2      	subs	r2, r0, r3
 800da00:	e7d0      	b.n	800d9a4 <_scanf_float+0x380>
 800da02:	076d      	lsls	r5, r5, #29
 800da04:	d4e7      	bmi.n	800d9d6 <_scanf_float+0x3b2>
 800da06:	9d03      	ldr	r5, [sp, #12]
 800da08:	602a      	str	r2, [r5, #0]
 800da0a:	681d      	ldr	r5, [r3, #0]
 800da0c:	4602      	mov	r2, r0
 800da0e:	460b      	mov	r3, r1
 800da10:	f7f3 f868 	bl	8000ae4 <__aeabi_dcmpun>
 800da14:	b120      	cbz	r0, 800da20 <_scanf_float+0x3fc>
 800da16:	4807      	ldr	r0, [pc, #28]	@ (800da34 <_scanf_float+0x410>)
 800da18:	f000 fad8 	bl	800dfcc <nanf>
 800da1c:	6028      	str	r0, [r5, #0]
 800da1e:	e7df      	b.n	800d9e0 <_scanf_float+0x3bc>
 800da20:	4630      	mov	r0, r6
 800da22:	4639      	mov	r1, r7
 800da24:	f7f3 f8bc 	bl	8000ba0 <__aeabi_d2f>
 800da28:	e7f8      	b.n	800da1c <_scanf_float+0x3f8>
 800da2a:	2700      	movs	r7, #0
 800da2c:	e633      	b.n	800d696 <_scanf_float+0x72>
 800da2e:	bf00      	nop
 800da30:	08013a6a 	.word	0x08013a6a
 800da34:	08013bab 	.word	0x08013bab

0800da38 <std>:
 800da38:	2300      	movs	r3, #0
 800da3a:	b510      	push	{r4, lr}
 800da3c:	4604      	mov	r4, r0
 800da3e:	e9c0 3300 	strd	r3, r3, [r0]
 800da42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da46:	6083      	str	r3, [r0, #8]
 800da48:	8181      	strh	r1, [r0, #12]
 800da4a:	6643      	str	r3, [r0, #100]	@ 0x64
 800da4c:	81c2      	strh	r2, [r0, #14]
 800da4e:	6183      	str	r3, [r0, #24]
 800da50:	4619      	mov	r1, r3
 800da52:	2208      	movs	r2, #8
 800da54:	305c      	adds	r0, #92	@ 0x5c
 800da56:	f000 fa2b 	bl	800deb0 <memset>
 800da5a:	4b0d      	ldr	r3, [pc, #52]	@ (800da90 <std+0x58>)
 800da5c:	6224      	str	r4, [r4, #32]
 800da5e:	6263      	str	r3, [r4, #36]	@ 0x24
 800da60:	4b0c      	ldr	r3, [pc, #48]	@ (800da94 <std+0x5c>)
 800da62:	62a3      	str	r3, [r4, #40]	@ 0x28
 800da64:	4b0c      	ldr	r3, [pc, #48]	@ (800da98 <std+0x60>)
 800da66:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800da68:	4b0c      	ldr	r3, [pc, #48]	@ (800da9c <std+0x64>)
 800da6a:	6323      	str	r3, [r4, #48]	@ 0x30
 800da6c:	4b0c      	ldr	r3, [pc, #48]	@ (800daa0 <std+0x68>)
 800da6e:	429c      	cmp	r4, r3
 800da70:	d006      	beq.n	800da80 <std+0x48>
 800da72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800da76:	4294      	cmp	r4, r2
 800da78:	d002      	beq.n	800da80 <std+0x48>
 800da7a:	33d0      	adds	r3, #208	@ 0xd0
 800da7c:	429c      	cmp	r4, r3
 800da7e:	d105      	bne.n	800da8c <std+0x54>
 800da80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800da84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800da88:	f000 ba8e 	b.w	800dfa8 <__retarget_lock_init_recursive>
 800da8c:	bd10      	pop	{r4, pc}
 800da8e:	bf00      	nop
 800da90:	0800dce1 	.word	0x0800dce1
 800da94:	0800dd03 	.word	0x0800dd03
 800da98:	0800dd3b 	.word	0x0800dd3b
 800da9c:	0800dd5f 	.word	0x0800dd5f
 800daa0:	20000834 	.word	0x20000834

0800daa4 <stdio_exit_handler>:
 800daa4:	4a02      	ldr	r2, [pc, #8]	@ (800dab0 <stdio_exit_handler+0xc>)
 800daa6:	4903      	ldr	r1, [pc, #12]	@ (800dab4 <stdio_exit_handler+0x10>)
 800daa8:	4803      	ldr	r0, [pc, #12]	@ (800dab8 <stdio_exit_handler+0x14>)
 800daaa:	f000 b869 	b.w	800db80 <_fwalk_sglue>
 800daae:	bf00      	nop
 800dab0:	200000b0 	.word	0x200000b0
 800dab4:	08010af5 	.word	0x08010af5
 800dab8:	200000c0 	.word	0x200000c0

0800dabc <cleanup_stdio>:
 800dabc:	6841      	ldr	r1, [r0, #4]
 800dabe:	4b0c      	ldr	r3, [pc, #48]	@ (800daf0 <cleanup_stdio+0x34>)
 800dac0:	b510      	push	{r4, lr}
 800dac2:	4299      	cmp	r1, r3
 800dac4:	4604      	mov	r4, r0
 800dac6:	d001      	beq.n	800dacc <cleanup_stdio+0x10>
 800dac8:	f003 f814 	bl	8010af4 <_fflush_r>
 800dacc:	68a1      	ldr	r1, [r4, #8]
 800dace:	4b09      	ldr	r3, [pc, #36]	@ (800daf4 <cleanup_stdio+0x38>)
 800dad0:	4299      	cmp	r1, r3
 800dad2:	d002      	beq.n	800dada <cleanup_stdio+0x1e>
 800dad4:	4620      	mov	r0, r4
 800dad6:	f003 f80d 	bl	8010af4 <_fflush_r>
 800dada:	68e1      	ldr	r1, [r4, #12]
 800dadc:	4b06      	ldr	r3, [pc, #24]	@ (800daf8 <cleanup_stdio+0x3c>)
 800dade:	4299      	cmp	r1, r3
 800dae0:	d004      	beq.n	800daec <cleanup_stdio+0x30>
 800dae2:	4620      	mov	r0, r4
 800dae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dae8:	f003 b804 	b.w	8010af4 <_fflush_r>
 800daec:	bd10      	pop	{r4, pc}
 800daee:	bf00      	nop
 800daf0:	20000834 	.word	0x20000834
 800daf4:	2000089c 	.word	0x2000089c
 800daf8:	20000904 	.word	0x20000904

0800dafc <global_stdio_init.part.0>:
 800dafc:	b510      	push	{r4, lr}
 800dafe:	4b0b      	ldr	r3, [pc, #44]	@ (800db2c <global_stdio_init.part.0+0x30>)
 800db00:	4c0b      	ldr	r4, [pc, #44]	@ (800db30 <global_stdio_init.part.0+0x34>)
 800db02:	4a0c      	ldr	r2, [pc, #48]	@ (800db34 <global_stdio_init.part.0+0x38>)
 800db04:	4620      	mov	r0, r4
 800db06:	601a      	str	r2, [r3, #0]
 800db08:	2104      	movs	r1, #4
 800db0a:	2200      	movs	r2, #0
 800db0c:	f7ff ff94 	bl	800da38 <std>
 800db10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800db14:	2201      	movs	r2, #1
 800db16:	2109      	movs	r1, #9
 800db18:	f7ff ff8e 	bl	800da38 <std>
 800db1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800db20:	2202      	movs	r2, #2
 800db22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db26:	2112      	movs	r1, #18
 800db28:	f7ff bf86 	b.w	800da38 <std>
 800db2c:	2000096c 	.word	0x2000096c
 800db30:	20000834 	.word	0x20000834
 800db34:	0800daa5 	.word	0x0800daa5

0800db38 <__sfp_lock_acquire>:
 800db38:	4801      	ldr	r0, [pc, #4]	@ (800db40 <__sfp_lock_acquire+0x8>)
 800db3a:	f000 ba36 	b.w	800dfaa <__retarget_lock_acquire_recursive>
 800db3e:	bf00      	nop
 800db40:	20000975 	.word	0x20000975

0800db44 <__sfp_lock_release>:
 800db44:	4801      	ldr	r0, [pc, #4]	@ (800db4c <__sfp_lock_release+0x8>)
 800db46:	f000 ba31 	b.w	800dfac <__retarget_lock_release_recursive>
 800db4a:	bf00      	nop
 800db4c:	20000975 	.word	0x20000975

0800db50 <__sinit>:
 800db50:	b510      	push	{r4, lr}
 800db52:	4604      	mov	r4, r0
 800db54:	f7ff fff0 	bl	800db38 <__sfp_lock_acquire>
 800db58:	6a23      	ldr	r3, [r4, #32]
 800db5a:	b11b      	cbz	r3, 800db64 <__sinit+0x14>
 800db5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db60:	f7ff bff0 	b.w	800db44 <__sfp_lock_release>
 800db64:	4b04      	ldr	r3, [pc, #16]	@ (800db78 <__sinit+0x28>)
 800db66:	6223      	str	r3, [r4, #32]
 800db68:	4b04      	ldr	r3, [pc, #16]	@ (800db7c <__sinit+0x2c>)
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d1f5      	bne.n	800db5c <__sinit+0xc>
 800db70:	f7ff ffc4 	bl	800dafc <global_stdio_init.part.0>
 800db74:	e7f2      	b.n	800db5c <__sinit+0xc>
 800db76:	bf00      	nop
 800db78:	0800dabd 	.word	0x0800dabd
 800db7c:	2000096c 	.word	0x2000096c

0800db80 <_fwalk_sglue>:
 800db80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db84:	4607      	mov	r7, r0
 800db86:	4688      	mov	r8, r1
 800db88:	4614      	mov	r4, r2
 800db8a:	2600      	movs	r6, #0
 800db8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800db90:	f1b9 0901 	subs.w	r9, r9, #1
 800db94:	d505      	bpl.n	800dba2 <_fwalk_sglue+0x22>
 800db96:	6824      	ldr	r4, [r4, #0]
 800db98:	2c00      	cmp	r4, #0
 800db9a:	d1f7      	bne.n	800db8c <_fwalk_sglue+0xc>
 800db9c:	4630      	mov	r0, r6
 800db9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dba2:	89ab      	ldrh	r3, [r5, #12]
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	d907      	bls.n	800dbb8 <_fwalk_sglue+0x38>
 800dba8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dbac:	3301      	adds	r3, #1
 800dbae:	d003      	beq.n	800dbb8 <_fwalk_sglue+0x38>
 800dbb0:	4629      	mov	r1, r5
 800dbb2:	4638      	mov	r0, r7
 800dbb4:	47c0      	blx	r8
 800dbb6:	4306      	orrs	r6, r0
 800dbb8:	3568      	adds	r5, #104	@ 0x68
 800dbba:	e7e9      	b.n	800db90 <_fwalk_sglue+0x10>

0800dbbc <iprintf>:
 800dbbc:	b40f      	push	{r0, r1, r2, r3}
 800dbbe:	b507      	push	{r0, r1, r2, lr}
 800dbc0:	4906      	ldr	r1, [pc, #24]	@ (800dbdc <iprintf+0x20>)
 800dbc2:	ab04      	add	r3, sp, #16
 800dbc4:	6808      	ldr	r0, [r1, #0]
 800dbc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbca:	6881      	ldr	r1, [r0, #8]
 800dbcc:	9301      	str	r3, [sp, #4]
 800dbce:	f002 fdf9 	bl	80107c4 <_vfiprintf_r>
 800dbd2:	b003      	add	sp, #12
 800dbd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbd8:	b004      	add	sp, #16
 800dbda:	4770      	bx	lr
 800dbdc:	200000bc 	.word	0x200000bc

0800dbe0 <_puts_r>:
 800dbe0:	6a03      	ldr	r3, [r0, #32]
 800dbe2:	b570      	push	{r4, r5, r6, lr}
 800dbe4:	4605      	mov	r5, r0
 800dbe6:	460e      	mov	r6, r1
 800dbe8:	6884      	ldr	r4, [r0, #8]
 800dbea:	b90b      	cbnz	r3, 800dbf0 <_puts_r+0x10>
 800dbec:	f7ff ffb0 	bl	800db50 <__sinit>
 800dbf0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbf2:	07db      	lsls	r3, r3, #31
 800dbf4:	d405      	bmi.n	800dc02 <_puts_r+0x22>
 800dbf6:	89a3      	ldrh	r3, [r4, #12]
 800dbf8:	0598      	lsls	r0, r3, #22
 800dbfa:	d402      	bmi.n	800dc02 <_puts_r+0x22>
 800dbfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbfe:	f000 f9d4 	bl	800dfaa <__retarget_lock_acquire_recursive>
 800dc02:	89a3      	ldrh	r3, [r4, #12]
 800dc04:	0719      	lsls	r1, r3, #28
 800dc06:	d502      	bpl.n	800dc0e <_puts_r+0x2e>
 800dc08:	6923      	ldr	r3, [r4, #16]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d135      	bne.n	800dc7a <_puts_r+0x9a>
 800dc0e:	4621      	mov	r1, r4
 800dc10:	4628      	mov	r0, r5
 800dc12:	f000 f8e7 	bl	800dde4 <__swsetup_r>
 800dc16:	b380      	cbz	r0, 800dc7a <_puts_r+0x9a>
 800dc18:	f04f 35ff 	mov.w	r5, #4294967295
 800dc1c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dc1e:	07da      	lsls	r2, r3, #31
 800dc20:	d405      	bmi.n	800dc2e <_puts_r+0x4e>
 800dc22:	89a3      	ldrh	r3, [r4, #12]
 800dc24:	059b      	lsls	r3, r3, #22
 800dc26:	d402      	bmi.n	800dc2e <_puts_r+0x4e>
 800dc28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc2a:	f000 f9bf 	bl	800dfac <__retarget_lock_release_recursive>
 800dc2e:	4628      	mov	r0, r5
 800dc30:	bd70      	pop	{r4, r5, r6, pc}
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	da04      	bge.n	800dc40 <_puts_r+0x60>
 800dc36:	69a2      	ldr	r2, [r4, #24]
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	dc17      	bgt.n	800dc6c <_puts_r+0x8c>
 800dc3c:	290a      	cmp	r1, #10
 800dc3e:	d015      	beq.n	800dc6c <_puts_r+0x8c>
 800dc40:	6823      	ldr	r3, [r4, #0]
 800dc42:	1c5a      	adds	r2, r3, #1
 800dc44:	6022      	str	r2, [r4, #0]
 800dc46:	7019      	strb	r1, [r3, #0]
 800dc48:	68a3      	ldr	r3, [r4, #8]
 800dc4a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800dc4e:	3b01      	subs	r3, #1
 800dc50:	60a3      	str	r3, [r4, #8]
 800dc52:	2900      	cmp	r1, #0
 800dc54:	d1ed      	bne.n	800dc32 <_puts_r+0x52>
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	da11      	bge.n	800dc7e <_puts_r+0x9e>
 800dc5a:	4622      	mov	r2, r4
 800dc5c:	210a      	movs	r1, #10
 800dc5e:	4628      	mov	r0, r5
 800dc60:	f000 f881 	bl	800dd66 <__swbuf_r>
 800dc64:	3001      	adds	r0, #1
 800dc66:	d0d7      	beq.n	800dc18 <_puts_r+0x38>
 800dc68:	250a      	movs	r5, #10
 800dc6a:	e7d7      	b.n	800dc1c <_puts_r+0x3c>
 800dc6c:	4622      	mov	r2, r4
 800dc6e:	4628      	mov	r0, r5
 800dc70:	f000 f879 	bl	800dd66 <__swbuf_r>
 800dc74:	3001      	adds	r0, #1
 800dc76:	d1e7      	bne.n	800dc48 <_puts_r+0x68>
 800dc78:	e7ce      	b.n	800dc18 <_puts_r+0x38>
 800dc7a:	3e01      	subs	r6, #1
 800dc7c:	e7e4      	b.n	800dc48 <_puts_r+0x68>
 800dc7e:	6823      	ldr	r3, [r4, #0]
 800dc80:	1c5a      	adds	r2, r3, #1
 800dc82:	6022      	str	r2, [r4, #0]
 800dc84:	220a      	movs	r2, #10
 800dc86:	701a      	strb	r2, [r3, #0]
 800dc88:	e7ee      	b.n	800dc68 <_puts_r+0x88>
	...

0800dc8c <puts>:
 800dc8c:	4b02      	ldr	r3, [pc, #8]	@ (800dc98 <puts+0xc>)
 800dc8e:	4601      	mov	r1, r0
 800dc90:	6818      	ldr	r0, [r3, #0]
 800dc92:	f7ff bfa5 	b.w	800dbe0 <_puts_r>
 800dc96:	bf00      	nop
 800dc98:	200000bc 	.word	0x200000bc

0800dc9c <siprintf>:
 800dc9c:	b40e      	push	{r1, r2, r3}
 800dc9e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dca2:	b510      	push	{r4, lr}
 800dca4:	2400      	movs	r4, #0
 800dca6:	b09d      	sub	sp, #116	@ 0x74
 800dca8:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dcaa:	9002      	str	r0, [sp, #8]
 800dcac:	9006      	str	r0, [sp, #24]
 800dcae:	9107      	str	r1, [sp, #28]
 800dcb0:	9104      	str	r1, [sp, #16]
 800dcb2:	4809      	ldr	r0, [pc, #36]	@ (800dcd8 <siprintf+0x3c>)
 800dcb4:	4909      	ldr	r1, [pc, #36]	@ (800dcdc <siprintf+0x40>)
 800dcb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcba:	9105      	str	r1, [sp, #20]
 800dcbc:	6800      	ldr	r0, [r0, #0]
 800dcbe:	a902      	add	r1, sp, #8
 800dcc0:	9301      	str	r3, [sp, #4]
 800dcc2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800dcc4:	f002 fc5a 	bl	801057c <_svfiprintf_r>
 800dcc8:	9b02      	ldr	r3, [sp, #8]
 800dcca:	701c      	strb	r4, [r3, #0]
 800dccc:	b01d      	add	sp, #116	@ 0x74
 800dcce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dcd2:	b003      	add	sp, #12
 800dcd4:	4770      	bx	lr
 800dcd6:	bf00      	nop
 800dcd8:	200000bc 	.word	0x200000bc
 800dcdc:	ffff0208 	.word	0xffff0208

0800dce0 <__sread>:
 800dce0:	b510      	push	{r4, lr}
 800dce2:	460c      	mov	r4, r1
 800dce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dce8:	f000 f910 	bl	800df0c <_read_r>
 800dcec:	2800      	cmp	r0, #0
 800dcee:	bfab      	itete	ge
 800dcf0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dcf2:	89a3      	ldrhlt	r3, [r4, #12]
 800dcf4:	181b      	addge	r3, r3, r0
 800dcf6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800dcfa:	bfac      	ite	ge
 800dcfc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800dcfe:	81a3      	strhlt	r3, [r4, #12]
 800dd00:	bd10      	pop	{r4, pc}

0800dd02 <__swrite>:
 800dd02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd06:	461f      	mov	r7, r3
 800dd08:	898b      	ldrh	r3, [r1, #12]
 800dd0a:	4605      	mov	r5, r0
 800dd0c:	05db      	lsls	r3, r3, #23
 800dd0e:	460c      	mov	r4, r1
 800dd10:	4616      	mov	r6, r2
 800dd12:	d505      	bpl.n	800dd20 <__swrite+0x1e>
 800dd14:	2302      	movs	r3, #2
 800dd16:	2200      	movs	r2, #0
 800dd18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd1c:	f000 f8e4 	bl	800dee8 <_lseek_r>
 800dd20:	89a3      	ldrh	r3, [r4, #12]
 800dd22:	4632      	mov	r2, r6
 800dd24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dd28:	81a3      	strh	r3, [r4, #12]
 800dd2a:	4628      	mov	r0, r5
 800dd2c:	463b      	mov	r3, r7
 800dd2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dd36:	f000 b8fb 	b.w	800df30 <_write_r>

0800dd3a <__sseek>:
 800dd3a:	b510      	push	{r4, lr}
 800dd3c:	460c      	mov	r4, r1
 800dd3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd42:	f000 f8d1 	bl	800dee8 <_lseek_r>
 800dd46:	1c43      	adds	r3, r0, #1
 800dd48:	89a3      	ldrh	r3, [r4, #12]
 800dd4a:	bf15      	itete	ne
 800dd4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800dd4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800dd52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800dd56:	81a3      	strheq	r3, [r4, #12]
 800dd58:	bf18      	it	ne
 800dd5a:	81a3      	strhne	r3, [r4, #12]
 800dd5c:	bd10      	pop	{r4, pc}

0800dd5e <__sclose>:
 800dd5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dd62:	f000 b8b1 	b.w	800dec8 <_close_r>

0800dd66 <__swbuf_r>:
 800dd66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd68:	460e      	mov	r6, r1
 800dd6a:	4614      	mov	r4, r2
 800dd6c:	4605      	mov	r5, r0
 800dd6e:	b118      	cbz	r0, 800dd78 <__swbuf_r+0x12>
 800dd70:	6a03      	ldr	r3, [r0, #32]
 800dd72:	b90b      	cbnz	r3, 800dd78 <__swbuf_r+0x12>
 800dd74:	f7ff feec 	bl	800db50 <__sinit>
 800dd78:	69a3      	ldr	r3, [r4, #24]
 800dd7a:	60a3      	str	r3, [r4, #8]
 800dd7c:	89a3      	ldrh	r3, [r4, #12]
 800dd7e:	071a      	lsls	r2, r3, #28
 800dd80:	d501      	bpl.n	800dd86 <__swbuf_r+0x20>
 800dd82:	6923      	ldr	r3, [r4, #16]
 800dd84:	b943      	cbnz	r3, 800dd98 <__swbuf_r+0x32>
 800dd86:	4621      	mov	r1, r4
 800dd88:	4628      	mov	r0, r5
 800dd8a:	f000 f82b 	bl	800dde4 <__swsetup_r>
 800dd8e:	b118      	cbz	r0, 800dd98 <__swbuf_r+0x32>
 800dd90:	f04f 37ff 	mov.w	r7, #4294967295
 800dd94:	4638      	mov	r0, r7
 800dd96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd98:	6823      	ldr	r3, [r4, #0]
 800dd9a:	6922      	ldr	r2, [r4, #16]
 800dd9c:	b2f6      	uxtb	r6, r6
 800dd9e:	1a98      	subs	r0, r3, r2
 800dda0:	6963      	ldr	r3, [r4, #20]
 800dda2:	4637      	mov	r7, r6
 800dda4:	4283      	cmp	r3, r0
 800dda6:	dc05      	bgt.n	800ddb4 <__swbuf_r+0x4e>
 800dda8:	4621      	mov	r1, r4
 800ddaa:	4628      	mov	r0, r5
 800ddac:	f002 fea2 	bl	8010af4 <_fflush_r>
 800ddb0:	2800      	cmp	r0, #0
 800ddb2:	d1ed      	bne.n	800dd90 <__swbuf_r+0x2a>
 800ddb4:	68a3      	ldr	r3, [r4, #8]
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	60a3      	str	r3, [r4, #8]
 800ddba:	6823      	ldr	r3, [r4, #0]
 800ddbc:	1c5a      	adds	r2, r3, #1
 800ddbe:	6022      	str	r2, [r4, #0]
 800ddc0:	701e      	strb	r6, [r3, #0]
 800ddc2:	6962      	ldr	r2, [r4, #20]
 800ddc4:	1c43      	adds	r3, r0, #1
 800ddc6:	429a      	cmp	r2, r3
 800ddc8:	d004      	beq.n	800ddd4 <__swbuf_r+0x6e>
 800ddca:	89a3      	ldrh	r3, [r4, #12]
 800ddcc:	07db      	lsls	r3, r3, #31
 800ddce:	d5e1      	bpl.n	800dd94 <__swbuf_r+0x2e>
 800ddd0:	2e0a      	cmp	r6, #10
 800ddd2:	d1df      	bne.n	800dd94 <__swbuf_r+0x2e>
 800ddd4:	4621      	mov	r1, r4
 800ddd6:	4628      	mov	r0, r5
 800ddd8:	f002 fe8c 	bl	8010af4 <_fflush_r>
 800dddc:	2800      	cmp	r0, #0
 800ddde:	d0d9      	beq.n	800dd94 <__swbuf_r+0x2e>
 800dde0:	e7d6      	b.n	800dd90 <__swbuf_r+0x2a>
	...

0800dde4 <__swsetup_r>:
 800dde4:	b538      	push	{r3, r4, r5, lr}
 800dde6:	4b29      	ldr	r3, [pc, #164]	@ (800de8c <__swsetup_r+0xa8>)
 800dde8:	4605      	mov	r5, r0
 800ddea:	6818      	ldr	r0, [r3, #0]
 800ddec:	460c      	mov	r4, r1
 800ddee:	b118      	cbz	r0, 800ddf8 <__swsetup_r+0x14>
 800ddf0:	6a03      	ldr	r3, [r0, #32]
 800ddf2:	b90b      	cbnz	r3, 800ddf8 <__swsetup_r+0x14>
 800ddf4:	f7ff feac 	bl	800db50 <__sinit>
 800ddf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddfc:	0719      	lsls	r1, r3, #28
 800ddfe:	d422      	bmi.n	800de46 <__swsetup_r+0x62>
 800de00:	06da      	lsls	r2, r3, #27
 800de02:	d407      	bmi.n	800de14 <__swsetup_r+0x30>
 800de04:	2209      	movs	r2, #9
 800de06:	602a      	str	r2, [r5, #0]
 800de08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de0c:	f04f 30ff 	mov.w	r0, #4294967295
 800de10:	81a3      	strh	r3, [r4, #12]
 800de12:	e033      	b.n	800de7c <__swsetup_r+0x98>
 800de14:	0758      	lsls	r0, r3, #29
 800de16:	d512      	bpl.n	800de3e <__swsetup_r+0x5a>
 800de18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800de1a:	b141      	cbz	r1, 800de2e <__swsetup_r+0x4a>
 800de1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800de20:	4299      	cmp	r1, r3
 800de22:	d002      	beq.n	800de2a <__swsetup_r+0x46>
 800de24:	4628      	mov	r0, r5
 800de26:	f000 ff33 	bl	800ec90 <_free_r>
 800de2a:	2300      	movs	r3, #0
 800de2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800de2e:	89a3      	ldrh	r3, [r4, #12]
 800de30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800de34:	81a3      	strh	r3, [r4, #12]
 800de36:	2300      	movs	r3, #0
 800de38:	6063      	str	r3, [r4, #4]
 800de3a:	6923      	ldr	r3, [r4, #16]
 800de3c:	6023      	str	r3, [r4, #0]
 800de3e:	89a3      	ldrh	r3, [r4, #12]
 800de40:	f043 0308 	orr.w	r3, r3, #8
 800de44:	81a3      	strh	r3, [r4, #12]
 800de46:	6923      	ldr	r3, [r4, #16]
 800de48:	b94b      	cbnz	r3, 800de5e <__swsetup_r+0x7a>
 800de4a:	89a3      	ldrh	r3, [r4, #12]
 800de4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800de50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800de54:	d003      	beq.n	800de5e <__swsetup_r+0x7a>
 800de56:	4621      	mov	r1, r4
 800de58:	4628      	mov	r0, r5
 800de5a:	f002 fe98 	bl	8010b8e <__smakebuf_r>
 800de5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de62:	f013 0201 	ands.w	r2, r3, #1
 800de66:	d00a      	beq.n	800de7e <__swsetup_r+0x9a>
 800de68:	2200      	movs	r2, #0
 800de6a:	60a2      	str	r2, [r4, #8]
 800de6c:	6962      	ldr	r2, [r4, #20]
 800de6e:	4252      	negs	r2, r2
 800de70:	61a2      	str	r2, [r4, #24]
 800de72:	6922      	ldr	r2, [r4, #16]
 800de74:	b942      	cbnz	r2, 800de88 <__swsetup_r+0xa4>
 800de76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800de7a:	d1c5      	bne.n	800de08 <__swsetup_r+0x24>
 800de7c:	bd38      	pop	{r3, r4, r5, pc}
 800de7e:	0799      	lsls	r1, r3, #30
 800de80:	bf58      	it	pl
 800de82:	6962      	ldrpl	r2, [r4, #20]
 800de84:	60a2      	str	r2, [r4, #8]
 800de86:	e7f4      	b.n	800de72 <__swsetup_r+0x8e>
 800de88:	2000      	movs	r0, #0
 800de8a:	e7f7      	b.n	800de7c <__swsetup_r+0x98>
 800de8c:	200000bc 	.word	0x200000bc

0800de90 <memcmp>:
 800de90:	b510      	push	{r4, lr}
 800de92:	3901      	subs	r1, #1
 800de94:	4402      	add	r2, r0
 800de96:	4290      	cmp	r0, r2
 800de98:	d101      	bne.n	800de9e <memcmp+0xe>
 800de9a:	2000      	movs	r0, #0
 800de9c:	e005      	b.n	800deaa <memcmp+0x1a>
 800de9e:	7803      	ldrb	r3, [r0, #0]
 800dea0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800dea4:	42a3      	cmp	r3, r4
 800dea6:	d001      	beq.n	800deac <memcmp+0x1c>
 800dea8:	1b18      	subs	r0, r3, r4
 800deaa:	bd10      	pop	{r4, pc}
 800deac:	3001      	adds	r0, #1
 800deae:	e7f2      	b.n	800de96 <memcmp+0x6>

0800deb0 <memset>:
 800deb0:	4603      	mov	r3, r0
 800deb2:	4402      	add	r2, r0
 800deb4:	4293      	cmp	r3, r2
 800deb6:	d100      	bne.n	800deba <memset+0xa>
 800deb8:	4770      	bx	lr
 800deba:	f803 1b01 	strb.w	r1, [r3], #1
 800debe:	e7f9      	b.n	800deb4 <memset+0x4>

0800dec0 <_localeconv_r>:
 800dec0:	4800      	ldr	r0, [pc, #0]	@ (800dec4 <_localeconv_r+0x4>)
 800dec2:	4770      	bx	lr
 800dec4:	200001fc 	.word	0x200001fc

0800dec8 <_close_r>:
 800dec8:	b538      	push	{r3, r4, r5, lr}
 800deca:	2300      	movs	r3, #0
 800decc:	4d05      	ldr	r5, [pc, #20]	@ (800dee4 <_close_r+0x1c>)
 800dece:	4604      	mov	r4, r0
 800ded0:	4608      	mov	r0, r1
 800ded2:	602b      	str	r3, [r5, #0]
 800ded4:	f7fa fdeb 	bl	8008aae <_close>
 800ded8:	1c43      	adds	r3, r0, #1
 800deda:	d102      	bne.n	800dee2 <_close_r+0x1a>
 800dedc:	682b      	ldr	r3, [r5, #0]
 800dede:	b103      	cbz	r3, 800dee2 <_close_r+0x1a>
 800dee0:	6023      	str	r3, [r4, #0]
 800dee2:	bd38      	pop	{r3, r4, r5, pc}
 800dee4:	20000970 	.word	0x20000970

0800dee8 <_lseek_r>:
 800dee8:	b538      	push	{r3, r4, r5, lr}
 800deea:	4604      	mov	r4, r0
 800deec:	4608      	mov	r0, r1
 800deee:	4611      	mov	r1, r2
 800def0:	2200      	movs	r2, #0
 800def2:	4d05      	ldr	r5, [pc, #20]	@ (800df08 <_lseek_r+0x20>)
 800def4:	602a      	str	r2, [r5, #0]
 800def6:	461a      	mov	r2, r3
 800def8:	f7fa fdfd 	bl	8008af6 <_lseek>
 800defc:	1c43      	adds	r3, r0, #1
 800defe:	d102      	bne.n	800df06 <_lseek_r+0x1e>
 800df00:	682b      	ldr	r3, [r5, #0]
 800df02:	b103      	cbz	r3, 800df06 <_lseek_r+0x1e>
 800df04:	6023      	str	r3, [r4, #0]
 800df06:	bd38      	pop	{r3, r4, r5, pc}
 800df08:	20000970 	.word	0x20000970

0800df0c <_read_r>:
 800df0c:	b538      	push	{r3, r4, r5, lr}
 800df0e:	4604      	mov	r4, r0
 800df10:	4608      	mov	r0, r1
 800df12:	4611      	mov	r1, r2
 800df14:	2200      	movs	r2, #0
 800df16:	4d05      	ldr	r5, [pc, #20]	@ (800df2c <_read_r+0x20>)
 800df18:	602a      	str	r2, [r5, #0]
 800df1a:	461a      	mov	r2, r3
 800df1c:	f7fa fdaa 	bl	8008a74 <_read>
 800df20:	1c43      	adds	r3, r0, #1
 800df22:	d102      	bne.n	800df2a <_read_r+0x1e>
 800df24:	682b      	ldr	r3, [r5, #0]
 800df26:	b103      	cbz	r3, 800df2a <_read_r+0x1e>
 800df28:	6023      	str	r3, [r4, #0]
 800df2a:	bd38      	pop	{r3, r4, r5, pc}
 800df2c:	20000970 	.word	0x20000970

0800df30 <_write_r>:
 800df30:	b538      	push	{r3, r4, r5, lr}
 800df32:	4604      	mov	r4, r0
 800df34:	4608      	mov	r0, r1
 800df36:	4611      	mov	r1, r2
 800df38:	2200      	movs	r2, #0
 800df3a:	4d05      	ldr	r5, [pc, #20]	@ (800df50 <_write_r+0x20>)
 800df3c:	602a      	str	r2, [r5, #0]
 800df3e:	461a      	mov	r2, r3
 800df40:	f7f8 faf0 	bl	8006524 <_write>
 800df44:	1c43      	adds	r3, r0, #1
 800df46:	d102      	bne.n	800df4e <_write_r+0x1e>
 800df48:	682b      	ldr	r3, [r5, #0]
 800df4a:	b103      	cbz	r3, 800df4e <_write_r+0x1e>
 800df4c:	6023      	str	r3, [r4, #0]
 800df4e:	bd38      	pop	{r3, r4, r5, pc}
 800df50:	20000970 	.word	0x20000970

0800df54 <__errno>:
 800df54:	4b01      	ldr	r3, [pc, #4]	@ (800df5c <__errno+0x8>)
 800df56:	6818      	ldr	r0, [r3, #0]
 800df58:	4770      	bx	lr
 800df5a:	bf00      	nop
 800df5c:	200000bc 	.word	0x200000bc

0800df60 <__libc_init_array>:
 800df60:	b570      	push	{r4, r5, r6, lr}
 800df62:	2600      	movs	r6, #0
 800df64:	4d0c      	ldr	r5, [pc, #48]	@ (800df98 <__libc_init_array+0x38>)
 800df66:	4c0d      	ldr	r4, [pc, #52]	@ (800df9c <__libc_init_array+0x3c>)
 800df68:	1b64      	subs	r4, r4, r5
 800df6a:	10a4      	asrs	r4, r4, #2
 800df6c:	42a6      	cmp	r6, r4
 800df6e:	d109      	bne.n	800df84 <__libc_init_array+0x24>
 800df70:	f004 f83c 	bl	8011fec <_init>
 800df74:	2600      	movs	r6, #0
 800df76:	4d0a      	ldr	r5, [pc, #40]	@ (800dfa0 <__libc_init_array+0x40>)
 800df78:	4c0a      	ldr	r4, [pc, #40]	@ (800dfa4 <__libc_init_array+0x44>)
 800df7a:	1b64      	subs	r4, r4, r5
 800df7c:	10a4      	asrs	r4, r4, #2
 800df7e:	42a6      	cmp	r6, r4
 800df80:	d105      	bne.n	800df8e <__libc_init_array+0x2e>
 800df82:	bd70      	pop	{r4, r5, r6, pc}
 800df84:	f855 3b04 	ldr.w	r3, [r5], #4
 800df88:	4798      	blx	r3
 800df8a:	3601      	adds	r6, #1
 800df8c:	e7ee      	b.n	800df6c <__libc_init_array+0xc>
 800df8e:	f855 3b04 	ldr.w	r3, [r5], #4
 800df92:	4798      	blx	r3
 800df94:	3601      	adds	r6, #1
 800df96:	e7f2      	b.n	800df7e <__libc_init_array+0x1e>
 800df98:	08013ee8 	.word	0x08013ee8
 800df9c:	08013ee8 	.word	0x08013ee8
 800dfa0:	08013ee8 	.word	0x08013ee8
 800dfa4:	08013eec 	.word	0x08013eec

0800dfa8 <__retarget_lock_init_recursive>:
 800dfa8:	4770      	bx	lr

0800dfaa <__retarget_lock_acquire_recursive>:
 800dfaa:	4770      	bx	lr

0800dfac <__retarget_lock_release_recursive>:
 800dfac:	4770      	bx	lr

0800dfae <memchr>:
 800dfae:	4603      	mov	r3, r0
 800dfb0:	b510      	push	{r4, lr}
 800dfb2:	b2c9      	uxtb	r1, r1
 800dfb4:	4402      	add	r2, r0
 800dfb6:	4293      	cmp	r3, r2
 800dfb8:	4618      	mov	r0, r3
 800dfba:	d101      	bne.n	800dfc0 <memchr+0x12>
 800dfbc:	2000      	movs	r0, #0
 800dfbe:	e003      	b.n	800dfc8 <memchr+0x1a>
 800dfc0:	7804      	ldrb	r4, [r0, #0]
 800dfc2:	3301      	adds	r3, #1
 800dfc4:	428c      	cmp	r4, r1
 800dfc6:	d1f6      	bne.n	800dfb6 <memchr+0x8>
 800dfc8:	bd10      	pop	{r4, pc}
	...

0800dfcc <nanf>:
 800dfcc:	4800      	ldr	r0, [pc, #0]	@ (800dfd0 <nanf+0x4>)
 800dfce:	4770      	bx	lr
 800dfd0:	7fc00000 	.word	0x7fc00000

0800dfd4 <quorem>:
 800dfd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfd8:	6903      	ldr	r3, [r0, #16]
 800dfda:	690c      	ldr	r4, [r1, #16]
 800dfdc:	4607      	mov	r7, r0
 800dfde:	42a3      	cmp	r3, r4
 800dfe0:	db7e      	blt.n	800e0e0 <quorem+0x10c>
 800dfe2:	3c01      	subs	r4, #1
 800dfe4:	00a3      	lsls	r3, r4, #2
 800dfe6:	f100 0514 	add.w	r5, r0, #20
 800dfea:	f101 0814 	add.w	r8, r1, #20
 800dfee:	9300      	str	r3, [sp, #0]
 800dff0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dff4:	9301      	str	r3, [sp, #4]
 800dff6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dffa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dffe:	3301      	adds	r3, #1
 800e000:	429a      	cmp	r2, r3
 800e002:	fbb2 f6f3 	udiv	r6, r2, r3
 800e006:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e00a:	d32e      	bcc.n	800e06a <quorem+0x96>
 800e00c:	f04f 0a00 	mov.w	sl, #0
 800e010:	46c4      	mov	ip, r8
 800e012:	46ae      	mov	lr, r5
 800e014:	46d3      	mov	fp, sl
 800e016:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e01a:	b298      	uxth	r0, r3
 800e01c:	fb06 a000 	mla	r0, r6, r0, sl
 800e020:	0c1b      	lsrs	r3, r3, #16
 800e022:	0c02      	lsrs	r2, r0, #16
 800e024:	fb06 2303 	mla	r3, r6, r3, r2
 800e028:	f8de 2000 	ldr.w	r2, [lr]
 800e02c:	b280      	uxth	r0, r0
 800e02e:	b292      	uxth	r2, r2
 800e030:	1a12      	subs	r2, r2, r0
 800e032:	445a      	add	r2, fp
 800e034:	f8de 0000 	ldr.w	r0, [lr]
 800e038:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e03c:	b29b      	uxth	r3, r3
 800e03e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e042:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e046:	b292      	uxth	r2, r2
 800e048:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e04c:	45e1      	cmp	r9, ip
 800e04e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e052:	f84e 2b04 	str.w	r2, [lr], #4
 800e056:	d2de      	bcs.n	800e016 <quorem+0x42>
 800e058:	9b00      	ldr	r3, [sp, #0]
 800e05a:	58eb      	ldr	r3, [r5, r3]
 800e05c:	b92b      	cbnz	r3, 800e06a <quorem+0x96>
 800e05e:	9b01      	ldr	r3, [sp, #4]
 800e060:	3b04      	subs	r3, #4
 800e062:	429d      	cmp	r5, r3
 800e064:	461a      	mov	r2, r3
 800e066:	d32f      	bcc.n	800e0c8 <quorem+0xf4>
 800e068:	613c      	str	r4, [r7, #16]
 800e06a:	4638      	mov	r0, r7
 800e06c:	f001 f9ca 	bl	800f404 <__mcmp>
 800e070:	2800      	cmp	r0, #0
 800e072:	db25      	blt.n	800e0c0 <quorem+0xec>
 800e074:	4629      	mov	r1, r5
 800e076:	2000      	movs	r0, #0
 800e078:	f858 2b04 	ldr.w	r2, [r8], #4
 800e07c:	f8d1 c000 	ldr.w	ip, [r1]
 800e080:	fa1f fe82 	uxth.w	lr, r2
 800e084:	fa1f f38c 	uxth.w	r3, ip
 800e088:	eba3 030e 	sub.w	r3, r3, lr
 800e08c:	4403      	add	r3, r0
 800e08e:	0c12      	lsrs	r2, r2, #16
 800e090:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e094:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e098:	b29b      	uxth	r3, r3
 800e09a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e09e:	45c1      	cmp	r9, r8
 800e0a0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e0a4:	f841 3b04 	str.w	r3, [r1], #4
 800e0a8:	d2e6      	bcs.n	800e078 <quorem+0xa4>
 800e0aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e0ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e0b2:	b922      	cbnz	r2, 800e0be <quorem+0xea>
 800e0b4:	3b04      	subs	r3, #4
 800e0b6:	429d      	cmp	r5, r3
 800e0b8:	461a      	mov	r2, r3
 800e0ba:	d30b      	bcc.n	800e0d4 <quorem+0x100>
 800e0bc:	613c      	str	r4, [r7, #16]
 800e0be:	3601      	adds	r6, #1
 800e0c0:	4630      	mov	r0, r6
 800e0c2:	b003      	add	sp, #12
 800e0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0c8:	6812      	ldr	r2, [r2, #0]
 800e0ca:	3b04      	subs	r3, #4
 800e0cc:	2a00      	cmp	r2, #0
 800e0ce:	d1cb      	bne.n	800e068 <quorem+0x94>
 800e0d0:	3c01      	subs	r4, #1
 800e0d2:	e7c6      	b.n	800e062 <quorem+0x8e>
 800e0d4:	6812      	ldr	r2, [r2, #0]
 800e0d6:	3b04      	subs	r3, #4
 800e0d8:	2a00      	cmp	r2, #0
 800e0da:	d1ef      	bne.n	800e0bc <quorem+0xe8>
 800e0dc:	3c01      	subs	r4, #1
 800e0de:	e7ea      	b.n	800e0b6 <quorem+0xe2>
 800e0e0:	2000      	movs	r0, #0
 800e0e2:	e7ee      	b.n	800e0c2 <quorem+0xee>
 800e0e4:	0000      	movs	r0, r0
	...

0800e0e8 <_dtoa_r>:
 800e0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ec:	4614      	mov	r4, r2
 800e0ee:	461d      	mov	r5, r3
 800e0f0:	69c7      	ldr	r7, [r0, #28]
 800e0f2:	b097      	sub	sp, #92	@ 0x5c
 800e0f4:	4681      	mov	r9, r0
 800e0f6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800e0fa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800e0fc:	b97f      	cbnz	r7, 800e11e <_dtoa_r+0x36>
 800e0fe:	2010      	movs	r0, #16
 800e100:	f000 fe0e 	bl	800ed20 <malloc>
 800e104:	4602      	mov	r2, r0
 800e106:	f8c9 001c 	str.w	r0, [r9, #28]
 800e10a:	b920      	cbnz	r0, 800e116 <_dtoa_r+0x2e>
 800e10c:	21ef      	movs	r1, #239	@ 0xef
 800e10e:	4bac      	ldr	r3, [pc, #688]	@ (800e3c0 <_dtoa_r+0x2d8>)
 800e110:	48ac      	ldr	r0, [pc, #688]	@ (800e3c4 <_dtoa_r+0x2dc>)
 800e112:	f002 fdeb 	bl	8010cec <__assert_func>
 800e116:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800e11a:	6007      	str	r7, [r0, #0]
 800e11c:	60c7      	str	r7, [r0, #12]
 800e11e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e122:	6819      	ldr	r1, [r3, #0]
 800e124:	b159      	cbz	r1, 800e13e <_dtoa_r+0x56>
 800e126:	685a      	ldr	r2, [r3, #4]
 800e128:	2301      	movs	r3, #1
 800e12a:	4093      	lsls	r3, r2
 800e12c:	604a      	str	r2, [r1, #4]
 800e12e:	608b      	str	r3, [r1, #8]
 800e130:	4648      	mov	r0, r9
 800e132:	f000 feeb 	bl	800ef0c <_Bfree>
 800e136:	2200      	movs	r2, #0
 800e138:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e13c:	601a      	str	r2, [r3, #0]
 800e13e:	1e2b      	subs	r3, r5, #0
 800e140:	bfaf      	iteee	ge
 800e142:	2300      	movge	r3, #0
 800e144:	2201      	movlt	r2, #1
 800e146:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e14a:	9307      	strlt	r3, [sp, #28]
 800e14c:	bfa8      	it	ge
 800e14e:	6033      	strge	r3, [r6, #0]
 800e150:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800e154:	4b9c      	ldr	r3, [pc, #624]	@ (800e3c8 <_dtoa_r+0x2e0>)
 800e156:	bfb8      	it	lt
 800e158:	6032      	strlt	r2, [r6, #0]
 800e15a:	ea33 0308 	bics.w	r3, r3, r8
 800e15e:	d112      	bne.n	800e186 <_dtoa_r+0x9e>
 800e160:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e164:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e166:	6013      	str	r3, [r2, #0]
 800e168:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800e16c:	4323      	orrs	r3, r4
 800e16e:	f000 855e 	beq.w	800ec2e <_dtoa_r+0xb46>
 800e172:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e174:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e3cc <_dtoa_r+0x2e4>
 800e178:	2b00      	cmp	r3, #0
 800e17a:	f000 8560 	beq.w	800ec3e <_dtoa_r+0xb56>
 800e17e:	f10a 0303 	add.w	r3, sl, #3
 800e182:	f000 bd5a 	b.w	800ec3a <_dtoa_r+0xb52>
 800e186:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e18a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e18e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e192:	2200      	movs	r2, #0
 800e194:	2300      	movs	r3, #0
 800e196:	f7f2 fc73 	bl	8000a80 <__aeabi_dcmpeq>
 800e19a:	4607      	mov	r7, r0
 800e19c:	b158      	cbz	r0, 800e1b6 <_dtoa_r+0xce>
 800e19e:	2301      	movs	r3, #1
 800e1a0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e1a2:	6013      	str	r3, [r2, #0]
 800e1a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e1a6:	b113      	cbz	r3, 800e1ae <_dtoa_r+0xc6>
 800e1a8:	4b89      	ldr	r3, [pc, #548]	@ (800e3d0 <_dtoa_r+0x2e8>)
 800e1aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e1ac:	6013      	str	r3, [r2, #0]
 800e1ae:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800e3d4 <_dtoa_r+0x2ec>
 800e1b2:	f000 bd44 	b.w	800ec3e <_dtoa_r+0xb56>
 800e1b6:	ab14      	add	r3, sp, #80	@ 0x50
 800e1b8:	9301      	str	r3, [sp, #4]
 800e1ba:	ab15      	add	r3, sp, #84	@ 0x54
 800e1bc:	9300      	str	r3, [sp, #0]
 800e1be:	4648      	mov	r0, r9
 800e1c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e1c4:	f001 fa36 	bl	800f634 <__d2b>
 800e1c8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800e1cc:	9003      	str	r0, [sp, #12]
 800e1ce:	2e00      	cmp	r6, #0
 800e1d0:	d078      	beq.n	800e2c4 <_dtoa_r+0x1dc>
 800e1d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e1d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e1d8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e1dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1e0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e1e4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e1e8:	9712      	str	r7, [sp, #72]	@ 0x48
 800e1ea:	4619      	mov	r1, r3
 800e1ec:	2200      	movs	r2, #0
 800e1ee:	4b7a      	ldr	r3, [pc, #488]	@ (800e3d8 <_dtoa_r+0x2f0>)
 800e1f0:	f7f2 f826 	bl	8000240 <__aeabi_dsub>
 800e1f4:	a36c      	add	r3, pc, #432	@ (adr r3, 800e3a8 <_dtoa_r+0x2c0>)
 800e1f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fa:	f7f2 f9d9 	bl	80005b0 <__aeabi_dmul>
 800e1fe:	a36c      	add	r3, pc, #432	@ (adr r3, 800e3b0 <_dtoa_r+0x2c8>)
 800e200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e204:	f7f2 f81e 	bl	8000244 <__adddf3>
 800e208:	4604      	mov	r4, r0
 800e20a:	4630      	mov	r0, r6
 800e20c:	460d      	mov	r5, r1
 800e20e:	f7f2 f965 	bl	80004dc <__aeabi_i2d>
 800e212:	a369      	add	r3, pc, #420	@ (adr r3, 800e3b8 <_dtoa_r+0x2d0>)
 800e214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e218:	f7f2 f9ca 	bl	80005b0 <__aeabi_dmul>
 800e21c:	4602      	mov	r2, r0
 800e21e:	460b      	mov	r3, r1
 800e220:	4620      	mov	r0, r4
 800e222:	4629      	mov	r1, r5
 800e224:	f7f2 f80e 	bl	8000244 <__adddf3>
 800e228:	4604      	mov	r4, r0
 800e22a:	460d      	mov	r5, r1
 800e22c:	f7f2 fc70 	bl	8000b10 <__aeabi_d2iz>
 800e230:	2200      	movs	r2, #0
 800e232:	4607      	mov	r7, r0
 800e234:	2300      	movs	r3, #0
 800e236:	4620      	mov	r0, r4
 800e238:	4629      	mov	r1, r5
 800e23a:	f7f2 fc2b 	bl	8000a94 <__aeabi_dcmplt>
 800e23e:	b140      	cbz	r0, 800e252 <_dtoa_r+0x16a>
 800e240:	4638      	mov	r0, r7
 800e242:	f7f2 f94b 	bl	80004dc <__aeabi_i2d>
 800e246:	4622      	mov	r2, r4
 800e248:	462b      	mov	r3, r5
 800e24a:	f7f2 fc19 	bl	8000a80 <__aeabi_dcmpeq>
 800e24e:	b900      	cbnz	r0, 800e252 <_dtoa_r+0x16a>
 800e250:	3f01      	subs	r7, #1
 800e252:	2f16      	cmp	r7, #22
 800e254:	d854      	bhi.n	800e300 <_dtoa_r+0x218>
 800e256:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e25a:	4b60      	ldr	r3, [pc, #384]	@ (800e3dc <_dtoa_r+0x2f4>)
 800e25c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e264:	f7f2 fc16 	bl	8000a94 <__aeabi_dcmplt>
 800e268:	2800      	cmp	r0, #0
 800e26a:	d04b      	beq.n	800e304 <_dtoa_r+0x21c>
 800e26c:	2300      	movs	r3, #0
 800e26e:	3f01      	subs	r7, #1
 800e270:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e272:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e274:	1b9b      	subs	r3, r3, r6
 800e276:	1e5a      	subs	r2, r3, #1
 800e278:	bf49      	itett	mi
 800e27a:	f1c3 0301 	rsbmi	r3, r3, #1
 800e27e:	2300      	movpl	r3, #0
 800e280:	9304      	strmi	r3, [sp, #16]
 800e282:	2300      	movmi	r3, #0
 800e284:	9209      	str	r2, [sp, #36]	@ 0x24
 800e286:	bf54      	ite	pl
 800e288:	9304      	strpl	r3, [sp, #16]
 800e28a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800e28c:	2f00      	cmp	r7, #0
 800e28e:	db3b      	blt.n	800e308 <_dtoa_r+0x220>
 800e290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e292:	970e      	str	r7, [sp, #56]	@ 0x38
 800e294:	443b      	add	r3, r7
 800e296:	9309      	str	r3, [sp, #36]	@ 0x24
 800e298:	2300      	movs	r3, #0
 800e29a:	930a      	str	r3, [sp, #40]	@ 0x28
 800e29c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e29e:	2b09      	cmp	r3, #9
 800e2a0:	d865      	bhi.n	800e36e <_dtoa_r+0x286>
 800e2a2:	2b05      	cmp	r3, #5
 800e2a4:	bfc4      	itt	gt
 800e2a6:	3b04      	subgt	r3, #4
 800e2a8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800e2aa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e2ac:	bfc8      	it	gt
 800e2ae:	2400      	movgt	r4, #0
 800e2b0:	f1a3 0302 	sub.w	r3, r3, #2
 800e2b4:	bfd8      	it	le
 800e2b6:	2401      	movle	r4, #1
 800e2b8:	2b03      	cmp	r3, #3
 800e2ba:	d864      	bhi.n	800e386 <_dtoa_r+0x29e>
 800e2bc:	e8df f003 	tbb	[pc, r3]
 800e2c0:	2c385553 	.word	0x2c385553
 800e2c4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e2c8:	441e      	add	r6, r3
 800e2ca:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e2ce:	2b20      	cmp	r3, #32
 800e2d0:	bfc1      	itttt	gt
 800e2d2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e2d6:	fa08 f803 	lslgt.w	r8, r8, r3
 800e2da:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e2de:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e2e2:	bfd6      	itet	le
 800e2e4:	f1c3 0320 	rsble	r3, r3, #32
 800e2e8:	ea48 0003 	orrgt.w	r0, r8, r3
 800e2ec:	fa04 f003 	lslle.w	r0, r4, r3
 800e2f0:	f7f2 f8e4 	bl	80004bc <__aeabi_ui2d>
 800e2f4:	2201      	movs	r2, #1
 800e2f6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e2fa:	3e01      	subs	r6, #1
 800e2fc:	9212      	str	r2, [sp, #72]	@ 0x48
 800e2fe:	e774      	b.n	800e1ea <_dtoa_r+0x102>
 800e300:	2301      	movs	r3, #1
 800e302:	e7b5      	b.n	800e270 <_dtoa_r+0x188>
 800e304:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e306:	e7b4      	b.n	800e272 <_dtoa_r+0x18a>
 800e308:	9b04      	ldr	r3, [sp, #16]
 800e30a:	1bdb      	subs	r3, r3, r7
 800e30c:	9304      	str	r3, [sp, #16]
 800e30e:	427b      	negs	r3, r7
 800e310:	930a      	str	r3, [sp, #40]	@ 0x28
 800e312:	2300      	movs	r3, #0
 800e314:	930e      	str	r3, [sp, #56]	@ 0x38
 800e316:	e7c1      	b.n	800e29c <_dtoa_r+0x1b4>
 800e318:	2301      	movs	r3, #1
 800e31a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e31c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e31e:	eb07 0b03 	add.w	fp, r7, r3
 800e322:	f10b 0301 	add.w	r3, fp, #1
 800e326:	2b01      	cmp	r3, #1
 800e328:	9308      	str	r3, [sp, #32]
 800e32a:	bfb8      	it	lt
 800e32c:	2301      	movlt	r3, #1
 800e32e:	e006      	b.n	800e33e <_dtoa_r+0x256>
 800e330:	2301      	movs	r3, #1
 800e332:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e334:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e336:	2b00      	cmp	r3, #0
 800e338:	dd28      	ble.n	800e38c <_dtoa_r+0x2a4>
 800e33a:	469b      	mov	fp, r3
 800e33c:	9308      	str	r3, [sp, #32]
 800e33e:	2100      	movs	r1, #0
 800e340:	2204      	movs	r2, #4
 800e342:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e346:	f102 0514 	add.w	r5, r2, #20
 800e34a:	429d      	cmp	r5, r3
 800e34c:	d926      	bls.n	800e39c <_dtoa_r+0x2b4>
 800e34e:	6041      	str	r1, [r0, #4]
 800e350:	4648      	mov	r0, r9
 800e352:	f000 fd9b 	bl	800ee8c <_Balloc>
 800e356:	4682      	mov	sl, r0
 800e358:	2800      	cmp	r0, #0
 800e35a:	d143      	bne.n	800e3e4 <_dtoa_r+0x2fc>
 800e35c:	4602      	mov	r2, r0
 800e35e:	f240 11af 	movw	r1, #431	@ 0x1af
 800e362:	4b1f      	ldr	r3, [pc, #124]	@ (800e3e0 <_dtoa_r+0x2f8>)
 800e364:	e6d4      	b.n	800e110 <_dtoa_r+0x28>
 800e366:	2300      	movs	r3, #0
 800e368:	e7e3      	b.n	800e332 <_dtoa_r+0x24a>
 800e36a:	2300      	movs	r3, #0
 800e36c:	e7d5      	b.n	800e31a <_dtoa_r+0x232>
 800e36e:	2401      	movs	r4, #1
 800e370:	2300      	movs	r3, #0
 800e372:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e374:	9320      	str	r3, [sp, #128]	@ 0x80
 800e376:	f04f 3bff 	mov.w	fp, #4294967295
 800e37a:	2200      	movs	r2, #0
 800e37c:	2312      	movs	r3, #18
 800e37e:	f8cd b020 	str.w	fp, [sp, #32]
 800e382:	9221      	str	r2, [sp, #132]	@ 0x84
 800e384:	e7db      	b.n	800e33e <_dtoa_r+0x256>
 800e386:	2301      	movs	r3, #1
 800e388:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e38a:	e7f4      	b.n	800e376 <_dtoa_r+0x28e>
 800e38c:	f04f 0b01 	mov.w	fp, #1
 800e390:	465b      	mov	r3, fp
 800e392:	f8cd b020 	str.w	fp, [sp, #32]
 800e396:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800e39a:	e7d0      	b.n	800e33e <_dtoa_r+0x256>
 800e39c:	3101      	adds	r1, #1
 800e39e:	0052      	lsls	r2, r2, #1
 800e3a0:	e7d1      	b.n	800e346 <_dtoa_r+0x25e>
 800e3a2:	bf00      	nop
 800e3a4:	f3af 8000 	nop.w
 800e3a8:	636f4361 	.word	0x636f4361
 800e3ac:	3fd287a7 	.word	0x3fd287a7
 800e3b0:	8b60c8b3 	.word	0x8b60c8b3
 800e3b4:	3fc68a28 	.word	0x3fc68a28
 800e3b8:	509f79fb 	.word	0x509f79fb
 800e3bc:	3fd34413 	.word	0x3fd34413
 800e3c0:	08013a7c 	.word	0x08013a7c
 800e3c4:	08013a93 	.word	0x08013a93
 800e3c8:	7ff00000 	.word	0x7ff00000
 800e3cc:	08013a78 	.word	0x08013a78
 800e3d0:	08013a47 	.word	0x08013a47
 800e3d4:	08013a46 	.word	0x08013a46
 800e3d8:	3ff80000 	.word	0x3ff80000
 800e3dc:	08013c40 	.word	0x08013c40
 800e3e0:	08013aeb 	.word	0x08013aeb
 800e3e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e3e8:	6018      	str	r0, [r3, #0]
 800e3ea:	9b08      	ldr	r3, [sp, #32]
 800e3ec:	2b0e      	cmp	r3, #14
 800e3ee:	f200 80a1 	bhi.w	800e534 <_dtoa_r+0x44c>
 800e3f2:	2c00      	cmp	r4, #0
 800e3f4:	f000 809e 	beq.w	800e534 <_dtoa_r+0x44c>
 800e3f8:	2f00      	cmp	r7, #0
 800e3fa:	dd33      	ble.n	800e464 <_dtoa_r+0x37c>
 800e3fc:	4b9c      	ldr	r3, [pc, #624]	@ (800e670 <_dtoa_r+0x588>)
 800e3fe:	f007 020f 	and.w	r2, r7, #15
 800e402:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e406:	05f8      	lsls	r0, r7, #23
 800e408:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e40c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800e410:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e414:	d516      	bpl.n	800e444 <_dtoa_r+0x35c>
 800e416:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e41a:	4b96      	ldr	r3, [pc, #600]	@ (800e674 <_dtoa_r+0x58c>)
 800e41c:	2603      	movs	r6, #3
 800e41e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e422:	f7f2 f9ef 	bl	8000804 <__aeabi_ddiv>
 800e426:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e42a:	f004 040f 	and.w	r4, r4, #15
 800e42e:	4d91      	ldr	r5, [pc, #580]	@ (800e674 <_dtoa_r+0x58c>)
 800e430:	b954      	cbnz	r4, 800e448 <_dtoa_r+0x360>
 800e432:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e436:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e43a:	f7f2 f9e3 	bl	8000804 <__aeabi_ddiv>
 800e43e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e442:	e028      	b.n	800e496 <_dtoa_r+0x3ae>
 800e444:	2602      	movs	r6, #2
 800e446:	e7f2      	b.n	800e42e <_dtoa_r+0x346>
 800e448:	07e1      	lsls	r1, r4, #31
 800e44a:	d508      	bpl.n	800e45e <_dtoa_r+0x376>
 800e44c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e450:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e454:	f7f2 f8ac 	bl	80005b0 <__aeabi_dmul>
 800e458:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e45c:	3601      	adds	r6, #1
 800e45e:	1064      	asrs	r4, r4, #1
 800e460:	3508      	adds	r5, #8
 800e462:	e7e5      	b.n	800e430 <_dtoa_r+0x348>
 800e464:	f000 80af 	beq.w	800e5c6 <_dtoa_r+0x4de>
 800e468:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e46c:	427c      	negs	r4, r7
 800e46e:	4b80      	ldr	r3, [pc, #512]	@ (800e670 <_dtoa_r+0x588>)
 800e470:	f004 020f 	and.w	r2, r4, #15
 800e474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e47c:	f7f2 f898 	bl	80005b0 <__aeabi_dmul>
 800e480:	2602      	movs	r6, #2
 800e482:	2300      	movs	r3, #0
 800e484:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e488:	4d7a      	ldr	r5, [pc, #488]	@ (800e674 <_dtoa_r+0x58c>)
 800e48a:	1124      	asrs	r4, r4, #4
 800e48c:	2c00      	cmp	r4, #0
 800e48e:	f040 808f 	bne.w	800e5b0 <_dtoa_r+0x4c8>
 800e492:	2b00      	cmp	r3, #0
 800e494:	d1d3      	bne.n	800e43e <_dtoa_r+0x356>
 800e496:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e49a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	f000 8094 	beq.w	800e5ca <_dtoa_r+0x4e2>
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	4620      	mov	r0, r4
 800e4a6:	4629      	mov	r1, r5
 800e4a8:	4b73      	ldr	r3, [pc, #460]	@ (800e678 <_dtoa_r+0x590>)
 800e4aa:	f7f2 faf3 	bl	8000a94 <__aeabi_dcmplt>
 800e4ae:	2800      	cmp	r0, #0
 800e4b0:	f000 808b 	beq.w	800e5ca <_dtoa_r+0x4e2>
 800e4b4:	9b08      	ldr	r3, [sp, #32]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	f000 8087 	beq.w	800e5ca <_dtoa_r+0x4e2>
 800e4bc:	f1bb 0f00 	cmp.w	fp, #0
 800e4c0:	dd34      	ble.n	800e52c <_dtoa_r+0x444>
 800e4c2:	4620      	mov	r0, r4
 800e4c4:	2200      	movs	r2, #0
 800e4c6:	4629      	mov	r1, r5
 800e4c8:	4b6c      	ldr	r3, [pc, #432]	@ (800e67c <_dtoa_r+0x594>)
 800e4ca:	f7f2 f871 	bl	80005b0 <__aeabi_dmul>
 800e4ce:	465c      	mov	r4, fp
 800e4d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e4d4:	f107 38ff 	add.w	r8, r7, #4294967295
 800e4d8:	3601      	adds	r6, #1
 800e4da:	4630      	mov	r0, r6
 800e4dc:	f7f1 fffe 	bl	80004dc <__aeabi_i2d>
 800e4e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e4e4:	f7f2 f864 	bl	80005b0 <__aeabi_dmul>
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	4b65      	ldr	r3, [pc, #404]	@ (800e680 <_dtoa_r+0x598>)
 800e4ec:	f7f1 feaa 	bl	8000244 <__adddf3>
 800e4f0:	4605      	mov	r5, r0
 800e4f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e4f6:	2c00      	cmp	r4, #0
 800e4f8:	d16a      	bne.n	800e5d0 <_dtoa_r+0x4e8>
 800e4fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e4fe:	2200      	movs	r2, #0
 800e500:	4b60      	ldr	r3, [pc, #384]	@ (800e684 <_dtoa_r+0x59c>)
 800e502:	f7f1 fe9d 	bl	8000240 <__aeabi_dsub>
 800e506:	4602      	mov	r2, r0
 800e508:	460b      	mov	r3, r1
 800e50a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e50e:	462a      	mov	r2, r5
 800e510:	4633      	mov	r3, r6
 800e512:	f7f2 fadd 	bl	8000ad0 <__aeabi_dcmpgt>
 800e516:	2800      	cmp	r0, #0
 800e518:	f040 8298 	bne.w	800ea4c <_dtoa_r+0x964>
 800e51c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e520:	462a      	mov	r2, r5
 800e522:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e526:	f7f2 fab5 	bl	8000a94 <__aeabi_dcmplt>
 800e52a:	bb38      	cbnz	r0, 800e57c <_dtoa_r+0x494>
 800e52c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800e530:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800e534:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e536:	2b00      	cmp	r3, #0
 800e538:	f2c0 8157 	blt.w	800e7ea <_dtoa_r+0x702>
 800e53c:	2f0e      	cmp	r7, #14
 800e53e:	f300 8154 	bgt.w	800e7ea <_dtoa_r+0x702>
 800e542:	4b4b      	ldr	r3, [pc, #300]	@ (800e670 <_dtoa_r+0x588>)
 800e544:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e548:	e9d3 3400 	ldrd	r3, r4, [r3]
 800e54c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e550:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e552:	2b00      	cmp	r3, #0
 800e554:	f280 80e5 	bge.w	800e722 <_dtoa_r+0x63a>
 800e558:	9b08      	ldr	r3, [sp, #32]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	f300 80e1 	bgt.w	800e722 <_dtoa_r+0x63a>
 800e560:	d10c      	bne.n	800e57c <_dtoa_r+0x494>
 800e562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e566:	2200      	movs	r2, #0
 800e568:	4b46      	ldr	r3, [pc, #280]	@ (800e684 <_dtoa_r+0x59c>)
 800e56a:	f7f2 f821 	bl	80005b0 <__aeabi_dmul>
 800e56e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e572:	f7f2 faa3 	bl	8000abc <__aeabi_dcmpge>
 800e576:	2800      	cmp	r0, #0
 800e578:	f000 8266 	beq.w	800ea48 <_dtoa_r+0x960>
 800e57c:	2400      	movs	r4, #0
 800e57e:	4625      	mov	r5, r4
 800e580:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e582:	4656      	mov	r6, sl
 800e584:	ea6f 0803 	mvn.w	r8, r3
 800e588:	2700      	movs	r7, #0
 800e58a:	4621      	mov	r1, r4
 800e58c:	4648      	mov	r0, r9
 800e58e:	f000 fcbd 	bl	800ef0c <_Bfree>
 800e592:	2d00      	cmp	r5, #0
 800e594:	f000 80bd 	beq.w	800e712 <_dtoa_r+0x62a>
 800e598:	b12f      	cbz	r7, 800e5a6 <_dtoa_r+0x4be>
 800e59a:	42af      	cmp	r7, r5
 800e59c:	d003      	beq.n	800e5a6 <_dtoa_r+0x4be>
 800e59e:	4639      	mov	r1, r7
 800e5a0:	4648      	mov	r0, r9
 800e5a2:	f000 fcb3 	bl	800ef0c <_Bfree>
 800e5a6:	4629      	mov	r1, r5
 800e5a8:	4648      	mov	r0, r9
 800e5aa:	f000 fcaf 	bl	800ef0c <_Bfree>
 800e5ae:	e0b0      	b.n	800e712 <_dtoa_r+0x62a>
 800e5b0:	07e2      	lsls	r2, r4, #31
 800e5b2:	d505      	bpl.n	800e5c0 <_dtoa_r+0x4d8>
 800e5b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e5b8:	f7f1 fffa 	bl	80005b0 <__aeabi_dmul>
 800e5bc:	2301      	movs	r3, #1
 800e5be:	3601      	adds	r6, #1
 800e5c0:	1064      	asrs	r4, r4, #1
 800e5c2:	3508      	adds	r5, #8
 800e5c4:	e762      	b.n	800e48c <_dtoa_r+0x3a4>
 800e5c6:	2602      	movs	r6, #2
 800e5c8:	e765      	b.n	800e496 <_dtoa_r+0x3ae>
 800e5ca:	46b8      	mov	r8, r7
 800e5cc:	9c08      	ldr	r4, [sp, #32]
 800e5ce:	e784      	b.n	800e4da <_dtoa_r+0x3f2>
 800e5d0:	4b27      	ldr	r3, [pc, #156]	@ (800e670 <_dtoa_r+0x588>)
 800e5d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e5d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e5d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e5dc:	4454      	add	r4, sl
 800e5de:	2900      	cmp	r1, #0
 800e5e0:	d054      	beq.n	800e68c <_dtoa_r+0x5a4>
 800e5e2:	2000      	movs	r0, #0
 800e5e4:	4928      	ldr	r1, [pc, #160]	@ (800e688 <_dtoa_r+0x5a0>)
 800e5e6:	f7f2 f90d 	bl	8000804 <__aeabi_ddiv>
 800e5ea:	4633      	mov	r3, r6
 800e5ec:	462a      	mov	r2, r5
 800e5ee:	f7f1 fe27 	bl	8000240 <__aeabi_dsub>
 800e5f2:	4656      	mov	r6, sl
 800e5f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e5f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e5fc:	f7f2 fa88 	bl	8000b10 <__aeabi_d2iz>
 800e600:	4605      	mov	r5, r0
 800e602:	f7f1 ff6b 	bl	80004dc <__aeabi_i2d>
 800e606:	4602      	mov	r2, r0
 800e608:	460b      	mov	r3, r1
 800e60a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e60e:	f7f1 fe17 	bl	8000240 <__aeabi_dsub>
 800e612:	4602      	mov	r2, r0
 800e614:	460b      	mov	r3, r1
 800e616:	3530      	adds	r5, #48	@ 0x30
 800e618:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e61c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e620:	f806 5b01 	strb.w	r5, [r6], #1
 800e624:	f7f2 fa36 	bl	8000a94 <__aeabi_dcmplt>
 800e628:	2800      	cmp	r0, #0
 800e62a:	d172      	bne.n	800e712 <_dtoa_r+0x62a>
 800e62c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e630:	2000      	movs	r0, #0
 800e632:	4911      	ldr	r1, [pc, #68]	@ (800e678 <_dtoa_r+0x590>)
 800e634:	f7f1 fe04 	bl	8000240 <__aeabi_dsub>
 800e638:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e63c:	f7f2 fa2a 	bl	8000a94 <__aeabi_dcmplt>
 800e640:	2800      	cmp	r0, #0
 800e642:	f040 80b4 	bne.w	800e7ae <_dtoa_r+0x6c6>
 800e646:	42a6      	cmp	r6, r4
 800e648:	f43f af70 	beq.w	800e52c <_dtoa_r+0x444>
 800e64c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e650:	2200      	movs	r2, #0
 800e652:	4b0a      	ldr	r3, [pc, #40]	@ (800e67c <_dtoa_r+0x594>)
 800e654:	f7f1 ffac 	bl	80005b0 <__aeabi_dmul>
 800e658:	2200      	movs	r2, #0
 800e65a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e65e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e662:	4b06      	ldr	r3, [pc, #24]	@ (800e67c <_dtoa_r+0x594>)
 800e664:	f7f1 ffa4 	bl	80005b0 <__aeabi_dmul>
 800e668:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e66c:	e7c4      	b.n	800e5f8 <_dtoa_r+0x510>
 800e66e:	bf00      	nop
 800e670:	08013c40 	.word	0x08013c40
 800e674:	08013c18 	.word	0x08013c18
 800e678:	3ff00000 	.word	0x3ff00000
 800e67c:	40240000 	.word	0x40240000
 800e680:	401c0000 	.word	0x401c0000
 800e684:	40140000 	.word	0x40140000
 800e688:	3fe00000 	.word	0x3fe00000
 800e68c:	4631      	mov	r1, r6
 800e68e:	4628      	mov	r0, r5
 800e690:	f7f1 ff8e 	bl	80005b0 <__aeabi_dmul>
 800e694:	4656      	mov	r6, sl
 800e696:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e69a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e69c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6a0:	f7f2 fa36 	bl	8000b10 <__aeabi_d2iz>
 800e6a4:	4605      	mov	r5, r0
 800e6a6:	f7f1 ff19 	bl	80004dc <__aeabi_i2d>
 800e6aa:	4602      	mov	r2, r0
 800e6ac:	460b      	mov	r3, r1
 800e6ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6b2:	f7f1 fdc5 	bl	8000240 <__aeabi_dsub>
 800e6b6:	4602      	mov	r2, r0
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	3530      	adds	r5, #48	@ 0x30
 800e6bc:	f806 5b01 	strb.w	r5, [r6], #1
 800e6c0:	42a6      	cmp	r6, r4
 800e6c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e6c6:	f04f 0200 	mov.w	r2, #0
 800e6ca:	d124      	bne.n	800e716 <_dtoa_r+0x62e>
 800e6cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e6d0:	4bae      	ldr	r3, [pc, #696]	@ (800e98c <_dtoa_r+0x8a4>)
 800e6d2:	f7f1 fdb7 	bl	8000244 <__adddf3>
 800e6d6:	4602      	mov	r2, r0
 800e6d8:	460b      	mov	r3, r1
 800e6da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6de:	f7f2 f9f7 	bl	8000ad0 <__aeabi_dcmpgt>
 800e6e2:	2800      	cmp	r0, #0
 800e6e4:	d163      	bne.n	800e7ae <_dtoa_r+0x6c6>
 800e6e6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e6ea:	2000      	movs	r0, #0
 800e6ec:	49a7      	ldr	r1, [pc, #668]	@ (800e98c <_dtoa_r+0x8a4>)
 800e6ee:	f7f1 fda7 	bl	8000240 <__aeabi_dsub>
 800e6f2:	4602      	mov	r2, r0
 800e6f4:	460b      	mov	r3, r1
 800e6f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e6fa:	f7f2 f9cb 	bl	8000a94 <__aeabi_dcmplt>
 800e6fe:	2800      	cmp	r0, #0
 800e700:	f43f af14 	beq.w	800e52c <_dtoa_r+0x444>
 800e704:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e706:	1e73      	subs	r3, r6, #1
 800e708:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e70a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e70e:	2b30      	cmp	r3, #48	@ 0x30
 800e710:	d0f8      	beq.n	800e704 <_dtoa_r+0x61c>
 800e712:	4647      	mov	r7, r8
 800e714:	e03b      	b.n	800e78e <_dtoa_r+0x6a6>
 800e716:	4b9e      	ldr	r3, [pc, #632]	@ (800e990 <_dtoa_r+0x8a8>)
 800e718:	f7f1 ff4a 	bl	80005b0 <__aeabi_dmul>
 800e71c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e720:	e7bc      	b.n	800e69c <_dtoa_r+0x5b4>
 800e722:	4656      	mov	r6, sl
 800e724:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800e728:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e72c:	4620      	mov	r0, r4
 800e72e:	4629      	mov	r1, r5
 800e730:	f7f2 f868 	bl	8000804 <__aeabi_ddiv>
 800e734:	f7f2 f9ec 	bl	8000b10 <__aeabi_d2iz>
 800e738:	4680      	mov	r8, r0
 800e73a:	f7f1 fecf 	bl	80004dc <__aeabi_i2d>
 800e73e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e742:	f7f1 ff35 	bl	80005b0 <__aeabi_dmul>
 800e746:	4602      	mov	r2, r0
 800e748:	460b      	mov	r3, r1
 800e74a:	4620      	mov	r0, r4
 800e74c:	4629      	mov	r1, r5
 800e74e:	f7f1 fd77 	bl	8000240 <__aeabi_dsub>
 800e752:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e756:	9d08      	ldr	r5, [sp, #32]
 800e758:	f806 4b01 	strb.w	r4, [r6], #1
 800e75c:	eba6 040a 	sub.w	r4, r6, sl
 800e760:	42a5      	cmp	r5, r4
 800e762:	4602      	mov	r2, r0
 800e764:	460b      	mov	r3, r1
 800e766:	d133      	bne.n	800e7d0 <_dtoa_r+0x6e8>
 800e768:	f7f1 fd6c 	bl	8000244 <__adddf3>
 800e76c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e770:	4604      	mov	r4, r0
 800e772:	460d      	mov	r5, r1
 800e774:	f7f2 f9ac 	bl	8000ad0 <__aeabi_dcmpgt>
 800e778:	b9c0      	cbnz	r0, 800e7ac <_dtoa_r+0x6c4>
 800e77a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e77e:	4620      	mov	r0, r4
 800e780:	4629      	mov	r1, r5
 800e782:	f7f2 f97d 	bl	8000a80 <__aeabi_dcmpeq>
 800e786:	b110      	cbz	r0, 800e78e <_dtoa_r+0x6a6>
 800e788:	f018 0f01 	tst.w	r8, #1
 800e78c:	d10e      	bne.n	800e7ac <_dtoa_r+0x6c4>
 800e78e:	4648      	mov	r0, r9
 800e790:	9903      	ldr	r1, [sp, #12]
 800e792:	f000 fbbb 	bl	800ef0c <_Bfree>
 800e796:	2300      	movs	r3, #0
 800e798:	7033      	strb	r3, [r6, #0]
 800e79a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e79c:	3701      	adds	r7, #1
 800e79e:	601f      	str	r7, [r3, #0]
 800e7a0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	f000 824b 	beq.w	800ec3e <_dtoa_r+0xb56>
 800e7a8:	601e      	str	r6, [r3, #0]
 800e7aa:	e248      	b.n	800ec3e <_dtoa_r+0xb56>
 800e7ac:	46b8      	mov	r8, r7
 800e7ae:	4633      	mov	r3, r6
 800e7b0:	461e      	mov	r6, r3
 800e7b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e7b6:	2a39      	cmp	r2, #57	@ 0x39
 800e7b8:	d106      	bne.n	800e7c8 <_dtoa_r+0x6e0>
 800e7ba:	459a      	cmp	sl, r3
 800e7bc:	d1f8      	bne.n	800e7b0 <_dtoa_r+0x6c8>
 800e7be:	2230      	movs	r2, #48	@ 0x30
 800e7c0:	f108 0801 	add.w	r8, r8, #1
 800e7c4:	f88a 2000 	strb.w	r2, [sl]
 800e7c8:	781a      	ldrb	r2, [r3, #0]
 800e7ca:	3201      	adds	r2, #1
 800e7cc:	701a      	strb	r2, [r3, #0]
 800e7ce:	e7a0      	b.n	800e712 <_dtoa_r+0x62a>
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	4b6f      	ldr	r3, [pc, #444]	@ (800e990 <_dtoa_r+0x8a8>)
 800e7d4:	f7f1 feec 	bl	80005b0 <__aeabi_dmul>
 800e7d8:	2200      	movs	r2, #0
 800e7da:	2300      	movs	r3, #0
 800e7dc:	4604      	mov	r4, r0
 800e7de:	460d      	mov	r5, r1
 800e7e0:	f7f2 f94e 	bl	8000a80 <__aeabi_dcmpeq>
 800e7e4:	2800      	cmp	r0, #0
 800e7e6:	d09f      	beq.n	800e728 <_dtoa_r+0x640>
 800e7e8:	e7d1      	b.n	800e78e <_dtoa_r+0x6a6>
 800e7ea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e7ec:	2a00      	cmp	r2, #0
 800e7ee:	f000 80ea 	beq.w	800e9c6 <_dtoa_r+0x8de>
 800e7f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e7f4:	2a01      	cmp	r2, #1
 800e7f6:	f300 80cd 	bgt.w	800e994 <_dtoa_r+0x8ac>
 800e7fa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e7fc:	2a00      	cmp	r2, #0
 800e7fe:	f000 80c1 	beq.w	800e984 <_dtoa_r+0x89c>
 800e802:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e806:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e808:	9e04      	ldr	r6, [sp, #16]
 800e80a:	9a04      	ldr	r2, [sp, #16]
 800e80c:	2101      	movs	r1, #1
 800e80e:	441a      	add	r2, r3
 800e810:	9204      	str	r2, [sp, #16]
 800e812:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e814:	4648      	mov	r0, r9
 800e816:	441a      	add	r2, r3
 800e818:	9209      	str	r2, [sp, #36]	@ 0x24
 800e81a:	f000 fc75 	bl	800f108 <__i2b>
 800e81e:	4605      	mov	r5, r0
 800e820:	b166      	cbz	r6, 800e83c <_dtoa_r+0x754>
 800e822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e824:	2b00      	cmp	r3, #0
 800e826:	dd09      	ble.n	800e83c <_dtoa_r+0x754>
 800e828:	42b3      	cmp	r3, r6
 800e82a:	bfa8      	it	ge
 800e82c:	4633      	movge	r3, r6
 800e82e:	9a04      	ldr	r2, [sp, #16]
 800e830:	1af6      	subs	r6, r6, r3
 800e832:	1ad2      	subs	r2, r2, r3
 800e834:	9204      	str	r2, [sp, #16]
 800e836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e838:	1ad3      	subs	r3, r2, r3
 800e83a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e83c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e83e:	b30b      	cbz	r3, 800e884 <_dtoa_r+0x79c>
 800e840:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e842:	2b00      	cmp	r3, #0
 800e844:	f000 80c6 	beq.w	800e9d4 <_dtoa_r+0x8ec>
 800e848:	2c00      	cmp	r4, #0
 800e84a:	f000 80c0 	beq.w	800e9ce <_dtoa_r+0x8e6>
 800e84e:	4629      	mov	r1, r5
 800e850:	4622      	mov	r2, r4
 800e852:	4648      	mov	r0, r9
 800e854:	f000 fd10 	bl	800f278 <__pow5mult>
 800e858:	9a03      	ldr	r2, [sp, #12]
 800e85a:	4601      	mov	r1, r0
 800e85c:	4605      	mov	r5, r0
 800e85e:	4648      	mov	r0, r9
 800e860:	f000 fc68 	bl	800f134 <__multiply>
 800e864:	9903      	ldr	r1, [sp, #12]
 800e866:	4680      	mov	r8, r0
 800e868:	4648      	mov	r0, r9
 800e86a:	f000 fb4f 	bl	800ef0c <_Bfree>
 800e86e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e870:	1b1b      	subs	r3, r3, r4
 800e872:	930a      	str	r3, [sp, #40]	@ 0x28
 800e874:	f000 80b1 	beq.w	800e9da <_dtoa_r+0x8f2>
 800e878:	4641      	mov	r1, r8
 800e87a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e87c:	4648      	mov	r0, r9
 800e87e:	f000 fcfb 	bl	800f278 <__pow5mult>
 800e882:	9003      	str	r0, [sp, #12]
 800e884:	2101      	movs	r1, #1
 800e886:	4648      	mov	r0, r9
 800e888:	f000 fc3e 	bl	800f108 <__i2b>
 800e88c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e88e:	4604      	mov	r4, r0
 800e890:	2b00      	cmp	r3, #0
 800e892:	f000 81d8 	beq.w	800ec46 <_dtoa_r+0xb5e>
 800e896:	461a      	mov	r2, r3
 800e898:	4601      	mov	r1, r0
 800e89a:	4648      	mov	r0, r9
 800e89c:	f000 fcec 	bl	800f278 <__pow5mult>
 800e8a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e8a2:	4604      	mov	r4, r0
 800e8a4:	2b01      	cmp	r3, #1
 800e8a6:	f300 809f 	bgt.w	800e9e8 <_dtoa_r+0x900>
 800e8aa:	9b06      	ldr	r3, [sp, #24]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	f040 8097 	bne.w	800e9e0 <_dtoa_r+0x8f8>
 800e8b2:	9b07      	ldr	r3, [sp, #28]
 800e8b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	f040 8093 	bne.w	800e9e4 <_dtoa_r+0x8fc>
 800e8be:	9b07      	ldr	r3, [sp, #28]
 800e8c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e8c4:	0d1b      	lsrs	r3, r3, #20
 800e8c6:	051b      	lsls	r3, r3, #20
 800e8c8:	b133      	cbz	r3, 800e8d8 <_dtoa_r+0x7f0>
 800e8ca:	9b04      	ldr	r3, [sp, #16]
 800e8cc:	3301      	adds	r3, #1
 800e8ce:	9304      	str	r3, [sp, #16]
 800e8d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8d2:	3301      	adds	r3, #1
 800e8d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8d6:	2301      	movs	r3, #1
 800e8d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800e8da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	f000 81b8 	beq.w	800ec52 <_dtoa_r+0xb6a>
 800e8e2:	6923      	ldr	r3, [r4, #16]
 800e8e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e8e8:	6918      	ldr	r0, [r3, #16]
 800e8ea:	f000 fbc1 	bl	800f070 <__hi0bits>
 800e8ee:	f1c0 0020 	rsb	r0, r0, #32
 800e8f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8f4:	4418      	add	r0, r3
 800e8f6:	f010 001f 	ands.w	r0, r0, #31
 800e8fa:	f000 8082 	beq.w	800ea02 <_dtoa_r+0x91a>
 800e8fe:	f1c0 0320 	rsb	r3, r0, #32
 800e902:	2b04      	cmp	r3, #4
 800e904:	dd73      	ble.n	800e9ee <_dtoa_r+0x906>
 800e906:	9b04      	ldr	r3, [sp, #16]
 800e908:	f1c0 001c 	rsb	r0, r0, #28
 800e90c:	4403      	add	r3, r0
 800e90e:	9304      	str	r3, [sp, #16]
 800e910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e912:	4406      	add	r6, r0
 800e914:	4403      	add	r3, r0
 800e916:	9309      	str	r3, [sp, #36]	@ 0x24
 800e918:	9b04      	ldr	r3, [sp, #16]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	dd05      	ble.n	800e92a <_dtoa_r+0x842>
 800e91e:	461a      	mov	r2, r3
 800e920:	4648      	mov	r0, r9
 800e922:	9903      	ldr	r1, [sp, #12]
 800e924:	f000 fd02 	bl	800f32c <__lshift>
 800e928:	9003      	str	r0, [sp, #12]
 800e92a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	dd05      	ble.n	800e93c <_dtoa_r+0x854>
 800e930:	4621      	mov	r1, r4
 800e932:	461a      	mov	r2, r3
 800e934:	4648      	mov	r0, r9
 800e936:	f000 fcf9 	bl	800f32c <__lshift>
 800e93a:	4604      	mov	r4, r0
 800e93c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d061      	beq.n	800ea06 <_dtoa_r+0x91e>
 800e942:	4621      	mov	r1, r4
 800e944:	9803      	ldr	r0, [sp, #12]
 800e946:	f000 fd5d 	bl	800f404 <__mcmp>
 800e94a:	2800      	cmp	r0, #0
 800e94c:	da5b      	bge.n	800ea06 <_dtoa_r+0x91e>
 800e94e:	2300      	movs	r3, #0
 800e950:	220a      	movs	r2, #10
 800e952:	4648      	mov	r0, r9
 800e954:	9903      	ldr	r1, [sp, #12]
 800e956:	f000 fafb 	bl	800ef50 <__multadd>
 800e95a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e95c:	f107 38ff 	add.w	r8, r7, #4294967295
 800e960:	9003      	str	r0, [sp, #12]
 800e962:	2b00      	cmp	r3, #0
 800e964:	f000 8177 	beq.w	800ec56 <_dtoa_r+0xb6e>
 800e968:	4629      	mov	r1, r5
 800e96a:	2300      	movs	r3, #0
 800e96c:	220a      	movs	r2, #10
 800e96e:	4648      	mov	r0, r9
 800e970:	f000 faee 	bl	800ef50 <__multadd>
 800e974:	f1bb 0f00 	cmp.w	fp, #0
 800e978:	4605      	mov	r5, r0
 800e97a:	dc6f      	bgt.n	800ea5c <_dtoa_r+0x974>
 800e97c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800e97e:	2b02      	cmp	r3, #2
 800e980:	dc49      	bgt.n	800ea16 <_dtoa_r+0x92e>
 800e982:	e06b      	b.n	800ea5c <_dtoa_r+0x974>
 800e984:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e986:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e98a:	e73c      	b.n	800e806 <_dtoa_r+0x71e>
 800e98c:	3fe00000 	.word	0x3fe00000
 800e990:	40240000 	.word	0x40240000
 800e994:	9b08      	ldr	r3, [sp, #32]
 800e996:	1e5c      	subs	r4, r3, #1
 800e998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e99a:	42a3      	cmp	r3, r4
 800e99c:	db09      	blt.n	800e9b2 <_dtoa_r+0x8ca>
 800e99e:	1b1c      	subs	r4, r3, r4
 800e9a0:	9b08      	ldr	r3, [sp, #32]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	f6bf af30 	bge.w	800e808 <_dtoa_r+0x720>
 800e9a8:	9b04      	ldr	r3, [sp, #16]
 800e9aa:	9a08      	ldr	r2, [sp, #32]
 800e9ac:	1a9e      	subs	r6, r3, r2
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	e72b      	b.n	800e80a <_dtoa_r+0x722>
 800e9b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e9b6:	1ae3      	subs	r3, r4, r3
 800e9b8:	441a      	add	r2, r3
 800e9ba:	940a      	str	r4, [sp, #40]	@ 0x28
 800e9bc:	9e04      	ldr	r6, [sp, #16]
 800e9be:	2400      	movs	r4, #0
 800e9c0:	9b08      	ldr	r3, [sp, #32]
 800e9c2:	920e      	str	r2, [sp, #56]	@ 0x38
 800e9c4:	e721      	b.n	800e80a <_dtoa_r+0x722>
 800e9c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e9c8:	9e04      	ldr	r6, [sp, #16]
 800e9ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e9cc:	e728      	b.n	800e820 <_dtoa_r+0x738>
 800e9ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800e9d2:	e751      	b.n	800e878 <_dtoa_r+0x790>
 800e9d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e9d6:	9903      	ldr	r1, [sp, #12]
 800e9d8:	e750      	b.n	800e87c <_dtoa_r+0x794>
 800e9da:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9de:	e751      	b.n	800e884 <_dtoa_r+0x79c>
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	e779      	b.n	800e8d8 <_dtoa_r+0x7f0>
 800e9e4:	9b06      	ldr	r3, [sp, #24]
 800e9e6:	e777      	b.n	800e8d8 <_dtoa_r+0x7f0>
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800e9ec:	e779      	b.n	800e8e2 <_dtoa_r+0x7fa>
 800e9ee:	d093      	beq.n	800e918 <_dtoa_r+0x830>
 800e9f0:	9a04      	ldr	r2, [sp, #16]
 800e9f2:	331c      	adds	r3, #28
 800e9f4:	441a      	add	r2, r3
 800e9f6:	9204      	str	r2, [sp, #16]
 800e9f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9fa:	441e      	add	r6, r3
 800e9fc:	441a      	add	r2, r3
 800e9fe:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea00:	e78a      	b.n	800e918 <_dtoa_r+0x830>
 800ea02:	4603      	mov	r3, r0
 800ea04:	e7f4      	b.n	800e9f0 <_dtoa_r+0x908>
 800ea06:	9b08      	ldr	r3, [sp, #32]
 800ea08:	46b8      	mov	r8, r7
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	dc20      	bgt.n	800ea50 <_dtoa_r+0x968>
 800ea0e:	469b      	mov	fp, r3
 800ea10:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ea12:	2b02      	cmp	r3, #2
 800ea14:	dd1e      	ble.n	800ea54 <_dtoa_r+0x96c>
 800ea16:	f1bb 0f00 	cmp.w	fp, #0
 800ea1a:	f47f adb1 	bne.w	800e580 <_dtoa_r+0x498>
 800ea1e:	4621      	mov	r1, r4
 800ea20:	465b      	mov	r3, fp
 800ea22:	2205      	movs	r2, #5
 800ea24:	4648      	mov	r0, r9
 800ea26:	f000 fa93 	bl	800ef50 <__multadd>
 800ea2a:	4601      	mov	r1, r0
 800ea2c:	4604      	mov	r4, r0
 800ea2e:	9803      	ldr	r0, [sp, #12]
 800ea30:	f000 fce8 	bl	800f404 <__mcmp>
 800ea34:	2800      	cmp	r0, #0
 800ea36:	f77f ada3 	ble.w	800e580 <_dtoa_r+0x498>
 800ea3a:	4656      	mov	r6, sl
 800ea3c:	2331      	movs	r3, #49	@ 0x31
 800ea3e:	f108 0801 	add.w	r8, r8, #1
 800ea42:	f806 3b01 	strb.w	r3, [r6], #1
 800ea46:	e59f      	b.n	800e588 <_dtoa_r+0x4a0>
 800ea48:	46b8      	mov	r8, r7
 800ea4a:	9c08      	ldr	r4, [sp, #32]
 800ea4c:	4625      	mov	r5, r4
 800ea4e:	e7f4      	b.n	800ea3a <_dtoa_r+0x952>
 800ea50:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ea54:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	f000 8101 	beq.w	800ec5e <_dtoa_r+0xb76>
 800ea5c:	2e00      	cmp	r6, #0
 800ea5e:	dd05      	ble.n	800ea6c <_dtoa_r+0x984>
 800ea60:	4629      	mov	r1, r5
 800ea62:	4632      	mov	r2, r6
 800ea64:	4648      	mov	r0, r9
 800ea66:	f000 fc61 	bl	800f32c <__lshift>
 800ea6a:	4605      	mov	r5, r0
 800ea6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d05c      	beq.n	800eb2c <_dtoa_r+0xa44>
 800ea72:	4648      	mov	r0, r9
 800ea74:	6869      	ldr	r1, [r5, #4]
 800ea76:	f000 fa09 	bl	800ee8c <_Balloc>
 800ea7a:	4606      	mov	r6, r0
 800ea7c:	b928      	cbnz	r0, 800ea8a <_dtoa_r+0x9a2>
 800ea7e:	4602      	mov	r2, r0
 800ea80:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ea84:	4b80      	ldr	r3, [pc, #512]	@ (800ec88 <_dtoa_r+0xba0>)
 800ea86:	f7ff bb43 	b.w	800e110 <_dtoa_r+0x28>
 800ea8a:	692a      	ldr	r2, [r5, #16]
 800ea8c:	f105 010c 	add.w	r1, r5, #12
 800ea90:	3202      	adds	r2, #2
 800ea92:	0092      	lsls	r2, r2, #2
 800ea94:	300c      	adds	r0, #12
 800ea96:	f002 f915 	bl	8010cc4 <memcpy>
 800ea9a:	2201      	movs	r2, #1
 800ea9c:	4631      	mov	r1, r6
 800ea9e:	4648      	mov	r0, r9
 800eaa0:	f000 fc44 	bl	800f32c <__lshift>
 800eaa4:	462f      	mov	r7, r5
 800eaa6:	4605      	mov	r5, r0
 800eaa8:	f10a 0301 	add.w	r3, sl, #1
 800eaac:	9304      	str	r3, [sp, #16]
 800eaae:	eb0a 030b 	add.w	r3, sl, fp
 800eab2:	930a      	str	r3, [sp, #40]	@ 0x28
 800eab4:	9b06      	ldr	r3, [sp, #24]
 800eab6:	f003 0301 	and.w	r3, r3, #1
 800eaba:	9309      	str	r3, [sp, #36]	@ 0x24
 800eabc:	9b04      	ldr	r3, [sp, #16]
 800eabe:	4621      	mov	r1, r4
 800eac0:	9803      	ldr	r0, [sp, #12]
 800eac2:	f103 3bff 	add.w	fp, r3, #4294967295
 800eac6:	f7ff fa85 	bl	800dfd4 <quorem>
 800eaca:	4603      	mov	r3, r0
 800eacc:	4639      	mov	r1, r7
 800eace:	3330      	adds	r3, #48	@ 0x30
 800ead0:	9006      	str	r0, [sp, #24]
 800ead2:	9803      	ldr	r0, [sp, #12]
 800ead4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ead6:	f000 fc95 	bl	800f404 <__mcmp>
 800eada:	462a      	mov	r2, r5
 800eadc:	9008      	str	r0, [sp, #32]
 800eade:	4621      	mov	r1, r4
 800eae0:	4648      	mov	r0, r9
 800eae2:	f000 fcab 	bl	800f43c <__mdiff>
 800eae6:	68c2      	ldr	r2, [r0, #12]
 800eae8:	4606      	mov	r6, r0
 800eaea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eaec:	bb02      	cbnz	r2, 800eb30 <_dtoa_r+0xa48>
 800eaee:	4601      	mov	r1, r0
 800eaf0:	9803      	ldr	r0, [sp, #12]
 800eaf2:	f000 fc87 	bl	800f404 <__mcmp>
 800eaf6:	4602      	mov	r2, r0
 800eaf8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eafa:	4631      	mov	r1, r6
 800eafc:	4648      	mov	r0, r9
 800eafe:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800eb02:	f000 fa03 	bl	800ef0c <_Bfree>
 800eb06:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800eb08:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800eb0a:	9e04      	ldr	r6, [sp, #16]
 800eb0c:	ea42 0103 	orr.w	r1, r2, r3
 800eb10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb12:	4319      	orrs	r1, r3
 800eb14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eb16:	d10d      	bne.n	800eb34 <_dtoa_r+0xa4c>
 800eb18:	2b39      	cmp	r3, #57	@ 0x39
 800eb1a:	d027      	beq.n	800eb6c <_dtoa_r+0xa84>
 800eb1c:	9a08      	ldr	r2, [sp, #32]
 800eb1e:	2a00      	cmp	r2, #0
 800eb20:	dd01      	ble.n	800eb26 <_dtoa_r+0xa3e>
 800eb22:	9b06      	ldr	r3, [sp, #24]
 800eb24:	3331      	adds	r3, #49	@ 0x31
 800eb26:	f88b 3000 	strb.w	r3, [fp]
 800eb2a:	e52e      	b.n	800e58a <_dtoa_r+0x4a2>
 800eb2c:	4628      	mov	r0, r5
 800eb2e:	e7b9      	b.n	800eaa4 <_dtoa_r+0x9bc>
 800eb30:	2201      	movs	r2, #1
 800eb32:	e7e2      	b.n	800eafa <_dtoa_r+0xa12>
 800eb34:	9908      	ldr	r1, [sp, #32]
 800eb36:	2900      	cmp	r1, #0
 800eb38:	db04      	blt.n	800eb44 <_dtoa_r+0xa5c>
 800eb3a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800eb3c:	4301      	orrs	r1, r0
 800eb3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb40:	4301      	orrs	r1, r0
 800eb42:	d120      	bne.n	800eb86 <_dtoa_r+0xa9e>
 800eb44:	2a00      	cmp	r2, #0
 800eb46:	ddee      	ble.n	800eb26 <_dtoa_r+0xa3e>
 800eb48:	2201      	movs	r2, #1
 800eb4a:	9903      	ldr	r1, [sp, #12]
 800eb4c:	4648      	mov	r0, r9
 800eb4e:	9304      	str	r3, [sp, #16]
 800eb50:	f000 fbec 	bl	800f32c <__lshift>
 800eb54:	4621      	mov	r1, r4
 800eb56:	9003      	str	r0, [sp, #12]
 800eb58:	f000 fc54 	bl	800f404 <__mcmp>
 800eb5c:	2800      	cmp	r0, #0
 800eb5e:	9b04      	ldr	r3, [sp, #16]
 800eb60:	dc02      	bgt.n	800eb68 <_dtoa_r+0xa80>
 800eb62:	d1e0      	bne.n	800eb26 <_dtoa_r+0xa3e>
 800eb64:	07da      	lsls	r2, r3, #31
 800eb66:	d5de      	bpl.n	800eb26 <_dtoa_r+0xa3e>
 800eb68:	2b39      	cmp	r3, #57	@ 0x39
 800eb6a:	d1da      	bne.n	800eb22 <_dtoa_r+0xa3a>
 800eb6c:	2339      	movs	r3, #57	@ 0x39
 800eb6e:	f88b 3000 	strb.w	r3, [fp]
 800eb72:	4633      	mov	r3, r6
 800eb74:	461e      	mov	r6, r3
 800eb76:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800eb7a:	3b01      	subs	r3, #1
 800eb7c:	2a39      	cmp	r2, #57	@ 0x39
 800eb7e:	d04e      	beq.n	800ec1e <_dtoa_r+0xb36>
 800eb80:	3201      	adds	r2, #1
 800eb82:	701a      	strb	r2, [r3, #0]
 800eb84:	e501      	b.n	800e58a <_dtoa_r+0x4a2>
 800eb86:	2a00      	cmp	r2, #0
 800eb88:	dd03      	ble.n	800eb92 <_dtoa_r+0xaaa>
 800eb8a:	2b39      	cmp	r3, #57	@ 0x39
 800eb8c:	d0ee      	beq.n	800eb6c <_dtoa_r+0xa84>
 800eb8e:	3301      	adds	r3, #1
 800eb90:	e7c9      	b.n	800eb26 <_dtoa_r+0xa3e>
 800eb92:	9a04      	ldr	r2, [sp, #16]
 800eb94:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800eb96:	f802 3c01 	strb.w	r3, [r2, #-1]
 800eb9a:	428a      	cmp	r2, r1
 800eb9c:	d028      	beq.n	800ebf0 <_dtoa_r+0xb08>
 800eb9e:	2300      	movs	r3, #0
 800eba0:	220a      	movs	r2, #10
 800eba2:	9903      	ldr	r1, [sp, #12]
 800eba4:	4648      	mov	r0, r9
 800eba6:	f000 f9d3 	bl	800ef50 <__multadd>
 800ebaa:	42af      	cmp	r7, r5
 800ebac:	9003      	str	r0, [sp, #12]
 800ebae:	f04f 0300 	mov.w	r3, #0
 800ebb2:	f04f 020a 	mov.w	r2, #10
 800ebb6:	4639      	mov	r1, r7
 800ebb8:	4648      	mov	r0, r9
 800ebba:	d107      	bne.n	800ebcc <_dtoa_r+0xae4>
 800ebbc:	f000 f9c8 	bl	800ef50 <__multadd>
 800ebc0:	4607      	mov	r7, r0
 800ebc2:	4605      	mov	r5, r0
 800ebc4:	9b04      	ldr	r3, [sp, #16]
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	9304      	str	r3, [sp, #16]
 800ebca:	e777      	b.n	800eabc <_dtoa_r+0x9d4>
 800ebcc:	f000 f9c0 	bl	800ef50 <__multadd>
 800ebd0:	4629      	mov	r1, r5
 800ebd2:	4607      	mov	r7, r0
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	220a      	movs	r2, #10
 800ebd8:	4648      	mov	r0, r9
 800ebda:	f000 f9b9 	bl	800ef50 <__multadd>
 800ebde:	4605      	mov	r5, r0
 800ebe0:	e7f0      	b.n	800ebc4 <_dtoa_r+0xadc>
 800ebe2:	f1bb 0f00 	cmp.w	fp, #0
 800ebe6:	bfcc      	ite	gt
 800ebe8:	465e      	movgt	r6, fp
 800ebea:	2601      	movle	r6, #1
 800ebec:	2700      	movs	r7, #0
 800ebee:	4456      	add	r6, sl
 800ebf0:	2201      	movs	r2, #1
 800ebf2:	9903      	ldr	r1, [sp, #12]
 800ebf4:	4648      	mov	r0, r9
 800ebf6:	9304      	str	r3, [sp, #16]
 800ebf8:	f000 fb98 	bl	800f32c <__lshift>
 800ebfc:	4621      	mov	r1, r4
 800ebfe:	9003      	str	r0, [sp, #12]
 800ec00:	f000 fc00 	bl	800f404 <__mcmp>
 800ec04:	2800      	cmp	r0, #0
 800ec06:	dcb4      	bgt.n	800eb72 <_dtoa_r+0xa8a>
 800ec08:	d102      	bne.n	800ec10 <_dtoa_r+0xb28>
 800ec0a:	9b04      	ldr	r3, [sp, #16]
 800ec0c:	07db      	lsls	r3, r3, #31
 800ec0e:	d4b0      	bmi.n	800eb72 <_dtoa_r+0xa8a>
 800ec10:	4633      	mov	r3, r6
 800ec12:	461e      	mov	r6, r3
 800ec14:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec18:	2a30      	cmp	r2, #48	@ 0x30
 800ec1a:	d0fa      	beq.n	800ec12 <_dtoa_r+0xb2a>
 800ec1c:	e4b5      	b.n	800e58a <_dtoa_r+0x4a2>
 800ec1e:	459a      	cmp	sl, r3
 800ec20:	d1a8      	bne.n	800eb74 <_dtoa_r+0xa8c>
 800ec22:	2331      	movs	r3, #49	@ 0x31
 800ec24:	f108 0801 	add.w	r8, r8, #1
 800ec28:	f88a 3000 	strb.w	r3, [sl]
 800ec2c:	e4ad      	b.n	800e58a <_dtoa_r+0x4a2>
 800ec2e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ec30:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ec8c <_dtoa_r+0xba4>
 800ec34:	b11b      	cbz	r3, 800ec3e <_dtoa_r+0xb56>
 800ec36:	f10a 0308 	add.w	r3, sl, #8
 800ec3a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ec3c:	6013      	str	r3, [r2, #0]
 800ec3e:	4650      	mov	r0, sl
 800ec40:	b017      	add	sp, #92	@ 0x5c
 800ec42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ec48:	2b01      	cmp	r3, #1
 800ec4a:	f77f ae2e 	ble.w	800e8aa <_dtoa_r+0x7c2>
 800ec4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ec50:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec52:	2001      	movs	r0, #1
 800ec54:	e64d      	b.n	800e8f2 <_dtoa_r+0x80a>
 800ec56:	f1bb 0f00 	cmp.w	fp, #0
 800ec5a:	f77f aed9 	ble.w	800ea10 <_dtoa_r+0x928>
 800ec5e:	4656      	mov	r6, sl
 800ec60:	4621      	mov	r1, r4
 800ec62:	9803      	ldr	r0, [sp, #12]
 800ec64:	f7ff f9b6 	bl	800dfd4 <quorem>
 800ec68:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ec6c:	f806 3b01 	strb.w	r3, [r6], #1
 800ec70:	eba6 020a 	sub.w	r2, r6, sl
 800ec74:	4593      	cmp	fp, r2
 800ec76:	ddb4      	ble.n	800ebe2 <_dtoa_r+0xafa>
 800ec78:	2300      	movs	r3, #0
 800ec7a:	220a      	movs	r2, #10
 800ec7c:	4648      	mov	r0, r9
 800ec7e:	9903      	ldr	r1, [sp, #12]
 800ec80:	f000 f966 	bl	800ef50 <__multadd>
 800ec84:	9003      	str	r0, [sp, #12]
 800ec86:	e7eb      	b.n	800ec60 <_dtoa_r+0xb78>
 800ec88:	08013aeb 	.word	0x08013aeb
 800ec8c:	08013a6f 	.word	0x08013a6f

0800ec90 <_free_r>:
 800ec90:	b538      	push	{r3, r4, r5, lr}
 800ec92:	4605      	mov	r5, r0
 800ec94:	2900      	cmp	r1, #0
 800ec96:	d040      	beq.n	800ed1a <_free_r+0x8a>
 800ec98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec9c:	1f0c      	subs	r4, r1, #4
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	bfb8      	it	lt
 800eca2:	18e4      	addlt	r4, r4, r3
 800eca4:	f000 f8e6 	bl	800ee74 <__malloc_lock>
 800eca8:	4a1c      	ldr	r2, [pc, #112]	@ (800ed1c <_free_r+0x8c>)
 800ecaa:	6813      	ldr	r3, [r2, #0]
 800ecac:	b933      	cbnz	r3, 800ecbc <_free_r+0x2c>
 800ecae:	6063      	str	r3, [r4, #4]
 800ecb0:	6014      	str	r4, [r2, #0]
 800ecb2:	4628      	mov	r0, r5
 800ecb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ecb8:	f000 b8e2 	b.w	800ee80 <__malloc_unlock>
 800ecbc:	42a3      	cmp	r3, r4
 800ecbe:	d908      	bls.n	800ecd2 <_free_r+0x42>
 800ecc0:	6820      	ldr	r0, [r4, #0]
 800ecc2:	1821      	adds	r1, r4, r0
 800ecc4:	428b      	cmp	r3, r1
 800ecc6:	bf01      	itttt	eq
 800ecc8:	6819      	ldreq	r1, [r3, #0]
 800ecca:	685b      	ldreq	r3, [r3, #4]
 800eccc:	1809      	addeq	r1, r1, r0
 800ecce:	6021      	streq	r1, [r4, #0]
 800ecd0:	e7ed      	b.n	800ecae <_free_r+0x1e>
 800ecd2:	461a      	mov	r2, r3
 800ecd4:	685b      	ldr	r3, [r3, #4]
 800ecd6:	b10b      	cbz	r3, 800ecdc <_free_r+0x4c>
 800ecd8:	42a3      	cmp	r3, r4
 800ecda:	d9fa      	bls.n	800ecd2 <_free_r+0x42>
 800ecdc:	6811      	ldr	r1, [r2, #0]
 800ecde:	1850      	adds	r0, r2, r1
 800ece0:	42a0      	cmp	r0, r4
 800ece2:	d10b      	bne.n	800ecfc <_free_r+0x6c>
 800ece4:	6820      	ldr	r0, [r4, #0]
 800ece6:	4401      	add	r1, r0
 800ece8:	1850      	adds	r0, r2, r1
 800ecea:	4283      	cmp	r3, r0
 800ecec:	6011      	str	r1, [r2, #0]
 800ecee:	d1e0      	bne.n	800ecb2 <_free_r+0x22>
 800ecf0:	6818      	ldr	r0, [r3, #0]
 800ecf2:	685b      	ldr	r3, [r3, #4]
 800ecf4:	4408      	add	r0, r1
 800ecf6:	6010      	str	r0, [r2, #0]
 800ecf8:	6053      	str	r3, [r2, #4]
 800ecfa:	e7da      	b.n	800ecb2 <_free_r+0x22>
 800ecfc:	d902      	bls.n	800ed04 <_free_r+0x74>
 800ecfe:	230c      	movs	r3, #12
 800ed00:	602b      	str	r3, [r5, #0]
 800ed02:	e7d6      	b.n	800ecb2 <_free_r+0x22>
 800ed04:	6820      	ldr	r0, [r4, #0]
 800ed06:	1821      	adds	r1, r4, r0
 800ed08:	428b      	cmp	r3, r1
 800ed0a:	bf01      	itttt	eq
 800ed0c:	6819      	ldreq	r1, [r3, #0]
 800ed0e:	685b      	ldreq	r3, [r3, #4]
 800ed10:	1809      	addeq	r1, r1, r0
 800ed12:	6021      	streq	r1, [r4, #0]
 800ed14:	6063      	str	r3, [r4, #4]
 800ed16:	6054      	str	r4, [r2, #4]
 800ed18:	e7cb      	b.n	800ecb2 <_free_r+0x22>
 800ed1a:	bd38      	pop	{r3, r4, r5, pc}
 800ed1c:	2000097c 	.word	0x2000097c

0800ed20 <malloc>:
 800ed20:	4b02      	ldr	r3, [pc, #8]	@ (800ed2c <malloc+0xc>)
 800ed22:	4601      	mov	r1, r0
 800ed24:	6818      	ldr	r0, [r3, #0]
 800ed26:	f000 b825 	b.w	800ed74 <_malloc_r>
 800ed2a:	bf00      	nop
 800ed2c:	200000bc 	.word	0x200000bc

0800ed30 <sbrk_aligned>:
 800ed30:	b570      	push	{r4, r5, r6, lr}
 800ed32:	4e0f      	ldr	r6, [pc, #60]	@ (800ed70 <sbrk_aligned+0x40>)
 800ed34:	460c      	mov	r4, r1
 800ed36:	6831      	ldr	r1, [r6, #0]
 800ed38:	4605      	mov	r5, r0
 800ed3a:	b911      	cbnz	r1, 800ed42 <sbrk_aligned+0x12>
 800ed3c:	f001 ffb2 	bl	8010ca4 <_sbrk_r>
 800ed40:	6030      	str	r0, [r6, #0]
 800ed42:	4621      	mov	r1, r4
 800ed44:	4628      	mov	r0, r5
 800ed46:	f001 ffad 	bl	8010ca4 <_sbrk_r>
 800ed4a:	1c43      	adds	r3, r0, #1
 800ed4c:	d103      	bne.n	800ed56 <sbrk_aligned+0x26>
 800ed4e:	f04f 34ff 	mov.w	r4, #4294967295
 800ed52:	4620      	mov	r0, r4
 800ed54:	bd70      	pop	{r4, r5, r6, pc}
 800ed56:	1cc4      	adds	r4, r0, #3
 800ed58:	f024 0403 	bic.w	r4, r4, #3
 800ed5c:	42a0      	cmp	r0, r4
 800ed5e:	d0f8      	beq.n	800ed52 <sbrk_aligned+0x22>
 800ed60:	1a21      	subs	r1, r4, r0
 800ed62:	4628      	mov	r0, r5
 800ed64:	f001 ff9e 	bl	8010ca4 <_sbrk_r>
 800ed68:	3001      	adds	r0, #1
 800ed6a:	d1f2      	bne.n	800ed52 <sbrk_aligned+0x22>
 800ed6c:	e7ef      	b.n	800ed4e <sbrk_aligned+0x1e>
 800ed6e:	bf00      	nop
 800ed70:	20000978 	.word	0x20000978

0800ed74 <_malloc_r>:
 800ed74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed78:	1ccd      	adds	r5, r1, #3
 800ed7a:	f025 0503 	bic.w	r5, r5, #3
 800ed7e:	3508      	adds	r5, #8
 800ed80:	2d0c      	cmp	r5, #12
 800ed82:	bf38      	it	cc
 800ed84:	250c      	movcc	r5, #12
 800ed86:	2d00      	cmp	r5, #0
 800ed88:	4606      	mov	r6, r0
 800ed8a:	db01      	blt.n	800ed90 <_malloc_r+0x1c>
 800ed8c:	42a9      	cmp	r1, r5
 800ed8e:	d904      	bls.n	800ed9a <_malloc_r+0x26>
 800ed90:	230c      	movs	r3, #12
 800ed92:	6033      	str	r3, [r6, #0]
 800ed94:	2000      	movs	r0, #0
 800ed96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ee70 <_malloc_r+0xfc>
 800ed9e:	f000 f869 	bl	800ee74 <__malloc_lock>
 800eda2:	f8d8 3000 	ldr.w	r3, [r8]
 800eda6:	461c      	mov	r4, r3
 800eda8:	bb44      	cbnz	r4, 800edfc <_malloc_r+0x88>
 800edaa:	4629      	mov	r1, r5
 800edac:	4630      	mov	r0, r6
 800edae:	f7ff ffbf 	bl	800ed30 <sbrk_aligned>
 800edb2:	1c43      	adds	r3, r0, #1
 800edb4:	4604      	mov	r4, r0
 800edb6:	d158      	bne.n	800ee6a <_malloc_r+0xf6>
 800edb8:	f8d8 4000 	ldr.w	r4, [r8]
 800edbc:	4627      	mov	r7, r4
 800edbe:	2f00      	cmp	r7, #0
 800edc0:	d143      	bne.n	800ee4a <_malloc_r+0xd6>
 800edc2:	2c00      	cmp	r4, #0
 800edc4:	d04b      	beq.n	800ee5e <_malloc_r+0xea>
 800edc6:	6823      	ldr	r3, [r4, #0]
 800edc8:	4639      	mov	r1, r7
 800edca:	4630      	mov	r0, r6
 800edcc:	eb04 0903 	add.w	r9, r4, r3
 800edd0:	f001 ff68 	bl	8010ca4 <_sbrk_r>
 800edd4:	4581      	cmp	r9, r0
 800edd6:	d142      	bne.n	800ee5e <_malloc_r+0xea>
 800edd8:	6821      	ldr	r1, [r4, #0]
 800edda:	4630      	mov	r0, r6
 800eddc:	1a6d      	subs	r5, r5, r1
 800edde:	4629      	mov	r1, r5
 800ede0:	f7ff ffa6 	bl	800ed30 <sbrk_aligned>
 800ede4:	3001      	adds	r0, #1
 800ede6:	d03a      	beq.n	800ee5e <_malloc_r+0xea>
 800ede8:	6823      	ldr	r3, [r4, #0]
 800edea:	442b      	add	r3, r5
 800edec:	6023      	str	r3, [r4, #0]
 800edee:	f8d8 3000 	ldr.w	r3, [r8]
 800edf2:	685a      	ldr	r2, [r3, #4]
 800edf4:	bb62      	cbnz	r2, 800ee50 <_malloc_r+0xdc>
 800edf6:	f8c8 7000 	str.w	r7, [r8]
 800edfa:	e00f      	b.n	800ee1c <_malloc_r+0xa8>
 800edfc:	6822      	ldr	r2, [r4, #0]
 800edfe:	1b52      	subs	r2, r2, r5
 800ee00:	d420      	bmi.n	800ee44 <_malloc_r+0xd0>
 800ee02:	2a0b      	cmp	r2, #11
 800ee04:	d917      	bls.n	800ee36 <_malloc_r+0xc2>
 800ee06:	1961      	adds	r1, r4, r5
 800ee08:	42a3      	cmp	r3, r4
 800ee0a:	6025      	str	r5, [r4, #0]
 800ee0c:	bf18      	it	ne
 800ee0e:	6059      	strne	r1, [r3, #4]
 800ee10:	6863      	ldr	r3, [r4, #4]
 800ee12:	bf08      	it	eq
 800ee14:	f8c8 1000 	streq.w	r1, [r8]
 800ee18:	5162      	str	r2, [r4, r5]
 800ee1a:	604b      	str	r3, [r1, #4]
 800ee1c:	4630      	mov	r0, r6
 800ee1e:	f000 f82f 	bl	800ee80 <__malloc_unlock>
 800ee22:	f104 000b 	add.w	r0, r4, #11
 800ee26:	1d23      	adds	r3, r4, #4
 800ee28:	f020 0007 	bic.w	r0, r0, #7
 800ee2c:	1ac2      	subs	r2, r0, r3
 800ee2e:	bf1c      	itt	ne
 800ee30:	1a1b      	subne	r3, r3, r0
 800ee32:	50a3      	strne	r3, [r4, r2]
 800ee34:	e7af      	b.n	800ed96 <_malloc_r+0x22>
 800ee36:	6862      	ldr	r2, [r4, #4]
 800ee38:	42a3      	cmp	r3, r4
 800ee3a:	bf0c      	ite	eq
 800ee3c:	f8c8 2000 	streq.w	r2, [r8]
 800ee40:	605a      	strne	r2, [r3, #4]
 800ee42:	e7eb      	b.n	800ee1c <_malloc_r+0xa8>
 800ee44:	4623      	mov	r3, r4
 800ee46:	6864      	ldr	r4, [r4, #4]
 800ee48:	e7ae      	b.n	800eda8 <_malloc_r+0x34>
 800ee4a:	463c      	mov	r4, r7
 800ee4c:	687f      	ldr	r7, [r7, #4]
 800ee4e:	e7b6      	b.n	800edbe <_malloc_r+0x4a>
 800ee50:	461a      	mov	r2, r3
 800ee52:	685b      	ldr	r3, [r3, #4]
 800ee54:	42a3      	cmp	r3, r4
 800ee56:	d1fb      	bne.n	800ee50 <_malloc_r+0xdc>
 800ee58:	2300      	movs	r3, #0
 800ee5a:	6053      	str	r3, [r2, #4]
 800ee5c:	e7de      	b.n	800ee1c <_malloc_r+0xa8>
 800ee5e:	230c      	movs	r3, #12
 800ee60:	4630      	mov	r0, r6
 800ee62:	6033      	str	r3, [r6, #0]
 800ee64:	f000 f80c 	bl	800ee80 <__malloc_unlock>
 800ee68:	e794      	b.n	800ed94 <_malloc_r+0x20>
 800ee6a:	6005      	str	r5, [r0, #0]
 800ee6c:	e7d6      	b.n	800ee1c <_malloc_r+0xa8>
 800ee6e:	bf00      	nop
 800ee70:	2000097c 	.word	0x2000097c

0800ee74 <__malloc_lock>:
 800ee74:	4801      	ldr	r0, [pc, #4]	@ (800ee7c <__malloc_lock+0x8>)
 800ee76:	f7ff b898 	b.w	800dfaa <__retarget_lock_acquire_recursive>
 800ee7a:	bf00      	nop
 800ee7c:	20000974 	.word	0x20000974

0800ee80 <__malloc_unlock>:
 800ee80:	4801      	ldr	r0, [pc, #4]	@ (800ee88 <__malloc_unlock+0x8>)
 800ee82:	f7ff b893 	b.w	800dfac <__retarget_lock_release_recursive>
 800ee86:	bf00      	nop
 800ee88:	20000974 	.word	0x20000974

0800ee8c <_Balloc>:
 800ee8c:	b570      	push	{r4, r5, r6, lr}
 800ee8e:	69c6      	ldr	r6, [r0, #28]
 800ee90:	4604      	mov	r4, r0
 800ee92:	460d      	mov	r5, r1
 800ee94:	b976      	cbnz	r6, 800eeb4 <_Balloc+0x28>
 800ee96:	2010      	movs	r0, #16
 800ee98:	f7ff ff42 	bl	800ed20 <malloc>
 800ee9c:	4602      	mov	r2, r0
 800ee9e:	61e0      	str	r0, [r4, #28]
 800eea0:	b920      	cbnz	r0, 800eeac <_Balloc+0x20>
 800eea2:	216b      	movs	r1, #107	@ 0x6b
 800eea4:	4b17      	ldr	r3, [pc, #92]	@ (800ef04 <_Balloc+0x78>)
 800eea6:	4818      	ldr	r0, [pc, #96]	@ (800ef08 <_Balloc+0x7c>)
 800eea8:	f001 ff20 	bl	8010cec <__assert_func>
 800eeac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eeb0:	6006      	str	r6, [r0, #0]
 800eeb2:	60c6      	str	r6, [r0, #12]
 800eeb4:	69e6      	ldr	r6, [r4, #28]
 800eeb6:	68f3      	ldr	r3, [r6, #12]
 800eeb8:	b183      	cbz	r3, 800eedc <_Balloc+0x50>
 800eeba:	69e3      	ldr	r3, [r4, #28]
 800eebc:	68db      	ldr	r3, [r3, #12]
 800eebe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eec2:	b9b8      	cbnz	r0, 800eef4 <_Balloc+0x68>
 800eec4:	2101      	movs	r1, #1
 800eec6:	fa01 f605 	lsl.w	r6, r1, r5
 800eeca:	1d72      	adds	r2, r6, #5
 800eecc:	4620      	mov	r0, r4
 800eece:	0092      	lsls	r2, r2, #2
 800eed0:	f001 ff2a 	bl	8010d28 <_calloc_r>
 800eed4:	b160      	cbz	r0, 800eef0 <_Balloc+0x64>
 800eed6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eeda:	e00e      	b.n	800eefa <_Balloc+0x6e>
 800eedc:	2221      	movs	r2, #33	@ 0x21
 800eede:	2104      	movs	r1, #4
 800eee0:	4620      	mov	r0, r4
 800eee2:	f001 ff21 	bl	8010d28 <_calloc_r>
 800eee6:	69e3      	ldr	r3, [r4, #28]
 800eee8:	60f0      	str	r0, [r6, #12]
 800eeea:	68db      	ldr	r3, [r3, #12]
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d1e4      	bne.n	800eeba <_Balloc+0x2e>
 800eef0:	2000      	movs	r0, #0
 800eef2:	bd70      	pop	{r4, r5, r6, pc}
 800eef4:	6802      	ldr	r2, [r0, #0]
 800eef6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eefa:	2300      	movs	r3, #0
 800eefc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ef00:	e7f7      	b.n	800eef2 <_Balloc+0x66>
 800ef02:	bf00      	nop
 800ef04:	08013a7c 	.word	0x08013a7c
 800ef08:	08013afc 	.word	0x08013afc

0800ef0c <_Bfree>:
 800ef0c:	b570      	push	{r4, r5, r6, lr}
 800ef0e:	69c6      	ldr	r6, [r0, #28]
 800ef10:	4605      	mov	r5, r0
 800ef12:	460c      	mov	r4, r1
 800ef14:	b976      	cbnz	r6, 800ef34 <_Bfree+0x28>
 800ef16:	2010      	movs	r0, #16
 800ef18:	f7ff ff02 	bl	800ed20 <malloc>
 800ef1c:	4602      	mov	r2, r0
 800ef1e:	61e8      	str	r0, [r5, #28]
 800ef20:	b920      	cbnz	r0, 800ef2c <_Bfree+0x20>
 800ef22:	218f      	movs	r1, #143	@ 0x8f
 800ef24:	4b08      	ldr	r3, [pc, #32]	@ (800ef48 <_Bfree+0x3c>)
 800ef26:	4809      	ldr	r0, [pc, #36]	@ (800ef4c <_Bfree+0x40>)
 800ef28:	f001 fee0 	bl	8010cec <__assert_func>
 800ef2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef30:	6006      	str	r6, [r0, #0]
 800ef32:	60c6      	str	r6, [r0, #12]
 800ef34:	b13c      	cbz	r4, 800ef46 <_Bfree+0x3a>
 800ef36:	69eb      	ldr	r3, [r5, #28]
 800ef38:	6862      	ldr	r2, [r4, #4]
 800ef3a:	68db      	ldr	r3, [r3, #12]
 800ef3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef40:	6021      	str	r1, [r4, #0]
 800ef42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ef46:	bd70      	pop	{r4, r5, r6, pc}
 800ef48:	08013a7c 	.word	0x08013a7c
 800ef4c:	08013afc 	.word	0x08013afc

0800ef50 <__multadd>:
 800ef50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef54:	4607      	mov	r7, r0
 800ef56:	460c      	mov	r4, r1
 800ef58:	461e      	mov	r6, r3
 800ef5a:	2000      	movs	r0, #0
 800ef5c:	690d      	ldr	r5, [r1, #16]
 800ef5e:	f101 0c14 	add.w	ip, r1, #20
 800ef62:	f8dc 3000 	ldr.w	r3, [ip]
 800ef66:	3001      	adds	r0, #1
 800ef68:	b299      	uxth	r1, r3
 800ef6a:	fb02 6101 	mla	r1, r2, r1, r6
 800ef6e:	0c1e      	lsrs	r6, r3, #16
 800ef70:	0c0b      	lsrs	r3, r1, #16
 800ef72:	fb02 3306 	mla	r3, r2, r6, r3
 800ef76:	b289      	uxth	r1, r1
 800ef78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ef7c:	4285      	cmp	r5, r0
 800ef7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ef82:	f84c 1b04 	str.w	r1, [ip], #4
 800ef86:	dcec      	bgt.n	800ef62 <__multadd+0x12>
 800ef88:	b30e      	cbz	r6, 800efce <__multadd+0x7e>
 800ef8a:	68a3      	ldr	r3, [r4, #8]
 800ef8c:	42ab      	cmp	r3, r5
 800ef8e:	dc19      	bgt.n	800efc4 <__multadd+0x74>
 800ef90:	6861      	ldr	r1, [r4, #4]
 800ef92:	4638      	mov	r0, r7
 800ef94:	3101      	adds	r1, #1
 800ef96:	f7ff ff79 	bl	800ee8c <_Balloc>
 800ef9a:	4680      	mov	r8, r0
 800ef9c:	b928      	cbnz	r0, 800efaa <__multadd+0x5a>
 800ef9e:	4602      	mov	r2, r0
 800efa0:	21ba      	movs	r1, #186	@ 0xba
 800efa2:	4b0c      	ldr	r3, [pc, #48]	@ (800efd4 <__multadd+0x84>)
 800efa4:	480c      	ldr	r0, [pc, #48]	@ (800efd8 <__multadd+0x88>)
 800efa6:	f001 fea1 	bl	8010cec <__assert_func>
 800efaa:	6922      	ldr	r2, [r4, #16]
 800efac:	f104 010c 	add.w	r1, r4, #12
 800efb0:	3202      	adds	r2, #2
 800efb2:	0092      	lsls	r2, r2, #2
 800efb4:	300c      	adds	r0, #12
 800efb6:	f001 fe85 	bl	8010cc4 <memcpy>
 800efba:	4621      	mov	r1, r4
 800efbc:	4638      	mov	r0, r7
 800efbe:	f7ff ffa5 	bl	800ef0c <_Bfree>
 800efc2:	4644      	mov	r4, r8
 800efc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800efc8:	3501      	adds	r5, #1
 800efca:	615e      	str	r6, [r3, #20]
 800efcc:	6125      	str	r5, [r4, #16]
 800efce:	4620      	mov	r0, r4
 800efd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efd4:	08013aeb 	.word	0x08013aeb
 800efd8:	08013afc 	.word	0x08013afc

0800efdc <__s2b>:
 800efdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efe0:	4615      	mov	r5, r2
 800efe2:	2209      	movs	r2, #9
 800efe4:	461f      	mov	r7, r3
 800efe6:	3308      	adds	r3, #8
 800efe8:	460c      	mov	r4, r1
 800efea:	fb93 f3f2 	sdiv	r3, r3, r2
 800efee:	4606      	mov	r6, r0
 800eff0:	2201      	movs	r2, #1
 800eff2:	2100      	movs	r1, #0
 800eff4:	429a      	cmp	r2, r3
 800eff6:	db09      	blt.n	800f00c <__s2b+0x30>
 800eff8:	4630      	mov	r0, r6
 800effa:	f7ff ff47 	bl	800ee8c <_Balloc>
 800effe:	b940      	cbnz	r0, 800f012 <__s2b+0x36>
 800f000:	4602      	mov	r2, r0
 800f002:	21d3      	movs	r1, #211	@ 0xd3
 800f004:	4b18      	ldr	r3, [pc, #96]	@ (800f068 <__s2b+0x8c>)
 800f006:	4819      	ldr	r0, [pc, #100]	@ (800f06c <__s2b+0x90>)
 800f008:	f001 fe70 	bl	8010cec <__assert_func>
 800f00c:	0052      	lsls	r2, r2, #1
 800f00e:	3101      	adds	r1, #1
 800f010:	e7f0      	b.n	800eff4 <__s2b+0x18>
 800f012:	9b08      	ldr	r3, [sp, #32]
 800f014:	2d09      	cmp	r5, #9
 800f016:	6143      	str	r3, [r0, #20]
 800f018:	f04f 0301 	mov.w	r3, #1
 800f01c:	6103      	str	r3, [r0, #16]
 800f01e:	dd16      	ble.n	800f04e <__s2b+0x72>
 800f020:	f104 0909 	add.w	r9, r4, #9
 800f024:	46c8      	mov	r8, r9
 800f026:	442c      	add	r4, r5
 800f028:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f02c:	4601      	mov	r1, r0
 800f02e:	220a      	movs	r2, #10
 800f030:	4630      	mov	r0, r6
 800f032:	3b30      	subs	r3, #48	@ 0x30
 800f034:	f7ff ff8c 	bl	800ef50 <__multadd>
 800f038:	45a0      	cmp	r8, r4
 800f03a:	d1f5      	bne.n	800f028 <__s2b+0x4c>
 800f03c:	f1a5 0408 	sub.w	r4, r5, #8
 800f040:	444c      	add	r4, r9
 800f042:	1b2d      	subs	r5, r5, r4
 800f044:	1963      	adds	r3, r4, r5
 800f046:	42bb      	cmp	r3, r7
 800f048:	db04      	blt.n	800f054 <__s2b+0x78>
 800f04a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f04e:	2509      	movs	r5, #9
 800f050:	340a      	adds	r4, #10
 800f052:	e7f6      	b.n	800f042 <__s2b+0x66>
 800f054:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f058:	4601      	mov	r1, r0
 800f05a:	220a      	movs	r2, #10
 800f05c:	4630      	mov	r0, r6
 800f05e:	3b30      	subs	r3, #48	@ 0x30
 800f060:	f7ff ff76 	bl	800ef50 <__multadd>
 800f064:	e7ee      	b.n	800f044 <__s2b+0x68>
 800f066:	bf00      	nop
 800f068:	08013aeb 	.word	0x08013aeb
 800f06c:	08013afc 	.word	0x08013afc

0800f070 <__hi0bits>:
 800f070:	4603      	mov	r3, r0
 800f072:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f076:	bf3a      	itte	cc
 800f078:	0403      	lslcc	r3, r0, #16
 800f07a:	2010      	movcc	r0, #16
 800f07c:	2000      	movcs	r0, #0
 800f07e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f082:	bf3c      	itt	cc
 800f084:	021b      	lslcc	r3, r3, #8
 800f086:	3008      	addcc	r0, #8
 800f088:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f08c:	bf3c      	itt	cc
 800f08e:	011b      	lslcc	r3, r3, #4
 800f090:	3004      	addcc	r0, #4
 800f092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f096:	bf3c      	itt	cc
 800f098:	009b      	lslcc	r3, r3, #2
 800f09a:	3002      	addcc	r0, #2
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	db05      	blt.n	800f0ac <__hi0bits+0x3c>
 800f0a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f0a4:	f100 0001 	add.w	r0, r0, #1
 800f0a8:	bf08      	it	eq
 800f0aa:	2020      	moveq	r0, #32
 800f0ac:	4770      	bx	lr

0800f0ae <__lo0bits>:
 800f0ae:	6803      	ldr	r3, [r0, #0]
 800f0b0:	4602      	mov	r2, r0
 800f0b2:	f013 0007 	ands.w	r0, r3, #7
 800f0b6:	d00b      	beq.n	800f0d0 <__lo0bits+0x22>
 800f0b8:	07d9      	lsls	r1, r3, #31
 800f0ba:	d421      	bmi.n	800f100 <__lo0bits+0x52>
 800f0bc:	0798      	lsls	r0, r3, #30
 800f0be:	bf49      	itett	mi
 800f0c0:	085b      	lsrmi	r3, r3, #1
 800f0c2:	089b      	lsrpl	r3, r3, #2
 800f0c4:	2001      	movmi	r0, #1
 800f0c6:	6013      	strmi	r3, [r2, #0]
 800f0c8:	bf5c      	itt	pl
 800f0ca:	2002      	movpl	r0, #2
 800f0cc:	6013      	strpl	r3, [r2, #0]
 800f0ce:	4770      	bx	lr
 800f0d0:	b299      	uxth	r1, r3
 800f0d2:	b909      	cbnz	r1, 800f0d8 <__lo0bits+0x2a>
 800f0d4:	2010      	movs	r0, #16
 800f0d6:	0c1b      	lsrs	r3, r3, #16
 800f0d8:	b2d9      	uxtb	r1, r3
 800f0da:	b909      	cbnz	r1, 800f0e0 <__lo0bits+0x32>
 800f0dc:	3008      	adds	r0, #8
 800f0de:	0a1b      	lsrs	r3, r3, #8
 800f0e0:	0719      	lsls	r1, r3, #28
 800f0e2:	bf04      	itt	eq
 800f0e4:	091b      	lsreq	r3, r3, #4
 800f0e6:	3004      	addeq	r0, #4
 800f0e8:	0799      	lsls	r1, r3, #30
 800f0ea:	bf04      	itt	eq
 800f0ec:	089b      	lsreq	r3, r3, #2
 800f0ee:	3002      	addeq	r0, #2
 800f0f0:	07d9      	lsls	r1, r3, #31
 800f0f2:	d403      	bmi.n	800f0fc <__lo0bits+0x4e>
 800f0f4:	085b      	lsrs	r3, r3, #1
 800f0f6:	f100 0001 	add.w	r0, r0, #1
 800f0fa:	d003      	beq.n	800f104 <__lo0bits+0x56>
 800f0fc:	6013      	str	r3, [r2, #0]
 800f0fe:	4770      	bx	lr
 800f100:	2000      	movs	r0, #0
 800f102:	4770      	bx	lr
 800f104:	2020      	movs	r0, #32
 800f106:	4770      	bx	lr

0800f108 <__i2b>:
 800f108:	b510      	push	{r4, lr}
 800f10a:	460c      	mov	r4, r1
 800f10c:	2101      	movs	r1, #1
 800f10e:	f7ff febd 	bl	800ee8c <_Balloc>
 800f112:	4602      	mov	r2, r0
 800f114:	b928      	cbnz	r0, 800f122 <__i2b+0x1a>
 800f116:	f240 1145 	movw	r1, #325	@ 0x145
 800f11a:	4b04      	ldr	r3, [pc, #16]	@ (800f12c <__i2b+0x24>)
 800f11c:	4804      	ldr	r0, [pc, #16]	@ (800f130 <__i2b+0x28>)
 800f11e:	f001 fde5 	bl	8010cec <__assert_func>
 800f122:	2301      	movs	r3, #1
 800f124:	6144      	str	r4, [r0, #20]
 800f126:	6103      	str	r3, [r0, #16]
 800f128:	bd10      	pop	{r4, pc}
 800f12a:	bf00      	nop
 800f12c:	08013aeb 	.word	0x08013aeb
 800f130:	08013afc 	.word	0x08013afc

0800f134 <__multiply>:
 800f134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f138:	4617      	mov	r7, r2
 800f13a:	690a      	ldr	r2, [r1, #16]
 800f13c:	693b      	ldr	r3, [r7, #16]
 800f13e:	4689      	mov	r9, r1
 800f140:	429a      	cmp	r2, r3
 800f142:	bfa2      	ittt	ge
 800f144:	463b      	movge	r3, r7
 800f146:	460f      	movge	r7, r1
 800f148:	4699      	movge	r9, r3
 800f14a:	693d      	ldr	r5, [r7, #16]
 800f14c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f150:	68bb      	ldr	r3, [r7, #8]
 800f152:	6879      	ldr	r1, [r7, #4]
 800f154:	eb05 060a 	add.w	r6, r5, sl
 800f158:	42b3      	cmp	r3, r6
 800f15a:	b085      	sub	sp, #20
 800f15c:	bfb8      	it	lt
 800f15e:	3101      	addlt	r1, #1
 800f160:	f7ff fe94 	bl	800ee8c <_Balloc>
 800f164:	b930      	cbnz	r0, 800f174 <__multiply+0x40>
 800f166:	4602      	mov	r2, r0
 800f168:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f16c:	4b40      	ldr	r3, [pc, #256]	@ (800f270 <__multiply+0x13c>)
 800f16e:	4841      	ldr	r0, [pc, #260]	@ (800f274 <__multiply+0x140>)
 800f170:	f001 fdbc 	bl	8010cec <__assert_func>
 800f174:	f100 0414 	add.w	r4, r0, #20
 800f178:	4623      	mov	r3, r4
 800f17a:	2200      	movs	r2, #0
 800f17c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f180:	4573      	cmp	r3, lr
 800f182:	d320      	bcc.n	800f1c6 <__multiply+0x92>
 800f184:	f107 0814 	add.w	r8, r7, #20
 800f188:	f109 0114 	add.w	r1, r9, #20
 800f18c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f190:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f194:	9302      	str	r3, [sp, #8]
 800f196:	1beb      	subs	r3, r5, r7
 800f198:	3b15      	subs	r3, #21
 800f19a:	f023 0303 	bic.w	r3, r3, #3
 800f19e:	3304      	adds	r3, #4
 800f1a0:	3715      	adds	r7, #21
 800f1a2:	42bd      	cmp	r5, r7
 800f1a4:	bf38      	it	cc
 800f1a6:	2304      	movcc	r3, #4
 800f1a8:	9301      	str	r3, [sp, #4]
 800f1aa:	9b02      	ldr	r3, [sp, #8]
 800f1ac:	9103      	str	r1, [sp, #12]
 800f1ae:	428b      	cmp	r3, r1
 800f1b0:	d80c      	bhi.n	800f1cc <__multiply+0x98>
 800f1b2:	2e00      	cmp	r6, #0
 800f1b4:	dd03      	ble.n	800f1be <__multiply+0x8a>
 800f1b6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d055      	beq.n	800f26a <__multiply+0x136>
 800f1be:	6106      	str	r6, [r0, #16]
 800f1c0:	b005      	add	sp, #20
 800f1c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1c6:	f843 2b04 	str.w	r2, [r3], #4
 800f1ca:	e7d9      	b.n	800f180 <__multiply+0x4c>
 800f1cc:	f8b1 a000 	ldrh.w	sl, [r1]
 800f1d0:	f1ba 0f00 	cmp.w	sl, #0
 800f1d4:	d01f      	beq.n	800f216 <__multiply+0xe2>
 800f1d6:	46c4      	mov	ip, r8
 800f1d8:	46a1      	mov	r9, r4
 800f1da:	2700      	movs	r7, #0
 800f1dc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f1e0:	f8d9 3000 	ldr.w	r3, [r9]
 800f1e4:	fa1f fb82 	uxth.w	fp, r2
 800f1e8:	b29b      	uxth	r3, r3
 800f1ea:	fb0a 330b 	mla	r3, sl, fp, r3
 800f1ee:	443b      	add	r3, r7
 800f1f0:	f8d9 7000 	ldr.w	r7, [r9]
 800f1f4:	0c12      	lsrs	r2, r2, #16
 800f1f6:	0c3f      	lsrs	r7, r7, #16
 800f1f8:	fb0a 7202 	mla	r2, sl, r2, r7
 800f1fc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f200:	b29b      	uxth	r3, r3
 800f202:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f206:	4565      	cmp	r5, ip
 800f208:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f20c:	f849 3b04 	str.w	r3, [r9], #4
 800f210:	d8e4      	bhi.n	800f1dc <__multiply+0xa8>
 800f212:	9b01      	ldr	r3, [sp, #4]
 800f214:	50e7      	str	r7, [r4, r3]
 800f216:	9b03      	ldr	r3, [sp, #12]
 800f218:	3104      	adds	r1, #4
 800f21a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f21e:	f1b9 0f00 	cmp.w	r9, #0
 800f222:	d020      	beq.n	800f266 <__multiply+0x132>
 800f224:	4647      	mov	r7, r8
 800f226:	46a4      	mov	ip, r4
 800f228:	f04f 0a00 	mov.w	sl, #0
 800f22c:	6823      	ldr	r3, [r4, #0]
 800f22e:	f8b7 b000 	ldrh.w	fp, [r7]
 800f232:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f236:	b29b      	uxth	r3, r3
 800f238:	fb09 220b 	mla	r2, r9, fp, r2
 800f23c:	4452      	add	r2, sl
 800f23e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f242:	f84c 3b04 	str.w	r3, [ip], #4
 800f246:	f857 3b04 	ldr.w	r3, [r7], #4
 800f24a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f24e:	f8bc 3000 	ldrh.w	r3, [ip]
 800f252:	42bd      	cmp	r5, r7
 800f254:	fb09 330a 	mla	r3, r9, sl, r3
 800f258:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f25c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f260:	d8e5      	bhi.n	800f22e <__multiply+0xfa>
 800f262:	9a01      	ldr	r2, [sp, #4]
 800f264:	50a3      	str	r3, [r4, r2]
 800f266:	3404      	adds	r4, #4
 800f268:	e79f      	b.n	800f1aa <__multiply+0x76>
 800f26a:	3e01      	subs	r6, #1
 800f26c:	e7a1      	b.n	800f1b2 <__multiply+0x7e>
 800f26e:	bf00      	nop
 800f270:	08013aeb 	.word	0x08013aeb
 800f274:	08013afc 	.word	0x08013afc

0800f278 <__pow5mult>:
 800f278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f27c:	4615      	mov	r5, r2
 800f27e:	f012 0203 	ands.w	r2, r2, #3
 800f282:	4607      	mov	r7, r0
 800f284:	460e      	mov	r6, r1
 800f286:	d007      	beq.n	800f298 <__pow5mult+0x20>
 800f288:	4c25      	ldr	r4, [pc, #148]	@ (800f320 <__pow5mult+0xa8>)
 800f28a:	3a01      	subs	r2, #1
 800f28c:	2300      	movs	r3, #0
 800f28e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f292:	f7ff fe5d 	bl	800ef50 <__multadd>
 800f296:	4606      	mov	r6, r0
 800f298:	10ad      	asrs	r5, r5, #2
 800f29a:	d03d      	beq.n	800f318 <__pow5mult+0xa0>
 800f29c:	69fc      	ldr	r4, [r7, #28]
 800f29e:	b97c      	cbnz	r4, 800f2c0 <__pow5mult+0x48>
 800f2a0:	2010      	movs	r0, #16
 800f2a2:	f7ff fd3d 	bl	800ed20 <malloc>
 800f2a6:	4602      	mov	r2, r0
 800f2a8:	61f8      	str	r0, [r7, #28]
 800f2aa:	b928      	cbnz	r0, 800f2b8 <__pow5mult+0x40>
 800f2ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f2b0:	4b1c      	ldr	r3, [pc, #112]	@ (800f324 <__pow5mult+0xac>)
 800f2b2:	481d      	ldr	r0, [pc, #116]	@ (800f328 <__pow5mult+0xb0>)
 800f2b4:	f001 fd1a 	bl	8010cec <__assert_func>
 800f2b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f2bc:	6004      	str	r4, [r0, #0]
 800f2be:	60c4      	str	r4, [r0, #12]
 800f2c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f2c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f2c8:	b94c      	cbnz	r4, 800f2de <__pow5mult+0x66>
 800f2ca:	f240 2171 	movw	r1, #625	@ 0x271
 800f2ce:	4638      	mov	r0, r7
 800f2d0:	f7ff ff1a 	bl	800f108 <__i2b>
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	4604      	mov	r4, r0
 800f2d8:	f8c8 0008 	str.w	r0, [r8, #8]
 800f2dc:	6003      	str	r3, [r0, #0]
 800f2de:	f04f 0900 	mov.w	r9, #0
 800f2e2:	07eb      	lsls	r3, r5, #31
 800f2e4:	d50a      	bpl.n	800f2fc <__pow5mult+0x84>
 800f2e6:	4631      	mov	r1, r6
 800f2e8:	4622      	mov	r2, r4
 800f2ea:	4638      	mov	r0, r7
 800f2ec:	f7ff ff22 	bl	800f134 <__multiply>
 800f2f0:	4680      	mov	r8, r0
 800f2f2:	4631      	mov	r1, r6
 800f2f4:	4638      	mov	r0, r7
 800f2f6:	f7ff fe09 	bl	800ef0c <_Bfree>
 800f2fa:	4646      	mov	r6, r8
 800f2fc:	106d      	asrs	r5, r5, #1
 800f2fe:	d00b      	beq.n	800f318 <__pow5mult+0xa0>
 800f300:	6820      	ldr	r0, [r4, #0]
 800f302:	b938      	cbnz	r0, 800f314 <__pow5mult+0x9c>
 800f304:	4622      	mov	r2, r4
 800f306:	4621      	mov	r1, r4
 800f308:	4638      	mov	r0, r7
 800f30a:	f7ff ff13 	bl	800f134 <__multiply>
 800f30e:	6020      	str	r0, [r4, #0]
 800f310:	f8c0 9000 	str.w	r9, [r0]
 800f314:	4604      	mov	r4, r0
 800f316:	e7e4      	b.n	800f2e2 <__pow5mult+0x6a>
 800f318:	4630      	mov	r0, r6
 800f31a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f31e:	bf00      	nop
 800f320:	08013c0c 	.word	0x08013c0c
 800f324:	08013a7c 	.word	0x08013a7c
 800f328:	08013afc 	.word	0x08013afc

0800f32c <__lshift>:
 800f32c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f330:	460c      	mov	r4, r1
 800f332:	4607      	mov	r7, r0
 800f334:	4691      	mov	r9, r2
 800f336:	6923      	ldr	r3, [r4, #16]
 800f338:	6849      	ldr	r1, [r1, #4]
 800f33a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f33e:	68a3      	ldr	r3, [r4, #8]
 800f340:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f344:	f108 0601 	add.w	r6, r8, #1
 800f348:	42b3      	cmp	r3, r6
 800f34a:	db0b      	blt.n	800f364 <__lshift+0x38>
 800f34c:	4638      	mov	r0, r7
 800f34e:	f7ff fd9d 	bl	800ee8c <_Balloc>
 800f352:	4605      	mov	r5, r0
 800f354:	b948      	cbnz	r0, 800f36a <__lshift+0x3e>
 800f356:	4602      	mov	r2, r0
 800f358:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f35c:	4b27      	ldr	r3, [pc, #156]	@ (800f3fc <__lshift+0xd0>)
 800f35e:	4828      	ldr	r0, [pc, #160]	@ (800f400 <__lshift+0xd4>)
 800f360:	f001 fcc4 	bl	8010cec <__assert_func>
 800f364:	3101      	adds	r1, #1
 800f366:	005b      	lsls	r3, r3, #1
 800f368:	e7ee      	b.n	800f348 <__lshift+0x1c>
 800f36a:	2300      	movs	r3, #0
 800f36c:	f100 0114 	add.w	r1, r0, #20
 800f370:	f100 0210 	add.w	r2, r0, #16
 800f374:	4618      	mov	r0, r3
 800f376:	4553      	cmp	r3, sl
 800f378:	db33      	blt.n	800f3e2 <__lshift+0xb6>
 800f37a:	6920      	ldr	r0, [r4, #16]
 800f37c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f380:	f104 0314 	add.w	r3, r4, #20
 800f384:	f019 091f 	ands.w	r9, r9, #31
 800f388:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f38c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f390:	d02b      	beq.n	800f3ea <__lshift+0xbe>
 800f392:	468a      	mov	sl, r1
 800f394:	2200      	movs	r2, #0
 800f396:	f1c9 0e20 	rsb	lr, r9, #32
 800f39a:	6818      	ldr	r0, [r3, #0]
 800f39c:	fa00 f009 	lsl.w	r0, r0, r9
 800f3a0:	4310      	orrs	r0, r2
 800f3a2:	f84a 0b04 	str.w	r0, [sl], #4
 800f3a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3aa:	459c      	cmp	ip, r3
 800f3ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800f3b0:	d8f3      	bhi.n	800f39a <__lshift+0x6e>
 800f3b2:	ebac 0304 	sub.w	r3, ip, r4
 800f3b6:	3b15      	subs	r3, #21
 800f3b8:	f023 0303 	bic.w	r3, r3, #3
 800f3bc:	3304      	adds	r3, #4
 800f3be:	f104 0015 	add.w	r0, r4, #21
 800f3c2:	4560      	cmp	r0, ip
 800f3c4:	bf88      	it	hi
 800f3c6:	2304      	movhi	r3, #4
 800f3c8:	50ca      	str	r2, [r1, r3]
 800f3ca:	b10a      	cbz	r2, 800f3d0 <__lshift+0xa4>
 800f3cc:	f108 0602 	add.w	r6, r8, #2
 800f3d0:	3e01      	subs	r6, #1
 800f3d2:	4638      	mov	r0, r7
 800f3d4:	4621      	mov	r1, r4
 800f3d6:	612e      	str	r6, [r5, #16]
 800f3d8:	f7ff fd98 	bl	800ef0c <_Bfree>
 800f3dc:	4628      	mov	r0, r5
 800f3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800f3e6:	3301      	adds	r3, #1
 800f3e8:	e7c5      	b.n	800f376 <__lshift+0x4a>
 800f3ea:	3904      	subs	r1, #4
 800f3ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3f0:	459c      	cmp	ip, r3
 800f3f2:	f841 2f04 	str.w	r2, [r1, #4]!
 800f3f6:	d8f9      	bhi.n	800f3ec <__lshift+0xc0>
 800f3f8:	e7ea      	b.n	800f3d0 <__lshift+0xa4>
 800f3fa:	bf00      	nop
 800f3fc:	08013aeb 	.word	0x08013aeb
 800f400:	08013afc 	.word	0x08013afc

0800f404 <__mcmp>:
 800f404:	4603      	mov	r3, r0
 800f406:	690a      	ldr	r2, [r1, #16]
 800f408:	6900      	ldr	r0, [r0, #16]
 800f40a:	b530      	push	{r4, r5, lr}
 800f40c:	1a80      	subs	r0, r0, r2
 800f40e:	d10e      	bne.n	800f42e <__mcmp+0x2a>
 800f410:	3314      	adds	r3, #20
 800f412:	3114      	adds	r1, #20
 800f414:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f418:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f41c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f420:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f424:	4295      	cmp	r5, r2
 800f426:	d003      	beq.n	800f430 <__mcmp+0x2c>
 800f428:	d205      	bcs.n	800f436 <__mcmp+0x32>
 800f42a:	f04f 30ff 	mov.w	r0, #4294967295
 800f42e:	bd30      	pop	{r4, r5, pc}
 800f430:	42a3      	cmp	r3, r4
 800f432:	d3f3      	bcc.n	800f41c <__mcmp+0x18>
 800f434:	e7fb      	b.n	800f42e <__mcmp+0x2a>
 800f436:	2001      	movs	r0, #1
 800f438:	e7f9      	b.n	800f42e <__mcmp+0x2a>
	...

0800f43c <__mdiff>:
 800f43c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f440:	4689      	mov	r9, r1
 800f442:	4606      	mov	r6, r0
 800f444:	4611      	mov	r1, r2
 800f446:	4648      	mov	r0, r9
 800f448:	4614      	mov	r4, r2
 800f44a:	f7ff ffdb 	bl	800f404 <__mcmp>
 800f44e:	1e05      	subs	r5, r0, #0
 800f450:	d112      	bne.n	800f478 <__mdiff+0x3c>
 800f452:	4629      	mov	r1, r5
 800f454:	4630      	mov	r0, r6
 800f456:	f7ff fd19 	bl	800ee8c <_Balloc>
 800f45a:	4602      	mov	r2, r0
 800f45c:	b928      	cbnz	r0, 800f46a <__mdiff+0x2e>
 800f45e:	f240 2137 	movw	r1, #567	@ 0x237
 800f462:	4b3e      	ldr	r3, [pc, #248]	@ (800f55c <__mdiff+0x120>)
 800f464:	483e      	ldr	r0, [pc, #248]	@ (800f560 <__mdiff+0x124>)
 800f466:	f001 fc41 	bl	8010cec <__assert_func>
 800f46a:	2301      	movs	r3, #1
 800f46c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f470:	4610      	mov	r0, r2
 800f472:	b003      	add	sp, #12
 800f474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f478:	bfbc      	itt	lt
 800f47a:	464b      	movlt	r3, r9
 800f47c:	46a1      	movlt	r9, r4
 800f47e:	4630      	mov	r0, r6
 800f480:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f484:	bfba      	itte	lt
 800f486:	461c      	movlt	r4, r3
 800f488:	2501      	movlt	r5, #1
 800f48a:	2500      	movge	r5, #0
 800f48c:	f7ff fcfe 	bl	800ee8c <_Balloc>
 800f490:	4602      	mov	r2, r0
 800f492:	b918      	cbnz	r0, 800f49c <__mdiff+0x60>
 800f494:	f240 2145 	movw	r1, #581	@ 0x245
 800f498:	4b30      	ldr	r3, [pc, #192]	@ (800f55c <__mdiff+0x120>)
 800f49a:	e7e3      	b.n	800f464 <__mdiff+0x28>
 800f49c:	f100 0b14 	add.w	fp, r0, #20
 800f4a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f4a4:	f109 0310 	add.w	r3, r9, #16
 800f4a8:	60c5      	str	r5, [r0, #12]
 800f4aa:	f04f 0c00 	mov.w	ip, #0
 800f4ae:	f109 0514 	add.w	r5, r9, #20
 800f4b2:	46d9      	mov	r9, fp
 800f4b4:	6926      	ldr	r6, [r4, #16]
 800f4b6:	f104 0e14 	add.w	lr, r4, #20
 800f4ba:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f4be:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f4c2:	9301      	str	r3, [sp, #4]
 800f4c4:	9b01      	ldr	r3, [sp, #4]
 800f4c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f4ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f4ce:	b281      	uxth	r1, r0
 800f4d0:	9301      	str	r3, [sp, #4]
 800f4d2:	fa1f f38a 	uxth.w	r3, sl
 800f4d6:	1a5b      	subs	r3, r3, r1
 800f4d8:	0c00      	lsrs	r0, r0, #16
 800f4da:	4463      	add	r3, ip
 800f4dc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f4e0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f4e4:	b29b      	uxth	r3, r3
 800f4e6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f4ea:	4576      	cmp	r6, lr
 800f4ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f4f0:	f849 3b04 	str.w	r3, [r9], #4
 800f4f4:	d8e6      	bhi.n	800f4c4 <__mdiff+0x88>
 800f4f6:	1b33      	subs	r3, r6, r4
 800f4f8:	3b15      	subs	r3, #21
 800f4fa:	f023 0303 	bic.w	r3, r3, #3
 800f4fe:	3415      	adds	r4, #21
 800f500:	3304      	adds	r3, #4
 800f502:	42a6      	cmp	r6, r4
 800f504:	bf38      	it	cc
 800f506:	2304      	movcc	r3, #4
 800f508:	441d      	add	r5, r3
 800f50a:	445b      	add	r3, fp
 800f50c:	461e      	mov	r6, r3
 800f50e:	462c      	mov	r4, r5
 800f510:	4544      	cmp	r4, r8
 800f512:	d30e      	bcc.n	800f532 <__mdiff+0xf6>
 800f514:	f108 0103 	add.w	r1, r8, #3
 800f518:	1b49      	subs	r1, r1, r5
 800f51a:	f021 0103 	bic.w	r1, r1, #3
 800f51e:	3d03      	subs	r5, #3
 800f520:	45a8      	cmp	r8, r5
 800f522:	bf38      	it	cc
 800f524:	2100      	movcc	r1, #0
 800f526:	440b      	add	r3, r1
 800f528:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f52c:	b199      	cbz	r1, 800f556 <__mdiff+0x11a>
 800f52e:	6117      	str	r7, [r2, #16]
 800f530:	e79e      	b.n	800f470 <__mdiff+0x34>
 800f532:	46e6      	mov	lr, ip
 800f534:	f854 1b04 	ldr.w	r1, [r4], #4
 800f538:	fa1f fc81 	uxth.w	ip, r1
 800f53c:	44f4      	add	ip, lr
 800f53e:	0c08      	lsrs	r0, r1, #16
 800f540:	4471      	add	r1, lr
 800f542:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f546:	b289      	uxth	r1, r1
 800f548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f54c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f550:	f846 1b04 	str.w	r1, [r6], #4
 800f554:	e7dc      	b.n	800f510 <__mdiff+0xd4>
 800f556:	3f01      	subs	r7, #1
 800f558:	e7e6      	b.n	800f528 <__mdiff+0xec>
 800f55a:	bf00      	nop
 800f55c:	08013aeb 	.word	0x08013aeb
 800f560:	08013afc 	.word	0x08013afc

0800f564 <__ulp>:
 800f564:	4b0e      	ldr	r3, [pc, #56]	@ (800f5a0 <__ulp+0x3c>)
 800f566:	400b      	ands	r3, r1
 800f568:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	dc08      	bgt.n	800f582 <__ulp+0x1e>
 800f570:	425b      	negs	r3, r3
 800f572:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f576:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f57a:	da04      	bge.n	800f586 <__ulp+0x22>
 800f57c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f580:	4113      	asrs	r3, r2
 800f582:	2200      	movs	r2, #0
 800f584:	e008      	b.n	800f598 <__ulp+0x34>
 800f586:	f1a2 0314 	sub.w	r3, r2, #20
 800f58a:	2b1e      	cmp	r3, #30
 800f58c:	bfd6      	itet	le
 800f58e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f592:	2201      	movgt	r2, #1
 800f594:	40da      	lsrle	r2, r3
 800f596:	2300      	movs	r3, #0
 800f598:	4619      	mov	r1, r3
 800f59a:	4610      	mov	r0, r2
 800f59c:	4770      	bx	lr
 800f59e:	bf00      	nop
 800f5a0:	7ff00000 	.word	0x7ff00000

0800f5a4 <__b2d>:
 800f5a4:	6902      	ldr	r2, [r0, #16]
 800f5a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5a8:	f100 0614 	add.w	r6, r0, #20
 800f5ac:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800f5b0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800f5b4:	4f1e      	ldr	r7, [pc, #120]	@ (800f630 <__b2d+0x8c>)
 800f5b6:	4620      	mov	r0, r4
 800f5b8:	f7ff fd5a 	bl	800f070 <__hi0bits>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	f1c0 0020 	rsb	r0, r0, #32
 800f5c2:	2b0a      	cmp	r3, #10
 800f5c4:	f1a2 0504 	sub.w	r5, r2, #4
 800f5c8:	6008      	str	r0, [r1, #0]
 800f5ca:	dc12      	bgt.n	800f5f2 <__b2d+0x4e>
 800f5cc:	42ae      	cmp	r6, r5
 800f5ce:	bf2c      	ite	cs
 800f5d0:	2200      	movcs	r2, #0
 800f5d2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800f5d6:	f1c3 0c0b 	rsb	ip, r3, #11
 800f5da:	3315      	adds	r3, #21
 800f5dc:	fa24 fe0c 	lsr.w	lr, r4, ip
 800f5e0:	fa04 f303 	lsl.w	r3, r4, r3
 800f5e4:	fa22 f20c 	lsr.w	r2, r2, ip
 800f5e8:	ea4e 0107 	orr.w	r1, lr, r7
 800f5ec:	431a      	orrs	r2, r3
 800f5ee:	4610      	mov	r0, r2
 800f5f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5f2:	42ae      	cmp	r6, r5
 800f5f4:	bf36      	itet	cc
 800f5f6:	f1a2 0508 	subcc.w	r5, r2, #8
 800f5fa:	2200      	movcs	r2, #0
 800f5fc:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800f600:	3b0b      	subs	r3, #11
 800f602:	d012      	beq.n	800f62a <__b2d+0x86>
 800f604:	f1c3 0720 	rsb	r7, r3, #32
 800f608:	fa22 f107 	lsr.w	r1, r2, r7
 800f60c:	409c      	lsls	r4, r3
 800f60e:	430c      	orrs	r4, r1
 800f610:	42b5      	cmp	r5, r6
 800f612:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800f616:	bf94      	ite	ls
 800f618:	2400      	movls	r4, #0
 800f61a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800f61e:	409a      	lsls	r2, r3
 800f620:	40fc      	lsrs	r4, r7
 800f622:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800f626:	4322      	orrs	r2, r4
 800f628:	e7e1      	b.n	800f5ee <__b2d+0x4a>
 800f62a:	ea44 0107 	orr.w	r1, r4, r7
 800f62e:	e7de      	b.n	800f5ee <__b2d+0x4a>
 800f630:	3ff00000 	.word	0x3ff00000

0800f634 <__d2b>:
 800f634:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800f638:	2101      	movs	r1, #1
 800f63a:	4690      	mov	r8, r2
 800f63c:	4699      	mov	r9, r3
 800f63e:	9e08      	ldr	r6, [sp, #32]
 800f640:	f7ff fc24 	bl	800ee8c <_Balloc>
 800f644:	4604      	mov	r4, r0
 800f646:	b930      	cbnz	r0, 800f656 <__d2b+0x22>
 800f648:	4602      	mov	r2, r0
 800f64a:	f240 310f 	movw	r1, #783	@ 0x30f
 800f64e:	4b23      	ldr	r3, [pc, #140]	@ (800f6dc <__d2b+0xa8>)
 800f650:	4823      	ldr	r0, [pc, #140]	@ (800f6e0 <__d2b+0xac>)
 800f652:	f001 fb4b 	bl	8010cec <__assert_func>
 800f656:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f65a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f65e:	b10d      	cbz	r5, 800f664 <__d2b+0x30>
 800f660:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f664:	9301      	str	r3, [sp, #4]
 800f666:	f1b8 0300 	subs.w	r3, r8, #0
 800f66a:	d024      	beq.n	800f6b6 <__d2b+0x82>
 800f66c:	4668      	mov	r0, sp
 800f66e:	9300      	str	r3, [sp, #0]
 800f670:	f7ff fd1d 	bl	800f0ae <__lo0bits>
 800f674:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f678:	b1d8      	cbz	r0, 800f6b2 <__d2b+0x7e>
 800f67a:	f1c0 0320 	rsb	r3, r0, #32
 800f67e:	fa02 f303 	lsl.w	r3, r2, r3
 800f682:	430b      	orrs	r3, r1
 800f684:	40c2      	lsrs	r2, r0
 800f686:	6163      	str	r3, [r4, #20]
 800f688:	9201      	str	r2, [sp, #4]
 800f68a:	9b01      	ldr	r3, [sp, #4]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	bf0c      	ite	eq
 800f690:	2201      	moveq	r2, #1
 800f692:	2202      	movne	r2, #2
 800f694:	61a3      	str	r3, [r4, #24]
 800f696:	6122      	str	r2, [r4, #16]
 800f698:	b1ad      	cbz	r5, 800f6c6 <__d2b+0x92>
 800f69a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f69e:	4405      	add	r5, r0
 800f6a0:	6035      	str	r5, [r6, #0]
 800f6a2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f6a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6a8:	6018      	str	r0, [r3, #0]
 800f6aa:	4620      	mov	r0, r4
 800f6ac:	b002      	add	sp, #8
 800f6ae:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800f6b2:	6161      	str	r1, [r4, #20]
 800f6b4:	e7e9      	b.n	800f68a <__d2b+0x56>
 800f6b6:	a801      	add	r0, sp, #4
 800f6b8:	f7ff fcf9 	bl	800f0ae <__lo0bits>
 800f6bc:	9b01      	ldr	r3, [sp, #4]
 800f6be:	2201      	movs	r2, #1
 800f6c0:	6163      	str	r3, [r4, #20]
 800f6c2:	3020      	adds	r0, #32
 800f6c4:	e7e7      	b.n	800f696 <__d2b+0x62>
 800f6c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f6ca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f6ce:	6030      	str	r0, [r6, #0]
 800f6d0:	6918      	ldr	r0, [r3, #16]
 800f6d2:	f7ff fccd 	bl	800f070 <__hi0bits>
 800f6d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f6da:	e7e4      	b.n	800f6a6 <__d2b+0x72>
 800f6dc:	08013aeb 	.word	0x08013aeb
 800f6e0:	08013afc 	.word	0x08013afc

0800f6e4 <__ratio>:
 800f6e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6e8:	b085      	sub	sp, #20
 800f6ea:	e9cd 1000 	strd	r1, r0, [sp]
 800f6ee:	a902      	add	r1, sp, #8
 800f6f0:	f7ff ff58 	bl	800f5a4 <__b2d>
 800f6f4:	468b      	mov	fp, r1
 800f6f6:	4606      	mov	r6, r0
 800f6f8:	460f      	mov	r7, r1
 800f6fa:	9800      	ldr	r0, [sp, #0]
 800f6fc:	a903      	add	r1, sp, #12
 800f6fe:	f7ff ff51 	bl	800f5a4 <__b2d>
 800f702:	460d      	mov	r5, r1
 800f704:	9b01      	ldr	r3, [sp, #4]
 800f706:	4689      	mov	r9, r1
 800f708:	6919      	ldr	r1, [r3, #16]
 800f70a:	9b00      	ldr	r3, [sp, #0]
 800f70c:	4604      	mov	r4, r0
 800f70e:	691b      	ldr	r3, [r3, #16]
 800f710:	4630      	mov	r0, r6
 800f712:	1ac9      	subs	r1, r1, r3
 800f714:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f718:	1a9b      	subs	r3, r3, r2
 800f71a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f71e:	2b00      	cmp	r3, #0
 800f720:	bfcd      	iteet	gt
 800f722:	463a      	movgt	r2, r7
 800f724:	462a      	movle	r2, r5
 800f726:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f72a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800f72e:	bfd8      	it	le
 800f730:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f734:	464b      	mov	r3, r9
 800f736:	4622      	mov	r2, r4
 800f738:	4659      	mov	r1, fp
 800f73a:	f7f1 f863 	bl	8000804 <__aeabi_ddiv>
 800f73e:	b005      	add	sp, #20
 800f740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f744 <__copybits>:
 800f744:	3901      	subs	r1, #1
 800f746:	b570      	push	{r4, r5, r6, lr}
 800f748:	1149      	asrs	r1, r1, #5
 800f74a:	6914      	ldr	r4, [r2, #16]
 800f74c:	3101      	adds	r1, #1
 800f74e:	f102 0314 	add.w	r3, r2, #20
 800f752:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f756:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f75a:	1f05      	subs	r5, r0, #4
 800f75c:	42a3      	cmp	r3, r4
 800f75e:	d30c      	bcc.n	800f77a <__copybits+0x36>
 800f760:	1aa3      	subs	r3, r4, r2
 800f762:	3b11      	subs	r3, #17
 800f764:	f023 0303 	bic.w	r3, r3, #3
 800f768:	3211      	adds	r2, #17
 800f76a:	42a2      	cmp	r2, r4
 800f76c:	bf88      	it	hi
 800f76e:	2300      	movhi	r3, #0
 800f770:	4418      	add	r0, r3
 800f772:	2300      	movs	r3, #0
 800f774:	4288      	cmp	r0, r1
 800f776:	d305      	bcc.n	800f784 <__copybits+0x40>
 800f778:	bd70      	pop	{r4, r5, r6, pc}
 800f77a:	f853 6b04 	ldr.w	r6, [r3], #4
 800f77e:	f845 6f04 	str.w	r6, [r5, #4]!
 800f782:	e7eb      	b.n	800f75c <__copybits+0x18>
 800f784:	f840 3b04 	str.w	r3, [r0], #4
 800f788:	e7f4      	b.n	800f774 <__copybits+0x30>

0800f78a <__any_on>:
 800f78a:	f100 0214 	add.w	r2, r0, #20
 800f78e:	6900      	ldr	r0, [r0, #16]
 800f790:	114b      	asrs	r3, r1, #5
 800f792:	4298      	cmp	r0, r3
 800f794:	b510      	push	{r4, lr}
 800f796:	db11      	blt.n	800f7bc <__any_on+0x32>
 800f798:	dd0a      	ble.n	800f7b0 <__any_on+0x26>
 800f79a:	f011 011f 	ands.w	r1, r1, #31
 800f79e:	d007      	beq.n	800f7b0 <__any_on+0x26>
 800f7a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f7a4:	fa24 f001 	lsr.w	r0, r4, r1
 800f7a8:	fa00 f101 	lsl.w	r1, r0, r1
 800f7ac:	428c      	cmp	r4, r1
 800f7ae:	d10b      	bne.n	800f7c8 <__any_on+0x3e>
 800f7b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f7b4:	4293      	cmp	r3, r2
 800f7b6:	d803      	bhi.n	800f7c0 <__any_on+0x36>
 800f7b8:	2000      	movs	r0, #0
 800f7ba:	bd10      	pop	{r4, pc}
 800f7bc:	4603      	mov	r3, r0
 800f7be:	e7f7      	b.n	800f7b0 <__any_on+0x26>
 800f7c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f7c4:	2900      	cmp	r1, #0
 800f7c6:	d0f5      	beq.n	800f7b4 <__any_on+0x2a>
 800f7c8:	2001      	movs	r0, #1
 800f7ca:	e7f6      	b.n	800f7ba <__any_on+0x30>

0800f7cc <sulp>:
 800f7cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7d0:	460f      	mov	r7, r1
 800f7d2:	4690      	mov	r8, r2
 800f7d4:	f7ff fec6 	bl	800f564 <__ulp>
 800f7d8:	4604      	mov	r4, r0
 800f7da:	460d      	mov	r5, r1
 800f7dc:	f1b8 0f00 	cmp.w	r8, #0
 800f7e0:	d011      	beq.n	800f806 <sulp+0x3a>
 800f7e2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800f7e6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	dd0b      	ble.n	800f806 <sulp+0x3a>
 800f7ee:	2400      	movs	r4, #0
 800f7f0:	051b      	lsls	r3, r3, #20
 800f7f2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f7f6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f7fa:	4622      	mov	r2, r4
 800f7fc:	462b      	mov	r3, r5
 800f7fe:	f7f0 fed7 	bl	80005b0 <__aeabi_dmul>
 800f802:	4604      	mov	r4, r0
 800f804:	460d      	mov	r5, r1
 800f806:	4620      	mov	r0, r4
 800f808:	4629      	mov	r1, r5
 800f80a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800f810 <_strtod_l>:
 800f810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f814:	b09f      	sub	sp, #124	@ 0x7c
 800f816:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f818:	2200      	movs	r2, #0
 800f81a:	460c      	mov	r4, r1
 800f81c:	921a      	str	r2, [sp, #104]	@ 0x68
 800f81e:	f04f 0a00 	mov.w	sl, #0
 800f822:	f04f 0b00 	mov.w	fp, #0
 800f826:	460a      	mov	r2, r1
 800f828:	9005      	str	r0, [sp, #20]
 800f82a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f82c:	7811      	ldrb	r1, [r2, #0]
 800f82e:	292b      	cmp	r1, #43	@ 0x2b
 800f830:	d048      	beq.n	800f8c4 <_strtod_l+0xb4>
 800f832:	d836      	bhi.n	800f8a2 <_strtod_l+0x92>
 800f834:	290d      	cmp	r1, #13
 800f836:	d830      	bhi.n	800f89a <_strtod_l+0x8a>
 800f838:	2908      	cmp	r1, #8
 800f83a:	d830      	bhi.n	800f89e <_strtod_l+0x8e>
 800f83c:	2900      	cmp	r1, #0
 800f83e:	d039      	beq.n	800f8b4 <_strtod_l+0xa4>
 800f840:	2200      	movs	r2, #0
 800f842:	920e      	str	r2, [sp, #56]	@ 0x38
 800f844:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f846:	782a      	ldrb	r2, [r5, #0]
 800f848:	2a30      	cmp	r2, #48	@ 0x30
 800f84a:	f040 80b0 	bne.w	800f9ae <_strtod_l+0x19e>
 800f84e:	786a      	ldrb	r2, [r5, #1]
 800f850:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f854:	2a58      	cmp	r2, #88	@ 0x58
 800f856:	d16c      	bne.n	800f932 <_strtod_l+0x122>
 800f858:	9302      	str	r3, [sp, #8]
 800f85a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f85c:	4a8f      	ldr	r2, [pc, #572]	@ (800fa9c <_strtod_l+0x28c>)
 800f85e:	9301      	str	r3, [sp, #4]
 800f860:	ab1a      	add	r3, sp, #104	@ 0x68
 800f862:	9300      	str	r3, [sp, #0]
 800f864:	9805      	ldr	r0, [sp, #20]
 800f866:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f868:	a919      	add	r1, sp, #100	@ 0x64
 800f86a:	f001 fad9 	bl	8010e20 <__gethex>
 800f86e:	f010 060f 	ands.w	r6, r0, #15
 800f872:	4604      	mov	r4, r0
 800f874:	d005      	beq.n	800f882 <_strtod_l+0x72>
 800f876:	2e06      	cmp	r6, #6
 800f878:	d126      	bne.n	800f8c8 <_strtod_l+0xb8>
 800f87a:	2300      	movs	r3, #0
 800f87c:	3501      	adds	r5, #1
 800f87e:	9519      	str	r5, [sp, #100]	@ 0x64
 800f880:	930e      	str	r3, [sp, #56]	@ 0x38
 800f882:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f884:	2b00      	cmp	r3, #0
 800f886:	f040 8582 	bne.w	801038e <_strtod_l+0xb7e>
 800f88a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f88c:	b1bb      	cbz	r3, 800f8be <_strtod_l+0xae>
 800f88e:	4650      	mov	r0, sl
 800f890:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800f894:	b01f      	add	sp, #124	@ 0x7c
 800f896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f89a:	2920      	cmp	r1, #32
 800f89c:	d1d0      	bne.n	800f840 <_strtod_l+0x30>
 800f89e:	3201      	adds	r2, #1
 800f8a0:	e7c3      	b.n	800f82a <_strtod_l+0x1a>
 800f8a2:	292d      	cmp	r1, #45	@ 0x2d
 800f8a4:	d1cc      	bne.n	800f840 <_strtod_l+0x30>
 800f8a6:	2101      	movs	r1, #1
 800f8a8:	910e      	str	r1, [sp, #56]	@ 0x38
 800f8aa:	1c51      	adds	r1, r2, #1
 800f8ac:	9119      	str	r1, [sp, #100]	@ 0x64
 800f8ae:	7852      	ldrb	r2, [r2, #1]
 800f8b0:	2a00      	cmp	r2, #0
 800f8b2:	d1c7      	bne.n	800f844 <_strtod_l+0x34>
 800f8b4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f8b6:	9419      	str	r4, [sp, #100]	@ 0x64
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	f040 8566 	bne.w	801038a <_strtod_l+0xb7a>
 800f8be:	4650      	mov	r0, sl
 800f8c0:	4659      	mov	r1, fp
 800f8c2:	e7e7      	b.n	800f894 <_strtod_l+0x84>
 800f8c4:	2100      	movs	r1, #0
 800f8c6:	e7ef      	b.n	800f8a8 <_strtod_l+0x98>
 800f8c8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f8ca:	b13a      	cbz	r2, 800f8dc <_strtod_l+0xcc>
 800f8cc:	2135      	movs	r1, #53	@ 0x35
 800f8ce:	a81c      	add	r0, sp, #112	@ 0x70
 800f8d0:	f7ff ff38 	bl	800f744 <__copybits>
 800f8d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f8d6:	9805      	ldr	r0, [sp, #20]
 800f8d8:	f7ff fb18 	bl	800ef0c <_Bfree>
 800f8dc:	3e01      	subs	r6, #1
 800f8de:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f8e0:	2e04      	cmp	r6, #4
 800f8e2:	d806      	bhi.n	800f8f2 <_strtod_l+0xe2>
 800f8e4:	e8df f006 	tbb	[pc, r6]
 800f8e8:	201d0314 	.word	0x201d0314
 800f8ec:	14          	.byte	0x14
 800f8ed:	00          	.byte	0x00
 800f8ee:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f8f2:	05e1      	lsls	r1, r4, #23
 800f8f4:	bf48      	it	mi
 800f8f6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f8fa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f8fe:	0d1b      	lsrs	r3, r3, #20
 800f900:	051b      	lsls	r3, r3, #20
 800f902:	2b00      	cmp	r3, #0
 800f904:	d1bd      	bne.n	800f882 <_strtod_l+0x72>
 800f906:	f7fe fb25 	bl	800df54 <__errno>
 800f90a:	2322      	movs	r3, #34	@ 0x22
 800f90c:	6003      	str	r3, [r0, #0]
 800f90e:	e7b8      	b.n	800f882 <_strtod_l+0x72>
 800f910:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f914:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f918:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f91c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f920:	e7e7      	b.n	800f8f2 <_strtod_l+0xe2>
 800f922:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800faa0 <_strtod_l+0x290>
 800f926:	e7e4      	b.n	800f8f2 <_strtod_l+0xe2>
 800f928:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f92c:	f04f 3aff 	mov.w	sl, #4294967295
 800f930:	e7df      	b.n	800f8f2 <_strtod_l+0xe2>
 800f932:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f934:	1c5a      	adds	r2, r3, #1
 800f936:	9219      	str	r2, [sp, #100]	@ 0x64
 800f938:	785b      	ldrb	r3, [r3, #1]
 800f93a:	2b30      	cmp	r3, #48	@ 0x30
 800f93c:	d0f9      	beq.n	800f932 <_strtod_l+0x122>
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d09f      	beq.n	800f882 <_strtod_l+0x72>
 800f942:	2301      	movs	r3, #1
 800f944:	2700      	movs	r7, #0
 800f946:	220a      	movs	r2, #10
 800f948:	46b9      	mov	r9, r7
 800f94a:	9308      	str	r3, [sp, #32]
 800f94c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f94e:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f950:	930c      	str	r3, [sp, #48]	@ 0x30
 800f952:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f954:	7805      	ldrb	r5, [r0, #0]
 800f956:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f95a:	b2d9      	uxtb	r1, r3
 800f95c:	2909      	cmp	r1, #9
 800f95e:	d928      	bls.n	800f9b2 <_strtod_l+0x1a2>
 800f960:	2201      	movs	r2, #1
 800f962:	4950      	ldr	r1, [pc, #320]	@ (800faa4 <_strtod_l+0x294>)
 800f964:	f001 f969 	bl	8010c3a <strncmp>
 800f968:	2800      	cmp	r0, #0
 800f96a:	d032      	beq.n	800f9d2 <_strtod_l+0x1c2>
 800f96c:	2000      	movs	r0, #0
 800f96e:	462a      	mov	r2, r5
 800f970:	4603      	mov	r3, r0
 800f972:	464d      	mov	r5, r9
 800f974:	900a      	str	r0, [sp, #40]	@ 0x28
 800f976:	2a65      	cmp	r2, #101	@ 0x65
 800f978:	d001      	beq.n	800f97e <_strtod_l+0x16e>
 800f97a:	2a45      	cmp	r2, #69	@ 0x45
 800f97c:	d114      	bne.n	800f9a8 <_strtod_l+0x198>
 800f97e:	b91d      	cbnz	r5, 800f988 <_strtod_l+0x178>
 800f980:	9a08      	ldr	r2, [sp, #32]
 800f982:	4302      	orrs	r2, r0
 800f984:	d096      	beq.n	800f8b4 <_strtod_l+0xa4>
 800f986:	2500      	movs	r5, #0
 800f988:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f98a:	1c62      	adds	r2, r4, #1
 800f98c:	9219      	str	r2, [sp, #100]	@ 0x64
 800f98e:	7862      	ldrb	r2, [r4, #1]
 800f990:	2a2b      	cmp	r2, #43	@ 0x2b
 800f992:	d07a      	beq.n	800fa8a <_strtod_l+0x27a>
 800f994:	2a2d      	cmp	r2, #45	@ 0x2d
 800f996:	d07e      	beq.n	800fa96 <_strtod_l+0x286>
 800f998:	f04f 0c00 	mov.w	ip, #0
 800f99c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f9a0:	2909      	cmp	r1, #9
 800f9a2:	f240 8085 	bls.w	800fab0 <_strtod_l+0x2a0>
 800f9a6:	9419      	str	r4, [sp, #100]	@ 0x64
 800f9a8:	f04f 0800 	mov.w	r8, #0
 800f9ac:	e0a5      	b.n	800fafa <_strtod_l+0x2ea>
 800f9ae:	2300      	movs	r3, #0
 800f9b0:	e7c8      	b.n	800f944 <_strtod_l+0x134>
 800f9b2:	f1b9 0f08 	cmp.w	r9, #8
 800f9b6:	bfd8      	it	le
 800f9b8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f9ba:	f100 0001 	add.w	r0, r0, #1
 800f9be:	bfd6      	itet	le
 800f9c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800f9c4:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f9c8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f9ca:	f109 0901 	add.w	r9, r9, #1
 800f9ce:	9019      	str	r0, [sp, #100]	@ 0x64
 800f9d0:	e7bf      	b.n	800f952 <_strtod_l+0x142>
 800f9d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f9d4:	1c5a      	adds	r2, r3, #1
 800f9d6:	9219      	str	r2, [sp, #100]	@ 0x64
 800f9d8:	785a      	ldrb	r2, [r3, #1]
 800f9da:	f1b9 0f00 	cmp.w	r9, #0
 800f9de:	d03b      	beq.n	800fa58 <_strtod_l+0x248>
 800f9e0:	464d      	mov	r5, r9
 800f9e2:	900a      	str	r0, [sp, #40]	@ 0x28
 800f9e4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f9e8:	2b09      	cmp	r3, #9
 800f9ea:	d912      	bls.n	800fa12 <_strtod_l+0x202>
 800f9ec:	2301      	movs	r3, #1
 800f9ee:	e7c2      	b.n	800f976 <_strtod_l+0x166>
 800f9f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f9f2:	3001      	adds	r0, #1
 800f9f4:	1c5a      	adds	r2, r3, #1
 800f9f6:	9219      	str	r2, [sp, #100]	@ 0x64
 800f9f8:	785a      	ldrb	r2, [r3, #1]
 800f9fa:	2a30      	cmp	r2, #48	@ 0x30
 800f9fc:	d0f8      	beq.n	800f9f0 <_strtod_l+0x1e0>
 800f9fe:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800fa02:	2b08      	cmp	r3, #8
 800fa04:	f200 84c8 	bhi.w	8010398 <_strtod_l+0xb88>
 800fa08:	900a      	str	r0, [sp, #40]	@ 0x28
 800fa0a:	2000      	movs	r0, #0
 800fa0c:	4605      	mov	r5, r0
 800fa0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fa10:	930c      	str	r3, [sp, #48]	@ 0x30
 800fa12:	3a30      	subs	r2, #48	@ 0x30
 800fa14:	f100 0301 	add.w	r3, r0, #1
 800fa18:	d018      	beq.n	800fa4c <_strtod_l+0x23c>
 800fa1a:	462e      	mov	r6, r5
 800fa1c:	f04f 0e0a 	mov.w	lr, #10
 800fa20:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800fa22:	4419      	add	r1, r3
 800fa24:	910a      	str	r1, [sp, #40]	@ 0x28
 800fa26:	1c71      	adds	r1, r6, #1
 800fa28:	eba1 0c05 	sub.w	ip, r1, r5
 800fa2c:	4563      	cmp	r3, ip
 800fa2e:	dc15      	bgt.n	800fa5c <_strtod_l+0x24c>
 800fa30:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800fa34:	182b      	adds	r3, r5, r0
 800fa36:	2b08      	cmp	r3, #8
 800fa38:	f105 0501 	add.w	r5, r5, #1
 800fa3c:	4405      	add	r5, r0
 800fa3e:	dc1a      	bgt.n	800fa76 <_strtod_l+0x266>
 800fa40:	230a      	movs	r3, #10
 800fa42:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fa44:	fb03 2301 	mla	r3, r3, r1, r2
 800fa48:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fa4e:	4618      	mov	r0, r3
 800fa50:	1c51      	adds	r1, r2, #1
 800fa52:	9119      	str	r1, [sp, #100]	@ 0x64
 800fa54:	7852      	ldrb	r2, [r2, #1]
 800fa56:	e7c5      	b.n	800f9e4 <_strtod_l+0x1d4>
 800fa58:	4648      	mov	r0, r9
 800fa5a:	e7ce      	b.n	800f9fa <_strtod_l+0x1ea>
 800fa5c:	2e08      	cmp	r6, #8
 800fa5e:	dc05      	bgt.n	800fa6c <_strtod_l+0x25c>
 800fa60:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800fa62:	fb0e f606 	mul.w	r6, lr, r6
 800fa66:	960b      	str	r6, [sp, #44]	@ 0x2c
 800fa68:	460e      	mov	r6, r1
 800fa6a:	e7dc      	b.n	800fa26 <_strtod_l+0x216>
 800fa6c:	2910      	cmp	r1, #16
 800fa6e:	bfd8      	it	le
 800fa70:	fb0e f707 	mulle.w	r7, lr, r7
 800fa74:	e7f8      	b.n	800fa68 <_strtod_l+0x258>
 800fa76:	2b0f      	cmp	r3, #15
 800fa78:	bfdc      	itt	le
 800fa7a:	230a      	movle	r3, #10
 800fa7c:	fb03 2707 	mlale	r7, r3, r7, r2
 800fa80:	e7e3      	b.n	800fa4a <_strtod_l+0x23a>
 800fa82:	2300      	movs	r3, #0
 800fa84:	930a      	str	r3, [sp, #40]	@ 0x28
 800fa86:	2301      	movs	r3, #1
 800fa88:	e77a      	b.n	800f980 <_strtod_l+0x170>
 800fa8a:	f04f 0c00 	mov.w	ip, #0
 800fa8e:	1ca2      	adds	r2, r4, #2
 800fa90:	9219      	str	r2, [sp, #100]	@ 0x64
 800fa92:	78a2      	ldrb	r2, [r4, #2]
 800fa94:	e782      	b.n	800f99c <_strtod_l+0x18c>
 800fa96:	f04f 0c01 	mov.w	ip, #1
 800fa9a:	e7f8      	b.n	800fa8e <_strtod_l+0x27e>
 800fa9c:	08013d1c 	.word	0x08013d1c
 800faa0:	7ff00000 	.word	0x7ff00000
 800faa4:	08013b55 	.word	0x08013b55
 800faa8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800faaa:	1c51      	adds	r1, r2, #1
 800faac:	9119      	str	r1, [sp, #100]	@ 0x64
 800faae:	7852      	ldrb	r2, [r2, #1]
 800fab0:	2a30      	cmp	r2, #48	@ 0x30
 800fab2:	d0f9      	beq.n	800faa8 <_strtod_l+0x298>
 800fab4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800fab8:	2908      	cmp	r1, #8
 800faba:	f63f af75 	bhi.w	800f9a8 <_strtod_l+0x198>
 800fabe:	f04f 080a 	mov.w	r8, #10
 800fac2:	3a30      	subs	r2, #48	@ 0x30
 800fac4:	9209      	str	r2, [sp, #36]	@ 0x24
 800fac6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800fac8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800faca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800facc:	1c56      	adds	r6, r2, #1
 800face:	9619      	str	r6, [sp, #100]	@ 0x64
 800fad0:	7852      	ldrb	r2, [r2, #1]
 800fad2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800fad6:	f1be 0f09 	cmp.w	lr, #9
 800fada:	d939      	bls.n	800fb50 <_strtod_l+0x340>
 800fadc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800fade:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800fae2:	1a76      	subs	r6, r6, r1
 800fae4:	2e08      	cmp	r6, #8
 800fae6:	dc03      	bgt.n	800faf0 <_strtod_l+0x2e0>
 800fae8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800faea:	4588      	cmp	r8, r1
 800faec:	bfa8      	it	ge
 800faee:	4688      	movge	r8, r1
 800faf0:	f1bc 0f00 	cmp.w	ip, #0
 800faf4:	d001      	beq.n	800fafa <_strtod_l+0x2ea>
 800faf6:	f1c8 0800 	rsb	r8, r8, #0
 800fafa:	2d00      	cmp	r5, #0
 800fafc:	d14e      	bne.n	800fb9c <_strtod_l+0x38c>
 800fafe:	9908      	ldr	r1, [sp, #32]
 800fb00:	4308      	orrs	r0, r1
 800fb02:	f47f aebe 	bne.w	800f882 <_strtod_l+0x72>
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	f47f aed4 	bne.w	800f8b4 <_strtod_l+0xa4>
 800fb0c:	2a69      	cmp	r2, #105	@ 0x69
 800fb0e:	d028      	beq.n	800fb62 <_strtod_l+0x352>
 800fb10:	dc25      	bgt.n	800fb5e <_strtod_l+0x34e>
 800fb12:	2a49      	cmp	r2, #73	@ 0x49
 800fb14:	d025      	beq.n	800fb62 <_strtod_l+0x352>
 800fb16:	2a4e      	cmp	r2, #78	@ 0x4e
 800fb18:	f47f aecc 	bne.w	800f8b4 <_strtod_l+0xa4>
 800fb1c:	4999      	ldr	r1, [pc, #612]	@ (800fd84 <_strtod_l+0x574>)
 800fb1e:	a819      	add	r0, sp, #100	@ 0x64
 800fb20:	f001 fba0 	bl	8011264 <__match>
 800fb24:	2800      	cmp	r0, #0
 800fb26:	f43f aec5 	beq.w	800f8b4 <_strtod_l+0xa4>
 800fb2a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb2c:	781b      	ldrb	r3, [r3, #0]
 800fb2e:	2b28      	cmp	r3, #40	@ 0x28
 800fb30:	d12e      	bne.n	800fb90 <_strtod_l+0x380>
 800fb32:	4995      	ldr	r1, [pc, #596]	@ (800fd88 <_strtod_l+0x578>)
 800fb34:	aa1c      	add	r2, sp, #112	@ 0x70
 800fb36:	a819      	add	r0, sp, #100	@ 0x64
 800fb38:	f001 fba8 	bl	801128c <__hexnan>
 800fb3c:	2805      	cmp	r0, #5
 800fb3e:	d127      	bne.n	800fb90 <_strtod_l+0x380>
 800fb40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fb42:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800fb46:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800fb4a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800fb4e:	e698      	b.n	800f882 <_strtod_l+0x72>
 800fb50:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fb52:	fb08 2101 	mla	r1, r8, r1, r2
 800fb56:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800fb5a:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb5c:	e7b5      	b.n	800faca <_strtod_l+0x2ba>
 800fb5e:	2a6e      	cmp	r2, #110	@ 0x6e
 800fb60:	e7da      	b.n	800fb18 <_strtod_l+0x308>
 800fb62:	498a      	ldr	r1, [pc, #552]	@ (800fd8c <_strtod_l+0x57c>)
 800fb64:	a819      	add	r0, sp, #100	@ 0x64
 800fb66:	f001 fb7d 	bl	8011264 <__match>
 800fb6a:	2800      	cmp	r0, #0
 800fb6c:	f43f aea2 	beq.w	800f8b4 <_strtod_l+0xa4>
 800fb70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb72:	4987      	ldr	r1, [pc, #540]	@ (800fd90 <_strtod_l+0x580>)
 800fb74:	3b01      	subs	r3, #1
 800fb76:	a819      	add	r0, sp, #100	@ 0x64
 800fb78:	9319      	str	r3, [sp, #100]	@ 0x64
 800fb7a:	f001 fb73 	bl	8011264 <__match>
 800fb7e:	b910      	cbnz	r0, 800fb86 <_strtod_l+0x376>
 800fb80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fb82:	3301      	adds	r3, #1
 800fb84:	9319      	str	r3, [sp, #100]	@ 0x64
 800fb86:	f04f 0a00 	mov.w	sl, #0
 800fb8a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800fd94 <_strtod_l+0x584>
 800fb8e:	e678      	b.n	800f882 <_strtod_l+0x72>
 800fb90:	4881      	ldr	r0, [pc, #516]	@ (800fd98 <_strtod_l+0x588>)
 800fb92:	f001 f8a5 	bl	8010ce0 <nan>
 800fb96:	4682      	mov	sl, r0
 800fb98:	468b      	mov	fp, r1
 800fb9a:	e672      	b.n	800f882 <_strtod_l+0x72>
 800fb9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb9e:	f1b9 0f00 	cmp.w	r9, #0
 800fba2:	bf08      	it	eq
 800fba4:	46a9      	moveq	r9, r5
 800fba6:	eba8 0303 	sub.w	r3, r8, r3
 800fbaa:	2d10      	cmp	r5, #16
 800fbac:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800fbae:	462c      	mov	r4, r5
 800fbb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800fbb2:	bfa8      	it	ge
 800fbb4:	2410      	movge	r4, #16
 800fbb6:	f7f0 fc81 	bl	80004bc <__aeabi_ui2d>
 800fbba:	2d09      	cmp	r5, #9
 800fbbc:	4682      	mov	sl, r0
 800fbbe:	468b      	mov	fp, r1
 800fbc0:	dc11      	bgt.n	800fbe6 <_strtod_l+0x3d6>
 800fbc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	f43f ae5c 	beq.w	800f882 <_strtod_l+0x72>
 800fbca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbcc:	dd76      	ble.n	800fcbc <_strtod_l+0x4ac>
 800fbce:	2b16      	cmp	r3, #22
 800fbd0:	dc5d      	bgt.n	800fc8e <_strtod_l+0x47e>
 800fbd2:	4972      	ldr	r1, [pc, #456]	@ (800fd9c <_strtod_l+0x58c>)
 800fbd4:	4652      	mov	r2, sl
 800fbd6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fbda:	465b      	mov	r3, fp
 800fbdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbe0:	f7f0 fce6 	bl	80005b0 <__aeabi_dmul>
 800fbe4:	e7d7      	b.n	800fb96 <_strtod_l+0x386>
 800fbe6:	4b6d      	ldr	r3, [pc, #436]	@ (800fd9c <_strtod_l+0x58c>)
 800fbe8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fbec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800fbf0:	f7f0 fcde 	bl	80005b0 <__aeabi_dmul>
 800fbf4:	4682      	mov	sl, r0
 800fbf6:	4638      	mov	r0, r7
 800fbf8:	468b      	mov	fp, r1
 800fbfa:	f7f0 fc5f 	bl	80004bc <__aeabi_ui2d>
 800fbfe:	4602      	mov	r2, r0
 800fc00:	460b      	mov	r3, r1
 800fc02:	4650      	mov	r0, sl
 800fc04:	4659      	mov	r1, fp
 800fc06:	f7f0 fb1d 	bl	8000244 <__adddf3>
 800fc0a:	2d0f      	cmp	r5, #15
 800fc0c:	4682      	mov	sl, r0
 800fc0e:	468b      	mov	fp, r1
 800fc10:	ddd7      	ble.n	800fbc2 <_strtod_l+0x3b2>
 800fc12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc14:	1b2c      	subs	r4, r5, r4
 800fc16:	441c      	add	r4, r3
 800fc18:	2c00      	cmp	r4, #0
 800fc1a:	f340 8093 	ble.w	800fd44 <_strtod_l+0x534>
 800fc1e:	f014 030f 	ands.w	r3, r4, #15
 800fc22:	d00a      	beq.n	800fc3a <_strtod_l+0x42a>
 800fc24:	495d      	ldr	r1, [pc, #372]	@ (800fd9c <_strtod_l+0x58c>)
 800fc26:	4652      	mov	r2, sl
 800fc28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800fc2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc30:	465b      	mov	r3, fp
 800fc32:	f7f0 fcbd 	bl	80005b0 <__aeabi_dmul>
 800fc36:	4682      	mov	sl, r0
 800fc38:	468b      	mov	fp, r1
 800fc3a:	f034 040f 	bics.w	r4, r4, #15
 800fc3e:	d073      	beq.n	800fd28 <_strtod_l+0x518>
 800fc40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800fc44:	dd49      	ble.n	800fcda <_strtod_l+0x4ca>
 800fc46:	2400      	movs	r4, #0
 800fc48:	46a0      	mov	r8, r4
 800fc4a:	46a1      	mov	r9, r4
 800fc4c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fc4e:	2322      	movs	r3, #34	@ 0x22
 800fc50:	f04f 0a00 	mov.w	sl, #0
 800fc54:	9a05      	ldr	r2, [sp, #20]
 800fc56:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800fd94 <_strtod_l+0x584>
 800fc5a:	6013      	str	r3, [r2, #0]
 800fc5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	f43f ae0f 	beq.w	800f882 <_strtod_l+0x72>
 800fc64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fc66:	9805      	ldr	r0, [sp, #20]
 800fc68:	f7ff f950 	bl	800ef0c <_Bfree>
 800fc6c:	4649      	mov	r1, r9
 800fc6e:	9805      	ldr	r0, [sp, #20]
 800fc70:	f7ff f94c 	bl	800ef0c <_Bfree>
 800fc74:	4641      	mov	r1, r8
 800fc76:	9805      	ldr	r0, [sp, #20]
 800fc78:	f7ff f948 	bl	800ef0c <_Bfree>
 800fc7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fc7e:	9805      	ldr	r0, [sp, #20]
 800fc80:	f7ff f944 	bl	800ef0c <_Bfree>
 800fc84:	4621      	mov	r1, r4
 800fc86:	9805      	ldr	r0, [sp, #20]
 800fc88:	f7ff f940 	bl	800ef0c <_Bfree>
 800fc8c:	e5f9      	b.n	800f882 <_strtod_l+0x72>
 800fc8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fc90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800fc94:	4293      	cmp	r3, r2
 800fc96:	dbbc      	blt.n	800fc12 <_strtod_l+0x402>
 800fc98:	4c40      	ldr	r4, [pc, #256]	@ (800fd9c <_strtod_l+0x58c>)
 800fc9a:	f1c5 050f 	rsb	r5, r5, #15
 800fc9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800fca2:	4652      	mov	r2, sl
 800fca4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fca8:	465b      	mov	r3, fp
 800fcaa:	f7f0 fc81 	bl	80005b0 <__aeabi_dmul>
 800fcae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcb0:	1b5d      	subs	r5, r3, r5
 800fcb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800fcb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800fcba:	e791      	b.n	800fbe0 <_strtod_l+0x3d0>
 800fcbc:	3316      	adds	r3, #22
 800fcbe:	dba8      	blt.n	800fc12 <_strtod_l+0x402>
 800fcc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fcc2:	4650      	mov	r0, sl
 800fcc4:	eba3 0808 	sub.w	r8, r3, r8
 800fcc8:	4b34      	ldr	r3, [pc, #208]	@ (800fd9c <_strtod_l+0x58c>)
 800fcca:	4659      	mov	r1, fp
 800fccc:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800fcd0:	e9d8 2300 	ldrd	r2, r3, [r8]
 800fcd4:	f7f0 fd96 	bl	8000804 <__aeabi_ddiv>
 800fcd8:	e75d      	b.n	800fb96 <_strtod_l+0x386>
 800fcda:	2300      	movs	r3, #0
 800fcdc:	4650      	mov	r0, sl
 800fcde:	4659      	mov	r1, fp
 800fce0:	461e      	mov	r6, r3
 800fce2:	4f2f      	ldr	r7, [pc, #188]	@ (800fda0 <_strtod_l+0x590>)
 800fce4:	1124      	asrs	r4, r4, #4
 800fce6:	2c01      	cmp	r4, #1
 800fce8:	dc21      	bgt.n	800fd2e <_strtod_l+0x51e>
 800fcea:	b10b      	cbz	r3, 800fcf0 <_strtod_l+0x4e0>
 800fcec:	4682      	mov	sl, r0
 800fcee:	468b      	mov	fp, r1
 800fcf0:	492b      	ldr	r1, [pc, #172]	@ (800fda0 <_strtod_l+0x590>)
 800fcf2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800fcf6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fcfa:	4652      	mov	r2, sl
 800fcfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fd00:	465b      	mov	r3, fp
 800fd02:	f7f0 fc55 	bl	80005b0 <__aeabi_dmul>
 800fd06:	4b23      	ldr	r3, [pc, #140]	@ (800fd94 <_strtod_l+0x584>)
 800fd08:	460a      	mov	r2, r1
 800fd0a:	400b      	ands	r3, r1
 800fd0c:	4925      	ldr	r1, [pc, #148]	@ (800fda4 <_strtod_l+0x594>)
 800fd0e:	4682      	mov	sl, r0
 800fd10:	428b      	cmp	r3, r1
 800fd12:	d898      	bhi.n	800fc46 <_strtod_l+0x436>
 800fd14:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800fd18:	428b      	cmp	r3, r1
 800fd1a:	bf86      	itte	hi
 800fd1c:	f04f 3aff 	movhi.w	sl, #4294967295
 800fd20:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800fda8 <_strtod_l+0x598>
 800fd24:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800fd28:	2300      	movs	r3, #0
 800fd2a:	9308      	str	r3, [sp, #32]
 800fd2c:	e076      	b.n	800fe1c <_strtod_l+0x60c>
 800fd2e:	07e2      	lsls	r2, r4, #31
 800fd30:	d504      	bpl.n	800fd3c <_strtod_l+0x52c>
 800fd32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd36:	f7f0 fc3b 	bl	80005b0 <__aeabi_dmul>
 800fd3a:	2301      	movs	r3, #1
 800fd3c:	3601      	adds	r6, #1
 800fd3e:	1064      	asrs	r4, r4, #1
 800fd40:	3708      	adds	r7, #8
 800fd42:	e7d0      	b.n	800fce6 <_strtod_l+0x4d6>
 800fd44:	d0f0      	beq.n	800fd28 <_strtod_l+0x518>
 800fd46:	4264      	negs	r4, r4
 800fd48:	f014 020f 	ands.w	r2, r4, #15
 800fd4c:	d00a      	beq.n	800fd64 <_strtod_l+0x554>
 800fd4e:	4b13      	ldr	r3, [pc, #76]	@ (800fd9c <_strtod_l+0x58c>)
 800fd50:	4650      	mov	r0, sl
 800fd52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fd56:	4659      	mov	r1, fp
 800fd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd5c:	f7f0 fd52 	bl	8000804 <__aeabi_ddiv>
 800fd60:	4682      	mov	sl, r0
 800fd62:	468b      	mov	fp, r1
 800fd64:	1124      	asrs	r4, r4, #4
 800fd66:	d0df      	beq.n	800fd28 <_strtod_l+0x518>
 800fd68:	2c1f      	cmp	r4, #31
 800fd6a:	dd1f      	ble.n	800fdac <_strtod_l+0x59c>
 800fd6c:	2400      	movs	r4, #0
 800fd6e:	46a0      	mov	r8, r4
 800fd70:	46a1      	mov	r9, r4
 800fd72:	940b      	str	r4, [sp, #44]	@ 0x2c
 800fd74:	2322      	movs	r3, #34	@ 0x22
 800fd76:	9a05      	ldr	r2, [sp, #20]
 800fd78:	f04f 0a00 	mov.w	sl, #0
 800fd7c:	f04f 0b00 	mov.w	fp, #0
 800fd80:	6013      	str	r3, [r2, #0]
 800fd82:	e76b      	b.n	800fc5c <_strtod_l+0x44c>
 800fd84:	08013a43 	.word	0x08013a43
 800fd88:	08013d08 	.word	0x08013d08
 800fd8c:	08013a3b 	.word	0x08013a3b
 800fd90:	08013a72 	.word	0x08013a72
 800fd94:	7ff00000 	.word	0x7ff00000
 800fd98:	08013bab 	.word	0x08013bab
 800fd9c:	08013c40 	.word	0x08013c40
 800fda0:	08013c18 	.word	0x08013c18
 800fda4:	7ca00000 	.word	0x7ca00000
 800fda8:	7fefffff 	.word	0x7fefffff
 800fdac:	f014 0310 	ands.w	r3, r4, #16
 800fdb0:	bf18      	it	ne
 800fdb2:	236a      	movne	r3, #106	@ 0x6a
 800fdb4:	4650      	mov	r0, sl
 800fdb6:	9308      	str	r3, [sp, #32]
 800fdb8:	4659      	mov	r1, fp
 800fdba:	2300      	movs	r3, #0
 800fdbc:	4e77      	ldr	r6, [pc, #476]	@ (800ff9c <_strtod_l+0x78c>)
 800fdbe:	07e7      	lsls	r7, r4, #31
 800fdc0:	d504      	bpl.n	800fdcc <_strtod_l+0x5bc>
 800fdc2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fdc6:	f7f0 fbf3 	bl	80005b0 <__aeabi_dmul>
 800fdca:	2301      	movs	r3, #1
 800fdcc:	1064      	asrs	r4, r4, #1
 800fdce:	f106 0608 	add.w	r6, r6, #8
 800fdd2:	d1f4      	bne.n	800fdbe <_strtod_l+0x5ae>
 800fdd4:	b10b      	cbz	r3, 800fdda <_strtod_l+0x5ca>
 800fdd6:	4682      	mov	sl, r0
 800fdd8:	468b      	mov	fp, r1
 800fdda:	9b08      	ldr	r3, [sp, #32]
 800fddc:	b1b3      	cbz	r3, 800fe0c <_strtod_l+0x5fc>
 800fdde:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800fde2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	4659      	mov	r1, fp
 800fdea:	dd0f      	ble.n	800fe0c <_strtod_l+0x5fc>
 800fdec:	2b1f      	cmp	r3, #31
 800fdee:	dd58      	ble.n	800fea2 <_strtod_l+0x692>
 800fdf0:	2b34      	cmp	r3, #52	@ 0x34
 800fdf2:	bfd8      	it	le
 800fdf4:	f04f 33ff 	movle.w	r3, #4294967295
 800fdf8:	f04f 0a00 	mov.w	sl, #0
 800fdfc:	bfcf      	iteee	gt
 800fdfe:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800fe02:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800fe06:	4093      	lslle	r3, r2
 800fe08:	ea03 0b01 	andle.w	fp, r3, r1
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	2300      	movs	r3, #0
 800fe10:	4650      	mov	r0, sl
 800fe12:	4659      	mov	r1, fp
 800fe14:	f7f0 fe34 	bl	8000a80 <__aeabi_dcmpeq>
 800fe18:	2800      	cmp	r0, #0
 800fe1a:	d1a7      	bne.n	800fd6c <_strtod_l+0x55c>
 800fe1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe1e:	464a      	mov	r2, r9
 800fe20:	9300      	str	r3, [sp, #0]
 800fe22:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800fe24:	462b      	mov	r3, r5
 800fe26:	9805      	ldr	r0, [sp, #20]
 800fe28:	f7ff f8d8 	bl	800efdc <__s2b>
 800fe2c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800fe2e:	2800      	cmp	r0, #0
 800fe30:	f43f af09 	beq.w	800fc46 <_strtod_l+0x436>
 800fe34:	2400      	movs	r4, #0
 800fe36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fe3a:	2a00      	cmp	r2, #0
 800fe3c:	eba3 0308 	sub.w	r3, r3, r8
 800fe40:	bfa8      	it	ge
 800fe42:	2300      	movge	r3, #0
 800fe44:	46a0      	mov	r8, r4
 800fe46:	9312      	str	r3, [sp, #72]	@ 0x48
 800fe48:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800fe4c:	9316      	str	r3, [sp, #88]	@ 0x58
 800fe4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe50:	9805      	ldr	r0, [sp, #20]
 800fe52:	6859      	ldr	r1, [r3, #4]
 800fe54:	f7ff f81a 	bl	800ee8c <_Balloc>
 800fe58:	4681      	mov	r9, r0
 800fe5a:	2800      	cmp	r0, #0
 800fe5c:	f43f aef7 	beq.w	800fc4e <_strtod_l+0x43e>
 800fe60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fe62:	300c      	adds	r0, #12
 800fe64:	691a      	ldr	r2, [r3, #16]
 800fe66:	f103 010c 	add.w	r1, r3, #12
 800fe6a:	3202      	adds	r2, #2
 800fe6c:	0092      	lsls	r2, r2, #2
 800fe6e:	f000 ff29 	bl	8010cc4 <memcpy>
 800fe72:	ab1c      	add	r3, sp, #112	@ 0x70
 800fe74:	9301      	str	r3, [sp, #4]
 800fe76:	ab1b      	add	r3, sp, #108	@ 0x6c
 800fe78:	9300      	str	r3, [sp, #0]
 800fe7a:	4652      	mov	r2, sl
 800fe7c:	465b      	mov	r3, fp
 800fe7e:	9805      	ldr	r0, [sp, #20]
 800fe80:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800fe84:	f7ff fbd6 	bl	800f634 <__d2b>
 800fe88:	901a      	str	r0, [sp, #104]	@ 0x68
 800fe8a:	2800      	cmp	r0, #0
 800fe8c:	f43f aedf 	beq.w	800fc4e <_strtod_l+0x43e>
 800fe90:	2101      	movs	r1, #1
 800fe92:	9805      	ldr	r0, [sp, #20]
 800fe94:	f7ff f938 	bl	800f108 <__i2b>
 800fe98:	4680      	mov	r8, r0
 800fe9a:	b948      	cbnz	r0, 800feb0 <_strtod_l+0x6a0>
 800fe9c:	f04f 0800 	mov.w	r8, #0
 800fea0:	e6d5      	b.n	800fc4e <_strtod_l+0x43e>
 800fea2:	f04f 32ff 	mov.w	r2, #4294967295
 800fea6:	fa02 f303 	lsl.w	r3, r2, r3
 800feaa:	ea03 0a0a 	and.w	sl, r3, sl
 800feae:	e7ad      	b.n	800fe0c <_strtod_l+0x5fc>
 800feb0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800feb2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800feb4:	2d00      	cmp	r5, #0
 800feb6:	bfab      	itete	ge
 800feb8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800feba:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800febc:	18ef      	addge	r7, r5, r3
 800febe:	1b5e      	sublt	r6, r3, r5
 800fec0:	9b08      	ldr	r3, [sp, #32]
 800fec2:	bfa8      	it	ge
 800fec4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800fec6:	eba5 0503 	sub.w	r5, r5, r3
 800feca:	4415      	add	r5, r2
 800fecc:	4b34      	ldr	r3, [pc, #208]	@ (800ffa0 <_strtod_l+0x790>)
 800fece:	f105 35ff 	add.w	r5, r5, #4294967295
 800fed2:	bfb8      	it	lt
 800fed4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800fed6:	429d      	cmp	r5, r3
 800fed8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800fedc:	da50      	bge.n	800ff80 <_strtod_l+0x770>
 800fede:	1b5b      	subs	r3, r3, r5
 800fee0:	2b1f      	cmp	r3, #31
 800fee2:	f04f 0101 	mov.w	r1, #1
 800fee6:	eba2 0203 	sub.w	r2, r2, r3
 800feea:	dc3d      	bgt.n	800ff68 <_strtod_l+0x758>
 800feec:	fa01 f303 	lsl.w	r3, r1, r3
 800fef0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fef2:	2300      	movs	r3, #0
 800fef4:	9310      	str	r3, [sp, #64]	@ 0x40
 800fef6:	18bd      	adds	r5, r7, r2
 800fef8:	9b08      	ldr	r3, [sp, #32]
 800fefa:	42af      	cmp	r7, r5
 800fefc:	4416      	add	r6, r2
 800fefe:	441e      	add	r6, r3
 800ff00:	463b      	mov	r3, r7
 800ff02:	bfa8      	it	ge
 800ff04:	462b      	movge	r3, r5
 800ff06:	42b3      	cmp	r3, r6
 800ff08:	bfa8      	it	ge
 800ff0a:	4633      	movge	r3, r6
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	bfc2      	ittt	gt
 800ff10:	1aed      	subgt	r5, r5, r3
 800ff12:	1af6      	subgt	r6, r6, r3
 800ff14:	1aff      	subgt	r7, r7, r3
 800ff16:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	dd16      	ble.n	800ff4a <_strtod_l+0x73a>
 800ff1c:	4641      	mov	r1, r8
 800ff1e:	461a      	mov	r2, r3
 800ff20:	9805      	ldr	r0, [sp, #20]
 800ff22:	f7ff f9a9 	bl	800f278 <__pow5mult>
 800ff26:	4680      	mov	r8, r0
 800ff28:	2800      	cmp	r0, #0
 800ff2a:	d0b7      	beq.n	800fe9c <_strtod_l+0x68c>
 800ff2c:	4601      	mov	r1, r0
 800ff2e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ff30:	9805      	ldr	r0, [sp, #20]
 800ff32:	f7ff f8ff 	bl	800f134 <__multiply>
 800ff36:	900a      	str	r0, [sp, #40]	@ 0x28
 800ff38:	2800      	cmp	r0, #0
 800ff3a:	f43f ae88 	beq.w	800fc4e <_strtod_l+0x43e>
 800ff3e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ff40:	9805      	ldr	r0, [sp, #20]
 800ff42:	f7fe ffe3 	bl	800ef0c <_Bfree>
 800ff46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ff48:	931a      	str	r3, [sp, #104]	@ 0x68
 800ff4a:	2d00      	cmp	r5, #0
 800ff4c:	dc1d      	bgt.n	800ff8a <_strtod_l+0x77a>
 800ff4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	dd27      	ble.n	800ffa4 <_strtod_l+0x794>
 800ff54:	4649      	mov	r1, r9
 800ff56:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ff58:	9805      	ldr	r0, [sp, #20]
 800ff5a:	f7ff f98d 	bl	800f278 <__pow5mult>
 800ff5e:	4681      	mov	r9, r0
 800ff60:	bb00      	cbnz	r0, 800ffa4 <_strtod_l+0x794>
 800ff62:	f04f 0900 	mov.w	r9, #0
 800ff66:	e672      	b.n	800fc4e <_strtod_l+0x43e>
 800ff68:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ff6c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ff70:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ff74:	35e2      	adds	r5, #226	@ 0xe2
 800ff76:	fa01 f305 	lsl.w	r3, r1, r5
 800ff7a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ff7c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ff7e:	e7ba      	b.n	800fef6 <_strtod_l+0x6e6>
 800ff80:	2300      	movs	r3, #0
 800ff82:	9310      	str	r3, [sp, #64]	@ 0x40
 800ff84:	2301      	movs	r3, #1
 800ff86:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ff88:	e7b5      	b.n	800fef6 <_strtod_l+0x6e6>
 800ff8a:	462a      	mov	r2, r5
 800ff8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ff8e:	9805      	ldr	r0, [sp, #20]
 800ff90:	f7ff f9cc 	bl	800f32c <__lshift>
 800ff94:	901a      	str	r0, [sp, #104]	@ 0x68
 800ff96:	2800      	cmp	r0, #0
 800ff98:	d1d9      	bne.n	800ff4e <_strtod_l+0x73e>
 800ff9a:	e658      	b.n	800fc4e <_strtod_l+0x43e>
 800ff9c:	08013d30 	.word	0x08013d30
 800ffa0:	fffffc02 	.word	0xfffffc02
 800ffa4:	2e00      	cmp	r6, #0
 800ffa6:	dd07      	ble.n	800ffb8 <_strtod_l+0x7a8>
 800ffa8:	4649      	mov	r1, r9
 800ffaa:	4632      	mov	r2, r6
 800ffac:	9805      	ldr	r0, [sp, #20]
 800ffae:	f7ff f9bd 	bl	800f32c <__lshift>
 800ffb2:	4681      	mov	r9, r0
 800ffb4:	2800      	cmp	r0, #0
 800ffb6:	d0d4      	beq.n	800ff62 <_strtod_l+0x752>
 800ffb8:	2f00      	cmp	r7, #0
 800ffba:	dd08      	ble.n	800ffce <_strtod_l+0x7be>
 800ffbc:	4641      	mov	r1, r8
 800ffbe:	463a      	mov	r2, r7
 800ffc0:	9805      	ldr	r0, [sp, #20]
 800ffc2:	f7ff f9b3 	bl	800f32c <__lshift>
 800ffc6:	4680      	mov	r8, r0
 800ffc8:	2800      	cmp	r0, #0
 800ffca:	f43f ae40 	beq.w	800fc4e <_strtod_l+0x43e>
 800ffce:	464a      	mov	r2, r9
 800ffd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ffd2:	9805      	ldr	r0, [sp, #20]
 800ffd4:	f7ff fa32 	bl	800f43c <__mdiff>
 800ffd8:	4604      	mov	r4, r0
 800ffda:	2800      	cmp	r0, #0
 800ffdc:	f43f ae37 	beq.w	800fc4e <_strtod_l+0x43e>
 800ffe0:	68c3      	ldr	r3, [r0, #12]
 800ffe2:	4641      	mov	r1, r8
 800ffe4:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	60c3      	str	r3, [r0, #12]
 800ffea:	f7ff fa0b 	bl	800f404 <__mcmp>
 800ffee:	2800      	cmp	r0, #0
 800fff0:	da3d      	bge.n	801006e <_strtod_l+0x85e>
 800fff2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fff4:	ea53 030a 	orrs.w	r3, r3, sl
 800fff8:	d163      	bne.n	80100c2 <_strtod_l+0x8b2>
 800fffa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d15f      	bne.n	80100c2 <_strtod_l+0x8b2>
 8010002:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010006:	0d1b      	lsrs	r3, r3, #20
 8010008:	051b      	lsls	r3, r3, #20
 801000a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801000e:	d958      	bls.n	80100c2 <_strtod_l+0x8b2>
 8010010:	6963      	ldr	r3, [r4, #20]
 8010012:	b913      	cbnz	r3, 801001a <_strtod_l+0x80a>
 8010014:	6923      	ldr	r3, [r4, #16]
 8010016:	2b01      	cmp	r3, #1
 8010018:	dd53      	ble.n	80100c2 <_strtod_l+0x8b2>
 801001a:	4621      	mov	r1, r4
 801001c:	2201      	movs	r2, #1
 801001e:	9805      	ldr	r0, [sp, #20]
 8010020:	f7ff f984 	bl	800f32c <__lshift>
 8010024:	4641      	mov	r1, r8
 8010026:	4604      	mov	r4, r0
 8010028:	f7ff f9ec 	bl	800f404 <__mcmp>
 801002c:	2800      	cmp	r0, #0
 801002e:	dd48      	ble.n	80100c2 <_strtod_l+0x8b2>
 8010030:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010034:	9a08      	ldr	r2, [sp, #32]
 8010036:	0d1b      	lsrs	r3, r3, #20
 8010038:	051b      	lsls	r3, r3, #20
 801003a:	2a00      	cmp	r2, #0
 801003c:	d062      	beq.n	8010104 <_strtod_l+0x8f4>
 801003e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010042:	d85f      	bhi.n	8010104 <_strtod_l+0x8f4>
 8010044:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010048:	f67f ae94 	bls.w	800fd74 <_strtod_l+0x564>
 801004c:	4650      	mov	r0, sl
 801004e:	4659      	mov	r1, fp
 8010050:	4ba3      	ldr	r3, [pc, #652]	@ (80102e0 <_strtod_l+0xad0>)
 8010052:	2200      	movs	r2, #0
 8010054:	f7f0 faac 	bl	80005b0 <__aeabi_dmul>
 8010058:	4ba2      	ldr	r3, [pc, #648]	@ (80102e4 <_strtod_l+0xad4>)
 801005a:	4682      	mov	sl, r0
 801005c:	400b      	ands	r3, r1
 801005e:	468b      	mov	fp, r1
 8010060:	2b00      	cmp	r3, #0
 8010062:	f47f adff 	bne.w	800fc64 <_strtod_l+0x454>
 8010066:	2322      	movs	r3, #34	@ 0x22
 8010068:	9a05      	ldr	r2, [sp, #20]
 801006a:	6013      	str	r3, [r2, #0]
 801006c:	e5fa      	b.n	800fc64 <_strtod_l+0x454>
 801006e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010072:	d165      	bne.n	8010140 <_strtod_l+0x930>
 8010074:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010076:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801007a:	b35a      	cbz	r2, 80100d4 <_strtod_l+0x8c4>
 801007c:	4a9a      	ldr	r2, [pc, #616]	@ (80102e8 <_strtod_l+0xad8>)
 801007e:	4293      	cmp	r3, r2
 8010080:	d12b      	bne.n	80100da <_strtod_l+0x8ca>
 8010082:	9b08      	ldr	r3, [sp, #32]
 8010084:	4651      	mov	r1, sl
 8010086:	b303      	cbz	r3, 80100ca <_strtod_l+0x8ba>
 8010088:	465a      	mov	r2, fp
 801008a:	4b96      	ldr	r3, [pc, #600]	@ (80102e4 <_strtod_l+0xad4>)
 801008c:	4013      	ands	r3, r2
 801008e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010092:	f04f 32ff 	mov.w	r2, #4294967295
 8010096:	d81b      	bhi.n	80100d0 <_strtod_l+0x8c0>
 8010098:	0d1b      	lsrs	r3, r3, #20
 801009a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801009e:	fa02 f303 	lsl.w	r3, r2, r3
 80100a2:	4299      	cmp	r1, r3
 80100a4:	d119      	bne.n	80100da <_strtod_l+0x8ca>
 80100a6:	4b91      	ldr	r3, [pc, #580]	@ (80102ec <_strtod_l+0xadc>)
 80100a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80100aa:	429a      	cmp	r2, r3
 80100ac:	d102      	bne.n	80100b4 <_strtod_l+0x8a4>
 80100ae:	3101      	adds	r1, #1
 80100b0:	f43f adcd 	beq.w	800fc4e <_strtod_l+0x43e>
 80100b4:	f04f 0a00 	mov.w	sl, #0
 80100b8:	4b8a      	ldr	r3, [pc, #552]	@ (80102e4 <_strtod_l+0xad4>)
 80100ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80100bc:	401a      	ands	r2, r3
 80100be:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80100c2:	9b08      	ldr	r3, [sp, #32]
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d1c1      	bne.n	801004c <_strtod_l+0x83c>
 80100c8:	e5cc      	b.n	800fc64 <_strtod_l+0x454>
 80100ca:	f04f 33ff 	mov.w	r3, #4294967295
 80100ce:	e7e8      	b.n	80100a2 <_strtod_l+0x892>
 80100d0:	4613      	mov	r3, r2
 80100d2:	e7e6      	b.n	80100a2 <_strtod_l+0x892>
 80100d4:	ea53 030a 	orrs.w	r3, r3, sl
 80100d8:	d0aa      	beq.n	8010030 <_strtod_l+0x820>
 80100da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80100dc:	b1db      	cbz	r3, 8010116 <_strtod_l+0x906>
 80100de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80100e0:	4213      	tst	r3, r2
 80100e2:	d0ee      	beq.n	80100c2 <_strtod_l+0x8b2>
 80100e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80100e6:	4650      	mov	r0, sl
 80100e8:	4659      	mov	r1, fp
 80100ea:	9a08      	ldr	r2, [sp, #32]
 80100ec:	b1bb      	cbz	r3, 801011e <_strtod_l+0x90e>
 80100ee:	f7ff fb6d 	bl	800f7cc <sulp>
 80100f2:	4602      	mov	r2, r0
 80100f4:	460b      	mov	r3, r1
 80100f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80100fa:	f7f0 f8a3 	bl	8000244 <__adddf3>
 80100fe:	4682      	mov	sl, r0
 8010100:	468b      	mov	fp, r1
 8010102:	e7de      	b.n	80100c2 <_strtod_l+0x8b2>
 8010104:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010108:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801010c:	f04f 3aff 	mov.w	sl, #4294967295
 8010110:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010114:	e7d5      	b.n	80100c2 <_strtod_l+0x8b2>
 8010116:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010118:	ea13 0f0a 	tst.w	r3, sl
 801011c:	e7e1      	b.n	80100e2 <_strtod_l+0x8d2>
 801011e:	f7ff fb55 	bl	800f7cc <sulp>
 8010122:	4602      	mov	r2, r0
 8010124:	460b      	mov	r3, r1
 8010126:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801012a:	f7f0 f889 	bl	8000240 <__aeabi_dsub>
 801012e:	2200      	movs	r2, #0
 8010130:	2300      	movs	r3, #0
 8010132:	4682      	mov	sl, r0
 8010134:	468b      	mov	fp, r1
 8010136:	f7f0 fca3 	bl	8000a80 <__aeabi_dcmpeq>
 801013a:	2800      	cmp	r0, #0
 801013c:	d0c1      	beq.n	80100c2 <_strtod_l+0x8b2>
 801013e:	e619      	b.n	800fd74 <_strtod_l+0x564>
 8010140:	4641      	mov	r1, r8
 8010142:	4620      	mov	r0, r4
 8010144:	f7ff face 	bl	800f6e4 <__ratio>
 8010148:	2200      	movs	r2, #0
 801014a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801014e:	4606      	mov	r6, r0
 8010150:	460f      	mov	r7, r1
 8010152:	f7f0 fca9 	bl	8000aa8 <__aeabi_dcmple>
 8010156:	2800      	cmp	r0, #0
 8010158:	d06d      	beq.n	8010236 <_strtod_l+0xa26>
 801015a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801015c:	2b00      	cmp	r3, #0
 801015e:	d178      	bne.n	8010252 <_strtod_l+0xa42>
 8010160:	f1ba 0f00 	cmp.w	sl, #0
 8010164:	d156      	bne.n	8010214 <_strtod_l+0xa04>
 8010166:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010168:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801016c:	2b00      	cmp	r3, #0
 801016e:	d158      	bne.n	8010222 <_strtod_l+0xa12>
 8010170:	2200      	movs	r2, #0
 8010172:	4630      	mov	r0, r6
 8010174:	4639      	mov	r1, r7
 8010176:	4b5e      	ldr	r3, [pc, #376]	@ (80102f0 <_strtod_l+0xae0>)
 8010178:	f7f0 fc8c 	bl	8000a94 <__aeabi_dcmplt>
 801017c:	2800      	cmp	r0, #0
 801017e:	d157      	bne.n	8010230 <_strtod_l+0xa20>
 8010180:	4630      	mov	r0, r6
 8010182:	4639      	mov	r1, r7
 8010184:	2200      	movs	r2, #0
 8010186:	4b5b      	ldr	r3, [pc, #364]	@ (80102f4 <_strtod_l+0xae4>)
 8010188:	f7f0 fa12 	bl	80005b0 <__aeabi_dmul>
 801018c:	4606      	mov	r6, r0
 801018e:	460f      	mov	r7, r1
 8010190:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010194:	9606      	str	r6, [sp, #24]
 8010196:	9307      	str	r3, [sp, #28]
 8010198:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801019c:	4d51      	ldr	r5, [pc, #324]	@ (80102e4 <_strtod_l+0xad4>)
 801019e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80101a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101a4:	401d      	ands	r5, r3
 80101a6:	4b54      	ldr	r3, [pc, #336]	@ (80102f8 <_strtod_l+0xae8>)
 80101a8:	429d      	cmp	r5, r3
 80101aa:	f040 80ab 	bne.w	8010304 <_strtod_l+0xaf4>
 80101ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80101b0:	4650      	mov	r0, sl
 80101b2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80101b6:	4659      	mov	r1, fp
 80101b8:	f7ff f9d4 	bl	800f564 <__ulp>
 80101bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80101c0:	f7f0 f9f6 	bl	80005b0 <__aeabi_dmul>
 80101c4:	4652      	mov	r2, sl
 80101c6:	465b      	mov	r3, fp
 80101c8:	f7f0 f83c 	bl	8000244 <__adddf3>
 80101cc:	460b      	mov	r3, r1
 80101ce:	4945      	ldr	r1, [pc, #276]	@ (80102e4 <_strtod_l+0xad4>)
 80101d0:	4a4a      	ldr	r2, [pc, #296]	@ (80102fc <_strtod_l+0xaec>)
 80101d2:	4019      	ands	r1, r3
 80101d4:	4291      	cmp	r1, r2
 80101d6:	4682      	mov	sl, r0
 80101d8:	d942      	bls.n	8010260 <_strtod_l+0xa50>
 80101da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80101dc:	4b43      	ldr	r3, [pc, #268]	@ (80102ec <_strtod_l+0xadc>)
 80101de:	429a      	cmp	r2, r3
 80101e0:	d103      	bne.n	80101ea <_strtod_l+0x9da>
 80101e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80101e4:	3301      	adds	r3, #1
 80101e6:	f43f ad32 	beq.w	800fc4e <_strtod_l+0x43e>
 80101ea:	f04f 3aff 	mov.w	sl, #4294967295
 80101ee:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80102ec <_strtod_l+0xadc>
 80101f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80101f4:	9805      	ldr	r0, [sp, #20]
 80101f6:	f7fe fe89 	bl	800ef0c <_Bfree>
 80101fa:	4649      	mov	r1, r9
 80101fc:	9805      	ldr	r0, [sp, #20]
 80101fe:	f7fe fe85 	bl	800ef0c <_Bfree>
 8010202:	4641      	mov	r1, r8
 8010204:	9805      	ldr	r0, [sp, #20]
 8010206:	f7fe fe81 	bl	800ef0c <_Bfree>
 801020a:	4621      	mov	r1, r4
 801020c:	9805      	ldr	r0, [sp, #20]
 801020e:	f7fe fe7d 	bl	800ef0c <_Bfree>
 8010212:	e61c      	b.n	800fe4e <_strtod_l+0x63e>
 8010214:	f1ba 0f01 	cmp.w	sl, #1
 8010218:	d103      	bne.n	8010222 <_strtod_l+0xa12>
 801021a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801021c:	2b00      	cmp	r3, #0
 801021e:	f43f ada9 	beq.w	800fd74 <_strtod_l+0x564>
 8010222:	2200      	movs	r2, #0
 8010224:	4b36      	ldr	r3, [pc, #216]	@ (8010300 <_strtod_l+0xaf0>)
 8010226:	2600      	movs	r6, #0
 8010228:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801022c:	4f30      	ldr	r7, [pc, #192]	@ (80102f0 <_strtod_l+0xae0>)
 801022e:	e7b3      	b.n	8010198 <_strtod_l+0x988>
 8010230:	2600      	movs	r6, #0
 8010232:	4f30      	ldr	r7, [pc, #192]	@ (80102f4 <_strtod_l+0xae4>)
 8010234:	e7ac      	b.n	8010190 <_strtod_l+0x980>
 8010236:	4630      	mov	r0, r6
 8010238:	4639      	mov	r1, r7
 801023a:	4b2e      	ldr	r3, [pc, #184]	@ (80102f4 <_strtod_l+0xae4>)
 801023c:	2200      	movs	r2, #0
 801023e:	f7f0 f9b7 	bl	80005b0 <__aeabi_dmul>
 8010242:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010244:	4606      	mov	r6, r0
 8010246:	460f      	mov	r7, r1
 8010248:	2b00      	cmp	r3, #0
 801024a:	d0a1      	beq.n	8010190 <_strtod_l+0x980>
 801024c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010250:	e7a2      	b.n	8010198 <_strtod_l+0x988>
 8010252:	2200      	movs	r2, #0
 8010254:	4b26      	ldr	r3, [pc, #152]	@ (80102f0 <_strtod_l+0xae0>)
 8010256:	4616      	mov	r6, r2
 8010258:	461f      	mov	r7, r3
 801025a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801025e:	e79b      	b.n	8010198 <_strtod_l+0x988>
 8010260:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010264:	9b08      	ldr	r3, [sp, #32]
 8010266:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801026a:	2b00      	cmp	r3, #0
 801026c:	d1c1      	bne.n	80101f2 <_strtod_l+0x9e2>
 801026e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010272:	0d1b      	lsrs	r3, r3, #20
 8010274:	051b      	lsls	r3, r3, #20
 8010276:	429d      	cmp	r5, r3
 8010278:	d1bb      	bne.n	80101f2 <_strtod_l+0x9e2>
 801027a:	4630      	mov	r0, r6
 801027c:	4639      	mov	r1, r7
 801027e:	f7f1 f849 	bl	8001314 <__aeabi_d2lz>
 8010282:	f7f0 f967 	bl	8000554 <__aeabi_l2d>
 8010286:	4602      	mov	r2, r0
 8010288:	460b      	mov	r3, r1
 801028a:	4630      	mov	r0, r6
 801028c:	4639      	mov	r1, r7
 801028e:	f7ef ffd7 	bl	8000240 <__aeabi_dsub>
 8010292:	460b      	mov	r3, r1
 8010294:	4602      	mov	r2, r0
 8010296:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801029a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801029e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80102a0:	ea46 060a 	orr.w	r6, r6, sl
 80102a4:	431e      	orrs	r6, r3
 80102a6:	d06a      	beq.n	801037e <_strtod_l+0xb6e>
 80102a8:	a309      	add	r3, pc, #36	@ (adr r3, 80102d0 <_strtod_l+0xac0>)
 80102aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102ae:	f7f0 fbf1 	bl	8000a94 <__aeabi_dcmplt>
 80102b2:	2800      	cmp	r0, #0
 80102b4:	f47f acd6 	bne.w	800fc64 <_strtod_l+0x454>
 80102b8:	a307      	add	r3, pc, #28	@ (adr r3, 80102d8 <_strtod_l+0xac8>)
 80102ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80102c2:	f7f0 fc05 	bl	8000ad0 <__aeabi_dcmpgt>
 80102c6:	2800      	cmp	r0, #0
 80102c8:	d093      	beq.n	80101f2 <_strtod_l+0x9e2>
 80102ca:	e4cb      	b.n	800fc64 <_strtod_l+0x454>
 80102cc:	f3af 8000 	nop.w
 80102d0:	94a03595 	.word	0x94a03595
 80102d4:	3fdfffff 	.word	0x3fdfffff
 80102d8:	35afe535 	.word	0x35afe535
 80102dc:	3fe00000 	.word	0x3fe00000
 80102e0:	39500000 	.word	0x39500000
 80102e4:	7ff00000 	.word	0x7ff00000
 80102e8:	000fffff 	.word	0x000fffff
 80102ec:	7fefffff 	.word	0x7fefffff
 80102f0:	3ff00000 	.word	0x3ff00000
 80102f4:	3fe00000 	.word	0x3fe00000
 80102f8:	7fe00000 	.word	0x7fe00000
 80102fc:	7c9fffff 	.word	0x7c9fffff
 8010300:	bff00000 	.word	0xbff00000
 8010304:	9b08      	ldr	r3, [sp, #32]
 8010306:	b323      	cbz	r3, 8010352 <_strtod_l+0xb42>
 8010308:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801030c:	d821      	bhi.n	8010352 <_strtod_l+0xb42>
 801030e:	a328      	add	r3, pc, #160	@ (adr r3, 80103b0 <_strtod_l+0xba0>)
 8010310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010314:	4630      	mov	r0, r6
 8010316:	4639      	mov	r1, r7
 8010318:	f7f0 fbc6 	bl	8000aa8 <__aeabi_dcmple>
 801031c:	b1a0      	cbz	r0, 8010348 <_strtod_l+0xb38>
 801031e:	4639      	mov	r1, r7
 8010320:	4630      	mov	r0, r6
 8010322:	f7f0 fc1d 	bl	8000b60 <__aeabi_d2uiz>
 8010326:	2801      	cmp	r0, #1
 8010328:	bf38      	it	cc
 801032a:	2001      	movcc	r0, #1
 801032c:	f7f0 f8c6 	bl	80004bc <__aeabi_ui2d>
 8010330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010332:	4606      	mov	r6, r0
 8010334:	460f      	mov	r7, r1
 8010336:	b9fb      	cbnz	r3, 8010378 <_strtod_l+0xb68>
 8010338:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801033c:	9014      	str	r0, [sp, #80]	@ 0x50
 801033e:	9315      	str	r3, [sp, #84]	@ 0x54
 8010340:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010344:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010348:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801034a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801034e:	1b5b      	subs	r3, r3, r5
 8010350:	9311      	str	r3, [sp, #68]	@ 0x44
 8010352:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010356:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801035a:	f7ff f903 	bl	800f564 <__ulp>
 801035e:	4602      	mov	r2, r0
 8010360:	460b      	mov	r3, r1
 8010362:	4650      	mov	r0, sl
 8010364:	4659      	mov	r1, fp
 8010366:	f7f0 f923 	bl	80005b0 <__aeabi_dmul>
 801036a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801036e:	f7ef ff69 	bl	8000244 <__adddf3>
 8010372:	4682      	mov	sl, r0
 8010374:	468b      	mov	fp, r1
 8010376:	e775      	b.n	8010264 <_strtod_l+0xa54>
 8010378:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801037c:	e7e0      	b.n	8010340 <_strtod_l+0xb30>
 801037e:	a30e      	add	r3, pc, #56	@ (adr r3, 80103b8 <_strtod_l+0xba8>)
 8010380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010384:	f7f0 fb86 	bl	8000a94 <__aeabi_dcmplt>
 8010388:	e79d      	b.n	80102c6 <_strtod_l+0xab6>
 801038a:	2300      	movs	r3, #0
 801038c:	930e      	str	r3, [sp, #56]	@ 0x38
 801038e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010390:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010392:	6013      	str	r3, [r2, #0]
 8010394:	f7ff ba79 	b.w	800f88a <_strtod_l+0x7a>
 8010398:	2a65      	cmp	r2, #101	@ 0x65
 801039a:	f43f ab72 	beq.w	800fa82 <_strtod_l+0x272>
 801039e:	2a45      	cmp	r2, #69	@ 0x45
 80103a0:	f43f ab6f 	beq.w	800fa82 <_strtod_l+0x272>
 80103a4:	2301      	movs	r3, #1
 80103a6:	f7ff bbaa 	b.w	800fafe <_strtod_l+0x2ee>
 80103aa:	bf00      	nop
 80103ac:	f3af 8000 	nop.w
 80103b0:	ffc00000 	.word	0xffc00000
 80103b4:	41dfffff 	.word	0x41dfffff
 80103b8:	94a03595 	.word	0x94a03595
 80103bc:	3fcfffff 	.word	0x3fcfffff

080103c0 <_strtod_r>:
 80103c0:	4b01      	ldr	r3, [pc, #4]	@ (80103c8 <_strtod_r+0x8>)
 80103c2:	f7ff ba25 	b.w	800f810 <_strtod_l>
 80103c6:	bf00      	nop
 80103c8:	2000010c 	.word	0x2000010c

080103cc <_strtol_l.isra.0>:
 80103cc:	2b24      	cmp	r3, #36	@ 0x24
 80103ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80103d2:	4686      	mov	lr, r0
 80103d4:	4690      	mov	r8, r2
 80103d6:	d801      	bhi.n	80103dc <_strtol_l.isra.0+0x10>
 80103d8:	2b01      	cmp	r3, #1
 80103da:	d106      	bne.n	80103ea <_strtol_l.isra.0+0x1e>
 80103dc:	f7fd fdba 	bl	800df54 <__errno>
 80103e0:	2316      	movs	r3, #22
 80103e2:	6003      	str	r3, [r0, #0]
 80103e4:	2000      	movs	r0, #0
 80103e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103ea:	460d      	mov	r5, r1
 80103ec:	4833      	ldr	r0, [pc, #204]	@ (80104bc <_strtol_l.isra.0+0xf0>)
 80103ee:	462a      	mov	r2, r5
 80103f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80103f4:	5d06      	ldrb	r6, [r0, r4]
 80103f6:	f016 0608 	ands.w	r6, r6, #8
 80103fa:	d1f8      	bne.n	80103ee <_strtol_l.isra.0+0x22>
 80103fc:	2c2d      	cmp	r4, #45	@ 0x2d
 80103fe:	d110      	bne.n	8010422 <_strtol_l.isra.0+0x56>
 8010400:	2601      	movs	r6, #1
 8010402:	782c      	ldrb	r4, [r5, #0]
 8010404:	1c95      	adds	r5, r2, #2
 8010406:	f033 0210 	bics.w	r2, r3, #16
 801040a:	d115      	bne.n	8010438 <_strtol_l.isra.0+0x6c>
 801040c:	2c30      	cmp	r4, #48	@ 0x30
 801040e:	d10d      	bne.n	801042c <_strtol_l.isra.0+0x60>
 8010410:	782a      	ldrb	r2, [r5, #0]
 8010412:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010416:	2a58      	cmp	r2, #88	@ 0x58
 8010418:	d108      	bne.n	801042c <_strtol_l.isra.0+0x60>
 801041a:	786c      	ldrb	r4, [r5, #1]
 801041c:	3502      	adds	r5, #2
 801041e:	2310      	movs	r3, #16
 8010420:	e00a      	b.n	8010438 <_strtol_l.isra.0+0x6c>
 8010422:	2c2b      	cmp	r4, #43	@ 0x2b
 8010424:	bf04      	itt	eq
 8010426:	782c      	ldrbeq	r4, [r5, #0]
 8010428:	1c95      	addeq	r5, r2, #2
 801042a:	e7ec      	b.n	8010406 <_strtol_l.isra.0+0x3a>
 801042c:	2b00      	cmp	r3, #0
 801042e:	d1f6      	bne.n	801041e <_strtol_l.isra.0+0x52>
 8010430:	2c30      	cmp	r4, #48	@ 0x30
 8010432:	bf14      	ite	ne
 8010434:	230a      	movne	r3, #10
 8010436:	2308      	moveq	r3, #8
 8010438:	2200      	movs	r2, #0
 801043a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801043e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010442:	fbbc f9f3 	udiv	r9, ip, r3
 8010446:	4610      	mov	r0, r2
 8010448:	fb03 ca19 	mls	sl, r3, r9, ip
 801044c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010450:	2f09      	cmp	r7, #9
 8010452:	d80f      	bhi.n	8010474 <_strtol_l.isra.0+0xa8>
 8010454:	463c      	mov	r4, r7
 8010456:	42a3      	cmp	r3, r4
 8010458:	dd1b      	ble.n	8010492 <_strtol_l.isra.0+0xc6>
 801045a:	1c57      	adds	r7, r2, #1
 801045c:	d007      	beq.n	801046e <_strtol_l.isra.0+0xa2>
 801045e:	4581      	cmp	r9, r0
 8010460:	d314      	bcc.n	801048c <_strtol_l.isra.0+0xc0>
 8010462:	d101      	bne.n	8010468 <_strtol_l.isra.0+0x9c>
 8010464:	45a2      	cmp	sl, r4
 8010466:	db11      	blt.n	801048c <_strtol_l.isra.0+0xc0>
 8010468:	2201      	movs	r2, #1
 801046a:	fb00 4003 	mla	r0, r0, r3, r4
 801046e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010472:	e7eb      	b.n	801044c <_strtol_l.isra.0+0x80>
 8010474:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010478:	2f19      	cmp	r7, #25
 801047a:	d801      	bhi.n	8010480 <_strtol_l.isra.0+0xb4>
 801047c:	3c37      	subs	r4, #55	@ 0x37
 801047e:	e7ea      	b.n	8010456 <_strtol_l.isra.0+0x8a>
 8010480:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010484:	2f19      	cmp	r7, #25
 8010486:	d804      	bhi.n	8010492 <_strtol_l.isra.0+0xc6>
 8010488:	3c57      	subs	r4, #87	@ 0x57
 801048a:	e7e4      	b.n	8010456 <_strtol_l.isra.0+0x8a>
 801048c:	f04f 32ff 	mov.w	r2, #4294967295
 8010490:	e7ed      	b.n	801046e <_strtol_l.isra.0+0xa2>
 8010492:	1c53      	adds	r3, r2, #1
 8010494:	d108      	bne.n	80104a8 <_strtol_l.isra.0+0xdc>
 8010496:	2322      	movs	r3, #34	@ 0x22
 8010498:	4660      	mov	r0, ip
 801049a:	f8ce 3000 	str.w	r3, [lr]
 801049e:	f1b8 0f00 	cmp.w	r8, #0
 80104a2:	d0a0      	beq.n	80103e6 <_strtol_l.isra.0+0x1a>
 80104a4:	1e69      	subs	r1, r5, #1
 80104a6:	e006      	b.n	80104b6 <_strtol_l.isra.0+0xea>
 80104a8:	b106      	cbz	r6, 80104ac <_strtol_l.isra.0+0xe0>
 80104aa:	4240      	negs	r0, r0
 80104ac:	f1b8 0f00 	cmp.w	r8, #0
 80104b0:	d099      	beq.n	80103e6 <_strtol_l.isra.0+0x1a>
 80104b2:	2a00      	cmp	r2, #0
 80104b4:	d1f6      	bne.n	80104a4 <_strtol_l.isra.0+0xd8>
 80104b6:	f8c8 1000 	str.w	r1, [r8]
 80104ba:	e794      	b.n	80103e6 <_strtol_l.isra.0+0x1a>
 80104bc:	08013d59 	.word	0x08013d59

080104c0 <_strtol_r>:
 80104c0:	f7ff bf84 	b.w	80103cc <_strtol_l.isra.0>

080104c4 <__ssputs_r>:
 80104c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80104c8:	461f      	mov	r7, r3
 80104ca:	688e      	ldr	r6, [r1, #8]
 80104cc:	4682      	mov	sl, r0
 80104ce:	42be      	cmp	r6, r7
 80104d0:	460c      	mov	r4, r1
 80104d2:	4690      	mov	r8, r2
 80104d4:	680b      	ldr	r3, [r1, #0]
 80104d6:	d82d      	bhi.n	8010534 <__ssputs_r+0x70>
 80104d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80104dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80104e0:	d026      	beq.n	8010530 <__ssputs_r+0x6c>
 80104e2:	6965      	ldr	r5, [r4, #20]
 80104e4:	6909      	ldr	r1, [r1, #16]
 80104e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80104ea:	eba3 0901 	sub.w	r9, r3, r1
 80104ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80104f2:	1c7b      	adds	r3, r7, #1
 80104f4:	444b      	add	r3, r9
 80104f6:	106d      	asrs	r5, r5, #1
 80104f8:	429d      	cmp	r5, r3
 80104fa:	bf38      	it	cc
 80104fc:	461d      	movcc	r5, r3
 80104fe:	0553      	lsls	r3, r2, #21
 8010500:	d527      	bpl.n	8010552 <__ssputs_r+0x8e>
 8010502:	4629      	mov	r1, r5
 8010504:	f7fe fc36 	bl	800ed74 <_malloc_r>
 8010508:	4606      	mov	r6, r0
 801050a:	b360      	cbz	r0, 8010566 <__ssputs_r+0xa2>
 801050c:	464a      	mov	r2, r9
 801050e:	6921      	ldr	r1, [r4, #16]
 8010510:	f000 fbd8 	bl	8010cc4 <memcpy>
 8010514:	89a3      	ldrh	r3, [r4, #12]
 8010516:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801051a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801051e:	81a3      	strh	r3, [r4, #12]
 8010520:	6126      	str	r6, [r4, #16]
 8010522:	444e      	add	r6, r9
 8010524:	6026      	str	r6, [r4, #0]
 8010526:	463e      	mov	r6, r7
 8010528:	6165      	str	r5, [r4, #20]
 801052a:	eba5 0509 	sub.w	r5, r5, r9
 801052e:	60a5      	str	r5, [r4, #8]
 8010530:	42be      	cmp	r6, r7
 8010532:	d900      	bls.n	8010536 <__ssputs_r+0x72>
 8010534:	463e      	mov	r6, r7
 8010536:	4632      	mov	r2, r6
 8010538:	4641      	mov	r1, r8
 801053a:	6820      	ldr	r0, [r4, #0]
 801053c:	f000 fb63 	bl	8010c06 <memmove>
 8010540:	2000      	movs	r0, #0
 8010542:	68a3      	ldr	r3, [r4, #8]
 8010544:	1b9b      	subs	r3, r3, r6
 8010546:	60a3      	str	r3, [r4, #8]
 8010548:	6823      	ldr	r3, [r4, #0]
 801054a:	4433      	add	r3, r6
 801054c:	6023      	str	r3, [r4, #0]
 801054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010552:	462a      	mov	r2, r5
 8010554:	f000 ff47 	bl	80113e6 <_realloc_r>
 8010558:	4606      	mov	r6, r0
 801055a:	2800      	cmp	r0, #0
 801055c:	d1e0      	bne.n	8010520 <__ssputs_r+0x5c>
 801055e:	4650      	mov	r0, sl
 8010560:	6921      	ldr	r1, [r4, #16]
 8010562:	f7fe fb95 	bl	800ec90 <_free_r>
 8010566:	230c      	movs	r3, #12
 8010568:	f8ca 3000 	str.w	r3, [sl]
 801056c:	89a3      	ldrh	r3, [r4, #12]
 801056e:	f04f 30ff 	mov.w	r0, #4294967295
 8010572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010576:	81a3      	strh	r3, [r4, #12]
 8010578:	e7e9      	b.n	801054e <__ssputs_r+0x8a>
	...

0801057c <_svfiprintf_r>:
 801057c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010580:	4698      	mov	r8, r3
 8010582:	898b      	ldrh	r3, [r1, #12]
 8010584:	4607      	mov	r7, r0
 8010586:	061b      	lsls	r3, r3, #24
 8010588:	460d      	mov	r5, r1
 801058a:	4614      	mov	r4, r2
 801058c:	b09d      	sub	sp, #116	@ 0x74
 801058e:	d510      	bpl.n	80105b2 <_svfiprintf_r+0x36>
 8010590:	690b      	ldr	r3, [r1, #16]
 8010592:	b973      	cbnz	r3, 80105b2 <_svfiprintf_r+0x36>
 8010594:	2140      	movs	r1, #64	@ 0x40
 8010596:	f7fe fbed 	bl	800ed74 <_malloc_r>
 801059a:	6028      	str	r0, [r5, #0]
 801059c:	6128      	str	r0, [r5, #16]
 801059e:	b930      	cbnz	r0, 80105ae <_svfiprintf_r+0x32>
 80105a0:	230c      	movs	r3, #12
 80105a2:	603b      	str	r3, [r7, #0]
 80105a4:	f04f 30ff 	mov.w	r0, #4294967295
 80105a8:	b01d      	add	sp, #116	@ 0x74
 80105aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105ae:	2340      	movs	r3, #64	@ 0x40
 80105b0:	616b      	str	r3, [r5, #20]
 80105b2:	2300      	movs	r3, #0
 80105b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80105b6:	2320      	movs	r3, #32
 80105b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80105bc:	2330      	movs	r3, #48	@ 0x30
 80105be:	f04f 0901 	mov.w	r9, #1
 80105c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80105c6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8010760 <_svfiprintf_r+0x1e4>
 80105ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80105ce:	4623      	mov	r3, r4
 80105d0:	469a      	mov	sl, r3
 80105d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80105d6:	b10a      	cbz	r2, 80105dc <_svfiprintf_r+0x60>
 80105d8:	2a25      	cmp	r2, #37	@ 0x25
 80105da:	d1f9      	bne.n	80105d0 <_svfiprintf_r+0x54>
 80105dc:	ebba 0b04 	subs.w	fp, sl, r4
 80105e0:	d00b      	beq.n	80105fa <_svfiprintf_r+0x7e>
 80105e2:	465b      	mov	r3, fp
 80105e4:	4622      	mov	r2, r4
 80105e6:	4629      	mov	r1, r5
 80105e8:	4638      	mov	r0, r7
 80105ea:	f7ff ff6b 	bl	80104c4 <__ssputs_r>
 80105ee:	3001      	adds	r0, #1
 80105f0:	f000 80a7 	beq.w	8010742 <_svfiprintf_r+0x1c6>
 80105f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80105f6:	445a      	add	r2, fp
 80105f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80105fa:	f89a 3000 	ldrb.w	r3, [sl]
 80105fe:	2b00      	cmp	r3, #0
 8010600:	f000 809f 	beq.w	8010742 <_svfiprintf_r+0x1c6>
 8010604:	2300      	movs	r3, #0
 8010606:	f04f 32ff 	mov.w	r2, #4294967295
 801060a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801060e:	f10a 0a01 	add.w	sl, sl, #1
 8010612:	9304      	str	r3, [sp, #16]
 8010614:	9307      	str	r3, [sp, #28]
 8010616:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801061a:	931a      	str	r3, [sp, #104]	@ 0x68
 801061c:	4654      	mov	r4, sl
 801061e:	2205      	movs	r2, #5
 8010620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010624:	484e      	ldr	r0, [pc, #312]	@ (8010760 <_svfiprintf_r+0x1e4>)
 8010626:	f7fd fcc2 	bl	800dfae <memchr>
 801062a:	9a04      	ldr	r2, [sp, #16]
 801062c:	b9d8      	cbnz	r0, 8010666 <_svfiprintf_r+0xea>
 801062e:	06d0      	lsls	r0, r2, #27
 8010630:	bf44      	itt	mi
 8010632:	2320      	movmi	r3, #32
 8010634:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010638:	0711      	lsls	r1, r2, #28
 801063a:	bf44      	itt	mi
 801063c:	232b      	movmi	r3, #43	@ 0x2b
 801063e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010642:	f89a 3000 	ldrb.w	r3, [sl]
 8010646:	2b2a      	cmp	r3, #42	@ 0x2a
 8010648:	d015      	beq.n	8010676 <_svfiprintf_r+0xfa>
 801064a:	4654      	mov	r4, sl
 801064c:	2000      	movs	r0, #0
 801064e:	f04f 0c0a 	mov.w	ip, #10
 8010652:	9a07      	ldr	r2, [sp, #28]
 8010654:	4621      	mov	r1, r4
 8010656:	f811 3b01 	ldrb.w	r3, [r1], #1
 801065a:	3b30      	subs	r3, #48	@ 0x30
 801065c:	2b09      	cmp	r3, #9
 801065e:	d94b      	bls.n	80106f8 <_svfiprintf_r+0x17c>
 8010660:	b1b0      	cbz	r0, 8010690 <_svfiprintf_r+0x114>
 8010662:	9207      	str	r2, [sp, #28]
 8010664:	e014      	b.n	8010690 <_svfiprintf_r+0x114>
 8010666:	eba0 0308 	sub.w	r3, r0, r8
 801066a:	fa09 f303 	lsl.w	r3, r9, r3
 801066e:	4313      	orrs	r3, r2
 8010670:	46a2      	mov	sl, r4
 8010672:	9304      	str	r3, [sp, #16]
 8010674:	e7d2      	b.n	801061c <_svfiprintf_r+0xa0>
 8010676:	9b03      	ldr	r3, [sp, #12]
 8010678:	1d19      	adds	r1, r3, #4
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	9103      	str	r1, [sp, #12]
 801067e:	2b00      	cmp	r3, #0
 8010680:	bfbb      	ittet	lt
 8010682:	425b      	neglt	r3, r3
 8010684:	f042 0202 	orrlt.w	r2, r2, #2
 8010688:	9307      	strge	r3, [sp, #28]
 801068a:	9307      	strlt	r3, [sp, #28]
 801068c:	bfb8      	it	lt
 801068e:	9204      	strlt	r2, [sp, #16]
 8010690:	7823      	ldrb	r3, [r4, #0]
 8010692:	2b2e      	cmp	r3, #46	@ 0x2e
 8010694:	d10a      	bne.n	80106ac <_svfiprintf_r+0x130>
 8010696:	7863      	ldrb	r3, [r4, #1]
 8010698:	2b2a      	cmp	r3, #42	@ 0x2a
 801069a:	d132      	bne.n	8010702 <_svfiprintf_r+0x186>
 801069c:	9b03      	ldr	r3, [sp, #12]
 801069e:	3402      	adds	r4, #2
 80106a0:	1d1a      	adds	r2, r3, #4
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	9203      	str	r2, [sp, #12]
 80106a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80106aa:	9305      	str	r3, [sp, #20]
 80106ac:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8010764 <_svfiprintf_r+0x1e8>
 80106b0:	2203      	movs	r2, #3
 80106b2:	4650      	mov	r0, sl
 80106b4:	7821      	ldrb	r1, [r4, #0]
 80106b6:	f7fd fc7a 	bl	800dfae <memchr>
 80106ba:	b138      	cbz	r0, 80106cc <_svfiprintf_r+0x150>
 80106bc:	2240      	movs	r2, #64	@ 0x40
 80106be:	9b04      	ldr	r3, [sp, #16]
 80106c0:	eba0 000a 	sub.w	r0, r0, sl
 80106c4:	4082      	lsls	r2, r0
 80106c6:	4313      	orrs	r3, r2
 80106c8:	3401      	adds	r4, #1
 80106ca:	9304      	str	r3, [sp, #16]
 80106cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80106d0:	2206      	movs	r2, #6
 80106d2:	4825      	ldr	r0, [pc, #148]	@ (8010768 <_svfiprintf_r+0x1ec>)
 80106d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80106d8:	f7fd fc69 	bl	800dfae <memchr>
 80106dc:	2800      	cmp	r0, #0
 80106de:	d036      	beq.n	801074e <_svfiprintf_r+0x1d2>
 80106e0:	4b22      	ldr	r3, [pc, #136]	@ (801076c <_svfiprintf_r+0x1f0>)
 80106e2:	bb1b      	cbnz	r3, 801072c <_svfiprintf_r+0x1b0>
 80106e4:	9b03      	ldr	r3, [sp, #12]
 80106e6:	3307      	adds	r3, #7
 80106e8:	f023 0307 	bic.w	r3, r3, #7
 80106ec:	3308      	adds	r3, #8
 80106ee:	9303      	str	r3, [sp, #12]
 80106f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106f2:	4433      	add	r3, r6
 80106f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80106f6:	e76a      	b.n	80105ce <_svfiprintf_r+0x52>
 80106f8:	460c      	mov	r4, r1
 80106fa:	2001      	movs	r0, #1
 80106fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8010700:	e7a8      	b.n	8010654 <_svfiprintf_r+0xd8>
 8010702:	2300      	movs	r3, #0
 8010704:	f04f 0c0a 	mov.w	ip, #10
 8010708:	4619      	mov	r1, r3
 801070a:	3401      	adds	r4, #1
 801070c:	9305      	str	r3, [sp, #20]
 801070e:	4620      	mov	r0, r4
 8010710:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010714:	3a30      	subs	r2, #48	@ 0x30
 8010716:	2a09      	cmp	r2, #9
 8010718:	d903      	bls.n	8010722 <_svfiprintf_r+0x1a6>
 801071a:	2b00      	cmp	r3, #0
 801071c:	d0c6      	beq.n	80106ac <_svfiprintf_r+0x130>
 801071e:	9105      	str	r1, [sp, #20]
 8010720:	e7c4      	b.n	80106ac <_svfiprintf_r+0x130>
 8010722:	4604      	mov	r4, r0
 8010724:	2301      	movs	r3, #1
 8010726:	fb0c 2101 	mla	r1, ip, r1, r2
 801072a:	e7f0      	b.n	801070e <_svfiprintf_r+0x192>
 801072c:	ab03      	add	r3, sp, #12
 801072e:	9300      	str	r3, [sp, #0]
 8010730:	462a      	mov	r2, r5
 8010732:	4638      	mov	r0, r7
 8010734:	4b0e      	ldr	r3, [pc, #56]	@ (8010770 <_svfiprintf_r+0x1f4>)
 8010736:	a904      	add	r1, sp, #16
 8010738:	f7fc fbb8 	bl	800ceac <_printf_float>
 801073c:	1c42      	adds	r2, r0, #1
 801073e:	4606      	mov	r6, r0
 8010740:	d1d6      	bne.n	80106f0 <_svfiprintf_r+0x174>
 8010742:	89ab      	ldrh	r3, [r5, #12]
 8010744:	065b      	lsls	r3, r3, #25
 8010746:	f53f af2d 	bmi.w	80105a4 <_svfiprintf_r+0x28>
 801074a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801074c:	e72c      	b.n	80105a8 <_svfiprintf_r+0x2c>
 801074e:	ab03      	add	r3, sp, #12
 8010750:	9300      	str	r3, [sp, #0]
 8010752:	462a      	mov	r2, r5
 8010754:	4638      	mov	r0, r7
 8010756:	4b06      	ldr	r3, [pc, #24]	@ (8010770 <_svfiprintf_r+0x1f4>)
 8010758:	a904      	add	r1, sp, #16
 801075a:	f7fc fe45 	bl	800d3e8 <_printf_i>
 801075e:	e7ed      	b.n	801073c <_svfiprintf_r+0x1c0>
 8010760:	08013b57 	.word	0x08013b57
 8010764:	08013b5d 	.word	0x08013b5d
 8010768:	08013b61 	.word	0x08013b61
 801076c:	0800cead 	.word	0x0800cead
 8010770:	080104c5 	.word	0x080104c5

08010774 <__sfputc_r>:
 8010774:	6893      	ldr	r3, [r2, #8]
 8010776:	b410      	push	{r4}
 8010778:	3b01      	subs	r3, #1
 801077a:	2b00      	cmp	r3, #0
 801077c:	6093      	str	r3, [r2, #8]
 801077e:	da07      	bge.n	8010790 <__sfputc_r+0x1c>
 8010780:	6994      	ldr	r4, [r2, #24]
 8010782:	42a3      	cmp	r3, r4
 8010784:	db01      	blt.n	801078a <__sfputc_r+0x16>
 8010786:	290a      	cmp	r1, #10
 8010788:	d102      	bne.n	8010790 <__sfputc_r+0x1c>
 801078a:	bc10      	pop	{r4}
 801078c:	f7fd baeb 	b.w	800dd66 <__swbuf_r>
 8010790:	6813      	ldr	r3, [r2, #0]
 8010792:	1c58      	adds	r0, r3, #1
 8010794:	6010      	str	r0, [r2, #0]
 8010796:	7019      	strb	r1, [r3, #0]
 8010798:	4608      	mov	r0, r1
 801079a:	bc10      	pop	{r4}
 801079c:	4770      	bx	lr

0801079e <__sfputs_r>:
 801079e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107a0:	4606      	mov	r6, r0
 80107a2:	460f      	mov	r7, r1
 80107a4:	4614      	mov	r4, r2
 80107a6:	18d5      	adds	r5, r2, r3
 80107a8:	42ac      	cmp	r4, r5
 80107aa:	d101      	bne.n	80107b0 <__sfputs_r+0x12>
 80107ac:	2000      	movs	r0, #0
 80107ae:	e007      	b.n	80107c0 <__sfputs_r+0x22>
 80107b0:	463a      	mov	r2, r7
 80107b2:	4630      	mov	r0, r6
 80107b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80107b8:	f7ff ffdc 	bl	8010774 <__sfputc_r>
 80107bc:	1c43      	adds	r3, r0, #1
 80107be:	d1f3      	bne.n	80107a8 <__sfputs_r+0xa>
 80107c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080107c4 <_vfiprintf_r>:
 80107c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107c8:	460d      	mov	r5, r1
 80107ca:	4614      	mov	r4, r2
 80107cc:	4698      	mov	r8, r3
 80107ce:	4606      	mov	r6, r0
 80107d0:	b09d      	sub	sp, #116	@ 0x74
 80107d2:	b118      	cbz	r0, 80107dc <_vfiprintf_r+0x18>
 80107d4:	6a03      	ldr	r3, [r0, #32]
 80107d6:	b90b      	cbnz	r3, 80107dc <_vfiprintf_r+0x18>
 80107d8:	f7fd f9ba 	bl	800db50 <__sinit>
 80107dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80107de:	07d9      	lsls	r1, r3, #31
 80107e0:	d405      	bmi.n	80107ee <_vfiprintf_r+0x2a>
 80107e2:	89ab      	ldrh	r3, [r5, #12]
 80107e4:	059a      	lsls	r2, r3, #22
 80107e6:	d402      	bmi.n	80107ee <_vfiprintf_r+0x2a>
 80107e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80107ea:	f7fd fbde 	bl	800dfaa <__retarget_lock_acquire_recursive>
 80107ee:	89ab      	ldrh	r3, [r5, #12]
 80107f0:	071b      	lsls	r3, r3, #28
 80107f2:	d501      	bpl.n	80107f8 <_vfiprintf_r+0x34>
 80107f4:	692b      	ldr	r3, [r5, #16]
 80107f6:	b99b      	cbnz	r3, 8010820 <_vfiprintf_r+0x5c>
 80107f8:	4629      	mov	r1, r5
 80107fa:	4630      	mov	r0, r6
 80107fc:	f7fd faf2 	bl	800dde4 <__swsetup_r>
 8010800:	b170      	cbz	r0, 8010820 <_vfiprintf_r+0x5c>
 8010802:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010804:	07dc      	lsls	r4, r3, #31
 8010806:	d504      	bpl.n	8010812 <_vfiprintf_r+0x4e>
 8010808:	f04f 30ff 	mov.w	r0, #4294967295
 801080c:	b01d      	add	sp, #116	@ 0x74
 801080e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010812:	89ab      	ldrh	r3, [r5, #12]
 8010814:	0598      	lsls	r0, r3, #22
 8010816:	d4f7      	bmi.n	8010808 <_vfiprintf_r+0x44>
 8010818:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801081a:	f7fd fbc7 	bl	800dfac <__retarget_lock_release_recursive>
 801081e:	e7f3      	b.n	8010808 <_vfiprintf_r+0x44>
 8010820:	2300      	movs	r3, #0
 8010822:	9309      	str	r3, [sp, #36]	@ 0x24
 8010824:	2320      	movs	r3, #32
 8010826:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801082a:	2330      	movs	r3, #48	@ 0x30
 801082c:	f04f 0901 	mov.w	r9, #1
 8010830:	f8cd 800c 	str.w	r8, [sp, #12]
 8010834:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80109e0 <_vfiprintf_r+0x21c>
 8010838:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801083c:	4623      	mov	r3, r4
 801083e:	469a      	mov	sl, r3
 8010840:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010844:	b10a      	cbz	r2, 801084a <_vfiprintf_r+0x86>
 8010846:	2a25      	cmp	r2, #37	@ 0x25
 8010848:	d1f9      	bne.n	801083e <_vfiprintf_r+0x7a>
 801084a:	ebba 0b04 	subs.w	fp, sl, r4
 801084e:	d00b      	beq.n	8010868 <_vfiprintf_r+0xa4>
 8010850:	465b      	mov	r3, fp
 8010852:	4622      	mov	r2, r4
 8010854:	4629      	mov	r1, r5
 8010856:	4630      	mov	r0, r6
 8010858:	f7ff ffa1 	bl	801079e <__sfputs_r>
 801085c:	3001      	adds	r0, #1
 801085e:	f000 80a7 	beq.w	80109b0 <_vfiprintf_r+0x1ec>
 8010862:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010864:	445a      	add	r2, fp
 8010866:	9209      	str	r2, [sp, #36]	@ 0x24
 8010868:	f89a 3000 	ldrb.w	r3, [sl]
 801086c:	2b00      	cmp	r3, #0
 801086e:	f000 809f 	beq.w	80109b0 <_vfiprintf_r+0x1ec>
 8010872:	2300      	movs	r3, #0
 8010874:	f04f 32ff 	mov.w	r2, #4294967295
 8010878:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801087c:	f10a 0a01 	add.w	sl, sl, #1
 8010880:	9304      	str	r3, [sp, #16]
 8010882:	9307      	str	r3, [sp, #28]
 8010884:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010888:	931a      	str	r3, [sp, #104]	@ 0x68
 801088a:	4654      	mov	r4, sl
 801088c:	2205      	movs	r2, #5
 801088e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010892:	4853      	ldr	r0, [pc, #332]	@ (80109e0 <_vfiprintf_r+0x21c>)
 8010894:	f7fd fb8b 	bl	800dfae <memchr>
 8010898:	9a04      	ldr	r2, [sp, #16]
 801089a:	b9d8      	cbnz	r0, 80108d4 <_vfiprintf_r+0x110>
 801089c:	06d1      	lsls	r1, r2, #27
 801089e:	bf44      	itt	mi
 80108a0:	2320      	movmi	r3, #32
 80108a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108a6:	0713      	lsls	r3, r2, #28
 80108a8:	bf44      	itt	mi
 80108aa:	232b      	movmi	r3, #43	@ 0x2b
 80108ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80108b0:	f89a 3000 	ldrb.w	r3, [sl]
 80108b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80108b6:	d015      	beq.n	80108e4 <_vfiprintf_r+0x120>
 80108b8:	4654      	mov	r4, sl
 80108ba:	2000      	movs	r0, #0
 80108bc:	f04f 0c0a 	mov.w	ip, #10
 80108c0:	9a07      	ldr	r2, [sp, #28]
 80108c2:	4621      	mov	r1, r4
 80108c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80108c8:	3b30      	subs	r3, #48	@ 0x30
 80108ca:	2b09      	cmp	r3, #9
 80108cc:	d94b      	bls.n	8010966 <_vfiprintf_r+0x1a2>
 80108ce:	b1b0      	cbz	r0, 80108fe <_vfiprintf_r+0x13a>
 80108d0:	9207      	str	r2, [sp, #28]
 80108d2:	e014      	b.n	80108fe <_vfiprintf_r+0x13a>
 80108d4:	eba0 0308 	sub.w	r3, r0, r8
 80108d8:	fa09 f303 	lsl.w	r3, r9, r3
 80108dc:	4313      	orrs	r3, r2
 80108de:	46a2      	mov	sl, r4
 80108e0:	9304      	str	r3, [sp, #16]
 80108e2:	e7d2      	b.n	801088a <_vfiprintf_r+0xc6>
 80108e4:	9b03      	ldr	r3, [sp, #12]
 80108e6:	1d19      	adds	r1, r3, #4
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	9103      	str	r1, [sp, #12]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	bfbb      	ittet	lt
 80108f0:	425b      	neglt	r3, r3
 80108f2:	f042 0202 	orrlt.w	r2, r2, #2
 80108f6:	9307      	strge	r3, [sp, #28]
 80108f8:	9307      	strlt	r3, [sp, #28]
 80108fa:	bfb8      	it	lt
 80108fc:	9204      	strlt	r2, [sp, #16]
 80108fe:	7823      	ldrb	r3, [r4, #0]
 8010900:	2b2e      	cmp	r3, #46	@ 0x2e
 8010902:	d10a      	bne.n	801091a <_vfiprintf_r+0x156>
 8010904:	7863      	ldrb	r3, [r4, #1]
 8010906:	2b2a      	cmp	r3, #42	@ 0x2a
 8010908:	d132      	bne.n	8010970 <_vfiprintf_r+0x1ac>
 801090a:	9b03      	ldr	r3, [sp, #12]
 801090c:	3402      	adds	r4, #2
 801090e:	1d1a      	adds	r2, r3, #4
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	9203      	str	r2, [sp, #12]
 8010914:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010918:	9305      	str	r3, [sp, #20]
 801091a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80109e4 <_vfiprintf_r+0x220>
 801091e:	2203      	movs	r2, #3
 8010920:	4650      	mov	r0, sl
 8010922:	7821      	ldrb	r1, [r4, #0]
 8010924:	f7fd fb43 	bl	800dfae <memchr>
 8010928:	b138      	cbz	r0, 801093a <_vfiprintf_r+0x176>
 801092a:	2240      	movs	r2, #64	@ 0x40
 801092c:	9b04      	ldr	r3, [sp, #16]
 801092e:	eba0 000a 	sub.w	r0, r0, sl
 8010932:	4082      	lsls	r2, r0
 8010934:	4313      	orrs	r3, r2
 8010936:	3401      	adds	r4, #1
 8010938:	9304      	str	r3, [sp, #16]
 801093a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801093e:	2206      	movs	r2, #6
 8010940:	4829      	ldr	r0, [pc, #164]	@ (80109e8 <_vfiprintf_r+0x224>)
 8010942:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010946:	f7fd fb32 	bl	800dfae <memchr>
 801094a:	2800      	cmp	r0, #0
 801094c:	d03f      	beq.n	80109ce <_vfiprintf_r+0x20a>
 801094e:	4b27      	ldr	r3, [pc, #156]	@ (80109ec <_vfiprintf_r+0x228>)
 8010950:	bb1b      	cbnz	r3, 801099a <_vfiprintf_r+0x1d6>
 8010952:	9b03      	ldr	r3, [sp, #12]
 8010954:	3307      	adds	r3, #7
 8010956:	f023 0307 	bic.w	r3, r3, #7
 801095a:	3308      	adds	r3, #8
 801095c:	9303      	str	r3, [sp, #12]
 801095e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010960:	443b      	add	r3, r7
 8010962:	9309      	str	r3, [sp, #36]	@ 0x24
 8010964:	e76a      	b.n	801083c <_vfiprintf_r+0x78>
 8010966:	460c      	mov	r4, r1
 8010968:	2001      	movs	r0, #1
 801096a:	fb0c 3202 	mla	r2, ip, r2, r3
 801096e:	e7a8      	b.n	80108c2 <_vfiprintf_r+0xfe>
 8010970:	2300      	movs	r3, #0
 8010972:	f04f 0c0a 	mov.w	ip, #10
 8010976:	4619      	mov	r1, r3
 8010978:	3401      	adds	r4, #1
 801097a:	9305      	str	r3, [sp, #20]
 801097c:	4620      	mov	r0, r4
 801097e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010982:	3a30      	subs	r2, #48	@ 0x30
 8010984:	2a09      	cmp	r2, #9
 8010986:	d903      	bls.n	8010990 <_vfiprintf_r+0x1cc>
 8010988:	2b00      	cmp	r3, #0
 801098a:	d0c6      	beq.n	801091a <_vfiprintf_r+0x156>
 801098c:	9105      	str	r1, [sp, #20]
 801098e:	e7c4      	b.n	801091a <_vfiprintf_r+0x156>
 8010990:	4604      	mov	r4, r0
 8010992:	2301      	movs	r3, #1
 8010994:	fb0c 2101 	mla	r1, ip, r1, r2
 8010998:	e7f0      	b.n	801097c <_vfiprintf_r+0x1b8>
 801099a:	ab03      	add	r3, sp, #12
 801099c:	9300      	str	r3, [sp, #0]
 801099e:	462a      	mov	r2, r5
 80109a0:	4630      	mov	r0, r6
 80109a2:	4b13      	ldr	r3, [pc, #76]	@ (80109f0 <_vfiprintf_r+0x22c>)
 80109a4:	a904      	add	r1, sp, #16
 80109a6:	f7fc fa81 	bl	800ceac <_printf_float>
 80109aa:	4607      	mov	r7, r0
 80109ac:	1c78      	adds	r0, r7, #1
 80109ae:	d1d6      	bne.n	801095e <_vfiprintf_r+0x19a>
 80109b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80109b2:	07d9      	lsls	r1, r3, #31
 80109b4:	d405      	bmi.n	80109c2 <_vfiprintf_r+0x1fe>
 80109b6:	89ab      	ldrh	r3, [r5, #12]
 80109b8:	059a      	lsls	r2, r3, #22
 80109ba:	d402      	bmi.n	80109c2 <_vfiprintf_r+0x1fe>
 80109bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80109be:	f7fd faf5 	bl	800dfac <__retarget_lock_release_recursive>
 80109c2:	89ab      	ldrh	r3, [r5, #12]
 80109c4:	065b      	lsls	r3, r3, #25
 80109c6:	f53f af1f 	bmi.w	8010808 <_vfiprintf_r+0x44>
 80109ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80109cc:	e71e      	b.n	801080c <_vfiprintf_r+0x48>
 80109ce:	ab03      	add	r3, sp, #12
 80109d0:	9300      	str	r3, [sp, #0]
 80109d2:	462a      	mov	r2, r5
 80109d4:	4630      	mov	r0, r6
 80109d6:	4b06      	ldr	r3, [pc, #24]	@ (80109f0 <_vfiprintf_r+0x22c>)
 80109d8:	a904      	add	r1, sp, #16
 80109da:	f7fc fd05 	bl	800d3e8 <_printf_i>
 80109de:	e7e4      	b.n	80109aa <_vfiprintf_r+0x1e6>
 80109e0:	08013b57 	.word	0x08013b57
 80109e4:	08013b5d 	.word	0x08013b5d
 80109e8:	08013b61 	.word	0x08013b61
 80109ec:	0800cead 	.word	0x0800cead
 80109f0:	0801079f 	.word	0x0801079f

080109f4 <__sflush_r>:
 80109f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80109f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109fa:	0716      	lsls	r6, r2, #28
 80109fc:	4605      	mov	r5, r0
 80109fe:	460c      	mov	r4, r1
 8010a00:	d454      	bmi.n	8010aac <__sflush_r+0xb8>
 8010a02:	684b      	ldr	r3, [r1, #4]
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	dc02      	bgt.n	8010a0e <__sflush_r+0x1a>
 8010a08:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	dd48      	ble.n	8010aa0 <__sflush_r+0xac>
 8010a0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010a10:	2e00      	cmp	r6, #0
 8010a12:	d045      	beq.n	8010aa0 <__sflush_r+0xac>
 8010a14:	2300      	movs	r3, #0
 8010a16:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010a1a:	682f      	ldr	r7, [r5, #0]
 8010a1c:	6a21      	ldr	r1, [r4, #32]
 8010a1e:	602b      	str	r3, [r5, #0]
 8010a20:	d030      	beq.n	8010a84 <__sflush_r+0x90>
 8010a22:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010a24:	89a3      	ldrh	r3, [r4, #12]
 8010a26:	0759      	lsls	r1, r3, #29
 8010a28:	d505      	bpl.n	8010a36 <__sflush_r+0x42>
 8010a2a:	6863      	ldr	r3, [r4, #4]
 8010a2c:	1ad2      	subs	r2, r2, r3
 8010a2e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010a30:	b10b      	cbz	r3, 8010a36 <__sflush_r+0x42>
 8010a32:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010a34:	1ad2      	subs	r2, r2, r3
 8010a36:	2300      	movs	r3, #0
 8010a38:	4628      	mov	r0, r5
 8010a3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010a3c:	6a21      	ldr	r1, [r4, #32]
 8010a3e:	47b0      	blx	r6
 8010a40:	1c43      	adds	r3, r0, #1
 8010a42:	89a3      	ldrh	r3, [r4, #12]
 8010a44:	d106      	bne.n	8010a54 <__sflush_r+0x60>
 8010a46:	6829      	ldr	r1, [r5, #0]
 8010a48:	291d      	cmp	r1, #29
 8010a4a:	d82b      	bhi.n	8010aa4 <__sflush_r+0xb0>
 8010a4c:	4a28      	ldr	r2, [pc, #160]	@ (8010af0 <__sflush_r+0xfc>)
 8010a4e:	40ca      	lsrs	r2, r1
 8010a50:	07d6      	lsls	r6, r2, #31
 8010a52:	d527      	bpl.n	8010aa4 <__sflush_r+0xb0>
 8010a54:	2200      	movs	r2, #0
 8010a56:	6062      	str	r2, [r4, #4]
 8010a58:	6922      	ldr	r2, [r4, #16]
 8010a5a:	04d9      	lsls	r1, r3, #19
 8010a5c:	6022      	str	r2, [r4, #0]
 8010a5e:	d504      	bpl.n	8010a6a <__sflush_r+0x76>
 8010a60:	1c42      	adds	r2, r0, #1
 8010a62:	d101      	bne.n	8010a68 <__sflush_r+0x74>
 8010a64:	682b      	ldr	r3, [r5, #0]
 8010a66:	b903      	cbnz	r3, 8010a6a <__sflush_r+0x76>
 8010a68:	6560      	str	r0, [r4, #84]	@ 0x54
 8010a6a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010a6c:	602f      	str	r7, [r5, #0]
 8010a6e:	b1b9      	cbz	r1, 8010aa0 <__sflush_r+0xac>
 8010a70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010a74:	4299      	cmp	r1, r3
 8010a76:	d002      	beq.n	8010a7e <__sflush_r+0x8a>
 8010a78:	4628      	mov	r0, r5
 8010a7a:	f7fe f909 	bl	800ec90 <_free_r>
 8010a7e:	2300      	movs	r3, #0
 8010a80:	6363      	str	r3, [r4, #52]	@ 0x34
 8010a82:	e00d      	b.n	8010aa0 <__sflush_r+0xac>
 8010a84:	2301      	movs	r3, #1
 8010a86:	4628      	mov	r0, r5
 8010a88:	47b0      	blx	r6
 8010a8a:	4602      	mov	r2, r0
 8010a8c:	1c50      	adds	r0, r2, #1
 8010a8e:	d1c9      	bne.n	8010a24 <__sflush_r+0x30>
 8010a90:	682b      	ldr	r3, [r5, #0]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d0c6      	beq.n	8010a24 <__sflush_r+0x30>
 8010a96:	2b1d      	cmp	r3, #29
 8010a98:	d001      	beq.n	8010a9e <__sflush_r+0xaa>
 8010a9a:	2b16      	cmp	r3, #22
 8010a9c:	d11d      	bne.n	8010ada <__sflush_r+0xe6>
 8010a9e:	602f      	str	r7, [r5, #0]
 8010aa0:	2000      	movs	r0, #0
 8010aa2:	e021      	b.n	8010ae8 <__sflush_r+0xf4>
 8010aa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010aa8:	b21b      	sxth	r3, r3
 8010aaa:	e01a      	b.n	8010ae2 <__sflush_r+0xee>
 8010aac:	690f      	ldr	r7, [r1, #16]
 8010aae:	2f00      	cmp	r7, #0
 8010ab0:	d0f6      	beq.n	8010aa0 <__sflush_r+0xac>
 8010ab2:	0793      	lsls	r3, r2, #30
 8010ab4:	bf18      	it	ne
 8010ab6:	2300      	movne	r3, #0
 8010ab8:	680e      	ldr	r6, [r1, #0]
 8010aba:	bf08      	it	eq
 8010abc:	694b      	ldreq	r3, [r1, #20]
 8010abe:	1bf6      	subs	r6, r6, r7
 8010ac0:	600f      	str	r7, [r1, #0]
 8010ac2:	608b      	str	r3, [r1, #8]
 8010ac4:	2e00      	cmp	r6, #0
 8010ac6:	ddeb      	ble.n	8010aa0 <__sflush_r+0xac>
 8010ac8:	4633      	mov	r3, r6
 8010aca:	463a      	mov	r2, r7
 8010acc:	4628      	mov	r0, r5
 8010ace:	6a21      	ldr	r1, [r4, #32]
 8010ad0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8010ad4:	47e0      	blx	ip
 8010ad6:	2800      	cmp	r0, #0
 8010ad8:	dc07      	bgt.n	8010aea <__sflush_r+0xf6>
 8010ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010ade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8010ae6:	81a3      	strh	r3, [r4, #12]
 8010ae8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010aea:	4407      	add	r7, r0
 8010aec:	1a36      	subs	r6, r6, r0
 8010aee:	e7e9      	b.n	8010ac4 <__sflush_r+0xd0>
 8010af0:	20400001 	.word	0x20400001

08010af4 <_fflush_r>:
 8010af4:	b538      	push	{r3, r4, r5, lr}
 8010af6:	690b      	ldr	r3, [r1, #16]
 8010af8:	4605      	mov	r5, r0
 8010afa:	460c      	mov	r4, r1
 8010afc:	b913      	cbnz	r3, 8010b04 <_fflush_r+0x10>
 8010afe:	2500      	movs	r5, #0
 8010b00:	4628      	mov	r0, r5
 8010b02:	bd38      	pop	{r3, r4, r5, pc}
 8010b04:	b118      	cbz	r0, 8010b0e <_fflush_r+0x1a>
 8010b06:	6a03      	ldr	r3, [r0, #32]
 8010b08:	b90b      	cbnz	r3, 8010b0e <_fflush_r+0x1a>
 8010b0a:	f7fd f821 	bl	800db50 <__sinit>
 8010b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d0f3      	beq.n	8010afe <_fflush_r+0xa>
 8010b16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010b18:	07d0      	lsls	r0, r2, #31
 8010b1a:	d404      	bmi.n	8010b26 <_fflush_r+0x32>
 8010b1c:	0599      	lsls	r1, r3, #22
 8010b1e:	d402      	bmi.n	8010b26 <_fflush_r+0x32>
 8010b20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b22:	f7fd fa42 	bl	800dfaa <__retarget_lock_acquire_recursive>
 8010b26:	4628      	mov	r0, r5
 8010b28:	4621      	mov	r1, r4
 8010b2a:	f7ff ff63 	bl	80109f4 <__sflush_r>
 8010b2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010b30:	4605      	mov	r5, r0
 8010b32:	07da      	lsls	r2, r3, #31
 8010b34:	d4e4      	bmi.n	8010b00 <_fflush_r+0xc>
 8010b36:	89a3      	ldrh	r3, [r4, #12]
 8010b38:	059b      	lsls	r3, r3, #22
 8010b3a:	d4e1      	bmi.n	8010b00 <_fflush_r+0xc>
 8010b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010b3e:	f7fd fa35 	bl	800dfac <__retarget_lock_release_recursive>
 8010b42:	e7dd      	b.n	8010b00 <_fflush_r+0xc>

08010b44 <__swhatbuf_r>:
 8010b44:	b570      	push	{r4, r5, r6, lr}
 8010b46:	460c      	mov	r4, r1
 8010b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b4c:	4615      	mov	r5, r2
 8010b4e:	2900      	cmp	r1, #0
 8010b50:	461e      	mov	r6, r3
 8010b52:	b096      	sub	sp, #88	@ 0x58
 8010b54:	da0c      	bge.n	8010b70 <__swhatbuf_r+0x2c>
 8010b56:	89a3      	ldrh	r3, [r4, #12]
 8010b58:	2100      	movs	r1, #0
 8010b5a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010b5e:	bf14      	ite	ne
 8010b60:	2340      	movne	r3, #64	@ 0x40
 8010b62:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010b66:	2000      	movs	r0, #0
 8010b68:	6031      	str	r1, [r6, #0]
 8010b6a:	602b      	str	r3, [r5, #0]
 8010b6c:	b016      	add	sp, #88	@ 0x58
 8010b6e:	bd70      	pop	{r4, r5, r6, pc}
 8010b70:	466a      	mov	r2, sp
 8010b72:	f000 f875 	bl	8010c60 <_fstat_r>
 8010b76:	2800      	cmp	r0, #0
 8010b78:	dbed      	blt.n	8010b56 <__swhatbuf_r+0x12>
 8010b7a:	9901      	ldr	r1, [sp, #4]
 8010b7c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010b80:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010b84:	4259      	negs	r1, r3
 8010b86:	4159      	adcs	r1, r3
 8010b88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b8c:	e7eb      	b.n	8010b66 <__swhatbuf_r+0x22>

08010b8e <__smakebuf_r>:
 8010b8e:	898b      	ldrh	r3, [r1, #12]
 8010b90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b92:	079d      	lsls	r5, r3, #30
 8010b94:	4606      	mov	r6, r0
 8010b96:	460c      	mov	r4, r1
 8010b98:	d507      	bpl.n	8010baa <__smakebuf_r+0x1c>
 8010b9a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010b9e:	6023      	str	r3, [r4, #0]
 8010ba0:	6123      	str	r3, [r4, #16]
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	6163      	str	r3, [r4, #20]
 8010ba6:	b003      	add	sp, #12
 8010ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010baa:	466a      	mov	r2, sp
 8010bac:	ab01      	add	r3, sp, #4
 8010bae:	f7ff ffc9 	bl	8010b44 <__swhatbuf_r>
 8010bb2:	9f00      	ldr	r7, [sp, #0]
 8010bb4:	4605      	mov	r5, r0
 8010bb6:	4639      	mov	r1, r7
 8010bb8:	4630      	mov	r0, r6
 8010bba:	f7fe f8db 	bl	800ed74 <_malloc_r>
 8010bbe:	b948      	cbnz	r0, 8010bd4 <__smakebuf_r+0x46>
 8010bc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bc4:	059a      	lsls	r2, r3, #22
 8010bc6:	d4ee      	bmi.n	8010ba6 <__smakebuf_r+0x18>
 8010bc8:	f023 0303 	bic.w	r3, r3, #3
 8010bcc:	f043 0302 	orr.w	r3, r3, #2
 8010bd0:	81a3      	strh	r3, [r4, #12]
 8010bd2:	e7e2      	b.n	8010b9a <__smakebuf_r+0xc>
 8010bd4:	89a3      	ldrh	r3, [r4, #12]
 8010bd6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010bda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010bde:	81a3      	strh	r3, [r4, #12]
 8010be0:	9b01      	ldr	r3, [sp, #4]
 8010be2:	6020      	str	r0, [r4, #0]
 8010be4:	b15b      	cbz	r3, 8010bfe <__smakebuf_r+0x70>
 8010be6:	4630      	mov	r0, r6
 8010be8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010bec:	f000 f84a 	bl	8010c84 <_isatty_r>
 8010bf0:	b128      	cbz	r0, 8010bfe <__smakebuf_r+0x70>
 8010bf2:	89a3      	ldrh	r3, [r4, #12]
 8010bf4:	f023 0303 	bic.w	r3, r3, #3
 8010bf8:	f043 0301 	orr.w	r3, r3, #1
 8010bfc:	81a3      	strh	r3, [r4, #12]
 8010bfe:	89a3      	ldrh	r3, [r4, #12]
 8010c00:	431d      	orrs	r5, r3
 8010c02:	81a5      	strh	r5, [r4, #12]
 8010c04:	e7cf      	b.n	8010ba6 <__smakebuf_r+0x18>

08010c06 <memmove>:
 8010c06:	4288      	cmp	r0, r1
 8010c08:	b510      	push	{r4, lr}
 8010c0a:	eb01 0402 	add.w	r4, r1, r2
 8010c0e:	d902      	bls.n	8010c16 <memmove+0x10>
 8010c10:	4284      	cmp	r4, r0
 8010c12:	4623      	mov	r3, r4
 8010c14:	d807      	bhi.n	8010c26 <memmove+0x20>
 8010c16:	1e43      	subs	r3, r0, #1
 8010c18:	42a1      	cmp	r1, r4
 8010c1a:	d008      	beq.n	8010c2e <memmove+0x28>
 8010c1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010c20:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010c24:	e7f8      	b.n	8010c18 <memmove+0x12>
 8010c26:	4601      	mov	r1, r0
 8010c28:	4402      	add	r2, r0
 8010c2a:	428a      	cmp	r2, r1
 8010c2c:	d100      	bne.n	8010c30 <memmove+0x2a>
 8010c2e:	bd10      	pop	{r4, pc}
 8010c30:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010c34:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010c38:	e7f7      	b.n	8010c2a <memmove+0x24>

08010c3a <strncmp>:
 8010c3a:	b510      	push	{r4, lr}
 8010c3c:	b16a      	cbz	r2, 8010c5a <strncmp+0x20>
 8010c3e:	3901      	subs	r1, #1
 8010c40:	1884      	adds	r4, r0, r2
 8010c42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010c46:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010c4a:	429a      	cmp	r2, r3
 8010c4c:	d103      	bne.n	8010c56 <strncmp+0x1c>
 8010c4e:	42a0      	cmp	r0, r4
 8010c50:	d001      	beq.n	8010c56 <strncmp+0x1c>
 8010c52:	2a00      	cmp	r2, #0
 8010c54:	d1f5      	bne.n	8010c42 <strncmp+0x8>
 8010c56:	1ad0      	subs	r0, r2, r3
 8010c58:	bd10      	pop	{r4, pc}
 8010c5a:	4610      	mov	r0, r2
 8010c5c:	e7fc      	b.n	8010c58 <strncmp+0x1e>
	...

08010c60 <_fstat_r>:
 8010c60:	b538      	push	{r3, r4, r5, lr}
 8010c62:	2300      	movs	r3, #0
 8010c64:	4d06      	ldr	r5, [pc, #24]	@ (8010c80 <_fstat_r+0x20>)
 8010c66:	4604      	mov	r4, r0
 8010c68:	4608      	mov	r0, r1
 8010c6a:	4611      	mov	r1, r2
 8010c6c:	602b      	str	r3, [r5, #0]
 8010c6e:	f7f7 ff29 	bl	8008ac4 <_fstat>
 8010c72:	1c43      	adds	r3, r0, #1
 8010c74:	d102      	bne.n	8010c7c <_fstat_r+0x1c>
 8010c76:	682b      	ldr	r3, [r5, #0]
 8010c78:	b103      	cbz	r3, 8010c7c <_fstat_r+0x1c>
 8010c7a:	6023      	str	r3, [r4, #0]
 8010c7c:	bd38      	pop	{r3, r4, r5, pc}
 8010c7e:	bf00      	nop
 8010c80:	20000970 	.word	0x20000970

08010c84 <_isatty_r>:
 8010c84:	b538      	push	{r3, r4, r5, lr}
 8010c86:	2300      	movs	r3, #0
 8010c88:	4d05      	ldr	r5, [pc, #20]	@ (8010ca0 <_isatty_r+0x1c>)
 8010c8a:	4604      	mov	r4, r0
 8010c8c:	4608      	mov	r0, r1
 8010c8e:	602b      	str	r3, [r5, #0]
 8010c90:	f7f7 ff27 	bl	8008ae2 <_isatty>
 8010c94:	1c43      	adds	r3, r0, #1
 8010c96:	d102      	bne.n	8010c9e <_isatty_r+0x1a>
 8010c98:	682b      	ldr	r3, [r5, #0]
 8010c9a:	b103      	cbz	r3, 8010c9e <_isatty_r+0x1a>
 8010c9c:	6023      	str	r3, [r4, #0]
 8010c9e:	bd38      	pop	{r3, r4, r5, pc}
 8010ca0:	20000970 	.word	0x20000970

08010ca4 <_sbrk_r>:
 8010ca4:	b538      	push	{r3, r4, r5, lr}
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	4d05      	ldr	r5, [pc, #20]	@ (8010cc0 <_sbrk_r+0x1c>)
 8010caa:	4604      	mov	r4, r0
 8010cac:	4608      	mov	r0, r1
 8010cae:	602b      	str	r3, [r5, #0]
 8010cb0:	f7f7 ff2e 	bl	8008b10 <_sbrk>
 8010cb4:	1c43      	adds	r3, r0, #1
 8010cb6:	d102      	bne.n	8010cbe <_sbrk_r+0x1a>
 8010cb8:	682b      	ldr	r3, [r5, #0]
 8010cba:	b103      	cbz	r3, 8010cbe <_sbrk_r+0x1a>
 8010cbc:	6023      	str	r3, [r4, #0]
 8010cbe:	bd38      	pop	{r3, r4, r5, pc}
 8010cc0:	20000970 	.word	0x20000970

08010cc4 <memcpy>:
 8010cc4:	440a      	add	r2, r1
 8010cc6:	4291      	cmp	r1, r2
 8010cc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8010ccc:	d100      	bne.n	8010cd0 <memcpy+0xc>
 8010cce:	4770      	bx	lr
 8010cd0:	b510      	push	{r4, lr}
 8010cd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010cd6:	4291      	cmp	r1, r2
 8010cd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010cdc:	d1f9      	bne.n	8010cd2 <memcpy+0xe>
 8010cde:	bd10      	pop	{r4, pc}

08010ce0 <nan>:
 8010ce0:	2000      	movs	r0, #0
 8010ce2:	4901      	ldr	r1, [pc, #4]	@ (8010ce8 <nan+0x8>)
 8010ce4:	4770      	bx	lr
 8010ce6:	bf00      	nop
 8010ce8:	7ff80000 	.word	0x7ff80000

08010cec <__assert_func>:
 8010cec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010cee:	4614      	mov	r4, r2
 8010cf0:	461a      	mov	r2, r3
 8010cf2:	4b09      	ldr	r3, [pc, #36]	@ (8010d18 <__assert_func+0x2c>)
 8010cf4:	4605      	mov	r5, r0
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	68d8      	ldr	r0, [r3, #12]
 8010cfa:	b14c      	cbz	r4, 8010d10 <__assert_func+0x24>
 8010cfc:	4b07      	ldr	r3, [pc, #28]	@ (8010d1c <__assert_func+0x30>)
 8010cfe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010d02:	9100      	str	r1, [sp, #0]
 8010d04:	462b      	mov	r3, r5
 8010d06:	4906      	ldr	r1, [pc, #24]	@ (8010d20 <__assert_func+0x34>)
 8010d08:	f000 fba8 	bl	801145c <fiprintf>
 8010d0c:	f000 fbb8 	bl	8011480 <abort>
 8010d10:	4b04      	ldr	r3, [pc, #16]	@ (8010d24 <__assert_func+0x38>)
 8010d12:	461c      	mov	r4, r3
 8010d14:	e7f3      	b.n	8010cfe <__assert_func+0x12>
 8010d16:	bf00      	nop
 8010d18:	200000bc 	.word	0x200000bc
 8010d1c:	08013b70 	.word	0x08013b70
 8010d20:	08013b7d 	.word	0x08013b7d
 8010d24:	08013bab 	.word	0x08013bab

08010d28 <_calloc_r>:
 8010d28:	b570      	push	{r4, r5, r6, lr}
 8010d2a:	fba1 5402 	umull	r5, r4, r1, r2
 8010d2e:	b934      	cbnz	r4, 8010d3e <_calloc_r+0x16>
 8010d30:	4629      	mov	r1, r5
 8010d32:	f7fe f81f 	bl	800ed74 <_malloc_r>
 8010d36:	4606      	mov	r6, r0
 8010d38:	b928      	cbnz	r0, 8010d46 <_calloc_r+0x1e>
 8010d3a:	4630      	mov	r0, r6
 8010d3c:	bd70      	pop	{r4, r5, r6, pc}
 8010d3e:	220c      	movs	r2, #12
 8010d40:	2600      	movs	r6, #0
 8010d42:	6002      	str	r2, [r0, #0]
 8010d44:	e7f9      	b.n	8010d3a <_calloc_r+0x12>
 8010d46:	462a      	mov	r2, r5
 8010d48:	4621      	mov	r1, r4
 8010d4a:	f7fd f8b1 	bl	800deb0 <memset>
 8010d4e:	e7f4      	b.n	8010d3a <_calloc_r+0x12>

08010d50 <rshift>:
 8010d50:	6903      	ldr	r3, [r0, #16]
 8010d52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d56:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010d5a:	f100 0414 	add.w	r4, r0, #20
 8010d5e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010d62:	dd46      	ble.n	8010df2 <rshift+0xa2>
 8010d64:	f011 011f 	ands.w	r1, r1, #31
 8010d68:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010d6c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010d70:	d10c      	bne.n	8010d8c <rshift+0x3c>
 8010d72:	4629      	mov	r1, r5
 8010d74:	f100 0710 	add.w	r7, r0, #16
 8010d78:	42b1      	cmp	r1, r6
 8010d7a:	d335      	bcc.n	8010de8 <rshift+0x98>
 8010d7c:	1a9b      	subs	r3, r3, r2
 8010d7e:	009b      	lsls	r3, r3, #2
 8010d80:	1eea      	subs	r2, r5, #3
 8010d82:	4296      	cmp	r6, r2
 8010d84:	bf38      	it	cc
 8010d86:	2300      	movcc	r3, #0
 8010d88:	4423      	add	r3, r4
 8010d8a:	e015      	b.n	8010db8 <rshift+0x68>
 8010d8c:	46a1      	mov	r9, r4
 8010d8e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010d92:	f1c1 0820 	rsb	r8, r1, #32
 8010d96:	40cf      	lsrs	r7, r1
 8010d98:	f105 0e04 	add.w	lr, r5, #4
 8010d9c:	4576      	cmp	r6, lr
 8010d9e:	46f4      	mov	ip, lr
 8010da0:	d816      	bhi.n	8010dd0 <rshift+0x80>
 8010da2:	1a9a      	subs	r2, r3, r2
 8010da4:	0092      	lsls	r2, r2, #2
 8010da6:	3a04      	subs	r2, #4
 8010da8:	3501      	adds	r5, #1
 8010daa:	42ae      	cmp	r6, r5
 8010dac:	bf38      	it	cc
 8010dae:	2200      	movcc	r2, #0
 8010db0:	18a3      	adds	r3, r4, r2
 8010db2:	50a7      	str	r7, [r4, r2]
 8010db4:	b107      	cbz	r7, 8010db8 <rshift+0x68>
 8010db6:	3304      	adds	r3, #4
 8010db8:	42a3      	cmp	r3, r4
 8010dba:	eba3 0204 	sub.w	r2, r3, r4
 8010dbe:	bf08      	it	eq
 8010dc0:	2300      	moveq	r3, #0
 8010dc2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010dc6:	6102      	str	r2, [r0, #16]
 8010dc8:	bf08      	it	eq
 8010dca:	6143      	streq	r3, [r0, #20]
 8010dcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010dd0:	f8dc c000 	ldr.w	ip, [ip]
 8010dd4:	fa0c fc08 	lsl.w	ip, ip, r8
 8010dd8:	ea4c 0707 	orr.w	r7, ip, r7
 8010ddc:	f849 7b04 	str.w	r7, [r9], #4
 8010de0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010de4:	40cf      	lsrs	r7, r1
 8010de6:	e7d9      	b.n	8010d9c <rshift+0x4c>
 8010de8:	f851 cb04 	ldr.w	ip, [r1], #4
 8010dec:	f847 cf04 	str.w	ip, [r7, #4]!
 8010df0:	e7c2      	b.n	8010d78 <rshift+0x28>
 8010df2:	4623      	mov	r3, r4
 8010df4:	e7e0      	b.n	8010db8 <rshift+0x68>

08010df6 <__hexdig_fun>:
 8010df6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010dfa:	2b09      	cmp	r3, #9
 8010dfc:	d802      	bhi.n	8010e04 <__hexdig_fun+0xe>
 8010dfe:	3820      	subs	r0, #32
 8010e00:	b2c0      	uxtb	r0, r0
 8010e02:	4770      	bx	lr
 8010e04:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010e08:	2b05      	cmp	r3, #5
 8010e0a:	d801      	bhi.n	8010e10 <__hexdig_fun+0x1a>
 8010e0c:	3847      	subs	r0, #71	@ 0x47
 8010e0e:	e7f7      	b.n	8010e00 <__hexdig_fun+0xa>
 8010e10:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010e14:	2b05      	cmp	r3, #5
 8010e16:	d801      	bhi.n	8010e1c <__hexdig_fun+0x26>
 8010e18:	3827      	subs	r0, #39	@ 0x27
 8010e1a:	e7f1      	b.n	8010e00 <__hexdig_fun+0xa>
 8010e1c:	2000      	movs	r0, #0
 8010e1e:	4770      	bx	lr

08010e20 <__gethex>:
 8010e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e24:	468a      	mov	sl, r1
 8010e26:	4690      	mov	r8, r2
 8010e28:	b085      	sub	sp, #20
 8010e2a:	9302      	str	r3, [sp, #8]
 8010e2c:	680b      	ldr	r3, [r1, #0]
 8010e2e:	9001      	str	r0, [sp, #4]
 8010e30:	1c9c      	adds	r4, r3, #2
 8010e32:	46a1      	mov	r9, r4
 8010e34:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010e38:	2830      	cmp	r0, #48	@ 0x30
 8010e3a:	d0fa      	beq.n	8010e32 <__gethex+0x12>
 8010e3c:	eba9 0303 	sub.w	r3, r9, r3
 8010e40:	f1a3 0b02 	sub.w	fp, r3, #2
 8010e44:	f7ff ffd7 	bl	8010df6 <__hexdig_fun>
 8010e48:	4605      	mov	r5, r0
 8010e4a:	2800      	cmp	r0, #0
 8010e4c:	d168      	bne.n	8010f20 <__gethex+0x100>
 8010e4e:	2201      	movs	r2, #1
 8010e50:	4648      	mov	r0, r9
 8010e52:	499f      	ldr	r1, [pc, #636]	@ (80110d0 <__gethex+0x2b0>)
 8010e54:	f7ff fef1 	bl	8010c3a <strncmp>
 8010e58:	4607      	mov	r7, r0
 8010e5a:	2800      	cmp	r0, #0
 8010e5c:	d167      	bne.n	8010f2e <__gethex+0x10e>
 8010e5e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010e62:	4626      	mov	r6, r4
 8010e64:	f7ff ffc7 	bl	8010df6 <__hexdig_fun>
 8010e68:	2800      	cmp	r0, #0
 8010e6a:	d062      	beq.n	8010f32 <__gethex+0x112>
 8010e6c:	4623      	mov	r3, r4
 8010e6e:	7818      	ldrb	r0, [r3, #0]
 8010e70:	4699      	mov	r9, r3
 8010e72:	2830      	cmp	r0, #48	@ 0x30
 8010e74:	f103 0301 	add.w	r3, r3, #1
 8010e78:	d0f9      	beq.n	8010e6e <__gethex+0x4e>
 8010e7a:	f7ff ffbc 	bl	8010df6 <__hexdig_fun>
 8010e7e:	fab0 f580 	clz	r5, r0
 8010e82:	f04f 0b01 	mov.w	fp, #1
 8010e86:	096d      	lsrs	r5, r5, #5
 8010e88:	464a      	mov	r2, r9
 8010e8a:	4616      	mov	r6, r2
 8010e8c:	7830      	ldrb	r0, [r6, #0]
 8010e8e:	3201      	adds	r2, #1
 8010e90:	f7ff ffb1 	bl	8010df6 <__hexdig_fun>
 8010e94:	2800      	cmp	r0, #0
 8010e96:	d1f8      	bne.n	8010e8a <__gethex+0x6a>
 8010e98:	2201      	movs	r2, #1
 8010e9a:	4630      	mov	r0, r6
 8010e9c:	498c      	ldr	r1, [pc, #560]	@ (80110d0 <__gethex+0x2b0>)
 8010e9e:	f7ff fecc 	bl	8010c3a <strncmp>
 8010ea2:	2800      	cmp	r0, #0
 8010ea4:	d13f      	bne.n	8010f26 <__gethex+0x106>
 8010ea6:	b944      	cbnz	r4, 8010eba <__gethex+0x9a>
 8010ea8:	1c74      	adds	r4, r6, #1
 8010eaa:	4622      	mov	r2, r4
 8010eac:	4616      	mov	r6, r2
 8010eae:	7830      	ldrb	r0, [r6, #0]
 8010eb0:	3201      	adds	r2, #1
 8010eb2:	f7ff ffa0 	bl	8010df6 <__hexdig_fun>
 8010eb6:	2800      	cmp	r0, #0
 8010eb8:	d1f8      	bne.n	8010eac <__gethex+0x8c>
 8010eba:	1ba4      	subs	r4, r4, r6
 8010ebc:	00a7      	lsls	r7, r4, #2
 8010ebe:	7833      	ldrb	r3, [r6, #0]
 8010ec0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010ec4:	2b50      	cmp	r3, #80	@ 0x50
 8010ec6:	d13e      	bne.n	8010f46 <__gethex+0x126>
 8010ec8:	7873      	ldrb	r3, [r6, #1]
 8010eca:	2b2b      	cmp	r3, #43	@ 0x2b
 8010ecc:	d033      	beq.n	8010f36 <__gethex+0x116>
 8010ece:	2b2d      	cmp	r3, #45	@ 0x2d
 8010ed0:	d034      	beq.n	8010f3c <__gethex+0x11c>
 8010ed2:	2400      	movs	r4, #0
 8010ed4:	1c71      	adds	r1, r6, #1
 8010ed6:	7808      	ldrb	r0, [r1, #0]
 8010ed8:	f7ff ff8d 	bl	8010df6 <__hexdig_fun>
 8010edc:	1e43      	subs	r3, r0, #1
 8010ede:	b2db      	uxtb	r3, r3
 8010ee0:	2b18      	cmp	r3, #24
 8010ee2:	d830      	bhi.n	8010f46 <__gethex+0x126>
 8010ee4:	f1a0 0210 	sub.w	r2, r0, #16
 8010ee8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010eec:	f7ff ff83 	bl	8010df6 <__hexdig_fun>
 8010ef0:	f100 3cff 	add.w	ip, r0, #4294967295
 8010ef4:	fa5f fc8c 	uxtb.w	ip, ip
 8010ef8:	f1bc 0f18 	cmp.w	ip, #24
 8010efc:	f04f 030a 	mov.w	r3, #10
 8010f00:	d91e      	bls.n	8010f40 <__gethex+0x120>
 8010f02:	b104      	cbz	r4, 8010f06 <__gethex+0xe6>
 8010f04:	4252      	negs	r2, r2
 8010f06:	4417      	add	r7, r2
 8010f08:	f8ca 1000 	str.w	r1, [sl]
 8010f0c:	b1ed      	cbz	r5, 8010f4a <__gethex+0x12a>
 8010f0e:	f1bb 0f00 	cmp.w	fp, #0
 8010f12:	bf0c      	ite	eq
 8010f14:	2506      	moveq	r5, #6
 8010f16:	2500      	movne	r5, #0
 8010f18:	4628      	mov	r0, r5
 8010f1a:	b005      	add	sp, #20
 8010f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f20:	2500      	movs	r5, #0
 8010f22:	462c      	mov	r4, r5
 8010f24:	e7b0      	b.n	8010e88 <__gethex+0x68>
 8010f26:	2c00      	cmp	r4, #0
 8010f28:	d1c7      	bne.n	8010eba <__gethex+0x9a>
 8010f2a:	4627      	mov	r7, r4
 8010f2c:	e7c7      	b.n	8010ebe <__gethex+0x9e>
 8010f2e:	464e      	mov	r6, r9
 8010f30:	462f      	mov	r7, r5
 8010f32:	2501      	movs	r5, #1
 8010f34:	e7c3      	b.n	8010ebe <__gethex+0x9e>
 8010f36:	2400      	movs	r4, #0
 8010f38:	1cb1      	adds	r1, r6, #2
 8010f3a:	e7cc      	b.n	8010ed6 <__gethex+0xb6>
 8010f3c:	2401      	movs	r4, #1
 8010f3e:	e7fb      	b.n	8010f38 <__gethex+0x118>
 8010f40:	fb03 0002 	mla	r0, r3, r2, r0
 8010f44:	e7ce      	b.n	8010ee4 <__gethex+0xc4>
 8010f46:	4631      	mov	r1, r6
 8010f48:	e7de      	b.n	8010f08 <__gethex+0xe8>
 8010f4a:	4629      	mov	r1, r5
 8010f4c:	eba6 0309 	sub.w	r3, r6, r9
 8010f50:	3b01      	subs	r3, #1
 8010f52:	2b07      	cmp	r3, #7
 8010f54:	dc0a      	bgt.n	8010f6c <__gethex+0x14c>
 8010f56:	9801      	ldr	r0, [sp, #4]
 8010f58:	f7fd ff98 	bl	800ee8c <_Balloc>
 8010f5c:	4604      	mov	r4, r0
 8010f5e:	b940      	cbnz	r0, 8010f72 <__gethex+0x152>
 8010f60:	4602      	mov	r2, r0
 8010f62:	21e4      	movs	r1, #228	@ 0xe4
 8010f64:	4b5b      	ldr	r3, [pc, #364]	@ (80110d4 <__gethex+0x2b4>)
 8010f66:	485c      	ldr	r0, [pc, #368]	@ (80110d8 <__gethex+0x2b8>)
 8010f68:	f7ff fec0 	bl	8010cec <__assert_func>
 8010f6c:	3101      	adds	r1, #1
 8010f6e:	105b      	asrs	r3, r3, #1
 8010f70:	e7ef      	b.n	8010f52 <__gethex+0x132>
 8010f72:	2300      	movs	r3, #0
 8010f74:	f100 0a14 	add.w	sl, r0, #20
 8010f78:	4655      	mov	r5, sl
 8010f7a:	469b      	mov	fp, r3
 8010f7c:	45b1      	cmp	r9, r6
 8010f7e:	d337      	bcc.n	8010ff0 <__gethex+0x1d0>
 8010f80:	f845 bb04 	str.w	fp, [r5], #4
 8010f84:	eba5 050a 	sub.w	r5, r5, sl
 8010f88:	10ad      	asrs	r5, r5, #2
 8010f8a:	6125      	str	r5, [r4, #16]
 8010f8c:	4658      	mov	r0, fp
 8010f8e:	f7fe f86f 	bl	800f070 <__hi0bits>
 8010f92:	016d      	lsls	r5, r5, #5
 8010f94:	f8d8 6000 	ldr.w	r6, [r8]
 8010f98:	1a2d      	subs	r5, r5, r0
 8010f9a:	42b5      	cmp	r5, r6
 8010f9c:	dd54      	ble.n	8011048 <__gethex+0x228>
 8010f9e:	1bad      	subs	r5, r5, r6
 8010fa0:	4629      	mov	r1, r5
 8010fa2:	4620      	mov	r0, r4
 8010fa4:	f7fe fbf1 	bl	800f78a <__any_on>
 8010fa8:	4681      	mov	r9, r0
 8010faa:	b178      	cbz	r0, 8010fcc <__gethex+0x1ac>
 8010fac:	f04f 0901 	mov.w	r9, #1
 8010fb0:	1e6b      	subs	r3, r5, #1
 8010fb2:	1159      	asrs	r1, r3, #5
 8010fb4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010fb8:	f003 021f 	and.w	r2, r3, #31
 8010fbc:	fa09 f202 	lsl.w	r2, r9, r2
 8010fc0:	420a      	tst	r2, r1
 8010fc2:	d003      	beq.n	8010fcc <__gethex+0x1ac>
 8010fc4:	454b      	cmp	r3, r9
 8010fc6:	dc36      	bgt.n	8011036 <__gethex+0x216>
 8010fc8:	f04f 0902 	mov.w	r9, #2
 8010fcc:	4629      	mov	r1, r5
 8010fce:	4620      	mov	r0, r4
 8010fd0:	f7ff febe 	bl	8010d50 <rshift>
 8010fd4:	442f      	add	r7, r5
 8010fd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010fda:	42bb      	cmp	r3, r7
 8010fdc:	da42      	bge.n	8011064 <__gethex+0x244>
 8010fde:	4621      	mov	r1, r4
 8010fe0:	9801      	ldr	r0, [sp, #4]
 8010fe2:	f7fd ff93 	bl	800ef0c <_Bfree>
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010fea:	25a3      	movs	r5, #163	@ 0xa3
 8010fec:	6013      	str	r3, [r2, #0]
 8010fee:	e793      	b.n	8010f18 <__gethex+0xf8>
 8010ff0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010ff4:	2a2e      	cmp	r2, #46	@ 0x2e
 8010ff6:	d012      	beq.n	801101e <__gethex+0x1fe>
 8010ff8:	2b20      	cmp	r3, #32
 8010ffa:	d104      	bne.n	8011006 <__gethex+0x1e6>
 8010ffc:	f845 bb04 	str.w	fp, [r5], #4
 8011000:	f04f 0b00 	mov.w	fp, #0
 8011004:	465b      	mov	r3, fp
 8011006:	7830      	ldrb	r0, [r6, #0]
 8011008:	9303      	str	r3, [sp, #12]
 801100a:	f7ff fef4 	bl	8010df6 <__hexdig_fun>
 801100e:	9b03      	ldr	r3, [sp, #12]
 8011010:	f000 000f 	and.w	r0, r0, #15
 8011014:	4098      	lsls	r0, r3
 8011016:	ea4b 0b00 	orr.w	fp, fp, r0
 801101a:	3304      	adds	r3, #4
 801101c:	e7ae      	b.n	8010f7c <__gethex+0x15c>
 801101e:	45b1      	cmp	r9, r6
 8011020:	d8ea      	bhi.n	8010ff8 <__gethex+0x1d8>
 8011022:	2201      	movs	r2, #1
 8011024:	4630      	mov	r0, r6
 8011026:	492a      	ldr	r1, [pc, #168]	@ (80110d0 <__gethex+0x2b0>)
 8011028:	9303      	str	r3, [sp, #12]
 801102a:	f7ff fe06 	bl	8010c3a <strncmp>
 801102e:	9b03      	ldr	r3, [sp, #12]
 8011030:	2800      	cmp	r0, #0
 8011032:	d1e1      	bne.n	8010ff8 <__gethex+0x1d8>
 8011034:	e7a2      	b.n	8010f7c <__gethex+0x15c>
 8011036:	4620      	mov	r0, r4
 8011038:	1ea9      	subs	r1, r5, #2
 801103a:	f7fe fba6 	bl	800f78a <__any_on>
 801103e:	2800      	cmp	r0, #0
 8011040:	d0c2      	beq.n	8010fc8 <__gethex+0x1a8>
 8011042:	f04f 0903 	mov.w	r9, #3
 8011046:	e7c1      	b.n	8010fcc <__gethex+0x1ac>
 8011048:	da09      	bge.n	801105e <__gethex+0x23e>
 801104a:	1b75      	subs	r5, r6, r5
 801104c:	4621      	mov	r1, r4
 801104e:	462a      	mov	r2, r5
 8011050:	9801      	ldr	r0, [sp, #4]
 8011052:	f7fe f96b 	bl	800f32c <__lshift>
 8011056:	4604      	mov	r4, r0
 8011058:	1b7f      	subs	r7, r7, r5
 801105a:	f100 0a14 	add.w	sl, r0, #20
 801105e:	f04f 0900 	mov.w	r9, #0
 8011062:	e7b8      	b.n	8010fd6 <__gethex+0x1b6>
 8011064:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011068:	42bd      	cmp	r5, r7
 801106a:	dd6f      	ble.n	801114c <__gethex+0x32c>
 801106c:	1bed      	subs	r5, r5, r7
 801106e:	42ae      	cmp	r6, r5
 8011070:	dc34      	bgt.n	80110dc <__gethex+0x2bc>
 8011072:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011076:	2b02      	cmp	r3, #2
 8011078:	d022      	beq.n	80110c0 <__gethex+0x2a0>
 801107a:	2b03      	cmp	r3, #3
 801107c:	d024      	beq.n	80110c8 <__gethex+0x2a8>
 801107e:	2b01      	cmp	r3, #1
 8011080:	d115      	bne.n	80110ae <__gethex+0x28e>
 8011082:	42ae      	cmp	r6, r5
 8011084:	d113      	bne.n	80110ae <__gethex+0x28e>
 8011086:	2e01      	cmp	r6, #1
 8011088:	d10b      	bne.n	80110a2 <__gethex+0x282>
 801108a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801108e:	9a02      	ldr	r2, [sp, #8]
 8011090:	2562      	movs	r5, #98	@ 0x62
 8011092:	6013      	str	r3, [r2, #0]
 8011094:	2301      	movs	r3, #1
 8011096:	6123      	str	r3, [r4, #16]
 8011098:	f8ca 3000 	str.w	r3, [sl]
 801109c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801109e:	601c      	str	r4, [r3, #0]
 80110a0:	e73a      	b.n	8010f18 <__gethex+0xf8>
 80110a2:	4620      	mov	r0, r4
 80110a4:	1e71      	subs	r1, r6, #1
 80110a6:	f7fe fb70 	bl	800f78a <__any_on>
 80110aa:	2800      	cmp	r0, #0
 80110ac:	d1ed      	bne.n	801108a <__gethex+0x26a>
 80110ae:	4621      	mov	r1, r4
 80110b0:	9801      	ldr	r0, [sp, #4]
 80110b2:	f7fd ff2b 	bl	800ef0c <_Bfree>
 80110b6:	2300      	movs	r3, #0
 80110b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80110ba:	2550      	movs	r5, #80	@ 0x50
 80110bc:	6013      	str	r3, [r2, #0]
 80110be:	e72b      	b.n	8010f18 <__gethex+0xf8>
 80110c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d1f3      	bne.n	80110ae <__gethex+0x28e>
 80110c6:	e7e0      	b.n	801108a <__gethex+0x26a>
 80110c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d1dd      	bne.n	801108a <__gethex+0x26a>
 80110ce:	e7ee      	b.n	80110ae <__gethex+0x28e>
 80110d0:	08013b55 	.word	0x08013b55
 80110d4:	08013aeb 	.word	0x08013aeb
 80110d8:	08013bac 	.word	0x08013bac
 80110dc:	1e6f      	subs	r7, r5, #1
 80110de:	f1b9 0f00 	cmp.w	r9, #0
 80110e2:	d130      	bne.n	8011146 <__gethex+0x326>
 80110e4:	b127      	cbz	r7, 80110f0 <__gethex+0x2d0>
 80110e6:	4639      	mov	r1, r7
 80110e8:	4620      	mov	r0, r4
 80110ea:	f7fe fb4e 	bl	800f78a <__any_on>
 80110ee:	4681      	mov	r9, r0
 80110f0:	2301      	movs	r3, #1
 80110f2:	4629      	mov	r1, r5
 80110f4:	1b76      	subs	r6, r6, r5
 80110f6:	2502      	movs	r5, #2
 80110f8:	117a      	asrs	r2, r7, #5
 80110fa:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80110fe:	f007 071f 	and.w	r7, r7, #31
 8011102:	40bb      	lsls	r3, r7
 8011104:	4213      	tst	r3, r2
 8011106:	4620      	mov	r0, r4
 8011108:	bf18      	it	ne
 801110a:	f049 0902 	orrne.w	r9, r9, #2
 801110e:	f7ff fe1f 	bl	8010d50 <rshift>
 8011112:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011116:	f1b9 0f00 	cmp.w	r9, #0
 801111a:	d047      	beq.n	80111ac <__gethex+0x38c>
 801111c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011120:	2b02      	cmp	r3, #2
 8011122:	d015      	beq.n	8011150 <__gethex+0x330>
 8011124:	2b03      	cmp	r3, #3
 8011126:	d017      	beq.n	8011158 <__gethex+0x338>
 8011128:	2b01      	cmp	r3, #1
 801112a:	d109      	bne.n	8011140 <__gethex+0x320>
 801112c:	f019 0f02 	tst.w	r9, #2
 8011130:	d006      	beq.n	8011140 <__gethex+0x320>
 8011132:	f8da 3000 	ldr.w	r3, [sl]
 8011136:	ea49 0903 	orr.w	r9, r9, r3
 801113a:	f019 0f01 	tst.w	r9, #1
 801113e:	d10e      	bne.n	801115e <__gethex+0x33e>
 8011140:	f045 0510 	orr.w	r5, r5, #16
 8011144:	e032      	b.n	80111ac <__gethex+0x38c>
 8011146:	f04f 0901 	mov.w	r9, #1
 801114a:	e7d1      	b.n	80110f0 <__gethex+0x2d0>
 801114c:	2501      	movs	r5, #1
 801114e:	e7e2      	b.n	8011116 <__gethex+0x2f6>
 8011150:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011152:	f1c3 0301 	rsb	r3, r3, #1
 8011156:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801115a:	2b00      	cmp	r3, #0
 801115c:	d0f0      	beq.n	8011140 <__gethex+0x320>
 801115e:	f04f 0c00 	mov.w	ip, #0
 8011162:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011166:	f104 0314 	add.w	r3, r4, #20
 801116a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801116e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011172:	4618      	mov	r0, r3
 8011174:	f853 2b04 	ldr.w	r2, [r3], #4
 8011178:	f1b2 3fff 	cmp.w	r2, #4294967295
 801117c:	d01b      	beq.n	80111b6 <__gethex+0x396>
 801117e:	3201      	adds	r2, #1
 8011180:	6002      	str	r2, [r0, #0]
 8011182:	2d02      	cmp	r5, #2
 8011184:	f104 0314 	add.w	r3, r4, #20
 8011188:	d13c      	bne.n	8011204 <__gethex+0x3e4>
 801118a:	f8d8 2000 	ldr.w	r2, [r8]
 801118e:	3a01      	subs	r2, #1
 8011190:	42b2      	cmp	r2, r6
 8011192:	d109      	bne.n	80111a8 <__gethex+0x388>
 8011194:	2201      	movs	r2, #1
 8011196:	1171      	asrs	r1, r6, #5
 8011198:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801119c:	f006 061f 	and.w	r6, r6, #31
 80111a0:	fa02 f606 	lsl.w	r6, r2, r6
 80111a4:	421e      	tst	r6, r3
 80111a6:	d13a      	bne.n	801121e <__gethex+0x3fe>
 80111a8:	f045 0520 	orr.w	r5, r5, #32
 80111ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80111ae:	601c      	str	r4, [r3, #0]
 80111b0:	9b02      	ldr	r3, [sp, #8]
 80111b2:	601f      	str	r7, [r3, #0]
 80111b4:	e6b0      	b.n	8010f18 <__gethex+0xf8>
 80111b6:	4299      	cmp	r1, r3
 80111b8:	f843 cc04 	str.w	ip, [r3, #-4]
 80111bc:	d8d9      	bhi.n	8011172 <__gethex+0x352>
 80111be:	68a3      	ldr	r3, [r4, #8]
 80111c0:	459b      	cmp	fp, r3
 80111c2:	db17      	blt.n	80111f4 <__gethex+0x3d4>
 80111c4:	6861      	ldr	r1, [r4, #4]
 80111c6:	9801      	ldr	r0, [sp, #4]
 80111c8:	3101      	adds	r1, #1
 80111ca:	f7fd fe5f 	bl	800ee8c <_Balloc>
 80111ce:	4681      	mov	r9, r0
 80111d0:	b918      	cbnz	r0, 80111da <__gethex+0x3ba>
 80111d2:	4602      	mov	r2, r0
 80111d4:	2184      	movs	r1, #132	@ 0x84
 80111d6:	4b19      	ldr	r3, [pc, #100]	@ (801123c <__gethex+0x41c>)
 80111d8:	e6c5      	b.n	8010f66 <__gethex+0x146>
 80111da:	6922      	ldr	r2, [r4, #16]
 80111dc:	f104 010c 	add.w	r1, r4, #12
 80111e0:	3202      	adds	r2, #2
 80111e2:	0092      	lsls	r2, r2, #2
 80111e4:	300c      	adds	r0, #12
 80111e6:	f7ff fd6d 	bl	8010cc4 <memcpy>
 80111ea:	4621      	mov	r1, r4
 80111ec:	9801      	ldr	r0, [sp, #4]
 80111ee:	f7fd fe8d 	bl	800ef0c <_Bfree>
 80111f2:	464c      	mov	r4, r9
 80111f4:	6923      	ldr	r3, [r4, #16]
 80111f6:	1c5a      	adds	r2, r3, #1
 80111f8:	6122      	str	r2, [r4, #16]
 80111fa:	2201      	movs	r2, #1
 80111fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011200:	615a      	str	r2, [r3, #20]
 8011202:	e7be      	b.n	8011182 <__gethex+0x362>
 8011204:	6922      	ldr	r2, [r4, #16]
 8011206:	455a      	cmp	r2, fp
 8011208:	dd0b      	ble.n	8011222 <__gethex+0x402>
 801120a:	2101      	movs	r1, #1
 801120c:	4620      	mov	r0, r4
 801120e:	f7ff fd9f 	bl	8010d50 <rshift>
 8011212:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011216:	3701      	adds	r7, #1
 8011218:	42bb      	cmp	r3, r7
 801121a:	f6ff aee0 	blt.w	8010fde <__gethex+0x1be>
 801121e:	2501      	movs	r5, #1
 8011220:	e7c2      	b.n	80111a8 <__gethex+0x388>
 8011222:	f016 061f 	ands.w	r6, r6, #31
 8011226:	d0fa      	beq.n	801121e <__gethex+0x3fe>
 8011228:	4453      	add	r3, sl
 801122a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801122e:	f7fd ff1f 	bl	800f070 <__hi0bits>
 8011232:	f1c6 0620 	rsb	r6, r6, #32
 8011236:	42b0      	cmp	r0, r6
 8011238:	dbe7      	blt.n	801120a <__gethex+0x3ea>
 801123a:	e7f0      	b.n	801121e <__gethex+0x3fe>
 801123c:	08013aeb 	.word	0x08013aeb

08011240 <L_shift>:
 8011240:	f1c2 0208 	rsb	r2, r2, #8
 8011244:	0092      	lsls	r2, r2, #2
 8011246:	b570      	push	{r4, r5, r6, lr}
 8011248:	f1c2 0620 	rsb	r6, r2, #32
 801124c:	6843      	ldr	r3, [r0, #4]
 801124e:	6804      	ldr	r4, [r0, #0]
 8011250:	fa03 f506 	lsl.w	r5, r3, r6
 8011254:	432c      	orrs	r4, r5
 8011256:	40d3      	lsrs	r3, r2
 8011258:	6004      	str	r4, [r0, #0]
 801125a:	f840 3f04 	str.w	r3, [r0, #4]!
 801125e:	4288      	cmp	r0, r1
 8011260:	d3f4      	bcc.n	801124c <L_shift+0xc>
 8011262:	bd70      	pop	{r4, r5, r6, pc}

08011264 <__match>:
 8011264:	b530      	push	{r4, r5, lr}
 8011266:	6803      	ldr	r3, [r0, #0]
 8011268:	3301      	adds	r3, #1
 801126a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801126e:	b914      	cbnz	r4, 8011276 <__match+0x12>
 8011270:	6003      	str	r3, [r0, #0]
 8011272:	2001      	movs	r0, #1
 8011274:	bd30      	pop	{r4, r5, pc}
 8011276:	f813 2b01 	ldrb.w	r2, [r3], #1
 801127a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801127e:	2d19      	cmp	r5, #25
 8011280:	bf98      	it	ls
 8011282:	3220      	addls	r2, #32
 8011284:	42a2      	cmp	r2, r4
 8011286:	d0f0      	beq.n	801126a <__match+0x6>
 8011288:	2000      	movs	r0, #0
 801128a:	e7f3      	b.n	8011274 <__match+0x10>

0801128c <__hexnan>:
 801128c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011290:	2500      	movs	r5, #0
 8011292:	680b      	ldr	r3, [r1, #0]
 8011294:	4682      	mov	sl, r0
 8011296:	115e      	asrs	r6, r3, #5
 8011298:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801129c:	f013 031f 	ands.w	r3, r3, #31
 80112a0:	bf18      	it	ne
 80112a2:	3604      	addne	r6, #4
 80112a4:	1f37      	subs	r7, r6, #4
 80112a6:	4690      	mov	r8, r2
 80112a8:	46b9      	mov	r9, r7
 80112aa:	463c      	mov	r4, r7
 80112ac:	46ab      	mov	fp, r5
 80112ae:	b087      	sub	sp, #28
 80112b0:	6801      	ldr	r1, [r0, #0]
 80112b2:	9301      	str	r3, [sp, #4]
 80112b4:	f846 5c04 	str.w	r5, [r6, #-4]
 80112b8:	9502      	str	r5, [sp, #8]
 80112ba:	784a      	ldrb	r2, [r1, #1]
 80112bc:	1c4b      	adds	r3, r1, #1
 80112be:	9303      	str	r3, [sp, #12]
 80112c0:	b342      	cbz	r2, 8011314 <__hexnan+0x88>
 80112c2:	4610      	mov	r0, r2
 80112c4:	9105      	str	r1, [sp, #20]
 80112c6:	9204      	str	r2, [sp, #16]
 80112c8:	f7ff fd95 	bl	8010df6 <__hexdig_fun>
 80112cc:	2800      	cmp	r0, #0
 80112ce:	d151      	bne.n	8011374 <__hexnan+0xe8>
 80112d0:	9a04      	ldr	r2, [sp, #16]
 80112d2:	9905      	ldr	r1, [sp, #20]
 80112d4:	2a20      	cmp	r2, #32
 80112d6:	d818      	bhi.n	801130a <__hexnan+0x7e>
 80112d8:	9b02      	ldr	r3, [sp, #8]
 80112da:	459b      	cmp	fp, r3
 80112dc:	dd13      	ble.n	8011306 <__hexnan+0x7a>
 80112de:	454c      	cmp	r4, r9
 80112e0:	d206      	bcs.n	80112f0 <__hexnan+0x64>
 80112e2:	2d07      	cmp	r5, #7
 80112e4:	dc04      	bgt.n	80112f0 <__hexnan+0x64>
 80112e6:	462a      	mov	r2, r5
 80112e8:	4649      	mov	r1, r9
 80112ea:	4620      	mov	r0, r4
 80112ec:	f7ff ffa8 	bl	8011240 <L_shift>
 80112f0:	4544      	cmp	r4, r8
 80112f2:	d952      	bls.n	801139a <__hexnan+0x10e>
 80112f4:	2300      	movs	r3, #0
 80112f6:	f1a4 0904 	sub.w	r9, r4, #4
 80112fa:	f844 3c04 	str.w	r3, [r4, #-4]
 80112fe:	461d      	mov	r5, r3
 8011300:	464c      	mov	r4, r9
 8011302:	f8cd b008 	str.w	fp, [sp, #8]
 8011306:	9903      	ldr	r1, [sp, #12]
 8011308:	e7d7      	b.n	80112ba <__hexnan+0x2e>
 801130a:	2a29      	cmp	r2, #41	@ 0x29
 801130c:	d157      	bne.n	80113be <__hexnan+0x132>
 801130e:	3102      	adds	r1, #2
 8011310:	f8ca 1000 	str.w	r1, [sl]
 8011314:	f1bb 0f00 	cmp.w	fp, #0
 8011318:	d051      	beq.n	80113be <__hexnan+0x132>
 801131a:	454c      	cmp	r4, r9
 801131c:	d206      	bcs.n	801132c <__hexnan+0xa0>
 801131e:	2d07      	cmp	r5, #7
 8011320:	dc04      	bgt.n	801132c <__hexnan+0xa0>
 8011322:	462a      	mov	r2, r5
 8011324:	4649      	mov	r1, r9
 8011326:	4620      	mov	r0, r4
 8011328:	f7ff ff8a 	bl	8011240 <L_shift>
 801132c:	4544      	cmp	r4, r8
 801132e:	d936      	bls.n	801139e <__hexnan+0x112>
 8011330:	4623      	mov	r3, r4
 8011332:	f1a8 0204 	sub.w	r2, r8, #4
 8011336:	f853 1b04 	ldr.w	r1, [r3], #4
 801133a:	429f      	cmp	r7, r3
 801133c:	f842 1f04 	str.w	r1, [r2, #4]!
 8011340:	d2f9      	bcs.n	8011336 <__hexnan+0xaa>
 8011342:	1b3b      	subs	r3, r7, r4
 8011344:	f023 0303 	bic.w	r3, r3, #3
 8011348:	3304      	adds	r3, #4
 801134a:	3401      	adds	r4, #1
 801134c:	3e03      	subs	r6, #3
 801134e:	42b4      	cmp	r4, r6
 8011350:	bf88      	it	hi
 8011352:	2304      	movhi	r3, #4
 8011354:	2200      	movs	r2, #0
 8011356:	4443      	add	r3, r8
 8011358:	f843 2b04 	str.w	r2, [r3], #4
 801135c:	429f      	cmp	r7, r3
 801135e:	d2fb      	bcs.n	8011358 <__hexnan+0xcc>
 8011360:	683b      	ldr	r3, [r7, #0]
 8011362:	b91b      	cbnz	r3, 801136c <__hexnan+0xe0>
 8011364:	4547      	cmp	r7, r8
 8011366:	d128      	bne.n	80113ba <__hexnan+0x12e>
 8011368:	2301      	movs	r3, #1
 801136a:	603b      	str	r3, [r7, #0]
 801136c:	2005      	movs	r0, #5
 801136e:	b007      	add	sp, #28
 8011370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011374:	3501      	adds	r5, #1
 8011376:	2d08      	cmp	r5, #8
 8011378:	f10b 0b01 	add.w	fp, fp, #1
 801137c:	dd06      	ble.n	801138c <__hexnan+0x100>
 801137e:	4544      	cmp	r4, r8
 8011380:	d9c1      	bls.n	8011306 <__hexnan+0x7a>
 8011382:	2300      	movs	r3, #0
 8011384:	2501      	movs	r5, #1
 8011386:	f844 3c04 	str.w	r3, [r4, #-4]
 801138a:	3c04      	subs	r4, #4
 801138c:	6822      	ldr	r2, [r4, #0]
 801138e:	f000 000f 	and.w	r0, r0, #15
 8011392:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011396:	6020      	str	r0, [r4, #0]
 8011398:	e7b5      	b.n	8011306 <__hexnan+0x7a>
 801139a:	2508      	movs	r5, #8
 801139c:	e7b3      	b.n	8011306 <__hexnan+0x7a>
 801139e:	9b01      	ldr	r3, [sp, #4]
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	d0dd      	beq.n	8011360 <__hexnan+0xd4>
 80113a4:	f04f 32ff 	mov.w	r2, #4294967295
 80113a8:	f1c3 0320 	rsb	r3, r3, #32
 80113ac:	40da      	lsrs	r2, r3
 80113ae:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80113b2:	4013      	ands	r3, r2
 80113b4:	f846 3c04 	str.w	r3, [r6, #-4]
 80113b8:	e7d2      	b.n	8011360 <__hexnan+0xd4>
 80113ba:	3f04      	subs	r7, #4
 80113bc:	e7d0      	b.n	8011360 <__hexnan+0xd4>
 80113be:	2004      	movs	r0, #4
 80113c0:	e7d5      	b.n	801136e <__hexnan+0xe2>

080113c2 <__ascii_mbtowc>:
 80113c2:	b082      	sub	sp, #8
 80113c4:	b901      	cbnz	r1, 80113c8 <__ascii_mbtowc+0x6>
 80113c6:	a901      	add	r1, sp, #4
 80113c8:	b142      	cbz	r2, 80113dc <__ascii_mbtowc+0x1a>
 80113ca:	b14b      	cbz	r3, 80113e0 <__ascii_mbtowc+0x1e>
 80113cc:	7813      	ldrb	r3, [r2, #0]
 80113ce:	600b      	str	r3, [r1, #0]
 80113d0:	7812      	ldrb	r2, [r2, #0]
 80113d2:	1e10      	subs	r0, r2, #0
 80113d4:	bf18      	it	ne
 80113d6:	2001      	movne	r0, #1
 80113d8:	b002      	add	sp, #8
 80113da:	4770      	bx	lr
 80113dc:	4610      	mov	r0, r2
 80113de:	e7fb      	b.n	80113d8 <__ascii_mbtowc+0x16>
 80113e0:	f06f 0001 	mvn.w	r0, #1
 80113e4:	e7f8      	b.n	80113d8 <__ascii_mbtowc+0x16>

080113e6 <_realloc_r>:
 80113e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113ea:	4607      	mov	r7, r0
 80113ec:	4614      	mov	r4, r2
 80113ee:	460d      	mov	r5, r1
 80113f0:	b921      	cbnz	r1, 80113fc <_realloc_r+0x16>
 80113f2:	4611      	mov	r1, r2
 80113f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80113f8:	f7fd bcbc 	b.w	800ed74 <_malloc_r>
 80113fc:	b92a      	cbnz	r2, 801140a <_realloc_r+0x24>
 80113fe:	f7fd fc47 	bl	800ec90 <_free_r>
 8011402:	4625      	mov	r5, r4
 8011404:	4628      	mov	r0, r5
 8011406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801140a:	f000 f840 	bl	801148e <_malloc_usable_size_r>
 801140e:	4284      	cmp	r4, r0
 8011410:	4606      	mov	r6, r0
 8011412:	d802      	bhi.n	801141a <_realloc_r+0x34>
 8011414:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011418:	d8f4      	bhi.n	8011404 <_realloc_r+0x1e>
 801141a:	4621      	mov	r1, r4
 801141c:	4638      	mov	r0, r7
 801141e:	f7fd fca9 	bl	800ed74 <_malloc_r>
 8011422:	4680      	mov	r8, r0
 8011424:	b908      	cbnz	r0, 801142a <_realloc_r+0x44>
 8011426:	4645      	mov	r5, r8
 8011428:	e7ec      	b.n	8011404 <_realloc_r+0x1e>
 801142a:	42b4      	cmp	r4, r6
 801142c:	4622      	mov	r2, r4
 801142e:	4629      	mov	r1, r5
 8011430:	bf28      	it	cs
 8011432:	4632      	movcs	r2, r6
 8011434:	f7ff fc46 	bl	8010cc4 <memcpy>
 8011438:	4629      	mov	r1, r5
 801143a:	4638      	mov	r0, r7
 801143c:	f7fd fc28 	bl	800ec90 <_free_r>
 8011440:	e7f1      	b.n	8011426 <_realloc_r+0x40>

08011442 <__ascii_wctomb>:
 8011442:	4603      	mov	r3, r0
 8011444:	4608      	mov	r0, r1
 8011446:	b141      	cbz	r1, 801145a <__ascii_wctomb+0x18>
 8011448:	2aff      	cmp	r2, #255	@ 0xff
 801144a:	d904      	bls.n	8011456 <__ascii_wctomb+0x14>
 801144c:	228a      	movs	r2, #138	@ 0x8a
 801144e:	f04f 30ff 	mov.w	r0, #4294967295
 8011452:	601a      	str	r2, [r3, #0]
 8011454:	4770      	bx	lr
 8011456:	2001      	movs	r0, #1
 8011458:	700a      	strb	r2, [r1, #0]
 801145a:	4770      	bx	lr

0801145c <fiprintf>:
 801145c:	b40e      	push	{r1, r2, r3}
 801145e:	b503      	push	{r0, r1, lr}
 8011460:	4601      	mov	r1, r0
 8011462:	ab03      	add	r3, sp, #12
 8011464:	4805      	ldr	r0, [pc, #20]	@ (801147c <fiprintf+0x20>)
 8011466:	f853 2b04 	ldr.w	r2, [r3], #4
 801146a:	6800      	ldr	r0, [r0, #0]
 801146c:	9301      	str	r3, [sp, #4]
 801146e:	f7ff f9a9 	bl	80107c4 <_vfiprintf_r>
 8011472:	b002      	add	sp, #8
 8011474:	f85d eb04 	ldr.w	lr, [sp], #4
 8011478:	b003      	add	sp, #12
 801147a:	4770      	bx	lr
 801147c:	200000bc 	.word	0x200000bc

08011480 <abort>:
 8011480:	2006      	movs	r0, #6
 8011482:	b508      	push	{r3, lr}
 8011484:	f000 f834 	bl	80114f0 <raise>
 8011488:	2001      	movs	r0, #1
 801148a:	f7f7 fae8 	bl	8008a5e <_exit>

0801148e <_malloc_usable_size_r>:
 801148e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011492:	1f18      	subs	r0, r3, #4
 8011494:	2b00      	cmp	r3, #0
 8011496:	bfbc      	itt	lt
 8011498:	580b      	ldrlt	r3, [r1, r0]
 801149a:	18c0      	addlt	r0, r0, r3
 801149c:	4770      	bx	lr

0801149e <_raise_r>:
 801149e:	291f      	cmp	r1, #31
 80114a0:	b538      	push	{r3, r4, r5, lr}
 80114a2:	4605      	mov	r5, r0
 80114a4:	460c      	mov	r4, r1
 80114a6:	d904      	bls.n	80114b2 <_raise_r+0x14>
 80114a8:	2316      	movs	r3, #22
 80114aa:	6003      	str	r3, [r0, #0]
 80114ac:	f04f 30ff 	mov.w	r0, #4294967295
 80114b0:	bd38      	pop	{r3, r4, r5, pc}
 80114b2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80114b4:	b112      	cbz	r2, 80114bc <_raise_r+0x1e>
 80114b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80114ba:	b94b      	cbnz	r3, 80114d0 <_raise_r+0x32>
 80114bc:	4628      	mov	r0, r5
 80114be:	f000 f831 	bl	8011524 <_getpid_r>
 80114c2:	4622      	mov	r2, r4
 80114c4:	4601      	mov	r1, r0
 80114c6:	4628      	mov	r0, r5
 80114c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80114cc:	f000 b818 	b.w	8011500 <_kill_r>
 80114d0:	2b01      	cmp	r3, #1
 80114d2:	d00a      	beq.n	80114ea <_raise_r+0x4c>
 80114d4:	1c59      	adds	r1, r3, #1
 80114d6:	d103      	bne.n	80114e0 <_raise_r+0x42>
 80114d8:	2316      	movs	r3, #22
 80114da:	6003      	str	r3, [r0, #0]
 80114dc:	2001      	movs	r0, #1
 80114de:	e7e7      	b.n	80114b0 <_raise_r+0x12>
 80114e0:	2100      	movs	r1, #0
 80114e2:	4620      	mov	r0, r4
 80114e4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80114e8:	4798      	blx	r3
 80114ea:	2000      	movs	r0, #0
 80114ec:	e7e0      	b.n	80114b0 <_raise_r+0x12>
	...

080114f0 <raise>:
 80114f0:	4b02      	ldr	r3, [pc, #8]	@ (80114fc <raise+0xc>)
 80114f2:	4601      	mov	r1, r0
 80114f4:	6818      	ldr	r0, [r3, #0]
 80114f6:	f7ff bfd2 	b.w	801149e <_raise_r>
 80114fa:	bf00      	nop
 80114fc:	200000bc 	.word	0x200000bc

08011500 <_kill_r>:
 8011500:	b538      	push	{r3, r4, r5, lr}
 8011502:	2300      	movs	r3, #0
 8011504:	4d06      	ldr	r5, [pc, #24]	@ (8011520 <_kill_r+0x20>)
 8011506:	4604      	mov	r4, r0
 8011508:	4608      	mov	r0, r1
 801150a:	4611      	mov	r1, r2
 801150c:	602b      	str	r3, [r5, #0]
 801150e:	f7f7 fa96 	bl	8008a3e <_kill>
 8011512:	1c43      	adds	r3, r0, #1
 8011514:	d102      	bne.n	801151c <_kill_r+0x1c>
 8011516:	682b      	ldr	r3, [r5, #0]
 8011518:	b103      	cbz	r3, 801151c <_kill_r+0x1c>
 801151a:	6023      	str	r3, [r4, #0]
 801151c:	bd38      	pop	{r3, r4, r5, pc}
 801151e:	bf00      	nop
 8011520:	20000970 	.word	0x20000970

08011524 <_getpid_r>:
 8011524:	f7f7 ba84 	b.w	8008a30 <_getpid>

08011528 <asin>:
 8011528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801152a:	4604      	mov	r4, r0
 801152c:	460d      	mov	r5, r1
 801152e:	f000 f82b 	bl	8011588 <__ieee754_asin>
 8011532:	4622      	mov	r2, r4
 8011534:	4606      	mov	r6, r0
 8011536:	460f      	mov	r7, r1
 8011538:	462b      	mov	r3, r5
 801153a:	4620      	mov	r0, r4
 801153c:	4629      	mov	r1, r5
 801153e:	f7ef fad1 	bl	8000ae4 <__aeabi_dcmpun>
 8011542:	b988      	cbnz	r0, 8011568 <asin+0x40>
 8011544:	4620      	mov	r0, r4
 8011546:	4629      	mov	r1, r5
 8011548:	f000 f818 	bl	801157c <fabs>
 801154c:	2200      	movs	r2, #0
 801154e:	4b08      	ldr	r3, [pc, #32]	@ (8011570 <asin+0x48>)
 8011550:	f7ef fabe 	bl	8000ad0 <__aeabi_dcmpgt>
 8011554:	b140      	cbz	r0, 8011568 <asin+0x40>
 8011556:	f7fc fcfd 	bl	800df54 <__errno>
 801155a:	2321      	movs	r3, #33	@ 0x21
 801155c:	6003      	str	r3, [r0, #0]
 801155e:	4805      	ldr	r0, [pc, #20]	@ (8011574 <asin+0x4c>)
 8011560:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011564:	f7ff bbbc 	b.w	8010ce0 <nan>
 8011568:	4630      	mov	r0, r6
 801156a:	4639      	mov	r1, r7
 801156c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801156e:	bf00      	nop
 8011570:	3ff00000 	.word	0x3ff00000
 8011574:	08013bab 	.word	0x08013bab

08011578 <atan2>:
 8011578:	f000 ba02 	b.w	8011980 <__ieee754_atan2>

0801157c <fabs>:
 801157c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8011580:	4619      	mov	r1, r3
 8011582:	4770      	bx	lr
 8011584:	0000      	movs	r0, r0
	...

08011588 <__ieee754_asin>:
 8011588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801158c:	4bc4      	ldr	r3, [pc, #784]	@ (80118a0 <__ieee754_asin+0x318>)
 801158e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8011592:	b087      	sub	sp, #28
 8011594:	429e      	cmp	r6, r3
 8011596:	4604      	mov	r4, r0
 8011598:	460d      	mov	r5, r1
 801159a:	9101      	str	r1, [sp, #4]
 801159c:	d929      	bls.n	80115f2 <__ieee754_asin+0x6a>
 801159e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 80115a2:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80115a6:	4306      	orrs	r6, r0
 80115a8:	d114      	bne.n	80115d4 <__ieee754_asin+0x4c>
 80115aa:	a3a3      	add	r3, pc, #652	@ (adr r3, 8011838 <__ieee754_asin+0x2b0>)
 80115ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115b0:	f7ee fffe 	bl	80005b0 <__aeabi_dmul>
 80115b4:	a3a2      	add	r3, pc, #648	@ (adr r3, 8011840 <__ieee754_asin+0x2b8>)
 80115b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115ba:	4606      	mov	r6, r0
 80115bc:	460f      	mov	r7, r1
 80115be:	4620      	mov	r0, r4
 80115c0:	4629      	mov	r1, r5
 80115c2:	f7ee fff5 	bl	80005b0 <__aeabi_dmul>
 80115c6:	4602      	mov	r2, r0
 80115c8:	460b      	mov	r3, r1
 80115ca:	4630      	mov	r0, r6
 80115cc:	4639      	mov	r1, r7
 80115ce:	f7ee fe39 	bl	8000244 <__adddf3>
 80115d2:	e007      	b.n	80115e4 <__ieee754_asin+0x5c>
 80115d4:	4602      	mov	r2, r0
 80115d6:	460b      	mov	r3, r1
 80115d8:	f7ee fe32 	bl	8000240 <__aeabi_dsub>
 80115dc:	4602      	mov	r2, r0
 80115de:	460b      	mov	r3, r1
 80115e0:	f7ef f910 	bl	8000804 <__aeabi_ddiv>
 80115e4:	4604      	mov	r4, r0
 80115e6:	460d      	mov	r5, r1
 80115e8:	4620      	mov	r0, r4
 80115ea:	4629      	mov	r1, r5
 80115ec:	b007      	add	sp, #28
 80115ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115f2:	4bac      	ldr	r3, [pc, #688]	@ (80118a4 <__ieee754_asin+0x31c>)
 80115f4:	429e      	cmp	r6, r3
 80115f6:	d80e      	bhi.n	8011616 <__ieee754_asin+0x8e>
 80115f8:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 80115fc:	f080 80ab 	bcs.w	8011756 <__ieee754_asin+0x1ce>
 8011600:	a391      	add	r3, pc, #580	@ (adr r3, 8011848 <__ieee754_asin+0x2c0>)
 8011602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011606:	f7ee fe1d 	bl	8000244 <__adddf3>
 801160a:	2200      	movs	r2, #0
 801160c:	4ba6      	ldr	r3, [pc, #664]	@ (80118a8 <__ieee754_asin+0x320>)
 801160e:	f7ef fa5f 	bl	8000ad0 <__aeabi_dcmpgt>
 8011612:	2800      	cmp	r0, #0
 8011614:	d1e8      	bne.n	80115e8 <__ieee754_asin+0x60>
 8011616:	4620      	mov	r0, r4
 8011618:	4629      	mov	r1, r5
 801161a:	f7ff ffaf 	bl	801157c <fabs>
 801161e:	4602      	mov	r2, r0
 8011620:	460b      	mov	r3, r1
 8011622:	2000      	movs	r0, #0
 8011624:	49a0      	ldr	r1, [pc, #640]	@ (80118a8 <__ieee754_asin+0x320>)
 8011626:	f7ee fe0b 	bl	8000240 <__aeabi_dsub>
 801162a:	2200      	movs	r2, #0
 801162c:	4b9f      	ldr	r3, [pc, #636]	@ (80118ac <__ieee754_asin+0x324>)
 801162e:	f7ee ffbf 	bl	80005b0 <__aeabi_dmul>
 8011632:	a387      	add	r3, pc, #540	@ (adr r3, 8011850 <__ieee754_asin+0x2c8>)
 8011634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011638:	4604      	mov	r4, r0
 801163a:	460d      	mov	r5, r1
 801163c:	f7ee ffb8 	bl	80005b0 <__aeabi_dmul>
 8011640:	a385      	add	r3, pc, #532	@ (adr r3, 8011858 <__ieee754_asin+0x2d0>)
 8011642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011646:	f7ee fdfd 	bl	8000244 <__adddf3>
 801164a:	4622      	mov	r2, r4
 801164c:	462b      	mov	r3, r5
 801164e:	f7ee ffaf 	bl	80005b0 <__aeabi_dmul>
 8011652:	a383      	add	r3, pc, #524	@ (adr r3, 8011860 <__ieee754_asin+0x2d8>)
 8011654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011658:	f7ee fdf2 	bl	8000240 <__aeabi_dsub>
 801165c:	4622      	mov	r2, r4
 801165e:	462b      	mov	r3, r5
 8011660:	f7ee ffa6 	bl	80005b0 <__aeabi_dmul>
 8011664:	a380      	add	r3, pc, #512	@ (adr r3, 8011868 <__ieee754_asin+0x2e0>)
 8011666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801166a:	f7ee fdeb 	bl	8000244 <__adddf3>
 801166e:	4622      	mov	r2, r4
 8011670:	462b      	mov	r3, r5
 8011672:	f7ee ff9d 	bl	80005b0 <__aeabi_dmul>
 8011676:	a37e      	add	r3, pc, #504	@ (adr r3, 8011870 <__ieee754_asin+0x2e8>)
 8011678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801167c:	f7ee fde0 	bl	8000240 <__aeabi_dsub>
 8011680:	4622      	mov	r2, r4
 8011682:	462b      	mov	r3, r5
 8011684:	f7ee ff94 	bl	80005b0 <__aeabi_dmul>
 8011688:	a37b      	add	r3, pc, #492	@ (adr r3, 8011878 <__ieee754_asin+0x2f0>)
 801168a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801168e:	f7ee fdd9 	bl	8000244 <__adddf3>
 8011692:	4622      	mov	r2, r4
 8011694:	462b      	mov	r3, r5
 8011696:	f7ee ff8b 	bl	80005b0 <__aeabi_dmul>
 801169a:	a379      	add	r3, pc, #484	@ (adr r3, 8011880 <__ieee754_asin+0x2f8>)
 801169c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80116a4:	4620      	mov	r0, r4
 80116a6:	4629      	mov	r1, r5
 80116a8:	f7ee ff82 	bl	80005b0 <__aeabi_dmul>
 80116ac:	a376      	add	r3, pc, #472	@ (adr r3, 8011888 <__ieee754_asin+0x300>)
 80116ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116b2:	f7ee fdc5 	bl	8000240 <__aeabi_dsub>
 80116b6:	4622      	mov	r2, r4
 80116b8:	462b      	mov	r3, r5
 80116ba:	f7ee ff79 	bl	80005b0 <__aeabi_dmul>
 80116be:	a374      	add	r3, pc, #464	@ (adr r3, 8011890 <__ieee754_asin+0x308>)
 80116c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c4:	f7ee fdbe 	bl	8000244 <__adddf3>
 80116c8:	4622      	mov	r2, r4
 80116ca:	462b      	mov	r3, r5
 80116cc:	f7ee ff70 	bl	80005b0 <__aeabi_dmul>
 80116d0:	a371      	add	r3, pc, #452	@ (adr r3, 8011898 <__ieee754_asin+0x310>)
 80116d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116d6:	f7ee fdb3 	bl	8000240 <__aeabi_dsub>
 80116da:	4622      	mov	r2, r4
 80116dc:	462b      	mov	r3, r5
 80116de:	f7ee ff67 	bl	80005b0 <__aeabi_dmul>
 80116e2:	4b71      	ldr	r3, [pc, #452]	@ (80118a8 <__ieee754_asin+0x320>)
 80116e4:	2200      	movs	r2, #0
 80116e6:	f7ee fdad 	bl	8000244 <__adddf3>
 80116ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80116ee:	4620      	mov	r0, r4
 80116f0:	4629      	mov	r1, r5
 80116f2:	f000 fba9 	bl	8011e48 <__ieee754_sqrt>
 80116f6:	4b6e      	ldr	r3, [pc, #440]	@ (80118b0 <__ieee754_asin+0x328>)
 80116f8:	4682      	mov	sl, r0
 80116fa:	429e      	cmp	r6, r3
 80116fc:	468b      	mov	fp, r1
 80116fe:	f240 80d9 	bls.w	80118b4 <__ieee754_asin+0x32c>
 8011702:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801170a:	f7ef f87b 	bl	8000804 <__aeabi_ddiv>
 801170e:	4652      	mov	r2, sl
 8011710:	465b      	mov	r3, fp
 8011712:	f7ee ff4d 	bl	80005b0 <__aeabi_dmul>
 8011716:	4652      	mov	r2, sl
 8011718:	465b      	mov	r3, fp
 801171a:	f7ee fd93 	bl	8000244 <__adddf3>
 801171e:	4602      	mov	r2, r0
 8011720:	460b      	mov	r3, r1
 8011722:	f7ee fd8f 	bl	8000244 <__adddf3>
 8011726:	a346      	add	r3, pc, #280	@ (adr r3, 8011840 <__ieee754_asin+0x2b8>)
 8011728:	e9d3 2300 	ldrd	r2, r3, [r3]
 801172c:	f7ee fd88 	bl	8000240 <__aeabi_dsub>
 8011730:	4602      	mov	r2, r0
 8011732:	460b      	mov	r3, r1
 8011734:	a140      	add	r1, pc, #256	@ (adr r1, 8011838 <__ieee754_asin+0x2b0>)
 8011736:	e9d1 0100 	ldrd	r0, r1, [r1]
 801173a:	f7ee fd81 	bl	8000240 <__aeabi_dsub>
 801173e:	9b01      	ldr	r3, [sp, #4]
 8011740:	4604      	mov	r4, r0
 8011742:	2b00      	cmp	r3, #0
 8011744:	bfdc      	itt	le
 8011746:	4602      	movle	r2, r0
 8011748:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 801174c:	460d      	mov	r5, r1
 801174e:	bfdc      	itt	le
 8011750:	4614      	movle	r4, r2
 8011752:	461d      	movle	r5, r3
 8011754:	e748      	b.n	80115e8 <__ieee754_asin+0x60>
 8011756:	4602      	mov	r2, r0
 8011758:	460b      	mov	r3, r1
 801175a:	f7ee ff29 	bl	80005b0 <__aeabi_dmul>
 801175e:	a33c      	add	r3, pc, #240	@ (adr r3, 8011850 <__ieee754_asin+0x2c8>)
 8011760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011764:	4606      	mov	r6, r0
 8011766:	460f      	mov	r7, r1
 8011768:	f7ee ff22 	bl	80005b0 <__aeabi_dmul>
 801176c:	a33a      	add	r3, pc, #232	@ (adr r3, 8011858 <__ieee754_asin+0x2d0>)
 801176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011772:	f7ee fd67 	bl	8000244 <__adddf3>
 8011776:	4632      	mov	r2, r6
 8011778:	463b      	mov	r3, r7
 801177a:	f7ee ff19 	bl	80005b0 <__aeabi_dmul>
 801177e:	a338      	add	r3, pc, #224	@ (adr r3, 8011860 <__ieee754_asin+0x2d8>)
 8011780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011784:	f7ee fd5c 	bl	8000240 <__aeabi_dsub>
 8011788:	4632      	mov	r2, r6
 801178a:	463b      	mov	r3, r7
 801178c:	f7ee ff10 	bl	80005b0 <__aeabi_dmul>
 8011790:	a335      	add	r3, pc, #212	@ (adr r3, 8011868 <__ieee754_asin+0x2e0>)
 8011792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011796:	f7ee fd55 	bl	8000244 <__adddf3>
 801179a:	4632      	mov	r2, r6
 801179c:	463b      	mov	r3, r7
 801179e:	f7ee ff07 	bl	80005b0 <__aeabi_dmul>
 80117a2:	a333      	add	r3, pc, #204	@ (adr r3, 8011870 <__ieee754_asin+0x2e8>)
 80117a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117a8:	f7ee fd4a 	bl	8000240 <__aeabi_dsub>
 80117ac:	4632      	mov	r2, r6
 80117ae:	463b      	mov	r3, r7
 80117b0:	f7ee fefe 	bl	80005b0 <__aeabi_dmul>
 80117b4:	a330      	add	r3, pc, #192	@ (adr r3, 8011878 <__ieee754_asin+0x2f0>)
 80117b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117ba:	f7ee fd43 	bl	8000244 <__adddf3>
 80117be:	4632      	mov	r2, r6
 80117c0:	463b      	mov	r3, r7
 80117c2:	f7ee fef5 	bl	80005b0 <__aeabi_dmul>
 80117c6:	a32e      	add	r3, pc, #184	@ (adr r3, 8011880 <__ieee754_asin+0x2f8>)
 80117c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117cc:	4680      	mov	r8, r0
 80117ce:	4689      	mov	r9, r1
 80117d0:	4630      	mov	r0, r6
 80117d2:	4639      	mov	r1, r7
 80117d4:	f7ee feec 	bl	80005b0 <__aeabi_dmul>
 80117d8:	a32b      	add	r3, pc, #172	@ (adr r3, 8011888 <__ieee754_asin+0x300>)
 80117da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117de:	f7ee fd2f 	bl	8000240 <__aeabi_dsub>
 80117e2:	4632      	mov	r2, r6
 80117e4:	463b      	mov	r3, r7
 80117e6:	f7ee fee3 	bl	80005b0 <__aeabi_dmul>
 80117ea:	a329      	add	r3, pc, #164	@ (adr r3, 8011890 <__ieee754_asin+0x308>)
 80117ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117f0:	f7ee fd28 	bl	8000244 <__adddf3>
 80117f4:	4632      	mov	r2, r6
 80117f6:	463b      	mov	r3, r7
 80117f8:	f7ee feda 	bl	80005b0 <__aeabi_dmul>
 80117fc:	a326      	add	r3, pc, #152	@ (adr r3, 8011898 <__ieee754_asin+0x310>)
 80117fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011802:	f7ee fd1d 	bl	8000240 <__aeabi_dsub>
 8011806:	4632      	mov	r2, r6
 8011808:	463b      	mov	r3, r7
 801180a:	f7ee fed1 	bl	80005b0 <__aeabi_dmul>
 801180e:	2200      	movs	r2, #0
 8011810:	4b25      	ldr	r3, [pc, #148]	@ (80118a8 <__ieee754_asin+0x320>)
 8011812:	f7ee fd17 	bl	8000244 <__adddf3>
 8011816:	4602      	mov	r2, r0
 8011818:	460b      	mov	r3, r1
 801181a:	4640      	mov	r0, r8
 801181c:	4649      	mov	r1, r9
 801181e:	f7ee fff1 	bl	8000804 <__aeabi_ddiv>
 8011822:	4622      	mov	r2, r4
 8011824:	462b      	mov	r3, r5
 8011826:	f7ee fec3 	bl	80005b0 <__aeabi_dmul>
 801182a:	4602      	mov	r2, r0
 801182c:	460b      	mov	r3, r1
 801182e:	4620      	mov	r0, r4
 8011830:	4629      	mov	r1, r5
 8011832:	e6cc      	b.n	80115ce <__ieee754_asin+0x46>
 8011834:	f3af 8000 	nop.w
 8011838:	54442d18 	.word	0x54442d18
 801183c:	3ff921fb 	.word	0x3ff921fb
 8011840:	33145c07 	.word	0x33145c07
 8011844:	3c91a626 	.word	0x3c91a626
 8011848:	8800759c 	.word	0x8800759c
 801184c:	7e37e43c 	.word	0x7e37e43c
 8011850:	0dfdf709 	.word	0x0dfdf709
 8011854:	3f023de1 	.word	0x3f023de1
 8011858:	7501b288 	.word	0x7501b288
 801185c:	3f49efe0 	.word	0x3f49efe0
 8011860:	b5688f3b 	.word	0xb5688f3b
 8011864:	3fa48228 	.word	0x3fa48228
 8011868:	0e884455 	.word	0x0e884455
 801186c:	3fc9c155 	.word	0x3fc9c155
 8011870:	03eb6f7d 	.word	0x03eb6f7d
 8011874:	3fd4d612 	.word	0x3fd4d612
 8011878:	55555555 	.word	0x55555555
 801187c:	3fc55555 	.word	0x3fc55555
 8011880:	b12e9282 	.word	0xb12e9282
 8011884:	3fb3b8c5 	.word	0x3fb3b8c5
 8011888:	1b8d0159 	.word	0x1b8d0159
 801188c:	3fe6066c 	.word	0x3fe6066c
 8011890:	9c598ac8 	.word	0x9c598ac8
 8011894:	40002ae5 	.word	0x40002ae5
 8011898:	1c8a2d4b 	.word	0x1c8a2d4b
 801189c:	40033a27 	.word	0x40033a27
 80118a0:	3fefffff 	.word	0x3fefffff
 80118a4:	3fdfffff 	.word	0x3fdfffff
 80118a8:	3ff00000 	.word	0x3ff00000
 80118ac:	3fe00000 	.word	0x3fe00000
 80118b0:	3fef3332 	.word	0x3fef3332
 80118b4:	4602      	mov	r2, r0
 80118b6:	460b      	mov	r3, r1
 80118b8:	f7ee fcc4 	bl	8000244 <__adddf3>
 80118bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80118c0:	4606      	mov	r6, r0
 80118c2:	460f      	mov	r7, r1
 80118c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80118c8:	f7ee ff9c 	bl	8000804 <__aeabi_ddiv>
 80118cc:	4602      	mov	r2, r0
 80118ce:	460b      	mov	r3, r1
 80118d0:	4630      	mov	r0, r6
 80118d2:	4639      	mov	r1, r7
 80118d4:	f7ee fe6c 	bl	80005b0 <__aeabi_dmul>
 80118d8:	f04f 0800 	mov.w	r8, #0
 80118dc:	4606      	mov	r6, r0
 80118de:	460f      	mov	r7, r1
 80118e0:	4642      	mov	r2, r8
 80118e2:	465b      	mov	r3, fp
 80118e4:	4640      	mov	r0, r8
 80118e6:	4659      	mov	r1, fp
 80118e8:	f7ee fe62 	bl	80005b0 <__aeabi_dmul>
 80118ec:	4602      	mov	r2, r0
 80118ee:	460b      	mov	r3, r1
 80118f0:	4620      	mov	r0, r4
 80118f2:	4629      	mov	r1, r5
 80118f4:	f7ee fca4 	bl	8000240 <__aeabi_dsub>
 80118f8:	4642      	mov	r2, r8
 80118fa:	4604      	mov	r4, r0
 80118fc:	460d      	mov	r5, r1
 80118fe:	465b      	mov	r3, fp
 8011900:	4650      	mov	r0, sl
 8011902:	4659      	mov	r1, fp
 8011904:	f7ee fc9e 	bl	8000244 <__adddf3>
 8011908:	4602      	mov	r2, r0
 801190a:	460b      	mov	r3, r1
 801190c:	4620      	mov	r0, r4
 801190e:	4629      	mov	r1, r5
 8011910:	f7ee ff78 	bl	8000804 <__aeabi_ddiv>
 8011914:	4602      	mov	r2, r0
 8011916:	460b      	mov	r3, r1
 8011918:	f7ee fc94 	bl	8000244 <__adddf3>
 801191c:	4602      	mov	r2, r0
 801191e:	460b      	mov	r3, r1
 8011920:	a113      	add	r1, pc, #76	@ (adr r1, 8011970 <__ieee754_asin+0x3e8>)
 8011922:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011926:	f7ee fc8b 	bl	8000240 <__aeabi_dsub>
 801192a:	4602      	mov	r2, r0
 801192c:	460b      	mov	r3, r1
 801192e:	4630      	mov	r0, r6
 8011930:	4639      	mov	r1, r7
 8011932:	f7ee fc85 	bl	8000240 <__aeabi_dsub>
 8011936:	4642      	mov	r2, r8
 8011938:	4604      	mov	r4, r0
 801193a:	460d      	mov	r5, r1
 801193c:	465b      	mov	r3, fp
 801193e:	4640      	mov	r0, r8
 8011940:	4659      	mov	r1, fp
 8011942:	f7ee fc7f 	bl	8000244 <__adddf3>
 8011946:	4602      	mov	r2, r0
 8011948:	460b      	mov	r3, r1
 801194a:	a10b      	add	r1, pc, #44	@ (adr r1, 8011978 <__ieee754_asin+0x3f0>)
 801194c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011950:	f7ee fc76 	bl	8000240 <__aeabi_dsub>
 8011954:	4602      	mov	r2, r0
 8011956:	460b      	mov	r3, r1
 8011958:	4620      	mov	r0, r4
 801195a:	4629      	mov	r1, r5
 801195c:	f7ee fc70 	bl	8000240 <__aeabi_dsub>
 8011960:	4602      	mov	r2, r0
 8011962:	460b      	mov	r3, r1
 8011964:	a104      	add	r1, pc, #16	@ (adr r1, 8011978 <__ieee754_asin+0x3f0>)
 8011966:	e9d1 0100 	ldrd	r0, r1, [r1]
 801196a:	e6e6      	b.n	801173a <__ieee754_asin+0x1b2>
 801196c:	f3af 8000 	nop.w
 8011970:	33145c07 	.word	0x33145c07
 8011974:	3c91a626 	.word	0x3c91a626
 8011978:	54442d18 	.word	0x54442d18
 801197c:	3fe921fb 	.word	0x3fe921fb

08011980 <__ieee754_atan2>:
 8011980:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011984:	4617      	mov	r7, r2
 8011986:	4690      	mov	r8, r2
 8011988:	4699      	mov	r9, r3
 801198a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801198e:	427b      	negs	r3, r7
 8011990:	f8df a184 	ldr.w	sl, [pc, #388]	@ 8011b18 <__ieee754_atan2+0x198>
 8011994:	433b      	orrs	r3, r7
 8011996:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801199a:	4553      	cmp	r3, sl
 801199c:	4604      	mov	r4, r0
 801199e:	460d      	mov	r5, r1
 80119a0:	d809      	bhi.n	80119b6 <__ieee754_atan2+0x36>
 80119a2:	4246      	negs	r6, r0
 80119a4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80119a8:	4306      	orrs	r6, r0
 80119aa:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 80119ae:	4556      	cmp	r6, sl
 80119b0:	468e      	mov	lr, r1
 80119b2:	4683      	mov	fp, r0
 80119b4:	d908      	bls.n	80119c8 <__ieee754_atan2+0x48>
 80119b6:	4642      	mov	r2, r8
 80119b8:	464b      	mov	r3, r9
 80119ba:	4620      	mov	r0, r4
 80119bc:	4629      	mov	r1, r5
 80119be:	f7ee fc41 	bl	8000244 <__adddf3>
 80119c2:	4604      	mov	r4, r0
 80119c4:	460d      	mov	r5, r1
 80119c6:	e016      	b.n	80119f6 <__ieee754_atan2+0x76>
 80119c8:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 80119cc:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 80119d0:	433e      	orrs	r6, r7
 80119d2:	d103      	bne.n	80119dc <__ieee754_atan2+0x5c>
 80119d4:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119d8:	f000 b8a6 	b.w	8011b28 <atan>
 80119dc:	ea4f 76a9 	mov.w	r6, r9, asr #30
 80119e0:	f006 0602 	and.w	r6, r6, #2
 80119e4:	ea53 0b0b 	orrs.w	fp, r3, fp
 80119e8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80119ec:	d107      	bne.n	80119fe <__ieee754_atan2+0x7e>
 80119ee:	2e02      	cmp	r6, #2
 80119f0:	d064      	beq.n	8011abc <__ieee754_atan2+0x13c>
 80119f2:	2e03      	cmp	r6, #3
 80119f4:	d066      	beq.n	8011ac4 <__ieee754_atan2+0x144>
 80119f6:	4620      	mov	r0, r4
 80119f8:	4629      	mov	r1, r5
 80119fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119fe:	4317      	orrs	r7, r2
 8011a00:	d106      	bne.n	8011a10 <__ieee754_atan2+0x90>
 8011a02:	f1be 0f00 	cmp.w	lr, #0
 8011a06:	db68      	blt.n	8011ada <__ieee754_atan2+0x15a>
 8011a08:	a537      	add	r5, pc, #220	@ (adr r5, 8011ae8 <__ieee754_atan2+0x168>)
 8011a0a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011a0e:	e7f2      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011a10:	4552      	cmp	r2, sl
 8011a12:	d10f      	bne.n	8011a34 <__ieee754_atan2+0xb4>
 8011a14:	4293      	cmp	r3, r2
 8011a16:	f106 36ff 	add.w	r6, r6, #4294967295
 8011a1a:	d107      	bne.n	8011a2c <__ieee754_atan2+0xac>
 8011a1c:	2e02      	cmp	r6, #2
 8011a1e:	d855      	bhi.n	8011acc <__ieee754_atan2+0x14c>
 8011a20:	4b3e      	ldr	r3, [pc, #248]	@ (8011b1c <__ieee754_atan2+0x19c>)
 8011a22:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011a26:	e9d3 4500 	ldrd	r4, r5, [r3]
 8011a2a:	e7e4      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011a2c:	2e02      	cmp	r6, #2
 8011a2e:	d851      	bhi.n	8011ad4 <__ieee754_atan2+0x154>
 8011a30:	4b3b      	ldr	r3, [pc, #236]	@ (8011b20 <__ieee754_atan2+0x1a0>)
 8011a32:	e7f6      	b.n	8011a22 <__ieee754_atan2+0xa2>
 8011a34:	4553      	cmp	r3, sl
 8011a36:	d0e4      	beq.n	8011a02 <__ieee754_atan2+0x82>
 8011a38:	1a9b      	subs	r3, r3, r2
 8011a3a:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 8011a3e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011a42:	da21      	bge.n	8011a88 <__ieee754_atan2+0x108>
 8011a44:	f1b9 0f00 	cmp.w	r9, #0
 8011a48:	da01      	bge.n	8011a4e <__ieee754_atan2+0xce>
 8011a4a:	323c      	adds	r2, #60	@ 0x3c
 8011a4c:	db20      	blt.n	8011a90 <__ieee754_atan2+0x110>
 8011a4e:	4642      	mov	r2, r8
 8011a50:	464b      	mov	r3, r9
 8011a52:	4620      	mov	r0, r4
 8011a54:	4629      	mov	r1, r5
 8011a56:	f7ee fed5 	bl	8000804 <__aeabi_ddiv>
 8011a5a:	f7ff fd8f 	bl	801157c <fabs>
 8011a5e:	f000 f863 	bl	8011b28 <atan>
 8011a62:	4604      	mov	r4, r0
 8011a64:	460d      	mov	r5, r1
 8011a66:	2e01      	cmp	r6, #1
 8011a68:	d015      	beq.n	8011a96 <__ieee754_atan2+0x116>
 8011a6a:	2e02      	cmp	r6, #2
 8011a6c:	d017      	beq.n	8011a9e <__ieee754_atan2+0x11e>
 8011a6e:	2e00      	cmp	r6, #0
 8011a70:	d0c1      	beq.n	80119f6 <__ieee754_atan2+0x76>
 8011a72:	a31f      	add	r3, pc, #124	@ (adr r3, 8011af0 <__ieee754_atan2+0x170>)
 8011a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a78:	4620      	mov	r0, r4
 8011a7a:	4629      	mov	r1, r5
 8011a7c:	f7ee fbe0 	bl	8000240 <__aeabi_dsub>
 8011a80:	a31d      	add	r3, pc, #116	@ (adr r3, 8011af8 <__ieee754_atan2+0x178>)
 8011a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a86:	e016      	b.n	8011ab6 <__ieee754_atan2+0x136>
 8011a88:	a517      	add	r5, pc, #92	@ (adr r5, 8011ae8 <__ieee754_atan2+0x168>)
 8011a8a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011a8e:	e7ea      	b.n	8011a66 <__ieee754_atan2+0xe6>
 8011a90:	2400      	movs	r4, #0
 8011a92:	2500      	movs	r5, #0
 8011a94:	e7e7      	b.n	8011a66 <__ieee754_atan2+0xe6>
 8011a96:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 8011a9a:	461d      	mov	r5, r3
 8011a9c:	e7ab      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011a9e:	a314      	add	r3, pc, #80	@ (adr r3, 8011af0 <__ieee754_atan2+0x170>)
 8011aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aa4:	4620      	mov	r0, r4
 8011aa6:	4629      	mov	r1, r5
 8011aa8:	f7ee fbca 	bl	8000240 <__aeabi_dsub>
 8011aac:	4602      	mov	r2, r0
 8011aae:	460b      	mov	r3, r1
 8011ab0:	a111      	add	r1, pc, #68	@ (adr r1, 8011af8 <__ieee754_atan2+0x178>)
 8011ab2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011ab6:	f7ee fbc3 	bl	8000240 <__aeabi_dsub>
 8011aba:	e782      	b.n	80119c2 <__ieee754_atan2+0x42>
 8011abc:	a50e      	add	r5, pc, #56	@ (adr r5, 8011af8 <__ieee754_atan2+0x178>)
 8011abe:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011ac2:	e798      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011ac4:	a50e      	add	r5, pc, #56	@ (adr r5, 8011b00 <__ieee754_atan2+0x180>)
 8011ac6:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011aca:	e794      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011acc:	a50e      	add	r5, pc, #56	@ (adr r5, 8011b08 <__ieee754_atan2+0x188>)
 8011ace:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011ad2:	e790      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011ad4:	2400      	movs	r4, #0
 8011ad6:	2500      	movs	r5, #0
 8011ad8:	e78d      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011ada:	a50d      	add	r5, pc, #52	@ (adr r5, 8011b10 <__ieee754_atan2+0x190>)
 8011adc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011ae0:	e789      	b.n	80119f6 <__ieee754_atan2+0x76>
 8011ae2:	bf00      	nop
 8011ae4:	f3af 8000 	nop.w
 8011ae8:	54442d18 	.word	0x54442d18
 8011aec:	3ff921fb 	.word	0x3ff921fb
 8011af0:	33145c07 	.word	0x33145c07
 8011af4:	3ca1a626 	.word	0x3ca1a626
 8011af8:	54442d18 	.word	0x54442d18
 8011afc:	400921fb 	.word	0x400921fb
 8011b00:	54442d18 	.word	0x54442d18
 8011b04:	c00921fb 	.word	0xc00921fb
 8011b08:	54442d18 	.word	0x54442d18
 8011b0c:	3fe921fb 	.word	0x3fe921fb
 8011b10:	54442d18 	.word	0x54442d18
 8011b14:	bff921fb 	.word	0xbff921fb
 8011b18:	7ff00000 	.word	0x7ff00000
 8011b1c:	08013e78 	.word	0x08013e78
 8011b20:	08013e60 	.word	0x08013e60
 8011b24:	00000000 	.word	0x00000000

08011b28 <atan>:
 8011b28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b2c:	4bbc      	ldr	r3, [pc, #752]	@ (8011e20 <atan+0x2f8>)
 8011b2e:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8011b32:	429e      	cmp	r6, r3
 8011b34:	4604      	mov	r4, r0
 8011b36:	460d      	mov	r5, r1
 8011b38:	468b      	mov	fp, r1
 8011b3a:	d918      	bls.n	8011b6e <atan+0x46>
 8011b3c:	4bb9      	ldr	r3, [pc, #740]	@ (8011e24 <atan+0x2fc>)
 8011b3e:	429e      	cmp	r6, r3
 8011b40:	d801      	bhi.n	8011b46 <atan+0x1e>
 8011b42:	d109      	bne.n	8011b58 <atan+0x30>
 8011b44:	b140      	cbz	r0, 8011b58 <atan+0x30>
 8011b46:	4622      	mov	r2, r4
 8011b48:	462b      	mov	r3, r5
 8011b4a:	4620      	mov	r0, r4
 8011b4c:	4629      	mov	r1, r5
 8011b4e:	f7ee fb79 	bl	8000244 <__adddf3>
 8011b52:	4604      	mov	r4, r0
 8011b54:	460d      	mov	r5, r1
 8011b56:	e006      	b.n	8011b66 <atan+0x3e>
 8011b58:	f1bb 0f00 	cmp.w	fp, #0
 8011b5c:	f340 8123 	ble.w	8011da6 <atan+0x27e>
 8011b60:	a593      	add	r5, pc, #588	@ (adr r5, 8011db0 <atan+0x288>)
 8011b62:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011b66:	4620      	mov	r0, r4
 8011b68:	4629      	mov	r1, r5
 8011b6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b6e:	4bae      	ldr	r3, [pc, #696]	@ (8011e28 <atan+0x300>)
 8011b70:	429e      	cmp	r6, r3
 8011b72:	d811      	bhi.n	8011b98 <atan+0x70>
 8011b74:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8011b78:	429e      	cmp	r6, r3
 8011b7a:	d80a      	bhi.n	8011b92 <atan+0x6a>
 8011b7c:	a38e      	add	r3, pc, #568	@ (adr r3, 8011db8 <atan+0x290>)
 8011b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b82:	f7ee fb5f 	bl	8000244 <__adddf3>
 8011b86:	2200      	movs	r2, #0
 8011b88:	4ba8      	ldr	r3, [pc, #672]	@ (8011e2c <atan+0x304>)
 8011b8a:	f7ee ffa1 	bl	8000ad0 <__aeabi_dcmpgt>
 8011b8e:	2800      	cmp	r0, #0
 8011b90:	d1e9      	bne.n	8011b66 <atan+0x3e>
 8011b92:	f04f 3aff 	mov.w	sl, #4294967295
 8011b96:	e027      	b.n	8011be8 <atan+0xc0>
 8011b98:	f7ff fcf0 	bl	801157c <fabs>
 8011b9c:	4ba4      	ldr	r3, [pc, #656]	@ (8011e30 <atan+0x308>)
 8011b9e:	4604      	mov	r4, r0
 8011ba0:	429e      	cmp	r6, r3
 8011ba2:	460d      	mov	r5, r1
 8011ba4:	f200 80b8 	bhi.w	8011d18 <atan+0x1f0>
 8011ba8:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8011bac:	429e      	cmp	r6, r3
 8011bae:	f200 809c 	bhi.w	8011cea <atan+0x1c2>
 8011bb2:	4602      	mov	r2, r0
 8011bb4:	460b      	mov	r3, r1
 8011bb6:	f7ee fb45 	bl	8000244 <__adddf3>
 8011bba:	2200      	movs	r2, #0
 8011bbc:	4b9b      	ldr	r3, [pc, #620]	@ (8011e2c <atan+0x304>)
 8011bbe:	f7ee fb3f 	bl	8000240 <__aeabi_dsub>
 8011bc2:	2200      	movs	r2, #0
 8011bc4:	4606      	mov	r6, r0
 8011bc6:	460f      	mov	r7, r1
 8011bc8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011bcc:	4620      	mov	r0, r4
 8011bce:	4629      	mov	r1, r5
 8011bd0:	f7ee fb38 	bl	8000244 <__adddf3>
 8011bd4:	4602      	mov	r2, r0
 8011bd6:	460b      	mov	r3, r1
 8011bd8:	4630      	mov	r0, r6
 8011bda:	4639      	mov	r1, r7
 8011bdc:	f7ee fe12 	bl	8000804 <__aeabi_ddiv>
 8011be0:	f04f 0a00 	mov.w	sl, #0
 8011be4:	4604      	mov	r4, r0
 8011be6:	460d      	mov	r5, r1
 8011be8:	4622      	mov	r2, r4
 8011bea:	462b      	mov	r3, r5
 8011bec:	4620      	mov	r0, r4
 8011bee:	4629      	mov	r1, r5
 8011bf0:	f7ee fcde 	bl	80005b0 <__aeabi_dmul>
 8011bf4:	4602      	mov	r2, r0
 8011bf6:	460b      	mov	r3, r1
 8011bf8:	4680      	mov	r8, r0
 8011bfa:	4689      	mov	r9, r1
 8011bfc:	f7ee fcd8 	bl	80005b0 <__aeabi_dmul>
 8011c00:	a36f      	add	r3, pc, #444	@ (adr r3, 8011dc0 <atan+0x298>)
 8011c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c06:	4606      	mov	r6, r0
 8011c08:	460f      	mov	r7, r1
 8011c0a:	f7ee fcd1 	bl	80005b0 <__aeabi_dmul>
 8011c0e:	a36e      	add	r3, pc, #440	@ (adr r3, 8011dc8 <atan+0x2a0>)
 8011c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c14:	f7ee fb16 	bl	8000244 <__adddf3>
 8011c18:	4632      	mov	r2, r6
 8011c1a:	463b      	mov	r3, r7
 8011c1c:	f7ee fcc8 	bl	80005b0 <__aeabi_dmul>
 8011c20:	a36b      	add	r3, pc, #428	@ (adr r3, 8011dd0 <atan+0x2a8>)
 8011c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c26:	f7ee fb0d 	bl	8000244 <__adddf3>
 8011c2a:	4632      	mov	r2, r6
 8011c2c:	463b      	mov	r3, r7
 8011c2e:	f7ee fcbf 	bl	80005b0 <__aeabi_dmul>
 8011c32:	a369      	add	r3, pc, #420	@ (adr r3, 8011dd8 <atan+0x2b0>)
 8011c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c38:	f7ee fb04 	bl	8000244 <__adddf3>
 8011c3c:	4632      	mov	r2, r6
 8011c3e:	463b      	mov	r3, r7
 8011c40:	f7ee fcb6 	bl	80005b0 <__aeabi_dmul>
 8011c44:	a366      	add	r3, pc, #408	@ (adr r3, 8011de0 <atan+0x2b8>)
 8011c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c4a:	f7ee fafb 	bl	8000244 <__adddf3>
 8011c4e:	4632      	mov	r2, r6
 8011c50:	463b      	mov	r3, r7
 8011c52:	f7ee fcad 	bl	80005b0 <__aeabi_dmul>
 8011c56:	a364      	add	r3, pc, #400	@ (adr r3, 8011de8 <atan+0x2c0>)
 8011c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c5c:	f7ee faf2 	bl	8000244 <__adddf3>
 8011c60:	4642      	mov	r2, r8
 8011c62:	464b      	mov	r3, r9
 8011c64:	f7ee fca4 	bl	80005b0 <__aeabi_dmul>
 8011c68:	a361      	add	r3, pc, #388	@ (adr r3, 8011df0 <atan+0x2c8>)
 8011c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c6e:	4680      	mov	r8, r0
 8011c70:	4689      	mov	r9, r1
 8011c72:	4630      	mov	r0, r6
 8011c74:	4639      	mov	r1, r7
 8011c76:	f7ee fc9b 	bl	80005b0 <__aeabi_dmul>
 8011c7a:	a35f      	add	r3, pc, #380	@ (adr r3, 8011df8 <atan+0x2d0>)
 8011c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c80:	f7ee fade 	bl	8000240 <__aeabi_dsub>
 8011c84:	4632      	mov	r2, r6
 8011c86:	463b      	mov	r3, r7
 8011c88:	f7ee fc92 	bl	80005b0 <__aeabi_dmul>
 8011c8c:	a35c      	add	r3, pc, #368	@ (adr r3, 8011e00 <atan+0x2d8>)
 8011c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c92:	f7ee fad5 	bl	8000240 <__aeabi_dsub>
 8011c96:	4632      	mov	r2, r6
 8011c98:	463b      	mov	r3, r7
 8011c9a:	f7ee fc89 	bl	80005b0 <__aeabi_dmul>
 8011c9e:	a35a      	add	r3, pc, #360	@ (adr r3, 8011e08 <atan+0x2e0>)
 8011ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ca4:	f7ee facc 	bl	8000240 <__aeabi_dsub>
 8011ca8:	4632      	mov	r2, r6
 8011caa:	463b      	mov	r3, r7
 8011cac:	f7ee fc80 	bl	80005b0 <__aeabi_dmul>
 8011cb0:	a357      	add	r3, pc, #348	@ (adr r3, 8011e10 <atan+0x2e8>)
 8011cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cb6:	f7ee fac3 	bl	8000240 <__aeabi_dsub>
 8011cba:	4632      	mov	r2, r6
 8011cbc:	463b      	mov	r3, r7
 8011cbe:	f7ee fc77 	bl	80005b0 <__aeabi_dmul>
 8011cc2:	4602      	mov	r2, r0
 8011cc4:	460b      	mov	r3, r1
 8011cc6:	4640      	mov	r0, r8
 8011cc8:	4649      	mov	r1, r9
 8011cca:	f7ee fabb 	bl	8000244 <__adddf3>
 8011cce:	4622      	mov	r2, r4
 8011cd0:	462b      	mov	r3, r5
 8011cd2:	f7ee fc6d 	bl	80005b0 <__aeabi_dmul>
 8011cd6:	f1ba 3fff 	cmp.w	sl, #4294967295
 8011cda:	4602      	mov	r2, r0
 8011cdc:	460b      	mov	r3, r1
 8011cde:	d144      	bne.n	8011d6a <atan+0x242>
 8011ce0:	4620      	mov	r0, r4
 8011ce2:	4629      	mov	r1, r5
 8011ce4:	f7ee faac 	bl	8000240 <__aeabi_dsub>
 8011ce8:	e733      	b.n	8011b52 <atan+0x2a>
 8011cea:	2200      	movs	r2, #0
 8011cec:	4b4f      	ldr	r3, [pc, #316]	@ (8011e2c <atan+0x304>)
 8011cee:	f7ee faa7 	bl	8000240 <__aeabi_dsub>
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	4606      	mov	r6, r0
 8011cf6:	460f      	mov	r7, r1
 8011cf8:	4620      	mov	r0, r4
 8011cfa:	4629      	mov	r1, r5
 8011cfc:	4b4b      	ldr	r3, [pc, #300]	@ (8011e2c <atan+0x304>)
 8011cfe:	f7ee faa1 	bl	8000244 <__adddf3>
 8011d02:	4602      	mov	r2, r0
 8011d04:	460b      	mov	r3, r1
 8011d06:	4630      	mov	r0, r6
 8011d08:	4639      	mov	r1, r7
 8011d0a:	f7ee fd7b 	bl	8000804 <__aeabi_ddiv>
 8011d0e:	f04f 0a01 	mov.w	sl, #1
 8011d12:	4604      	mov	r4, r0
 8011d14:	460d      	mov	r5, r1
 8011d16:	e767      	b.n	8011be8 <atan+0xc0>
 8011d18:	4b46      	ldr	r3, [pc, #280]	@ (8011e34 <atan+0x30c>)
 8011d1a:	429e      	cmp	r6, r3
 8011d1c:	d21a      	bcs.n	8011d54 <atan+0x22c>
 8011d1e:	2200      	movs	r2, #0
 8011d20:	4b45      	ldr	r3, [pc, #276]	@ (8011e38 <atan+0x310>)
 8011d22:	f7ee fa8d 	bl	8000240 <__aeabi_dsub>
 8011d26:	2200      	movs	r2, #0
 8011d28:	4606      	mov	r6, r0
 8011d2a:	460f      	mov	r7, r1
 8011d2c:	4620      	mov	r0, r4
 8011d2e:	4629      	mov	r1, r5
 8011d30:	4b41      	ldr	r3, [pc, #260]	@ (8011e38 <atan+0x310>)
 8011d32:	f7ee fc3d 	bl	80005b0 <__aeabi_dmul>
 8011d36:	2200      	movs	r2, #0
 8011d38:	4b3c      	ldr	r3, [pc, #240]	@ (8011e2c <atan+0x304>)
 8011d3a:	f7ee fa83 	bl	8000244 <__adddf3>
 8011d3e:	4602      	mov	r2, r0
 8011d40:	460b      	mov	r3, r1
 8011d42:	4630      	mov	r0, r6
 8011d44:	4639      	mov	r1, r7
 8011d46:	f7ee fd5d 	bl	8000804 <__aeabi_ddiv>
 8011d4a:	f04f 0a02 	mov.w	sl, #2
 8011d4e:	4604      	mov	r4, r0
 8011d50:	460d      	mov	r5, r1
 8011d52:	e749      	b.n	8011be8 <atan+0xc0>
 8011d54:	4602      	mov	r2, r0
 8011d56:	460b      	mov	r3, r1
 8011d58:	2000      	movs	r0, #0
 8011d5a:	4938      	ldr	r1, [pc, #224]	@ (8011e3c <atan+0x314>)
 8011d5c:	f7ee fd52 	bl	8000804 <__aeabi_ddiv>
 8011d60:	f04f 0a03 	mov.w	sl, #3
 8011d64:	4604      	mov	r4, r0
 8011d66:	460d      	mov	r5, r1
 8011d68:	e73e      	b.n	8011be8 <atan+0xc0>
 8011d6a:	4b35      	ldr	r3, [pc, #212]	@ (8011e40 <atan+0x318>)
 8011d6c:	4e35      	ldr	r6, [pc, #212]	@ (8011e44 <atan+0x31c>)
 8011d6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8011d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d76:	f7ee fa63 	bl	8000240 <__aeabi_dsub>
 8011d7a:	4622      	mov	r2, r4
 8011d7c:	462b      	mov	r3, r5
 8011d7e:	f7ee fa5f 	bl	8000240 <__aeabi_dsub>
 8011d82:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8011d86:	4602      	mov	r2, r0
 8011d88:	460b      	mov	r3, r1
 8011d8a:	e9d6 0100 	ldrd	r0, r1, [r6]
 8011d8e:	f7ee fa57 	bl	8000240 <__aeabi_dsub>
 8011d92:	f1bb 0f00 	cmp.w	fp, #0
 8011d96:	4604      	mov	r4, r0
 8011d98:	460d      	mov	r5, r1
 8011d9a:	f6bf aee4 	bge.w	8011b66 <atan+0x3e>
 8011d9e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011da2:	461d      	mov	r5, r3
 8011da4:	e6df      	b.n	8011b66 <atan+0x3e>
 8011da6:	a51c      	add	r5, pc, #112	@ (adr r5, 8011e18 <atan+0x2f0>)
 8011da8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011dac:	e6db      	b.n	8011b66 <atan+0x3e>
 8011dae:	bf00      	nop
 8011db0:	54442d18 	.word	0x54442d18
 8011db4:	3ff921fb 	.word	0x3ff921fb
 8011db8:	8800759c 	.word	0x8800759c
 8011dbc:	7e37e43c 	.word	0x7e37e43c
 8011dc0:	e322da11 	.word	0xe322da11
 8011dc4:	3f90ad3a 	.word	0x3f90ad3a
 8011dc8:	24760deb 	.word	0x24760deb
 8011dcc:	3fa97b4b 	.word	0x3fa97b4b
 8011dd0:	a0d03d51 	.word	0xa0d03d51
 8011dd4:	3fb10d66 	.word	0x3fb10d66
 8011dd8:	c54c206e 	.word	0xc54c206e
 8011ddc:	3fb745cd 	.word	0x3fb745cd
 8011de0:	920083ff 	.word	0x920083ff
 8011de4:	3fc24924 	.word	0x3fc24924
 8011de8:	5555550d 	.word	0x5555550d
 8011dec:	3fd55555 	.word	0x3fd55555
 8011df0:	2c6a6c2f 	.word	0x2c6a6c2f
 8011df4:	bfa2b444 	.word	0xbfa2b444
 8011df8:	52defd9a 	.word	0x52defd9a
 8011dfc:	3fadde2d 	.word	0x3fadde2d
 8011e00:	af749a6d 	.word	0xaf749a6d
 8011e04:	3fb3b0f2 	.word	0x3fb3b0f2
 8011e08:	fe231671 	.word	0xfe231671
 8011e0c:	3fbc71c6 	.word	0x3fbc71c6
 8011e10:	9998ebc4 	.word	0x9998ebc4
 8011e14:	3fc99999 	.word	0x3fc99999
 8011e18:	54442d18 	.word	0x54442d18
 8011e1c:	bff921fb 	.word	0xbff921fb
 8011e20:	440fffff 	.word	0x440fffff
 8011e24:	7ff00000 	.word	0x7ff00000
 8011e28:	3fdbffff 	.word	0x3fdbffff
 8011e2c:	3ff00000 	.word	0x3ff00000
 8011e30:	3ff2ffff 	.word	0x3ff2ffff
 8011e34:	40038000 	.word	0x40038000
 8011e38:	3ff80000 	.word	0x3ff80000
 8011e3c:	bff00000 	.word	0xbff00000
 8011e40:	08013e90 	.word	0x08013e90
 8011e44:	08013eb0 	.word	0x08013eb0

08011e48 <__ieee754_sqrt>:
 8011e48:	4a65      	ldr	r2, [pc, #404]	@ (8011fe0 <__ieee754_sqrt+0x198>)
 8011e4a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e4e:	438a      	bics	r2, r1
 8011e50:	4606      	mov	r6, r0
 8011e52:	460f      	mov	r7, r1
 8011e54:	460b      	mov	r3, r1
 8011e56:	4604      	mov	r4, r0
 8011e58:	d10e      	bne.n	8011e78 <__ieee754_sqrt+0x30>
 8011e5a:	4602      	mov	r2, r0
 8011e5c:	f7ee fba8 	bl	80005b0 <__aeabi_dmul>
 8011e60:	4602      	mov	r2, r0
 8011e62:	460b      	mov	r3, r1
 8011e64:	4630      	mov	r0, r6
 8011e66:	4639      	mov	r1, r7
 8011e68:	f7ee f9ec 	bl	8000244 <__adddf3>
 8011e6c:	4606      	mov	r6, r0
 8011e6e:	460f      	mov	r7, r1
 8011e70:	4630      	mov	r0, r6
 8011e72:	4639      	mov	r1, r7
 8011e74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e78:	2900      	cmp	r1, #0
 8011e7a:	dc0c      	bgt.n	8011e96 <__ieee754_sqrt+0x4e>
 8011e7c:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8011e80:	4302      	orrs	r2, r0
 8011e82:	d0f5      	beq.n	8011e70 <__ieee754_sqrt+0x28>
 8011e84:	b189      	cbz	r1, 8011eaa <__ieee754_sqrt+0x62>
 8011e86:	4602      	mov	r2, r0
 8011e88:	f7ee f9da 	bl	8000240 <__aeabi_dsub>
 8011e8c:	4602      	mov	r2, r0
 8011e8e:	460b      	mov	r3, r1
 8011e90:	f7ee fcb8 	bl	8000804 <__aeabi_ddiv>
 8011e94:	e7ea      	b.n	8011e6c <__ieee754_sqrt+0x24>
 8011e96:	150a      	asrs	r2, r1, #20
 8011e98:	d115      	bne.n	8011ec6 <__ieee754_sqrt+0x7e>
 8011e9a:	2100      	movs	r1, #0
 8011e9c:	e009      	b.n	8011eb2 <__ieee754_sqrt+0x6a>
 8011e9e:	0ae3      	lsrs	r3, r4, #11
 8011ea0:	3a15      	subs	r2, #21
 8011ea2:	0564      	lsls	r4, r4, #21
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d0fa      	beq.n	8011e9e <__ieee754_sqrt+0x56>
 8011ea8:	e7f7      	b.n	8011e9a <__ieee754_sqrt+0x52>
 8011eaa:	460a      	mov	r2, r1
 8011eac:	e7fa      	b.n	8011ea4 <__ieee754_sqrt+0x5c>
 8011eae:	005b      	lsls	r3, r3, #1
 8011eb0:	3101      	adds	r1, #1
 8011eb2:	02d8      	lsls	r0, r3, #11
 8011eb4:	d5fb      	bpl.n	8011eae <__ieee754_sqrt+0x66>
 8011eb6:	1e48      	subs	r0, r1, #1
 8011eb8:	1a12      	subs	r2, r2, r0
 8011eba:	f1c1 0020 	rsb	r0, r1, #32
 8011ebe:	fa24 f000 	lsr.w	r0, r4, r0
 8011ec2:	4303      	orrs	r3, r0
 8011ec4:	408c      	lsls	r4, r1
 8011ec6:	2700      	movs	r7, #0
 8011ec8:	f2a2 38ff 	subw	r8, r2, #1023	@ 0x3ff
 8011ecc:	2116      	movs	r1, #22
 8011ece:	07d2      	lsls	r2, r2, #31
 8011ed0:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8011ed4:	463a      	mov	r2, r7
 8011ed6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011eda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011ede:	bf5c      	itt	pl
 8011ee0:	005b      	lslpl	r3, r3, #1
 8011ee2:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 8011ee6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011eea:	bf58      	it	pl
 8011eec:	0064      	lslpl	r4, r4, #1
 8011eee:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8011ef2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8011ef6:	0064      	lsls	r4, r4, #1
 8011ef8:	1815      	adds	r5, r2, r0
 8011efa:	429d      	cmp	r5, r3
 8011efc:	bfde      	ittt	le
 8011efe:	182a      	addle	r2, r5, r0
 8011f00:	1b5b      	suble	r3, r3, r5
 8011f02:	183f      	addle	r7, r7, r0
 8011f04:	0fe5      	lsrs	r5, r4, #31
 8011f06:	3901      	subs	r1, #1
 8011f08:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8011f0c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011f10:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8011f14:	d1f0      	bne.n	8011ef8 <__ieee754_sqrt+0xb0>
 8011f16:	460d      	mov	r5, r1
 8011f18:	2620      	movs	r6, #32
 8011f1a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 8011f1e:	4293      	cmp	r3, r2
 8011f20:	eb00 0c01 	add.w	ip, r0, r1
 8011f24:	dc02      	bgt.n	8011f2c <__ieee754_sqrt+0xe4>
 8011f26:	d113      	bne.n	8011f50 <__ieee754_sqrt+0x108>
 8011f28:	45a4      	cmp	ip, r4
 8011f2a:	d811      	bhi.n	8011f50 <__ieee754_sqrt+0x108>
 8011f2c:	f1bc 0f00 	cmp.w	ip, #0
 8011f30:	eb0c 0100 	add.w	r1, ip, r0
 8011f34:	da3e      	bge.n	8011fb4 <__ieee754_sqrt+0x16c>
 8011f36:	2900      	cmp	r1, #0
 8011f38:	db3c      	blt.n	8011fb4 <__ieee754_sqrt+0x16c>
 8011f3a:	f102 0e01 	add.w	lr, r2, #1
 8011f3e:	1a9b      	subs	r3, r3, r2
 8011f40:	4672      	mov	r2, lr
 8011f42:	45a4      	cmp	ip, r4
 8011f44:	bf88      	it	hi
 8011f46:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8011f4a:	eba4 040c 	sub.w	r4, r4, ip
 8011f4e:	4405      	add	r5, r0
 8011f50:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8011f54:	3e01      	subs	r6, #1
 8011f56:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8011f5a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8011f5e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8011f62:	d1dc      	bne.n	8011f1e <__ieee754_sqrt+0xd6>
 8011f64:	431c      	orrs	r4, r3
 8011f66:	d01a      	beq.n	8011f9e <__ieee754_sqrt+0x156>
 8011f68:	4c1e      	ldr	r4, [pc, #120]	@ (8011fe4 <__ieee754_sqrt+0x19c>)
 8011f6a:	f8df 907c 	ldr.w	r9, [pc, #124]	@ 8011fe8 <__ieee754_sqrt+0x1a0>
 8011f6e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8011f72:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011f76:	f7ee f963 	bl	8000240 <__aeabi_dsub>
 8011f7a:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8011f7e:	4602      	mov	r2, r0
 8011f80:	460b      	mov	r3, r1
 8011f82:	4650      	mov	r0, sl
 8011f84:	4659      	mov	r1, fp
 8011f86:	f7ee fd8f 	bl	8000aa8 <__aeabi_dcmple>
 8011f8a:	b140      	cbz	r0, 8011f9e <__ieee754_sqrt+0x156>
 8011f8c:	e9d4 0100 	ldrd	r0, r1, [r4]
 8011f90:	e9d9 2300 	ldrd	r2, r3, [r9]
 8011f94:	f1b5 3fff 	cmp.w	r5, #4294967295
 8011f98:	d10e      	bne.n	8011fb8 <__ieee754_sqrt+0x170>
 8011f9a:	4635      	mov	r5, r6
 8011f9c:	3701      	adds	r7, #1
 8011f9e:	107b      	asrs	r3, r7, #1
 8011fa0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8011fa4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8011fa8:	eb03 5108 	add.w	r1, r3, r8, lsl #20
 8011fac:	086b      	lsrs	r3, r5, #1
 8011fae:	ea43 70c7 	orr.w	r0, r3, r7, lsl #31
 8011fb2:	e75b      	b.n	8011e6c <__ieee754_sqrt+0x24>
 8011fb4:	4696      	mov	lr, r2
 8011fb6:	e7c2      	b.n	8011f3e <__ieee754_sqrt+0xf6>
 8011fb8:	f7ee f944 	bl	8000244 <__adddf3>
 8011fbc:	e9d4 ab00 	ldrd	sl, fp, [r4]
 8011fc0:	4602      	mov	r2, r0
 8011fc2:	460b      	mov	r3, r1
 8011fc4:	4650      	mov	r0, sl
 8011fc6:	4659      	mov	r1, fp
 8011fc8:	f7ee fd64 	bl	8000a94 <__aeabi_dcmplt>
 8011fcc:	b120      	cbz	r0, 8011fd8 <__ieee754_sqrt+0x190>
 8011fce:	1cab      	adds	r3, r5, #2
 8011fd0:	bf08      	it	eq
 8011fd2:	3701      	addeq	r7, #1
 8011fd4:	3502      	adds	r5, #2
 8011fd6:	e7e2      	b.n	8011f9e <__ieee754_sqrt+0x156>
 8011fd8:	1c6b      	adds	r3, r5, #1
 8011fda:	f023 0501 	bic.w	r5, r3, #1
 8011fde:	e7de      	b.n	8011f9e <__ieee754_sqrt+0x156>
 8011fe0:	7ff00000 	.word	0x7ff00000
 8011fe4:	08013ed8 	.word	0x08013ed8
 8011fe8:	08013ed0 	.word	0x08013ed0

08011fec <_init>:
 8011fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fee:	bf00      	nop
 8011ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ff2:	bc08      	pop	{r3}
 8011ff4:	469e      	mov	lr, r3
 8011ff6:	4770      	bx	lr

08011ff8 <_fini>:
 8011ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ffa:	bf00      	nop
 8011ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ffe:	bc08      	pop	{r3}
 8012000:	469e      	mov	lr, r3
 8012002:	4770      	bx	lr
