<stg><name>lab6_z1</name>


<trans_list>

<trans id="209" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:7 %b_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="512">
<![CDATA[
:8 %trunc_ln5 = trunc i512 %b_read

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:9 %c_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %c

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="512">
<![CDATA[
:10 %trunc_ln5_1 = trunc i512 %c_read

]]></Node>
<StgValue><ssdm name="trunc_ln5_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29 %mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:30 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32 %mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35 %mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41 %mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44 %mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47 %mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50 %mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:55 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56 %mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:57 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:58 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59 %mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="mul_ln5_16"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62 %mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="mul_ln5_17"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:64 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65 %mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34

]]></Node>
<StgValue><ssdm name="mul_ln5_18"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66 %tmp_36 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68 %mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36

]]></Node>
<StgValue><ssdm name="mul_ln5_19"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:69 %tmp_38 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71 %mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="mul_ln5_20"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:72 %tmp_40 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:73 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74 %mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40

]]></Node>
<StgValue><ssdm name="mul_ln5_21"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:75 %tmp_42 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:76 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77 %mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42

]]></Node>
<StgValue><ssdm name="mul_ln5_22"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:79 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80 %mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44

]]></Node>
<StgValue><ssdm name="mul_ln5_23"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:81 %tmp_46 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:82 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83 %mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46

]]></Node>
<StgValue><ssdm name="mul_ln5_24"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:84 %tmp_48 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:85 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86 %mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48

]]></Node>
<StgValue><ssdm name="mul_ln5_25"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:87 %tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89 %mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="mul_ln5_26"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:91 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92 %mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="mul_ln5_27"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:93 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:94 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:95 %mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54

]]></Node>
<StgValue><ssdm name="mul_ln5_28"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:96 %tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98 %mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="mul_ln5_29"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:99 %tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101 %mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58

]]></Node>
<StgValue><ssdm name="mul_ln5_30"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:102 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %b_read, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:103 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %c_read, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104 %mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60

]]></Node>
<StgValue><ssdm name="mul_ln5_31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="103" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29 %mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32 %mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35 %mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41 %mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44 %mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47 %mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50 %mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56 %mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59 %mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="mul_ln5_16"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62 %mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="mul_ln5_17"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65 %mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34

]]></Node>
<StgValue><ssdm name="mul_ln5_18"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68 %mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36

]]></Node>
<StgValue><ssdm name="mul_ln5_19"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71 %mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="mul_ln5_20"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74 %mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40

]]></Node>
<StgValue><ssdm name="mul_ln5_21"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77 %mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42

]]></Node>
<StgValue><ssdm name="mul_ln5_22"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80 %mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44

]]></Node>
<StgValue><ssdm name="mul_ln5_23"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83 %mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46

]]></Node>
<StgValue><ssdm name="mul_ln5_24"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86 %mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48

]]></Node>
<StgValue><ssdm name="mul_ln5_25"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89 %mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="mul_ln5_26"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92 %mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="mul_ln5_27"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:95 %mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54

]]></Node>
<StgValue><ssdm name="mul_ln5_28"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98 %mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="mul_ln5_29"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101 %mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58

]]></Node>
<StgValue><ssdm name="mul_ln5_30"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104 %mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60

]]></Node>
<StgValue><ssdm name="mul_ln5_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29 %mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32 %mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35 %mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41 %mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44 %mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47 %mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50 %mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56 %mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59 %mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="mul_ln5_16"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62 %mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="mul_ln5_17"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65 %mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34

]]></Node>
<StgValue><ssdm name="mul_ln5_18"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68 %mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36

]]></Node>
<StgValue><ssdm name="mul_ln5_19"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71 %mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="mul_ln5_20"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74 %mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40

]]></Node>
<StgValue><ssdm name="mul_ln5_21"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77 %mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42

]]></Node>
<StgValue><ssdm name="mul_ln5_22"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80 %mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44

]]></Node>
<StgValue><ssdm name="mul_ln5_23"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83 %mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46

]]></Node>
<StgValue><ssdm name="mul_ln5_24"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86 %mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48

]]></Node>
<StgValue><ssdm name="mul_ln5_25"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89 %mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="mul_ln5_26"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92 %mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="mul_ln5_27"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:95 %mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54

]]></Node>
<StgValue><ssdm name="mul_ln5_28"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98 %mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="mul_ln5_29"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101 %mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58

]]></Node>
<StgValue><ssdm name="mul_ln5_30"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104 %mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60

]]></Node>
<StgValue><ssdm name="mul_ln5_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11 %mul_ln5 = mul i16 %trunc_ln5_1, i16 %trunc_ln5

]]></Node>
<StgValue><ssdm name="mul_ln5"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14 %mul_ln5_1 = mul i16 %tmp_3, i16 %tmp_2

]]></Node>
<StgValue><ssdm name="mul_ln5_1"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17 %mul_ln5_2 = mul i16 %tmp_5, i16 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_ln5_2"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20 %mul_ln5_3 = mul i16 %tmp_7, i16 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_ln5_3"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23 %mul_ln5_4 = mul i16 %tmp_9, i16 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_ln5_4"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26 %mul_ln5_5 = mul i16 %tmp_1, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_ln5_5"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29 %mul_ln5_6 = mul i16 %tmp_11, i16 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_ln5_6"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32 %mul_ln5_7 = mul i16 %tmp_13, i16 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_ln5_7"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35 %mul_ln5_8 = mul i16 %tmp_15, i16 %tmp_14

]]></Node>
<StgValue><ssdm name="mul_ln5_8"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln5_9 = mul i16 %tmp_17, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="mul_ln5_9"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:41 %mul_ln5_10 = mul i16 %tmp_19, i16 %tmp_18

]]></Node>
<StgValue><ssdm name="mul_ln5_10"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:44 %mul_ln5_11 = mul i16 %tmp_21, i16 %tmp_20

]]></Node>
<StgValue><ssdm name="mul_ln5_11"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:47 %mul_ln5_12 = mul i16 %tmp_23, i16 %tmp_22

]]></Node>
<StgValue><ssdm name="mul_ln5_12"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50 %mul_ln5_13 = mul i16 %tmp_25, i16 %tmp_24

]]></Node>
<StgValue><ssdm name="mul_ln5_13"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln5_14 = mul i16 %tmp_27, i16 %tmp_26

]]></Node>
<StgValue><ssdm name="mul_ln5_14"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:56 %mul_ln5_15 = mul i16 %tmp_29, i16 %tmp_28

]]></Node>
<StgValue><ssdm name="mul_ln5_15"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:59 %mul_ln5_16 = mul i16 %tmp_31, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="mul_ln5_16"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:62 %mul_ln5_17 = mul i16 %tmp_33, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="mul_ln5_17"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:65 %mul_ln5_18 = mul i16 %tmp_35, i16 %tmp_34

]]></Node>
<StgValue><ssdm name="mul_ln5_18"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:68 %mul_ln5_19 = mul i16 %tmp_37, i16 %tmp_36

]]></Node>
<StgValue><ssdm name="mul_ln5_19"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71 %mul_ln5_20 = mul i16 %tmp_39, i16 %tmp_38

]]></Node>
<StgValue><ssdm name="mul_ln5_20"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:74 %mul_ln5_21 = mul i16 %tmp_41, i16 %tmp_40

]]></Node>
<StgValue><ssdm name="mul_ln5_21"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:77 %mul_ln5_22 = mul i16 %tmp_43, i16 %tmp_42

]]></Node>
<StgValue><ssdm name="mul_ln5_22"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:80 %mul_ln5_23 = mul i16 %tmp_45, i16 %tmp_44

]]></Node>
<StgValue><ssdm name="mul_ln5_23"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:83 %mul_ln5_24 = mul i16 %tmp_47, i16 %tmp_46

]]></Node>
<StgValue><ssdm name="mul_ln5_24"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86 %mul_ln5_25 = mul i16 %tmp_49, i16 %tmp_48

]]></Node>
<StgValue><ssdm name="mul_ln5_25"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89 %mul_ln5_26 = mul i16 %tmp_51, i16 %tmp_50

]]></Node>
<StgValue><ssdm name="mul_ln5_26"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92 %mul_ln5_27 = mul i16 %tmp_53, i16 %tmp_52

]]></Node>
<StgValue><ssdm name="mul_ln5_27"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:95 %mul_ln5_28 = mul i16 %tmp_55, i16 %tmp_54

]]></Node>
<StgValue><ssdm name="mul_ln5_28"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:98 %mul_ln5_29 = mul i16 %tmp_57, i16 %tmp_56

]]></Node>
<StgValue><ssdm name="mul_ln5_29"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101 %mul_ln5_30 = mul i16 %tmp_59, i16 %tmp_58

]]></Node>
<StgValue><ssdm name="mul_ln5_30"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:104 %mul_ln5_31 = mul i16 %tmp_61, i16 %tmp_60

]]></Node>
<StgValue><ssdm name="mul_ln5_31"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
:105 %or_ln5_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %mul_ln5_31, i16 %mul_ln5_30, i16 %mul_ln5_29, i16 %mul_ln5_28, i16 %mul_ln5_27, i16 %mul_ln5_26, i16 %mul_ln5_25, i16 %mul_ln5_24, i16 %mul_ln5_23, i16 %mul_ln5_22, i16 %mul_ln5_21, i16 %mul_ln5_20, i16 %mul_ln5_19, i16 %mul_ln5_18, i16 %mul_ln5_17, i16 %mul_ln5_16, i16 %mul_ln5_15, i16 %mul_ln5_14, i16 %mul_ln5_13, i16 %mul_ln5_12, i16 %mul_ln5_11, i16 %mul_ln5_10, i16 %mul_ln5_9, i16 %mul_ln5_8, i16 %mul_ln5_7, i16 %mul_ln5_6, i16 %mul_ln5_5, i16 %mul_ln5_4, i16 %mul_ln5_3, i16 %mul_ln5_2, i16 %mul_ln5_1, i16 %mul_ln5

]]></Node>
<StgValue><ssdm name="or_ln5_s"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:106 %write_ln5 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %a, i512 %or_ln5_s

]]></Node>
<StgValue><ssdm name="write_ln5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
:107 %ret_ln7 = ret

]]></Node>
<StgValue><ssdm name="ret_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
