#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  8 17:50:59 2021
# Process ID: 9312
# Current directory: /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1
# Command line: vivado -log UART_TEST_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source UART_TEST_wrapper.tcl -notrace
# Log file: /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper.vdi
# Journal file: /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source UART_TEST_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top UART_TEST_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0.dcp' for cell 'UART_TEST_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2577.531 ; gain = 0.000 ; free physical = 9836 ; free virtual = 13340
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0.xdc] for cell 'UART_TEST_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_0/UART_TEST_zynq_ultra_ps_e_0_0.xdc] for cell 'UART_TEST_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED1'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_5'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_9'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_11'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS_DDR_CAA0'. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/anurimoto/Project/Ultra96_Simple/Ultra96v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.477 ; gain = 0.000 ; free physical = 9733 ; free virtual = 13237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 55 Warnings, 55 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2649.477 ; gain = 467.434 ; free physical = 9733 ; free virtual = 13237
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2649.477 ; gain = 0.000 ; free physical = 9709 ; free virtual = 13216

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e00a1987

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.910 ; gain = 92.434 ; free physical = 9480 ; free virtual = 13029

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6c4b9c9b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12779
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 264 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 106d778d4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9195 ; free virtual = 12779
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 99ad1b39

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9192 ; free virtual = 12775
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 35 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 99ad1b39

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9192 ; free virtual = 12775
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 99ad1b39

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9191 ; free virtual = 12774
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 99ad1b39

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9191 ; free virtual = 12774
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             264  |                                              0  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               0  |              35  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9190 ; free virtual = 12774
Ending Logic Optimization Task | Checksum: adc628be

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2907.785 ; gain = 0.000 ; free physical = 9190 ; free virtual = 12774

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: adc628be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2918.691 ; gain = 10.906 ; free physical = 9188 ; free virtual = 12772

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: adc628be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.691 ; gain = 0.000 ; free physical = 9188 ; free virtual = 12772

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.691 ; gain = 0.000 ; free physical = 9188 ; free virtual = 12772
Ending Netlist Obfuscation Task | Checksum: adc628be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.691 ; gain = 0.000 ; free physical = 9188 ; free virtual = 12772
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 55 Warnings, 55 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2918.691 ; gain = 269.215 ; free physical = 9188 ; free virtual = 12772
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UART_TEST_wrapper_drc_opted.rpt -pb UART_TEST_wrapper_drc_opted.pb -rpx UART_TEST_wrapper_drc_opted.rpx
Command: report_drc -file UART_TEST_wrapper_drc_opted.rpt -pb UART_TEST_wrapper_drc_opted.pb -rpx UART_TEST_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.160 ; gain = 0.000 ; free physical = 9108 ; free virtual = 12697
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bd856df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3049.160 ; gain = 0.000 ; free physical = 9108 ; free virtual = 12697
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3049.160 ; gain = 0.000 ; free physical = 9108 ; free virtual = 12697

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4c8a7cdc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 4221.500 ; gain = 1172.340 ; free physical = 8106 ; free virtual = 12011

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c98ec58e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:45 . Memory (MB): peak = 4253.516 ; gain = 1204.355 ; free physical = 6049 ; free virtual = 9960

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c98ec58e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 4253.516 ; gain = 1204.355 ; free physical = 5985 ; free virtual = 9896
Phase 1 Placer Initialization | Checksum: c98ec58e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 4253.516 ; gain = 1204.355 ; free physical = 5985 ; free virtual = 9896
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 5980 ; free virtual = 9891

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 5957 ; free virtual = 9869
Phase 2 Final Placement Cleanup | Checksum: d80c8d8c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 4253.516 ; gain = 1204.355 ; free physical = 5943 ; free virtual = 9854
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 5b0844da

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 4253.516 ; gain = 1204.355 ; free physical = 5928 ; free virtual = 9839
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 55 Warnings, 55 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 4253.516 ; gain = 1204.355 ; free physical = 5746 ; free virtual = 9658
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 5589 ; free virtual = 9505
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file UART_TEST_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 4449 ; free virtual = 8362
INFO: [runtcl-4] Executing : report_utilization -file UART_TEST_wrapper_utilization_placed.rpt -pb UART_TEST_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file UART_TEST_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 3942 ; free virtual = 7855
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 55 Warnings, 55 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 3499 ; free virtual = 7416
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 30b225fd ConstDB: 0 ShapeSum: 1bd856df RouteDB: e7dc7fe

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.43 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2835 ; free virtual = 6753
Phase 1 Build RT Design | Checksum: 7e9f91d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2828 ; free virtual = 6746
Post Restoration Checksum: NetGraph: ee59ba29 NumContArr: 3a48737a Constraints: 85f15dd1 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ae938b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2825 ; free virtual = 6744

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ae938b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2783 ; free virtual = 6703

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ae938b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2783 ; free virtual = 6703

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1e62a041a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2779 ; free virtual = 6699

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1efd2f1df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2779 ; free virtual = 6699
Phase 2 Router Initialization | Checksum: 1efd2f1df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2779 ; free virtual = 6699

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2770 ; free virtual = 6690

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2770 ; free virtual = 6690

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2769 ; free virtual = 6690
Phase 4 Rip-up And Reroute | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2769 ; free virtual = 6690

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2771 ; free virtual = 6691

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2771 ; free virtual = 6691
Phase 5 Delay and Skew Optimization | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2771 ; free virtual = 6691

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2771 ; free virtual = 6691
Phase 6.1 Hold Fix Iter | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2771 ; free virtual = 6691
Phase 6 Post Hold Fix | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2771 ; free virtual = 6691

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00266205 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2771 ; free virtual = 6691

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2769 ; free virtual = 6689

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2770 ; free virtual = 6690

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 205970a1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2772 ; free virtual = 6692
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2818 ; free virtual = 6738

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 55 Warnings, 55 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4253.516 ; gain = 0.000 ; free physical = 2807 ; free virtual = 6731
INFO: [Common 17-1381] The checkpoint '/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UART_TEST_wrapper_drc_routed.rpt -pb UART_TEST_wrapper_drc_routed.pb -rpx UART_TEST_wrapper_drc_routed.rpx
Command: report_drc -file UART_TEST_wrapper_drc_routed.rpt -pb UART_TEST_wrapper_drc_routed.pb -rpx UART_TEST_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file UART_TEST_wrapper_methodology_drc_routed.rpt -pb UART_TEST_wrapper_methodology_drc_routed.pb -rpx UART_TEST_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file UART_TEST_wrapper_methodology_drc_routed.rpt -pb UART_TEST_wrapper_methodology_drc_routed.pb -rpx UART_TEST_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.runs/impl_1/UART_TEST_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file UART_TEST_wrapper_power_routed.rpt -pb UART_TEST_wrapper_power_summary_routed.pb -rpx UART_TEST_wrapper_power_routed.rpx
Command: report_power -file UART_TEST_wrapper_power_routed.rpt -pb UART_TEST_wrapper_power_summary_routed.pb -rpx UART_TEST_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 55 Warnings, 55 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file UART_TEST_wrapper_route_status.rpt -pb UART_TEST_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file UART_TEST_wrapper_timing_summary_routed.rpt -pb UART_TEST_wrapper_timing_summary_routed.pb -rpx UART_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file UART_TEST_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file UART_TEST_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file UART_TEST_wrapper_bus_skew_routed.rpt -pb UART_TEST_wrapper_bus_skew_routed.pb -rpx UART_TEST_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 17:52:36 2021...
