--- Lattice Diamond Version 3.7.0.96.1
--- Copyright (C) 1992-2016 Lattice Semiconductor Corporation.
--- All Rights Reserved.
--- Lattice Diamond install path: 3.7_x64
--- Start Time: ?? 2? 27 22:28:58 2024
WARNING - Create a new implementation in an existing sub-directory 'implement'.

synthesis -f "PRJ_9377_implement_lattice.synproj"
synthesis: version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation, All rights reserved.
Tue Feb 27 22:29:00 2024


Command Line: synthesis -f PRJ_9377_implement_lattice.synproj

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.


##########################################################

### Lattice Family : MachXO2

### Device : LCMXO2-4000HC

### Package : CSBGA132

### Speed : 5

##########################################################



Optimization goal = Balanced
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p 9377 (searchpath added)
-p data (searchpath added)
-p implement (searchpath added)
-p 9377 (searchpath added)
Verilog design file = Binary2BCD.v
Verilog design file = CircleShift.v
Verilog design file = ClockDivider.v
Verilog design file = Display.v
Verilog design file = LED.v
Verilog design file = PWM.v
Verilog design file = RGB.v
Verilog design file = Random.v
Verilog design file = SegmentEncoder.v
Verilog design file = StateMachine.v
Verilog design file = Timer.v
Verilog design file = Top.v
NGD file = PRJ_9377_implement.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING - synthesis: Setting Top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file Binary2BCD.v. VERI-1482
Analyzing Verilog file CircleShift.v. VERI-1482
Analyzing Verilog file ClockDivider.v. VERI-1482
Analyzing Verilog file Display.v. VERI-1482
Analyzing Verilog file LED.v. VERI-1482
Analyzing Verilog file PWM.v. VERI-1482
Analyzing Verilog file RGB.v. VERI-1482
Analyzing Verilog file Random.v. VERI-1482
Analyzing Verilog file SegmentEncoder.v. VERI-1482
Analyzing Verilog file StateMachine.v. VERI-1482
Analyzing Verilog file Timer.v. VERI-1482
Analyzing Verilog file Top.v. VERI-1482
Analyzing Verilog file machxo2.v. VERI-1482
Top module name (Verilog): Top
INFO - synthesis: Top.v(1): compiling module Top. VERI-1018
INFO - synthesis: StateMachine.v(1): compiling module StateMachine. VERI-1018
WARNING - synthesis: StateMachine.v(45): expression size 13 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: StateMachine.v(46): expression size 13 truncated to fit in target size 1. VERI-1209
INFO - synthesis: ClockDivider.v(1): compiling module ClockDivider. VERI-1018
INFO - synthesis: Random.v(1): compiling module Random. VERI-1018
WARNING - synthesis: Random.v(22): expression size 16 truncated to fit in target size 14. VERI-1209
INFO - synthesis: Timer.v(1): compiling module Timer. VERI-1018
INFO - synthesis: Display.v(1): compiling module Display. VERI-1018
INFO - synthesis: Binary2BCD.v(1): compiling module Binary2BCD. VERI-1018
INFO - synthesis: CircleShift.v(1): compiling module CircleShift. VERI-1018
INFO - synthesis: SegmentEncoder.v(1): compiling module SegmentEncoder. VERI-1018
WARNING - synthesis: SegmentEncoder.v(7): net seg_table does not have a driver. VDB-1002
INFO - synthesis: RGB.v(1): compiling module RGB. VERI-1018
INFO - synthesis: PWM.v(1): compiling module PWM. VERI-1018
WARNING - synthesis: PWM.v(8): net duty does not have a driver. VDB-1002
INFO - synthesis: LED.v(1): compiling module LED. VERI-1018
Last elaborated design is Top()
Loading NGL library 'xo2alib.ngl'...
Loading NGL library 'xo2clib.ngl'...
Loading NGL library 'mg5glib.ngl'...
Loading NGL library 'orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: ispfpga.
Package Status: Final Version 1.3.
Top-level module name = Top.
WARNING - synthesis: SegmentEncoder.v(7): ram seg_table_original_ramnet has no write-port on it. VDB-1038
WARNING - synthesis: PWM.v(8): ram duty_original_ramnet has no write-port on it. VDB-1038
INFO - synthesis: Extracted state machine for register '\u_StateMachine/machine_state' with one-hot encoding
State machine has 8 reachable states with original encodings of:

000

001

010

011

100

101

110

111

original encoding -> new encoding (one-hot encoding)

000 -> 00000001

001 -> 00000010

010 -> 00000100

011 -> 00001000

100 -> 00010000

101 -> 00100000

110 -> 01000000

111 -> 10000000

INFO - synthesis: Extracted state machine for register '\u_Displaycnt' with one-hot encoding
State machine has 4 reachable states with original encodings of:

00

01

10

11

original encoding -> new encoding (one-hot encoding)

00 -> 0001

01 -> 0010

10 -> 0100

11 -> 1000





The number of registers created due to operator pipelining is 30.

WARNING - synthesis: Bit 7 of Register \u_RGBpwm_div256_12_ret2 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \u_RGBpwm_div256_12_ret0 is stuck at Zero
Duplicate registerpwm_div256_12_ret0_i1.
GSR instance connected to net swi_c_3.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Top_drc.log.
Loading NGL library 'xo2alib.ngl'...
Loading NGL library 'xo2clib.ngl'...
Loading NGL library 'mg5glib.ngl'...
Loading NGL library 'orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'swi[2]' has no load.
WARNING - synthesis: input pad net 'swi[2]' has no legal load.
WARNING - synthesis: logical net 'swi[1]' has no load.
WARNING - synthesis: input pad net 'swi[1]' has no legal load.
WARNING - synthesis: DRC complete with 4 warnings.

Design Results:
667 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file PRJ_9377_implement.ngd.

################### Begin Area Report (Top)######################
Number of register bits => 188 of 4635 (4 % )
CCU2D => 84
FD1P3AX => 9
FD1P3AY => 23
FD1P3IX => 49
FD1S3AX => 55
FD1S3AY => 10
FD1S3IX => 40
FD1S3JX => 2
GSR => 1
IB => 7
LUT4 => 338
OB => 32
PFUMX => 14
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
Net : clk_12MHz_c, loads : 191
Clock Enable Nets
Number of Clock Enables: 9
Top 9 highest fanout Clock Enables:
Net : u_Random/rand_reload, loads : 16
Net : u_StateMachine/clk_12MHz_c_enable_19, loads : 13
Net : u_StateMachine/clk_12MHz_c_enable_31, loads : 13
Net : u_StateMachine/clk_12MHz_c_enable_44, loads : 3
Net : u_StateMachine/enable_N_265, loads : 3
Net : u_StateMachine/clk_12MHz_c_enable_40, loads : 3
Net : clk_12MHz_c_enable_51, loads : 1
Net : clk_12MHz_c_enable_49, loads : 1
Net : u_StateMachine/clk_12MHz_c_enable_38, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
Net : swi_c_0, loads : 31
Net : u_Random/rand_15_N_218_0, loads : 28
Net : u_StateMachine/n1498, loads : 26
Net : u_ClockDivider/n3833, loads : 24
Net : u_StateMachine/seg1_8__N_274, loads : 23
Net : u_Random/n6882, loads : 21
Net : u_Random/n5389, loads : 21
Net : u_StateMachine/led_7__N_638, loads : 20
Net : u_Random/n6866, loads : 20
Net : u_StateMachine/enable_circle_shift_N_302, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint | Constraint| Actual|Levels
--------------------------------------------------------------------------------
| | |
create_clock -period 1000.000000 -name | | |
clk0 [get_nets clk_12MHz_c] | 1.000 MHz| 44.803 MHz| 19
| | |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 228.641 MB

--------------------------------------------------------------
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 5 -oc Commercial "PRJ_9377_implement.ngd" -o "PRJ_9377_implement_map.ncd" -pr "PRJ_9377_implement.prf" -mp "PRJ_9377_implement.mrp" -lpf "project.lpf" -c 0
map: version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation, All rights reserved.
Process the file: PRJ_9377_implement.ngd
Picdevice="LCMXO2-4000HC"

Pictype="CSBGA132"

Picspeed=5

Remove unused logic

Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 5.

WARNING - map: project.lpf(82): Semantic error in "IOBUF PORT "swi[1]" IO_TYPE=LVCMOS33 ;": Port "swi[1]" does not exist in the design. This preference has been disabled.
WARNING - map: project.lpf(83): Semantic error in "IOBUF PORT "swi[2]" IO_TYPE=LVCMOS33 ;": Port "swi[2]" does not exist in the design. This preference has been disabled.
WARNING - map: Preference parsing results: 2 semantic errors detected.
Loading device for application map from file 'xo2c4000.nph' in environment: ispfpga.
Package Status: Final Version 1.3.

Running general design DRC...

WARNING - map: input pad net 'swi[2]' has no legal load.
WARNING - map: input pad net 'swi[1]' has no legal load.
Removing unused logic...

Optimizing...

WARNING - map: IO buffer missing for top level port swi[3:0](2)...logic will be discarded.
WARNING - map: IO buffer missing for top level port swi[3:0](1)...logic will be discarded.



Design Summary:
Number of registers: 188 out of 4635 (4%)
PFU registers: 188 out of 4320 (4%)
PIO registers: 0 out of 315 (0%)
Number of SLICEs: 260 out of 2160 (12%)
SLICEs as Logic/ROM: 260 out of 2160 (12%)
SLICEs as RAM: 0 out of 1620 (0%)
SLICEs as Carry: 84 out of 2160 (4%)
Number of LUT4s: 515 out of 4320 (12%)
Number used as logic LUTs: 347
Number used as distributed RAM: 0
Number used as ripple logic: 168
Number used as shift registers: 0
Number of PIO sites used: 39 + 4(JTAG) out of 105 (41%)
Number of block RAMs: 0 out of 10 (0%)
Number of GSRs: 1 out of 1 (100%)
EFB used : No
JTAG used : No
Readback used : No
Oscillator used : No
Startup used : No
POR : On
Bandgap : On
Number of Power Controller: 0 out of 1 (0%)
Number of Dynamic Bank Controller (BCINRD): 0 out of 6 (0%)
Number of Dynamic Bank Controller (BCLVDSO): 0 out of 1 (0%)
Number of DCCA: 0 out of 8 (0%)
Number of DCMA: 0 out of 2 (0%)
Number of PLLs: 0 out of 2 (0%)
Number of DQSDLLs: 0 out of 2 (0%)
Number of CLKDIVC: 0 out of 4 (0%)
Number of ECLKSYNCA: 0 out of 4 (0%)
Number of ECLKBRIDGECS: 0 out of 2 (0%)
Notes:-
1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
Number of clocks: 1
Net clk_12MHz_c: 111 loads, 111 rising, 0 falling (Driver: PIO clk_12MHz )
Number of Clock Enables: 9
Net clk_12MHz_c_enable_51: 8 loads, 8 LSLICEs
Net clk_12MHz_c_enable_49: 3 loads, 3 LSLICEs
Net u_StateMachine/clk_12MHz_c_enable_31: 7 loads, 7 LSLICEs
Net u_StateMachine/clk_12MHz_c_enable_40: 2 loads, 2 LSLICEs
Net u_StateMachine/clk_12MHz_c_enable_19: 7 loads, 7 LSLICEs
Net enable_N_265: 7 loads, 7 LSLICEs
Net u_StateMachine/clk_12MHz_c_enable_38: 1 loads, 1 LSLICEs
Net u_StateMachine/clk_12MHz_c_enable_44: 2 loads, 2 LSLICEs
Net u_Random/rand_reload: 8 loads, 8 LSLICEs
Number of LSRs: 13
Net led_7__N_637: 1 loads, 1 LSLICEs
Net n3831: 7 loads, 7 LSLICEs
Net n5634: 8 loads, 8 LSLICEs
Net n3833: 12 loads, 12 LSLICEs
Net n3836: 2 loads, 2 LSLICEs
Net u_StateMachine/n1498: 14 loads, 14 LSLICEs
Net u_StateMachine/n1503: 2 loads, 2 LSLICEs
Net n1037: 1 loads, 1 LSLICEs
Net n988: 1 loads, 1 LSLICEs
Net u_StateMachine/n3842: 2 loads, 2 LSLICEs
Net u_RGB/n6903: 2 loads, 2 LSLICEs
Net u_RGB/n6397: 1 loads, 1 LSLICEs
Net u_RGB/n6395: 1 loads, 1 LSLICEs
Number of nets driven by tri-state buffers: 0
Top 10 highest fanout non-clock nets:
Net swi_c_0: 31 loads
Net led_7__N_638: 28 loads
Net u_Random/rand_15_N_218_0: 28 loads
Net led_7__N_637: 24 loads
Net seg1_8__N_274: 24 loads
Net u_Random/n5389: 21 loads
Net u_Random/n6882: 21 loads
Net u_Random/n6866: 20 loads
Net enable_circle_shift_N_302: 19 loads
Net n6893: 17 loads
WARNING - map: There are semantic errors in the preference file project.lpf.


Number of warnings: 8
Number of errors: 0



Total REAL Time: 0 secs
Peak Memory Usage: 175 MB

Dumping design to file PRJ_9377_implement_map.ncd.

ncd2vdb "PRJ_9377_implement_map.ncd" ".vdbs/PRJ_9377_implement_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: ispfpga.

mpartrce -p "PRJ_9377_implement.p2t" -f "PRJ_9377_implement.p3t" -tf "PRJ_9377_implement.pt" "PRJ_9377_implement_map.ncd" "PRJ_9377_implement.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "PRJ_9377_implement_map.ncd"
Tue Feb 27 22:29:04 2024

PAR: Place And Route Diamond (64-bit) 3.7.0.96.1.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF PRJ_9377_implement_map.ncd PRJ_9377_implement.dir/5_1.ncd PRJ_9377_implement.prf
Preference file: PRJ_9377_implement.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file PRJ_9377_implement_map.ncd.
Design name: Top
NCD version: 3.3
Vendor: LATTICE
Device: LCMXO2-4000HC
Package: CSBGA132
Performance: 5
Loading device for application par from file 'xo2c4000.nph' in environment: ispfpga.
Package Status: Final Version 1.3.
Performance Hardware Data Status: Final Version 33.4.
License checked out.


Ignore Preference Error(s): True
Device utilization summary:

PIO (prelim) 39+4(JTAG)/280 15% used
39+4(JTAG)/105 41% bonded

SLICE 260/2160 12% used

GSR 1/1 100% used


Number of Signals: 732
Number of Connections: 1989

Pin Constraint Summary:
39 out of 39 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
clk_12MHz_c (driver: clk_12MHz, clk load #: 111)

WARNING - par: Signal "clk_12MHz_c" is selected to use Primary clock resources. However, its driver comp "clk_12MHz" is located at "C1", which is not a dedicated pin for connecting to Primary clock resources. General routing has to be used to route this signal, and it might suffer from excessive delay or skew.

The following 2 signals are selected to use the secondary clock routing resources:
u_StateMachine/n1498 (driver: SLICE_267, clk load #: 0, sr load #: 14, ce load #: 0)
n3833 (driver: SLICE_180, clk load #: 0, sr load #: 12, ce load #: 0)

Signal swi_c_3 is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0. REAL time: 0 secs

Starting Placer Phase 1.
.....................
Placer score = 96020.
Finished Placer Phase 1. REAL time: 3 secs

Starting Placer Phase 2.
.
Placer score = 95111
Finished Placer Phase 2. REAL time: 3 secs


------------------ Clock Report ------------------

Global Clock Resources:
CLK_PIN : 0 out of 8 (0%)
General PIO: 1 out of 280 (0%)
PLL : 0 out of 2 (0%)
DCM : 0 out of 2 (0%)
DCC : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
PRIMARY "clk_12MHz_c" from comp "clk_12MHz" on PIO site "C1 (PL4A)", clk load = 111
SECONDARY "u_StateMachine/n1498" from F0 on comp "SLICE_267" on site "R12C17A", clk load = 0, ce load = 0, sr load = 14
SECONDARY "n3833" from F1 on comp "SLICE_180" on site "R12C17B", clk load = 0, ce load = 0, sr load = 12

PRIMARY : 1 out of 8 (12%)
SECONDARY: 2 out of 8 (25%)

Edge Clocks:
No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
39 + 4(JTAG) out of 280 (15.4%) PIO sites used.
39 + 4(JTAG) out of 105 (41.0%) bonded PIO sites used.
Number of PIO comps: 39; differential: 0.
Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0 | 9 / 26 ( 34%) | 3.3V | - |
| 1 | 7 / 26 ( 26%) | 3.3V | - |
| 2 | 13 / 28 ( 46%) | 3.3V | - |
| 3 | 2 / 7 ( 28%) | 3.3V | - |
| 4 | 4 / 8 ( 50%) | 3.3V | - |
| 5 | 4 / 10 ( 40%) | 3.3V | - |
+----------+----------------+------------+-----------+


Dumping design to file PRJ_9377_implement.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.
-----------------------------------------------------------------

0 connections routed; 1989 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 4 secs

Start NBR router at Tue Feb 27 22:29:08 CST 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
in the earlier iterations. In each iteration, it tries to
solve the conflicts while keeping the critical connections
routed as short as possible. The routing process is said to
be completed when no conflicts exist and all connections
are routed.
Note: NBR uses a different method to calculate timing slacks. The
worst slack and total negative slack may not be the same as
that in TRCE report. You should always run TRCE to verify
your design.
*****************************************************************

Start NBR special constraint process at Tue Feb 27 22:29:08 CST 2024

Start NBR section for initial routing at Tue Feb 27 22:29:08 CST 2024
Level 4, iteration 1
77(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Tue Feb 27 22:29:09 CST 2024
Level 4, iteration 1
40(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs
Level 4, iteration 2
19(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs
Level 4, iteration 3
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs

Start NBR section for re-routing at Tue Feb 27 22:29:09 CST 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs

Start NBR section for post-routing at Tue Feb 27 22:29:09 CST 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
Number of unrouted connections : 0 (0.00%)
Number of connections with timing violations : 0 (0.00%)
Estimated worst slack :
Timing score : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total REAL time: 5 secs
Completely routed.
End of route. 1989 routed (100.00%); 0 unrouted.
Checking DRC ...
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0

Dumping design to file PRJ_9377_implement.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst slack
PAR_SUMMARY::Timing score
PAR_SUMMARY::Worst slack
PAR_SUMMARY::Timing score
PAR_SUMMARY::Number of errors = 0

Total CPU time to completion: 5 secs
Total REAL time to completion: 5 secs

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation, All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "PRJ_9377_implement.t2b" -w "PRJ_9377_implement.ncd" -jedec "PRJ_9377_implement.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp. All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc. All rights reserved.
Copyright (c) 2001 Agere Systems All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation, All rights reserved.


Loading design for application Bitgen from file PRJ_9377_implement.ncd.
Design name: Top
NCD version: 3.3
Vendor: LATTICE
Device: LCMXO2-4000HC
Package: CSBGA132
Performance: 5
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: ispfpga.
Package Status: Final Version 1.3.
Performance Hardware Data Status: Final Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from PRJ_9377_implement.prf.

Preference Summary:
+---------------------------------+---------------------------------+
| Preference | Current Setting |
+---------------------------------+---------------------------------+
| RamCfg | Reset** |
+---------------------------------+---------------------------------+
| MCCLK_FREQ | 2.08** |
+---------------------------------+---------------------------------+
| CONFIG_SECURE | OFF** |
+---------------------------------+---------------------------------+
| JTAG_PORT | ENABLE** |
+---------------------------------+---------------------------------+
| SDM_PORT | DISABLE** |
+---------------------------------+---------------------------------+
| SLAVE_SPI_PORT | DISABLE** |
+---------------------------------+---------------------------------+
| MASTER_SPI_PORT | DISABLE** |
+---------------------------------+---------------------------------+
| I2C_PORT | DISABLE** |
+---------------------------------+---------------------------------+
| MUX_CONFIGURATION_PORTS | DISABLE** |
+---------------------------------+---------------------------------+
| CONFIGURATION | CFG** |
+---------------------------------+---------------------------------+
| COMPRESS_CONFIG | ON** |
+---------------------------------+---------------------------------+
| MY_ASSP | OFF** |
+---------------------------------+---------------------------------+
| ONE_TIME_PROGRAM | OFF** |
+---------------------------------+---------------------------------+
| ENABLE_TRANSFR | DISABLE** |
+---------------------------------+---------------------------------+
| SHAREDEBRINIT | DISABLE** |
+---------------------------------+---------------------------------+
| BACKGROUND_RECONFIG | OFF** |
+---------------------------------+---------------------------------+
* Default setting.
** The specified setting matches the default setting.


Creating bit map...

Bitstream Status: Final Version 1.90.

Saving bit stream in "PRJ_9377_implement.jed".

===========
UFM Summary.
===========
UFM Size: 767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.

Available General Purpose Flash Memory: 767 Pages (Page 0 to Page 766).
Initialized UFM Pages: 0 Page.