<?xml version="1.0"?>
<openfpga_architecture>
	<!--!- - This file is automatically generated!!! Do not modify by hand!-->
	<technology_library>
		<device_library>
			<device_model name="logic" type="transistor">
				<lib type="industry" corner="TOP_TT" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm" />
				<design vdd="0.9" pn_ratio="2" />
				<pmos name="pch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var" />
				<nmos name="nch" chan_length="40e-9" min_width="140e-9" variation="logic_transistor_var" />
			</device_model>
			<device_model name="io" type="transistor">
				<lib type="academia" ref="M" path="${OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.pm" />
				<design vdd="2.5" pn_ratio="3" />
				<pmos name="pch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var" />
				<nmos name="nch_25" chan_length="270e-9" min_width="320e-9" variation="io_transistor_var" />
			</device_model>
		</device_library>
		<variation_library>
			<variation name="logic_transistor_var" abs_deviation="0.1" num_sigma="3" />
			<variation name="io_transistor_var" abs_deviation="0.1" num_sigma="3" />
		</variation_library>
	</technology_library>
	<circuit_library>
		<circuit_model type="inv_buf" name="INV_WRAPPER" prefix="INV_WRAPPER" is_default="true" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="inverter" size="1" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_no" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="inv_buf" name="INV_LVT_WRAPPER" prefix="INV_LVT_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="inverter" size="1" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_no" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="inv_buf" name="INV_HVT_WRAPPER" prefix="INV_HVT_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="inverter" size="1" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_no" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="inv_buf" name="BUFD2_WRAPPER" prefix="BUFD2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="2" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="inv_buf" name="BUFD2_LVT_WRAPPER" prefix="BUFD2_LVT_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="2" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="inv_buf" name="BUFD2_HVT_WRAPPER" prefix="BUFD2_HVT_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="2" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="inv_buf" name="BUFD4_WRAPPER" prefix="BUFD4_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="4" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="inv_buf" name="CKBUF_WRAPPER" prefix="CKBUF_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="buffer" size="1" num_level="2" f_per_stage="2" />
			<device_technology device_model_name="logic" />
			<port type="input" prefix="in" lib_name="in_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
			<delay_matrix type="rise" in_port="in" out_port="out">10e-12</delay_matrix>
			<delay_matrix type="fall" in_port="in" out_port="out">10e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="gate" name="OR2_LVT_WRAPPER" prefix="OR2_LVT_WRAPPER" is_default="true" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="OR" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="a" lib_name="in0_i" size="1" />
			<port type="input" prefix="b" lib_name="in1_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
			<delay_matrix type="rise" in_port="a b" out_port="out">10e-12 5e-12</delay_matrix>
			<delay_matrix type="fall" in_port="a b" out_port="out">10e-12 5e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="gate" name="OR2_HVT_WRAPPER" prefix="OR2_HVT_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="OR" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="a" lib_name="in0_i" size="1" />
			<port type="input" prefix="b" lib_name="in1_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
			<delay_matrix type="rise" in_port="a b" out_port="out">10e-12 5e-12</delay_matrix>
			<delay_matrix type="fall" in_port="a b" out_port="out">10e-12 5e-12</delay_matrix>
		</circuit_model>
		<circuit_model type="gate" name="PB_MUX2_WRAPPER" prefix="PB_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="PB_LS_MUX2_WRAPPER" prefix="PB_LS_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="CB_MUX2_WRAPPER" prefix="CB_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="CB_LS_MUX2_WRAPPER" prefix="CB_LS_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="SB_MUX2_WRAPPER" prefix="SB_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="SB_LS_MUX2_WRAPPER" prefix="SB_LS_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="LUT_MUX2_WRAPPER" prefix="LUT_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="CK_MUX2_WRAPPER" prefix="CK_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="gate" name="CK_LS_MUX2_WRAPPER" prefix="CK_LS_MUX2_WRAPPER" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" topology="MUX2" />
			<device_technology device_model_name="logic" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in0" lib_name="in1_i" size="1" />
			<port type="input" prefix="in1" lib_name="in0_i" size="1" />
			<port type="input" prefix="sel" lib_name="sel_i" size="1" />
			<port type="output" prefix="out" lib_name="out_o" size="1" />
		</circuit_model>
		<circuit_model type="chan_wire" name="chan_segment" prefix="track_seg" is_default="true">
			<design_technology type="cmos" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<wire_param model_type="pi" R="101" C="22.5e-15" num_level="1" />
		</circuit_model>
		<circuit_model type="wire" name="direct_interc" prefix="direct_interc" is_default="true">
			<design_technology type="cmos" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<wire_param model_type="pi" R="0" C="0" num_level="1" />
		</circuit_model>
		<circuit_model type="mux" name="pb_mux" prefix="pb_mux" is_default="true" dump_structural_verilog="true">
			<design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="0" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<pass_gate_logic circuit_model_name="PB_MUX2_WRAPPER" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<port type="sram" prefix="sram" size="1" />
		</circuit_model>
		<circuit_model type="mux" name="pb_mux_no_const_input" prefix="pb_mux_no_const_input" is_default="false" dump_structural_verilog="true">
			<design_technology type="cmos" structure="tree" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<pass_gate_logic circuit_model_name="PB_MUX2_WRAPPER" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<port type="sram" prefix="sram" size="1" />
		</circuit_model>
		<circuit_model type="mux" name="pb_mux_highload" prefix="pb_mux_highload" is_default="false" dump_structural_verilog="true">
			<design_technology type="cmos" structure="tree" />
			<input_buffer exist="false" />
			<output_buffer exist="true" circuit_model_name="BUFD4_WRAPPER" />
			<pass_gate_logic circuit_model_name="PB_MUX2_WRAPPER" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<port type="sram" prefix="sram" size="1" />
		</circuit_model>
		<circuit_model type="mux" name="cb_mux" prefix="cb_mux" is_default="false" dump_structural_verilog="true">
			<design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="0" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<pass_gate_logic circuit_model_name="CB_MUX2_WRAPPER" />
			<last_stage_pass_gate_logic circuit_model_name="CB_LS_MUX2_WRAPPER" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<port type="sram" prefix="sram" size="1" />
		</circuit_model>
		<circuit_model type="mux" name="sb_mux" prefix="sb_mux" is_default="false" dump_structural_verilog="true">
			<design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="0" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<pass_gate_logic circuit_model_name="SB_MUX2_WRAPPER" />
			<last_stage_pass_gate_logic circuit_model_name="SB_LS_MUX2_WRAPPER" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<port type="sram" prefix="sram" size="1" />
		</circuit_model>
		<circuit_model type="mux" name="clk_mux" prefix="clk_mux" is_default="false" dump_structural_verilog="true">
			<design_technology type="cmos" structure="tree" add_const_input="true" const_input_val="0" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<pass_gate_logic circuit_model_name="CK_MUX2_WRAPPER" />
			<last_stage_pass_gate_logic circuit_model_name="CK_LS_MUX2_WRAPPER" />
			<port type="input" prefix="in" size="1" />
			<port type="output" prefix="out" size="1" />
			<port type="sram" prefix="sram" size="1" />
		</circuit_model>
		<circuit_model type="ff" name="mmff_wrapper" prefix="mmff_wrapper" is_default="true" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<port type="input" prefix="D" lib_name="d_i" size="1" />
			<port type="input" prefix="R" lib_name="clr_i" size="1" default_val="0" />
			<port type="output" prefix="Q" lib_name="q_o" size="1" />
			<port type="clock" prefix="C" lib_name="clk_i" size="1" default_val="0" />
			<port type="sram" prefix="MODE_SEL" lib_name="mode_i" size="4" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
		<circuit_model type="ff" name="mmffisc2_wrapper" prefix="mmffisc2_wrapper" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<port type="input" prefix="D" lib_name="d_i" size="1" />
			<port type="input" prefix="DI" lib_name="di_i" size="1" />
			<port type="input" prefix="R" lib_name="clr_i" size="1" default_val="0" />
			<port type="input" prefix="SE0" lib_name="se0_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SE1" lib_name="se1_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SC0" lib_name="sclk0_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SC1" lib_name="sclk1_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SR" lib_name="srst_i" size="1" is_global="true" default_val="0" />
			<port type="output" prefix="Q" lib_name="q_o" size="1" />
			<port type="output" prefix="SQ" lib_name="s_o" size="1" />
			<port type="clock" prefix="C" lib_name="clk_i" size="1" default_val="0" />
			<port type="sram" prefix="MODE_SEL" lib_name="mode_i" size="7" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
		<circuit_model type="ff" name="mmffosc2_wrapper" prefix="mmffosc2_wrapper" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<port type="input" prefix="D" lib_name="d_i" size="1" />
			<port type="input" prefix="DI" lib_name="di_i" size="1" />
			<port type="input" prefix="R" lib_name="clr_i" size="1" default_val="0" />
			<port type="input" prefix="SE0" lib_name="se0_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SE2" lib_name="se1_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SC0" lib_name="sclk0_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SC1" lib_name="sclk1_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SR" lib_name="srst_i" size="1" is_global="true" default_val="0" />
			<port type="output" prefix="Q" lib_name="q_o" size="1" />
			<port type="output" prefix="SQ" lib_name="s_o" size="1" />
			<port type="clock" prefix="C" lib_name="clk_i" size="1" default_val="0" />
			<port type="sram" prefix="MODE_SEL" lib_name="mode_i" size="7" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
		<circuit_model type="ff" name="mmffosc2cko_wrapper" prefix="mmffosc2cko_wrapper" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="INV_WRAPPER" />
			<port type="input" prefix="D" lib_name="d_i" size="1" />
			<port type="input" prefix="DI" lib_name="di_i" size="1" />
			<port type="input" prefix="R" lib_name="clr_i" size="1" default_val="0" />
			<port type="input" prefix="SE0" lib_name="se0_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SE2" lib_name="se1_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SC0" lib_name="sclk0_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SC1" lib_name="sclk1_i" size="1" is_global="true" default_val="0" />
			<port type="input" prefix="SR" lib_name="srst_i" size="1" is_global="true" default_val="0" />
			<port type="output" prefix="C_O" lib_name="clk_o" size="1" is_global="true" is_io="true" default_val="0" />
			<port type="output" prefix="Q" lib_name="q_o" size="1" />
			<port type="output" prefix="SQ" lib_name="s_o" size="1" />
			<port type="clock" prefix="C" lib_name="clk_i" size="1" default_val="0" />
			<port type="sram" prefix="MODE_SEL" lib_name="mode_i" size="7" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
		<circuit_model type="lut" name="frac_lut5_arith" prefix="frac_lut5_arith" is_default="true">
			<design_technology type="cmos" fracturable_lut="true" />
			<input_buffer exist="false" />
			<output_buffer exist="true" circuit_model_name="BUFD2_HVT_WRAPPER" />
			<lut_input_inverter exist="true" circuit_model_name="INV_HVT_WRAPPER" />
			<lut_input_buffer exist="true" circuit_model_name="BUFD2_HVT_WRAPPER" />
			<lut_intermediate_buffer exist="true" circuit_model_name="BUFD2_HVT_WRAPPER" location_map="--1-" />
			<pass_gate_logic circuit_model_name="LUT_MUX2_WRAPPER" />
			<port type="input" prefix="in" size="5" tri_state_map="----1" circuit_model_name="OR2_HVT_WRAPPER" />
			<port type="output" prefix="lut4_out" size="2" lut_frac_level="4" lut_output_mask="0,1" />
			<port type="output" prefix="lut5_out" size="1" lut_output_mask="0" />
			<port type="sram" prefix="sram" size="32" />
			<port type="sram" prefix="mode" size="1" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
		<circuit_model type="ccff" name="EFPGA_CCFF" prefix="EFPGA_CCFF" is_default="true" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="false" />
			<output_buffer exist="false" />
			<port type="input" prefix="D" size="1" />
			<port type="input" prefix="config_enable" lib_name="CFGE" size="1" is_global="true" default_val="0" is_config_enable="true" />
			<port type="output" prefix="Q" size="1" />
			<port type="output" prefix="CFGQN" size="1" />
			<port type="output" prefix="CFGQ" size="1" />
			<port type="clock" prefix="prog_clk" lib_name="CLK" size="1" is_global="true" is_prog="true" default_val="0" />
			<port type="input" prefix="prog_reset" lib_name="RESET_B" size="1" is_global="true" is_prog="true" is_reset="true" default_val="1" />
		</circuit_model>
		<circuit_model type="iopad" name="pinput_extmode" prefix="pinput_extmode" is_default="true" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<port type="input" prefix="A2F" lib_name="soc_in_i" size="1" is_global="true" is_io="true" is_data_io="true" />
			<port type="output" prefix="inpad" lib_name="fpga_in_o" size="1" />
			<port type="output" prefix="mode_o" size="1" is_global="true" is_io="true" default_val="0" />
			<port type="sram" prefix="mode_i" size="1" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
		<circuit_model type="iopad" name="pinput_dchain_extmode" prefix="pinput_dchain_extmode" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<port type="input" prefix="A2F" lib_name="soc_in_i" size="1" is_global="true" is_io="true" is_data_io="true" />
			<port type="output" prefix="inpad" lib_name="fpga_in_o" size="1" />
			<port type="output" prefix="mode_o" size="1" is_global="true" is_io="true" default_val="0" />
			<port type="sram" prefix="mode_i" size="5" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
		<circuit_model type="iopad" name="poutput" prefix="poutput" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<port type="output" prefix="F2A" lib_name="soc_out_o" size="1" is_global="true" is_io="true" is_data_io="true" />
			<port type="input" prefix="outpad" lib_name="fpga_out_i" size="1" />
		</circuit_model>
		<circuit_model type="hard_logic" name="ADDF" prefix="ADDF" is_default="true" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<port type="input" prefix="a" lib_name="A" size="1" />
			<port type="input" prefix="b" lib_name="B" size="1" />
			<port type="input" prefix="cin" lib_name="CI" size="1" />
			<port type="output" prefix="sumout" lib_name="SUM" size="1" />
			<port type="output" prefix="cout" lib_name="CO" size="1" />
		</circuit_model>
		<circuit_model type="hard_logic" name="pcnt_wrapper" prefix="pcnt_wrapper" is_default="false" verilog_netlist="./custom_modules/efpga_circuits.v">
			<design_technology type="cmos" />
			<input_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<output_buffer exist="true" circuit_model_name="BUFD2_WRAPPER" />
			<port type="input" prefix="clk_i" lib_name="clk_i" size="1" />
			<port type="input" prefix="rst_i" lib_name="rst_i" size="1" />
			<port type="input" prefix="event_i" lib_name="event_i" size="1" />
			<port type="input" prefix="up_down_i" lib_name="up_down_i" size="1" />
			<port type="input" prefix="stop_i" lib_name="stop_i" size="1" />
			<port type="output" prefix="match0_o" lib_name="match0_o" size="1" />
			<port type="output" prefix="match1_o" lib_name="match1_o" size="1" />
			<port type="output" prefix="zero_o" lib_name="zero_o" size="1" />
			<port type="sram" prefix="mode_i" size="107" mode_select="true" circuit_model_name="EFPGA_CCFF" default_val="0" />
		</circuit_model>
	</circuit_library>
	<configuration_protocol>
		<organization type="scan_chain" circuit_model_name="EFPGA_CCFF" num_regions="8">
			<programming_clock port="prog_clk[0]" ccff_head_indices="0" />
			<programming_clock port="prog_clk[1]" ccff_head_indices="1" />
			<programming_clock port="prog_clk[2]" ccff_head_indices="2" />
			<programming_clock port="prog_clk[3]" ccff_head_indices="3" />
			<programming_clock port="prog_clk[4]" ccff_head_indices="4" />
			<programming_clock port="prog_clk[5]" ccff_head_indices="5" />
			<programming_clock port="prog_clk[6]" ccff_head_indices="6" />
			<programming_clock port="prog_clk[7]" ccff_head_indices="7" />
		</organization>
	</configuration_protocol>
	<connection_block>
		<switch name="ipin_cblock" circuit_model_name="cb_mux" />
	</connection_block>
	<switch_block>
		<switch name="CK_mux" circuit_model_name="clk_mux" />
		<switch name="L1x_mux" circuit_model_name="sb_mux" />
		<switch name="L2x_mux" circuit_model_name="sb_mux" />
		<switch name="L4x_mux" circuit_model_name="sb_mux" />
		<switch name="L1y_mux" circuit_model_name="sb_mux" />
		<switch name="L2y_mux" circuit_model_name="sb_mux" />
		<switch name="L4y_mux" circuit_model_name="sb_mux" />
	</switch_block>
	<routing_segment>
		<segment name="L1x" circuit_model_name="chan_segment" />
		<segment name="L2x" circuit_model_name="chan_segment" />
		<segment name="L4x" circuit_model_name="chan_segment" />
		<segment name="L1y" circuit_model_name="chan_segment" />
		<segment name="L2y" circuit_model_name="chan_segment" />
		<segment name="L4y" circuit_model_name="chan_segment" />
	</routing_segment>
	<direct_connection>
		<direct name="clb_cout0_to_clb_cin_0" circuit_model_name="direct_interc" />
		<direct name="clb_O0_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O0_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O1_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O2_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O3_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O4_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O5_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O6_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O7_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O8_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O9_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O10_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O11_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O12_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O13_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O14_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O15_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O16_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O17_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O18_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I0_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I1_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I2_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I3_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I4_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I5_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I6_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I7_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I8_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I9_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I10_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I11_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O19_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I0_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I1_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I2_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I3_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I4_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I5_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I6_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I7_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I8_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I9_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I10_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I11_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O20_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I0_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I1_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I2_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I3_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I4_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I5_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I6_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I7_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I8_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I9_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I10_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I11_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O21_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I0_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I1_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I2_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I3_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I4_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I5_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I6_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I7_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I8_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I9_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I10_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_I11_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O22_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_0" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_1" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_2" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_3" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_4" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_5" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_6" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_7" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_8" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_9" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_10" circuit_model_name="cb_mux" type="part_of_cb" />
		<direct name="clb_O23_to_clb_Ix_11" circuit_model_name="cb_mux" type="part_of_cb" />
	</direct_connection>
	<tile_annotations>
		<global_port name="clk" is_clock="true" default_val="0" clock_arch_tree_name="clk_tree_2lvl">
			<tile name="io_bottomL" port="clk" x="-1" y="-1" />
			<tile name="io_bottomL" port="clk" x="-1" y="-1" />
			<tile name="io_bottomL" port="clk" x="-1" y="-1" />
			<tile name="io_bottomL" port="clk" x="-1" y="-1" />
			<tile name="io_leftL" port="clk" x="-1" y="-1" />
			<tile name="io_leftL" port="clk" x="-1" y="-1" />
			<tile name="io_leftL" port="clk" x="-1" y="-1" />
			<tile name="io_rightL" port="clk" x="-1" y="-1" />
			<tile name="io_rightL" port="clk" x="-1" y="-1" />
			<tile name="io_rightL" port="clk" x="-1" y="-1" />
			<tile name="io_topL" port="clk" x="-1" y="-1" />
			<tile name="io_topL" port="clk" x="-1" y="-1" />
			<tile name="io_topL" port="clk" x="-1" y="-1" />
		</global_port>
		<global_port name="reset" is_reset="true" default_val="1" clock_arch_tree_name="rst_tree_2lvl">
			<tile name="io_bottomL" port="reset" x="-1" y="-1" />
			<tile name="io_bottomL" port="reset" x="-1" y="-1" />
			<tile name="io_bottomL" port="reset" x="-1" y="-1" />
			<tile name="io_bottomL" port="reset" x="-1" y="-1" />
			<tile name="io_leftL" port="reset" x="-1" y="-1" />
			<tile name="io_leftL" port="reset" x="-1" y="-1" />
			<tile name="io_leftL" port="reset" x="-1" y="-1" />
			<tile name="io_rightL" port="reset" x="-1" y="-1" />
			<tile name="io_rightL" port="reset" x="-1" y="-1" />
			<tile name="io_rightL" port="reset" x="-1" y="-1" />
			<tile name="io_topL" port="reset" x="-1" y="-1" />
			<tile name="io_topL" port="reset" x="-1" y="-1" />
			<tile name="io_topL" port="reset" x="-1" y="-1" />
		</global_port>
	</tile_annotations>
	<pb_type_annotations>
		<pb_type name="ckbuf[ckbuf_physical_mode].ckbuf_core" circuit_model_name="CKBUF_WRAPPER" />
		<pb_type name="clb[clb_default_mode].fle" physical_mode_name="fle_physical_mode" />
		<pb_type name="clb[clb_default_mode].fle[fle_physical_mode].fabric">
			<interconnect name="fabric[0:0]_out[0:0]" circuit_model_name="pb_mux_highload" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_physical_mode].fabric">
			<interconnect name="fabric[0:0]_out[1:1]" circuit_model_name="pb_mux_highload" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode]._phy_fpga_adder_core" circuit_model_name="ADDF" />
		<pb_type name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].frac_logic">
			<interconnect name="frac_logic[0:0]_out[0:0]" circuit_model_name="pb_mux_no_const_input" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].frac_logic[frac_logic_default_mode].frac_lut5_arith_frac_lut5_arith" circuit_model_name="frac_lut5_arith" mode_bits="0" />
		<pb_type name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" circuit_model_name="mmff_wrapper" mode_bits="1011" />
		<pb_type name="io_pi" physical_mode_name="io_pi_physical_mode" />
		<pb_type name="io_pi[io_pi_physical_mode].pi_pad">
			<interconnect name="pi_pad[0:0]_a2f_o[0:0]" circuit_model_name="pb_mux_highload" />
		</pb_type>
		<pb_type name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].io_pi_io_pi" circuit_model_name="pinput_extmode" mode_bits="0" />
		<pb_type name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" circuit_model_name="mmffisc2_wrapper" mode_bits="1011101" />
		<pb_type name="io_pi_pdc_ecb1" physical_mode_name="io_pi_pdc_ecb1_physical_mode" />
		<pb_type name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad">
			<interconnect name="pi_pdc_ecb1_pad[0:0]_a2f_o[0:0]" circuit_model_name="pb_mux_highload" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].io_pi_pdc_ecb1_io_pi_pdc_ecb1" circuit_model_name="pinput_dchain_extmode" mode_bits="00000" />
		<pb_type name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" circuit_model_name="mmffisc2_wrapper" mode_bits="1011101" />
		<pb_type name="io_po" physical_mode_name="io_po_physical_mode" />
		<pb_type name="io_po[io_po_physical_mode].po_pad">
			<interconnect name="io_po_core[0:0]_outpad[0:0]" circuit_model_name="pb_mux_highload" />
		</pb_type>
		<pb_type name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].io_po_core" circuit_model_name="poutput" />
		<pb_type name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo" circuit_model_name="mmffosc2_wrapper" mode_bits="1011101" />
		<pb_type name="io_po_cko" physical_mode_name="io_po_cko_physical_mode" />
		<pb_type name="io_po_cko[io_po_cko_physical_mode].po_cko_pad">
			<interconnect name="io_po_cko_core[0:0]_outpad[0:0]" circuit_model_name="pb_mux_highload" />
		</pb_type>
		<pb_type name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].io_po_cko_core" circuit_model_name="poutput" />
		<pb_type name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo" circuit_model_name="mmffosc2cko_wrapper" mode_bits="1011101" />
		<pb_type name="pcnt" physical_mode_name="pcnt_physical_mode" />
		<pb_type name="pcnt[pcnt_physical_mode]._pcnt__pcnt" circuit_model_name="pcnt_wrapper" mode_bits="107B'00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].lut4" mode_bits="1" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].frac_logic[frac_logic_default_mode].frac_lut5_arith_frac_lut5_arith" physical_pb_type_index_factor="0.5">
			<port name="in" physical_mode_port="in[0:3]" />
			<port name="out" physical_mode_port="lut4_out[0:0]" physical_mode_pin_rotate_offset="1" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_latch].v_ble4_ff_latch" mode_bits="1011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="clk" physical_mode_port="C[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dff].v_ble4_ff_dff" mode_bits="0001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffrn].v_ble4_ff_sdffrn" mode_bits="0001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffr].v_ble4_ff_sdffr" mode_bits="1001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffrn].v_ble4_ff_dffrn" mode_bits="0011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffr].v_ble4_ff_dffr" mode_bits="1011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffsn].v_ble4_ff_sdffsn" mode_bits="0101" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffs].v_ble4_ff_sdffs" mode_bits="1101" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffsn].v_ble4_ff_dffsn" mode_bits="0111" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffs].v_ble4_ff_dffs" mode_bits="1111" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffn].v_ble4_ff_dffn" mode_bits="0000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffnrn].v_ble4_ff_sdffnrn" mode_bits="0000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffnr].v_ble4_ff_sdffnr" mode_bits="1000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffnrn].v_ble4_ff_dffnrn" mode_bits="0010" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffnr].v_ble4_ff_dffnr" mode_bits="1010" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffnsn].v_ble4_ff_sdffnsn" mode_bits="0100" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_sdffns].v_ble4_ff_sdffns" mode_bits="1100" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffnsn].v_ble4_ff_dffnsn" mode_bits="0110" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n2_lut4].lut4inter[lut4inter_default_mode].ble4[ble4_default_mode].v_ble4_ff[v_ble4_ff_mode_dffns].v_ble4_ff_dffns" mode_bits="1110" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].lut5" mode_bits="0" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].frac_logic[frac_logic_default_mode].frac_lut5_arith_frac_lut5_arith">
			<port name="in" physical_mode_port="in[0:4]" />
			<port name="out" physical_mode_port="lut5_out[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_latch].v_ble5_ff_latch" mode_bits="1011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="clk" physical_mode_port="C[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dff].v_ble5_ff_dff" mode_bits="0001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffrn].v_ble5_ff_sdffrn" mode_bits="0001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffr].v_ble5_ff_sdffr" mode_bits="1001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffrn].v_ble5_ff_dffrn" mode_bits="0011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffr].v_ble5_ff_dffr" mode_bits="1011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffsn].v_ble5_ff_sdffsn" mode_bits="0101" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffs].v_ble5_ff_sdffs" mode_bits="1101" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffsn].v_ble5_ff_dffsn" mode_bits="0111" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffs].v_ble5_ff_dffs" mode_bits="1111" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffn].v_ble5_ff_dffn" mode_bits="0000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffnrn].v_ble5_ff_sdffnrn" mode_bits="0000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffnr].v_ble5_ff_sdffnr" mode_bits="1000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffnrn].v_ble5_ff_dffnrn" mode_bits="0010" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffnr].v_ble5_ff_dffnr" mode_bits="1010" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffnsn].v_ble5_ff_sdffnsn" mode_bits="0100" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_sdffns].v_ble5_ff_sdffns" mode_bits="1100" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffnsn].v_ble5_ff_dffnsn" mode_bits="0110" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_n1_lut5].ble5[ble5_default_mode].v_ble5_ff[v_ble5_ff_mode_dffns].v_ble5_ff_dffns" mode_bits="1110" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="0">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode]._fpga_adder_core" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode]._phy_fpga_adder_core" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].lut4" mode_bits="1" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].frac_logic[frac_logic_default_mode].frac_lut5_arith_frac_lut5_arith" physical_pb_type_index_factor="0.5">
			<port name="in" physical_mode_port="in[0:3]" />
			<port name="out" physical_mode_port="lut4_out[0:0]" physical_mode_pin_rotate_offset="1" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_latch].v_ale_ff_latch" mode_bits="1011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="clk" physical_mode_port="C[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dff].v_ale_ff_dff" mode_bits="0001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffrn].v_ale_ff_sdffrn" mode_bits="0001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffr].v_ale_ff_sdffr" mode_bits="1001" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffrn].v_ale_ff_dffrn" mode_bits="0011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffr].v_ale_ff_dffr" mode_bits="1011" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffsn].v_ale_ff_sdffsn" mode_bits="0101" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffs].v_ale_ff_sdffs" mode_bits="1101" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffsn].v_ale_ff_dffsn" mode_bits="0111" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffs].v_ale_ff_dffs" mode_bits="1111" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffn].v_ale_ff_dffn" mode_bits="0000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffnrn].v_ale_ff_sdffnrn" mode_bits="0000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffnr].v_ale_ff_sdffnr" mode_bits="1000" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffnrn].v_ale_ff_dffnrn" mode_bits="0010" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffnr].v_ale_ff_dffnr" mode_bits="1010" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1" />
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffnsn].v_ale_ff_sdffnsn" mode_bits="0100" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_sdffns].v_ale_ff_sdffns" mode_bits="1100" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffnsn].v_ale_ff_dffnsn" mode_bits="0110" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="clb[clb_default_mode].fle[fle_mode_arith].ale[ale_default_mode].v_ale_ff[v_ale_ff_mode_dffns].v_ale_ff_dffns" mode_bits="1110" physical_pb_type_name="clb[clb_default_mode].fle[fle_physical_mode].fabric[fabric_default_mode].p_ff_p_ff" physical_pb_type_index_factor="2" physical_pb_type_index_offset="1">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].builtin_inpad" mode_bits="0" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].io_pi_io_pi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_latch].v_io_scffi_latch" mode_bits="1011101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="clk" physical_mode_port="C[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dff].p_io_scffi_dff" mode_bits="0001101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffrn].p_io_scffi_sdffrn" mode_bits="0001101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffr].p_io_scffi_sdffr" mode_bits="1001101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffrn].p_io_scffi_dffrn" mode_bits="0011101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffr].p_io_scffi_dffr" mode_bits="1011101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffsn].p_io_scffi_sdffsn" mode_bits="0101101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffs].p_io_scffi_sdffs" mode_bits="1101101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffsn].p_io_scffi_dffsn" mode_bits="0111101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffs].p_io_scffi_dffs" mode_bits="1111101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffn].p_io_scffi_dffn" mode_bits="0000101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffnrn].p_io_scffi_sdffnrn" mode_bits="0000101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffnr].p_io_scffi_sdffnr" mode_bits="1000101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffnrn].p_io_scffi_dffnrn" mode_bits="0010101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffnr].p_io_scffi_dffnr" mode_bits="1010101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffnsn].p_io_scffi_sdffnsn" mode_bits="0100101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_sdffns].p_io_scffi_sdffns" mode_bits="1100101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffnsn].p_io_scffi_dffnsn" mode_bits="0110101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffns].p_io_scffi_dffns" mode_bits="1110101" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffnr_dffr].p_io_scffi_dffnr_dffr" mode_bits="1010111" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi[io_input].io_input[io_input_default_mode].v_io_scffi[v_io_scffi_mode_dffr_dffnr].p_io_scffi_dffr_dffnr" mode_bits="1011011" physical_pb_type_name="io_pi[io_pi_physical_mode].pi_pad[pi_pad_default_mode].p_io_scffi_p_io_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].builtin_pdc_ecb1_inpad" mode_bits="00000" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].io_pi_pdc_ecb1_io_pi_pdc_ecb1" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_latch].v_io_pdc_ecb1_scffi_latch" mode_bits="1011101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="clk" physical_mode_port="C[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dff].p_io_pdc_ecb1_scffi_dff" mode_bits="0001101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffrn].p_io_pdc_ecb1_scffi_sdffrn" mode_bits="0001101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffr].p_io_pdc_ecb1_scffi_sdffr" mode_bits="1001101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffrn].p_io_pdc_ecb1_scffi_dffrn" mode_bits="0011101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffr].p_io_pdc_ecb1_scffi_dffr" mode_bits="1011101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffsn].p_io_pdc_ecb1_scffi_sdffsn" mode_bits="0101101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffs].p_io_pdc_ecb1_scffi_sdffs" mode_bits="1101101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffsn].p_io_pdc_ecb1_scffi_dffsn" mode_bits="0111101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffs].p_io_pdc_ecb1_scffi_dffs" mode_bits="1111101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffn].p_io_pdc_ecb1_scffi_dffn" mode_bits="0000101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffnrn].p_io_pdc_ecb1_scffi_sdffnrn" mode_bits="0000101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffnr].p_io_pdc_ecb1_scffi_sdffnr" mode_bits="1000101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffnrn].p_io_pdc_ecb1_scffi_dffnrn" mode_bits="0010101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffnr].p_io_pdc_ecb1_scffi_dffnr" mode_bits="1010101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffnsn].p_io_pdc_ecb1_scffi_sdffnsn" mode_bits="0100101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_sdffns].p_io_pdc_ecb1_scffi_sdffns" mode_bits="1100101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffnsn].p_io_pdc_ecb1_scffi_dffnsn" mode_bits="0110101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffns].p_io_pdc_ecb1_scffi_dffns" mode_bits="1110101" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffnr_dffr].p_io_pdc_ecb1_scffi_dffnr_dffr" mode_bits="1010111" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_pi_pdc_ecb1[io_pdc_ecb1_input].io_pdc_ecb1_input[io_pdc_ecb1_input_default_mode].v_io_pdc_ecb1_scffi[v_io_pdc_ecb1_scffi_mode_dffr_dffnr].p_io_pdc_ecb1_scffi_dffr_dffnr" mode_bits="1011011" physical_pb_type_name="io_pi_pdc_ecb1[io_pi_pdc_ecb1_physical_mode].pi_pdc_ecb1_pad[pi_pdc_ecb1_pad_default_mode].p_io_pdc_ecb1_scffi_p_io_pdc_ecb1_scffi" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].builtin_outpad" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].io_po_core" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_latch].v_io_scffo_latch" mode_bits="1011101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="clk" physical_mode_port="C[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dff].p_io_scffo_dff" mode_bits="0001101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffrn].p_io_scffo_sdffrn" mode_bits="0001101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffr].p_io_scffo_sdffr" mode_bits="1001101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffrn].p_io_scffo_dffrn" mode_bits="0011101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffr].p_io_scffo_dffr" mode_bits="1011101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffsn].p_io_scffo_sdffsn" mode_bits="0101101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffs].p_io_scffo_sdffs" mode_bits="1101101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffsn].p_io_scffo_dffsn" mode_bits="0111101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffs].p_io_scffo_dffs" mode_bits="1111101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffn].p_io_scffo_dffn" mode_bits="0000101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffnrn].p_io_scffo_sdffnrn" mode_bits="0000101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffnr].p_io_scffo_sdffnr" mode_bits="1000101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffnrn].p_io_scffo_dffnrn" mode_bits="0010101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffnr].p_io_scffo_dffnr" mode_bits="1010101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo" />
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffnsn].p_io_scffo_sdffnsn" mode_bits="0100101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_sdffns].p_io_scffo_sdffns" mode_bits="1100101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffnsn].p_io_scffo_dffnsn" mode_bits="0110101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffns].p_io_scffo_dffns" mode_bits="1110101" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffnrn_dffrn].p_io_scffo_dffnrn_dffrn" mode_bits="0010111" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po[io_output].io_output[io_output_default_mode].v_io_scffo[v_io_scffo_mode_dffrn_dffnrn].p_io_scffo_dffrn_dffnrn" mode_bits="0011011" physical_pb_type_name="io_po[io_po_physical_mode].po_pad[po_pad_default_mode].p_io_scffo_p_io_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].builtin_cko_outpad" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].io_po_cko_core" />
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_latch].v_io_cko_scffo_latch" mode_bits="1011101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="clk" physical_mode_port="C[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dff].p_io_cko_scffo_dff" mode_bits="0001101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo" />
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffrn].p_io_cko_scffo_sdffrn" mode_bits="0001101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffr].p_io_cko_scffo_sdffr" mode_bits="1001101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo" />
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffrn].p_io_cko_scffo_dffrn" mode_bits="0011101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffr].p_io_cko_scffo_dffr" mode_bits="1011101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo" />
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffsn].p_io_cko_scffo_sdffsn" mode_bits="0101101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffs].p_io_cko_scffo_sdffs" mode_bits="1101101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffsn].p_io_cko_scffo_dffsn" mode_bits="0111101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffs].p_io_cko_scffo_dffs" mode_bits="1111101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffn].p_io_cko_scffo_dffn" mode_bits="0000101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo" />
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffnrn].p_io_cko_scffo_sdffnrn" mode_bits="0000101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffnr].p_io_cko_scffo_sdffnr" mode_bits="1000101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo" />
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffnrn].p_io_cko_scffo_dffnrn" mode_bits="0010101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffnr].p_io_cko_scffo_dffnr" mode_bits="1010101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo" />
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffnsn].p_io_cko_scffo_sdffnsn" mode_bits="0100101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_sdffns].p_io_cko_scffo_sdffns" mode_bits="1100101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffnsn].p_io_cko_scffo_dffnsn" mode_bits="0110101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="SN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffns].p_io_cko_scffo_dffns" mode_bits="1110101" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="S" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffnrn_dffrn].p_io_cko_scffo_dffnrn_dffrn" mode_bits="0010111" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="io_po_cko[io_cko_output].io_cko_output[io_cko_output_default_mode].v_io_cko_scffo[v_io_cko_scffo_mode_dffrn_dffnrn].p_io_cko_scffo_dffrn_dffnrn" mode_bits="0011011" physical_pb_type_name="io_po_cko[io_po_cko_physical_mode].po_cko_pad[po_cko_pad_default_mode].p_io_cko_scffo_p_io_cko_scffo">
			<port name="RN" physical_mode_port="R[0:0]" />
		</pb_type>
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstn_load]._pcnt_pcounter32_clkp_srstn_load" mode_bits="107B'00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstn_add]._pcnt_pcounter32_clkp_srstn_add" mode_bits="107B'00010111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstn_sub]._pcnt_pcounter32_clkp_srstn_sub" mode_bits="107B'00010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstn_sl]._pcnt_pcounter32_clkp_srstn_sl" mode_bits="107B'00010101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstn_sr]._pcnt_pcounter32_clkp_srstn_sr" mode_bits="107B'00010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstp_load]._pcnt_pcounter32_clkp_srstp_load" mode_bits="107B'00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstp_add]._pcnt_pcounter32_clkp_srstp_add" mode_bits="107B'00011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstp_sub]._pcnt_pcounter32_clkp_srstp_sub" mode_bits="107B'00011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstp_sl]._pcnt_pcounter32_clkp_srstp_sl" mode_bits="107B'00011101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_srstp_sr]._pcnt_pcounter32_clkp_srstp_sr" mode_bits="107B'00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstn_load]._pcnt_pcounter32_clkp_arstn_load" mode_bits="107B'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstn_add]._pcnt_pcounter32_clkp_arstn_add" mode_bits="107B'00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstn_sub]._pcnt_pcounter32_clkp_arstn_sub" mode_bits="107B'00000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstn_sl]._pcnt_pcounter32_clkp_arstn_sl" mode_bits="107B'00000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstn_sr]._pcnt_pcounter32_clkp_arstn_sr" mode_bits="107B'00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstp_load]._pcnt_pcounter32_clkp_arstp_load" mode_bits="107B'00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstp_add]._pcnt_pcounter32_clkp_arstp_add" mode_bits="107B'00001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstp_sub]._pcnt_pcounter32_clkp_arstp_sub" mode_bits="107B'00001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstp_sl]._pcnt_pcounter32_clkp_arstp_sl" mode_bits="107B'00001101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkp_arstp_sr]._pcnt_pcounter32_clkp_arstp_sr" mode_bits="107B'00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstn_load]._pcnt_pcounter32_clkn_srstn_load" mode_bits="107B'00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstn_add]._pcnt_pcounter32_clkn_srstn_add" mode_bits="107B'00110111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstn_sub]._pcnt_pcounter32_clkn_srstn_sub" mode_bits="107B'00110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstn_sl]._pcnt_pcounter32_clkn_srstn_sl" mode_bits="107B'00110101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstn_sr]._pcnt_pcounter32_clkn_srstn_sr" mode_bits="107B'00110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstp_load]._pcnt_pcounter32_clkn_srstp_load" mode_bits="107B'00111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstp_add]._pcnt_pcounter32_clkn_srstp_add" mode_bits="107B'00111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstp_sub]._pcnt_pcounter32_clkn_srstp_sub" mode_bits="107B'00111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstp_sl]._pcnt_pcounter32_clkn_srstp_sl" mode_bits="107B'00111101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_srstp_sr]._pcnt_pcounter32_clkn_srstp_sr" mode_bits="107B'00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstn_load]._pcnt_pcounter32_clkn_arstn_load" mode_bits="107B'00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstn_add]._pcnt_pcounter32_clkn_arstn_add" mode_bits="107B'00100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstn_sub]._pcnt_pcounter32_clkn_arstn_sub" mode_bits="107B'00100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstn_sl]._pcnt_pcounter32_clkn_arstn_sl" mode_bits="107B'00100101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstn_sr]._pcnt_pcounter32_clkn_arstn_sr" mode_bits="107B'00100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstp_load]._pcnt_pcounter32_clkn_arstp_load" mode_bits="107B'00101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstp_add]._pcnt_pcounter32_clkn_arstp_add" mode_bits="107B'00101111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstp_sub]._pcnt_pcounter32_clkn_arstp_sub" mode_bits="107B'00101110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstp_sl]._pcnt_pcounter32_clkn_arstp_sl" mode_bits="107B'00101101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
		<pb_type name="pcnt[pcnt_mode_pcounter32_clkn_arstp_sr]._pcnt_pcounter32_clkn_arstp_sr" mode_bits="107B'00101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" physical_pb_type_name="pcnt[pcnt_physical_mode]._pcnt__pcnt" />
	</pb_type_annotations>
</openfpga_architecture>
