set a(0-1892) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-17 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2400 {}}} SUCCS {{258 0 0 0-1889 {}} {256 0 0 0-2400 {}}} CYCLES {}}
set a(0-1893) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2397 {}}} SUCCS {{130 0 0 0-1889 {}} {256 0 0 0-2397 {}}} CYCLES {}}
set a(0-1894) {AREA_SCORE {} NAME STAGE_LOOP:c:asn(STAGE_LOOP:c(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1889 {}}} SUCCS {{259 0 0 0-1889 {}}} CYCLES {}}
set a(0-1895) {AREA_SCORE {} NAME operator>=<20,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-20 LOC {0 1.0 1 0.60125 1 0.60125 1 0.60125 1 0.60125} PREDS {{774 0 0 0-2371 {}}} SUCCS {{259 0 0 0-1896 {}} {130 0 0 0-1898 {}} {256 0 0 0-2371 {}}} CYCLES {}}
set a(0-1896) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 2 NAME operator>=<20,false>:acc TYPE ACCU DELAY {1.04 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-21 LOC {1 0.0 1 0.60125 1 0.60125 1 0.8599997500000001 1 0.8599997500000001} PREDS {{259 0 0 0-1895 {}}} SUCCS {{259 0 0 0-1897 {}} {130 0 0 0-1898 {}} {258 0 0 0-1899 {}}} CYCLES {}}
set a(0-1897) {AREA_SCORE {} NAME operator>=<20,false>:slc(operator>=<20,false>:acc.psp)(4) TYPE READSLICE PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-22 LOC {1 0.25875 1 0.86 1 0.86 1 1.0} PREDS {{259 0 0 0-1896 {}}} SUCCS {{259 0 0 0-1898 {}}} CYCLES {}}
set a(0-1898) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-23 LOC {1 0.25875 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1897 {}} {130 0 0 0-1896 {}} {130 0 0 0-1895 {}}} SUCCS {{128 0 0 0-1901 {}} {64 0 0 0-1890 {}}} CYCLES {}}
set a(0-1899) {AREA_SCORE {} NAME operator>=<20,false>:slc(operator>=<20,false>:acc.psp)(3-0) TYPE READSLICE PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-24 LOC {1 0.25875 1 0.86 1 0.86 1 0.86} PREDS {{258 0 0 0-1896 {}}} SUCCS {{259 0 0 0-1900 {}} {130 0 0 0-1890 {}}} CYCLES {}}
set a(0-1900) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_shift_l(1,1,4,11) QUANTITY 1 NAME operator<<<33,true>:lshift TYPE SHIFTLEFT DELAY {0.56 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-25 LOC {1 0.25875 1 0.86 1 0.86 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-1899 {}}} SUCCS {{258 0 0 0-1890 {}}} CYCLES {}}
set a(0-1901) {AREA_SCORE {} NAME INNER_LOOP:r:asn(INNER_LOOP:r(11:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-26 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{128 0 0 0-1898 {}} {772 0 0 0-1890 {}}} SUCCS {{259 0 0 0-1890 {}}} CYCLES {}}
set a(0-1902) {AREA_SCORE {} NAME INNER_LOOP:asn(exit:INNER_LOOP) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 2 1.0} PREDS {{132 0 0 0-2220 {}} {260 0 0 0-2219 {}} {260 0 0 0-2216 {}} {260 0 0 0-2215 {}}} SUCCS {{256 0 0 0-2215 {}}} CYCLES {}}
set a(0-1903) {AREA_SCORE {} NAME modulo_sub#3:qelse:asn(modulo_sub#3:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-28 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2198 {}}} CYCLES {}}
set a(0-1904) {AREA_SCORE {} NAME modulo_sub#3:qelse:asn(modulo_sub#3:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-29 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2201 {}}} CYCLES {}}
set a(0-1905) {AREA_SCORE {} NAME modulo_add#3:qelse:asn(modulo_add#3:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-30 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2179 {}}} CYCLES {}}
set a(0-1906) {AREA_SCORE {} NAME mult#3:res:asn(mult#3:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-31 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-2170 {}}} CYCLES {}}
set a(0-1907) {AREA_SCORE {} NAME butterFly#3:tw_h:asn(tmp#23.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-32 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2157 {}}} CYCLES {}}
set a(0-1908) {AREA_SCORE {} NAME butterFly#3:tw:asn(tmp#19.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-33 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2155 {}}} CYCLES {}}
set a(0-1909) {AREA_SCORE {} NAME modulo_sub#2:qelse:asn(modulo_sub#2:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-34 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2118 {}}} CYCLES {}}
set a(0-1910) {AREA_SCORE {} NAME modulo_sub#2:qelse:asn(modulo_sub#2:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-35 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2121 {}}} CYCLES {}}
set a(0-1911) {AREA_SCORE {} NAME modulo_add#2:qelse:asn(modulo_add#2:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-36 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2099 {}}} CYCLES {}}
set a(0-1912) {AREA_SCORE {} NAME mult#2:res:asn(mult#2:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-37 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-2090 {}}} CYCLES {}}
set a(0-1913) {AREA_SCORE {} NAME butterFly#2:tw_h:asn(butterFly#2:tw_h:read_mem(twiddle_h:rsc(0)(2).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-38 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2077 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-1914) {AREA_SCORE {} NAME butterFly#2:tw:asn(butterFly#2:tw:read_mem(twiddle:rsc(0)(2).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-39 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2074 {}} {258 0 0 0-2155 {}}} CYCLES {}}
set a(0-1915) {AREA_SCORE {} NAME modulo_sub#1:qelse:asn(modulo_sub#1:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-40 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2048 {}}} CYCLES {}}
set a(0-1916) {AREA_SCORE {} NAME modulo_sub#1:qelse:asn(modulo_sub#1:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-41 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2051 {}}} CYCLES {}}
set a(0-1917) {AREA_SCORE {} NAME modulo_add#1:qelse:asn(modulo_add#1:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-42 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2029 {}}} CYCLES {}}
set a(0-1918) {AREA_SCORE {} NAME mult#1:res:asn(mult#1:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-43 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-2020 {}}} CYCLES {}}
set a(0-1919) {AREA_SCORE {} NAME butterFly#1:tw_h:asn(butterFly#1:tw_h:read_mem(twiddle_h:rsc(0)(1).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-44 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2007 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-1920) {AREA_SCORE {} NAME butterFly#1:tw:asn(butterFly#1:tw:read_mem(twiddle:rsc(0)(1).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-45 LOC {0 1.0 2 0.4275 2 0.4275 2 0.4275 5 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2004 {}} {258 0 0 0-2155 {}}} CYCLES {}}
set a(0-1921) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-46 LOC {0 1.0 11 0.0 11 0.0 11 0.0 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1978 {}}} CYCLES {}}
set a(0-1922) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-47 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1981 {}}} CYCLES {}}
set a(0-1923) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-48 LOC {0 1.0 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-1959 {}}} CYCLES {}}
set a(0-1924) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-49 LOC {0 1.0 10 0.6137501 10 0.6137501 10 0.6137501 10 0.6137501} PREDS {} SUCCS {{258 0 0 0-1950 {}}} CYCLES {}}
set a(0-1925) {AREA_SCORE {} NAME INNER_LOOP:r:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1926 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1926) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-51 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1925 {}}} SUCCS {{259 0 0 0-1927 {}}} CYCLES {}}
set a(0-1927) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(23,9,32,512,512,32,1) QUANTITY 1 NAME butterFly:f1:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-52 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1926 {}} {80 0 0 0-2136 {}} {80 0 0 0-2133 {}} {80 0 0 0-2066 {}} {80 0 0 0-2063 {}} {80 0 0 0-1996 {}} {80 0 0 0-1993 {}} {80 0 0 0-1930 {}}} SUCCS {{80 0 0 0-1930 {}} {258 0 0 0-1951 {}} {258 0 0 0-1970 {}} {80 0 0 0-1993 {}} {80 0 0 0-1996 {}} {80 0 0 0-2063 {}} {80 0 0 0-2066 {}} {80 0 0 0-2133 {}} {80 0 0 0-2136 {}}} CYCLES {}}
set a(0-1928) {AREA_SCORE {} NAME INNER_LOOP:r:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-53 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1929 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1929) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#1 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-54 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1928 {}}} SUCCS {{259 0 0 0-1930 {}}} CYCLES {}}
set a(0-1930) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(24,9,32,512,512,32,1) QUANTITY 1 NAME butterFly:f2:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-55 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1929 {}} {80 0 0 0-1927 {}}} SUCCS {{80 0 0 0-1927 {}} {258 0 0 0-1937 {}} {258 0 0 0-1938 {}}} CYCLES {}}
set a(0-1931) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(10-2) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-56 LOC {0 1.0 1 0.86 1 0.86 1 0.86} PREDS {} SUCCS {{258 0 0 0-1934 {}}} CYCLES {}}
set a(0-1932) {AREA_SCORE {} NAME INNER_LOOP:r:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-57 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.86} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1933 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1933) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#2 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-58 LOC {0 1.0 1 0.0 1 0.0 1 0.86} PREDS {{259 0 0 0-1932 {}}} SUCCS {{259 0 0 0-1934 {}}} CYCLES {}}
set a(0-1934) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_and(9,2) QUANTITY 1 NAME butterFly:tw:and TYPE AND DELAY {0.56 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-59 LOC {1 0.0 1 0.86 1 0.86 1 0.99999975 1 0.99999975} PREDS {{259 0 0 0-1933 {}} {258 0 0 0-1931 {}}} SUCCS {{259 0 0 0-1935 {}} {258 0 0 0-1936 {}} {258 0 0 0-1999 {}} {258 0 0 0-2002 {}} {258 0 0 0-2069 {}} {258 0 0 0-2072 {}} {258 0 0 0-2153 {}} {258 0 0 0-2154 {}}} CYCLES {}}
set a(0-1935) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(31,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly:tw:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-60 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{259 0 0 0-1934 {}} {80 0 0 0-2154 {}} {80 0 0 0-2153 {}} {80 0 0 0-2072 {}} {80 0 0 0-2069 {}} {80 0 0 0-2002 {}} {80 0 0 0-1999 {}} {80 0 0 0-1936 {}}} SUCCS {{80 0 0 0-1936 {}} {258 0 0 0-1937 {}} {80 0 0 0-1999 {}} {80 0 0 0-2002 {}} {258 0 0 0-2004 {}} {80 0 0 0-2069 {}} {80 0 0 0-2072 {}} {258 0 0 0-2074 {}} {80 0 0 0-2153 {}} {80 0 0 0-2154 {}} {258 0 0 0-2155 {}}} CYCLES {}}
set a(0-1936) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(35,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly:tw_h:read_mem(twiddle_h:rsc(0)(0).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-61 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{80 0 0 0-1935 {}} {258 0 0 0-1934 {}}} SUCCS {{80 0 0 0-1935 {}} {258 0 0 0-1938 {}} {258 0 0 0-2007 {}} {258 0 0 0-2077 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-1937) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-62 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{258 0 0 0-1935 {}} {258 0 0 0-1930 {}}} SUCCS {{258 0 0 0-1942 {}}} CYCLES {}}
set a(0-1938) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-63 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{258 0 0 0-1936 {}} {258 0 0 0-1930 {}}} SUCCS {{259 0 0 0-1939 {}}} CYCLES {}}
set a(0-1939) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-64 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-1938 {}}} SUCCS {{259 0 0 0-1940 {}}} CYCLES {}}
set a(0-1940) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-65 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-1939 {}}} SUCCS {{259 0 0 0-1941 {}}} CYCLES {}}
set a(0-1941) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-66 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-1940 {}}} SUCCS {{259 0 0 0-1942 {}}} CYCLES {}}
set a(0-1942) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-67 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-1941 {}} {258 0 0 0-1937 {}}} SUCCS {{259 0 0 0-1943 {}} {258 0 0 0-1949 {}} {258 0 0 0-1950 {}}} CYCLES {}}
set a(0-1943) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-68 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-1942 {}}} SUCCS {{258 0 0 0-1945 {}}} CYCLES {}}
set a(0-1944) {AREA_SCORE {} NAME butterFly:f2:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-69 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-1945 {}}} CYCLES {}}
set a(0-1945) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-70 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-1944 {}} {258 0 0 0-1943 {}}} SUCCS {{259 0 0 0-1946 {}}} CYCLES {}}
set a(0-1946) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-71 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1945 {}}} SUCCS {{259 0 0 0-1947 {}} {258 0 0 0-1950 {}}} CYCLES {}}
set a(0-1947) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-72 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-1946 {}}} SUCCS {{146 0 0 0-1948 {}} {146 0 0 0-1949 {}}} CYCLES {}}
set a(0-1948) {AREA_SCORE {} NAME butterFly:f2:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-73 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-1947 {}}} SUCCS {{259 0 0 0-1949 {}}} CYCLES {}}
set a(0-1949) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-74 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-1948 {}} {146 0 0 0-1947 {}} {258 0 0 0-1942 {}}} SUCCS {{259 0 0 0-1950 {}}} CYCLES {}}
set a(0-1950) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-75 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-1949 {}} {258 0 0 0-1946 {}} {258 0 0 0-1942 {}} {258 0 0 0-1924 {}}} SUCCS {{259 0 0 0-1951 {}} {258 0 0 0-1969 {}}} CYCLES {}}
set a(0-1951) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-76 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-1950 {}} {258 0 0 0-1927 {}}} SUCCS {{258 0 0 0-1953 {}} {258 0 0 0-1958 {}} {258 0 0 0-1959 {}}} CYCLES {}}
set a(0-1952) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-77 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-1954 {}}} CYCLES {}}
set a(0-1953) {AREA_SCORE {} NAME butterFly:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-78 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-1951 {}}} SUCCS {{259 0 0 0-1954 {}}} CYCLES {}}
set a(0-1954) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-79 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-1953 {}} {258 0 0 0-1952 {}}} SUCCS {{259 0 0 0-1955 {}}} CYCLES {}}
set a(0-1955) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-80 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1954 {}}} SUCCS {{259 0 0 0-1956 {}} {258 0 0 0-1959 {}}} CYCLES {}}
set a(0-1956) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-81 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1955 {}}} SUCCS {{146 0 0 0-1957 {}} {146 0 0 0-1958 {}}} CYCLES {}}
set a(0-1957) {AREA_SCORE {} NAME butterFly:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-82 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-1956 {}}} SUCCS {{259 0 0 0-1958 {}}} CYCLES {}}
set a(0-1958) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-83 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1957 {}} {146 0 0 0-1956 {}} {258 0 0 0-1951 {}}} SUCCS {{259 0 0 0-1959 {}}} CYCLES {}}
set a(0-1959) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-84 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1958 {}} {258 0 0 0-1955 {}} {258 0 0 0-1951 {}} {258 0 0 0-1923 {}}} SUCCS {{258 0 0 0-1965 {}} {258 0 0 0-1968 {}}} CYCLES {}}
set a(0-1960) {AREA_SCORE {} NAME INNER_LOOP:r:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-85 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1961 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1961) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#21 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-86 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1960 {}}} SUCCS {{259 0 0 0-1962 {}}} CYCLES {}}
set a(0-1962) {AREA_SCORE {} NAME butterFly:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-87 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1961 {}}} SUCCS {{146 0 0 0-1963 {}} {146 0 0 0-1964 {}} {130 0 0 0-1965 {}} {146 0 0 0-1966 {}} {146 0 0 0-1967 {}} {130 0 0 0-1968 {}}} CYCLES {}}
set a(0-1963) {AREA_SCORE {} NAME INNER_LOOP:r:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-88 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1962 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1964 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1964) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#29 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-89 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1963 {}} {146 0 0 0-1962 {}}} SUCCS {{259 0 0 0-1965 {}}} CYCLES {}}
set a(0-1965) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,8,32,256,256,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-90 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1965 {}} {259 0 0 0-1964 {}} {130 0 0 0-1962 {}} {258 0 0 0-1959 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-1965 {}}} CYCLES {}}
set a(0-1966) {AREA_SCORE {} NAME INNER_LOOP:r:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-91 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1962 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1967 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1967) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#33 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-92 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1966 {}} {146 0 0 0-1962 {}}} SUCCS {{259 0 0 0-1968 {}}} CYCLES {}}
set a(0-1968) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,8,32,256,256,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-93 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1968 {}} {259 0 0 0-1967 {}} {130 0 0 0-1962 {}} {258 0 0 0-1959 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-1968 {}}} CYCLES {}}
set a(0-1969) {AREA_SCORE {} NAME butterFly:f2:not#2 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-94 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-1950 {}}} SUCCS {{259 0 0 0-1970 {}}} CYCLES {}}
set a(0-1970) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-95 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-1969 {}} {258 0 0 0-1927 {}}} SUCCS {{259 0 0 0-1971 {}} {258 0 0 0-1973 {}} {258 0 0 0-1976 {}} {258 0 0 0-1980 {}}} CYCLES {}}
set a(0-1971) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-96 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1970 {}}} SUCCS {{259 0 0 0-1972 {}}} CYCLES {}}
set a(0-1972) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-97 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-1971 {}}} SUCCS {{146 0 0 0-1973 {}} {146 0 0 0-1974 {}} {146 0 0 0-1975 {}} {146 0 0 0-1976 {}} {146 0 0 0-1977 {}}} CYCLES {}}
set a(0-1973) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-98 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-1972 {}} {258 0 0 0-1970 {}}} SUCCS {{259 0 0 0-1974 {}}} CYCLES {}}
set a(0-1974) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-99 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-1973 {}} {146 0 0 0-1972 {}}} SUCCS {{259 0 0 0-1975 {}}} CYCLES {}}
set a(0-1975) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-100 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-1974 {}} {146 0 0 0-1972 {}}} SUCCS {{258 0 0 0-1981 {}}} CYCLES {}}
set a(0-1976) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-101 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-1972 {}} {258 0 0 0-1970 {}}} SUCCS {{259 0 0 0-1977 {}}} CYCLES {}}
set a(0-1977) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-102 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1976 {}} {146 0 0 0-1972 {}}} SUCCS {{259 0 0 0-1978 {}}} CYCLES {}}
set a(0-1978) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-103 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-1977 {}} {258 0 0 0-1921 {}}} SUCCS {{259 0 0 0-1979 {}}} CYCLES {}}
set a(0-1979) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-104 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-1978 {}}} SUCCS {{258 0 0 0-1981 {}}} CYCLES {}}
set a(0-1980) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-105 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-1970 {}}} SUCCS {{259 0 0 0-1981 {}}} CYCLES {}}
set a(0-1981) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-106 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-1980 {}} {258 0 0 0-1979 {}} {258 0 0 0-1975 {}} {258 0 0 0-1922 {}}} SUCCS {{258 0 0 0-1987 {}} {258 0 0 0-1990 {}}} CYCLES {}}
set a(0-1982) {AREA_SCORE {} NAME INNER_LOOP:r:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-107 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1983 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1983) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#22 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-108 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1982 {}}} SUCCS {{259 0 0 0-1984 {}}} CYCLES {}}
set a(0-1984) {AREA_SCORE {} NAME butterFly:switch#1 TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-109 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1983 {}}} SUCCS {{146 0 0 0-1985 {}} {146 0 0 0-1986 {}} {130 0 0 0-1987 {}} {146 0 0 0-1988 {}} {146 0 0 0-1989 {}} {130 0 0 0-1990 {}}} CYCLES {}}
set a(0-1985) {AREA_SCORE {} NAME INNER_LOOP:r:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-110 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1984 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1986 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1986) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#52 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-111 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1985 {}} {146 0 0 0-1984 {}}} SUCCS {{259 0 0 0-1987 {}}} CYCLES {}}
set a(0-1987) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(15,8,32,256,256,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(1)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-112 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1987 {}} {259 0 0 0-1986 {}} {130 0 0 0-1984 {}} {258 0 0 0-1981 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-1987 {}}} CYCLES {}}
set a(0-1988) {AREA_SCORE {} NAME INNER_LOOP:r:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-1984 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1989 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1989) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#56 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-114 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-1988 {}} {146 0 0 0-1984 {}}} SUCCS {{259 0 0 0-1990 {}}} CYCLES {}}
set a(0-1990) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(19,8,32,256,256,32,1) QUANTITY 1 NAME butterFly:write_mem(yt:rsc(1)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-115 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-1990 {}} {259 0 0 0-1989 {}} {130 0 0 0-1984 {}} {258 0 0 0-1981 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-1990 {}}} CYCLES {}}
set a(0-1991) {AREA_SCORE {} NAME INNER_LOOP:r:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1992 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1992) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#9 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-117 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1991 {}}} SUCCS {{259 0 0 0-1993 {}}} CYCLES {}}
set a(0-1993) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(25,9,32,512,512,32,1) QUANTITY 1 NAME butterFly#1:f1:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-118 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1992 {}} {80 0 0 0-1927 {}}} SUCCS {{80 0 0 0-1927 {}} {258 0 0 0-2021 {}} {258 0 0 0-2040 {}}} CYCLES {}}
set a(0-1994) {AREA_SCORE {} NAME INNER_LOOP:r:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-119 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-1995 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-1995) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#10 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-120 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-1994 {}}} SUCCS {{259 0 0 0-1996 {}}} CYCLES {}}
set a(0-1996) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(26,9,32,512,512,32,1) QUANTITY 1 NAME butterFly#1:f2:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-121 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-1995 {}} {80 0 0 0-1927 {}}} SUCCS {{80 0 0 0-1927 {}} {258 0 0 0-2005 {}} {258 0 0 0-2008 {}}} CYCLES {}}
set a(0-1997) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(0)#5 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-122 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1998 {}}} CYCLES {}}
set a(0-1998) {AREA_SCORE {} NAME butterFly#1:tw:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-123 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1997 {}}} SUCCS {{146 0 0 0-1999 {}}} CYCLES {}}
set a(0-1999) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(32,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#1:tw:read_mem(twiddle:rsc(0)(1).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-124 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-1998 {}} {80 0 0 0-1935 {}} {258 0 0 0-1934 {}}} SUCCS {{80 0 0 0-1935 {}} {258 0 0 0-2004 {}} {258 0 0 0-2155 {}}} CYCLES {}}
set a(0-2000) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(0)#8 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-125 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2001 {}}} CYCLES {}}
set a(0-2001) {AREA_SCORE {} NAME butterFly#1:tw_h:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-126 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2000 {}}} SUCCS {{146 0 0 0-2002 {}}} CYCLES {}}
set a(0-2002) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(36,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#1:tw_h:read_mem(twiddle_h:rsc(0)(1).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-127 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2001 {}} {80 0 0 0-1935 {}} {258 0 0 0-1934 {}}} SUCCS {{80 0 0 0-1935 {}} {258 0 0 0-2007 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-2003) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(0)#6 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-128 LOC {0 1.0 2 0.8095 2 0.8095 5 0.8095} PREDS {} SUCCS {{259 0 0 0-2004 {}}} CYCLES {}}
set a(0-2004) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#1:tw:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-129 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 5 0.83199975} PREDS {{259 0 0 0-2003 {}} {258 0 0 0-1999 {}} {258 0 0 0-1935 {}} {258 0 0 0-1920 {}}} SUCCS {{259 0 0 0-2005 {}}} CYCLES {}}
set a(0-2005) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-130 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2004 {}} {258 0 0 0-1996 {}}} SUCCS {{258 0 0 0-2012 {}}} CYCLES {}}
set a(0-2006) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(0)#9 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-131 LOC {0 1.0 2 0.8095 2 0.8095 2 0.8095} PREDS {} SUCCS {{259 0 0 0-2007 {}}} CYCLES {}}
set a(0-2007) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#1:tw_h:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-132 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 2 0.83199975} PREDS {{259 0 0 0-2006 {}} {258 0 0 0-2002 {}} {258 0 0 0-1936 {}} {258 0 0 0-1919 {}}} SUCCS {{259 0 0 0-2008 {}}} CYCLES {}}
set a(0-2008) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-133 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-2007 {}} {258 0 0 0-1996 {}}} SUCCS {{259 0 0 0-2009 {}}} CYCLES {}}
set a(0-2009) {AREA_SCORE {} NAME operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-134 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-2008 {}}} SUCCS {{259 0 0 0-2010 {}}} CYCLES {}}
set a(0-2010) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#1:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-135 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2009 {}}} SUCCS {{259 0 0 0-2011 {}}} CYCLES {}}
set a(0-2011) {AREA_SCORE {} NAME mult#1:z_:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-136 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-2010 {}}} SUCCS {{259 0 0 0-2012 {}}} CYCLES {}}
set a(0-2012) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#1:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-137 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-2011 {}} {258 0 0 0-2005 {}}} SUCCS {{259 0 0 0-2013 {}} {258 0 0 0-2019 {}} {258 0 0 0-2020 {}}} CYCLES {}}
set a(0-2013) {AREA_SCORE {} NAME mult#1:if:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-138 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-2012 {}}} SUCCS {{258 0 0 0-2015 {}}} CYCLES {}}
set a(0-2014) {AREA_SCORE {} NAME butterFly#1:f2:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-139 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-2015 {}}} CYCLES {}}
set a(0-2015) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#1:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-140 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-2014 {}} {258 0 0 0-2013 {}}} SUCCS {{259 0 0 0-2016 {}}} CYCLES {}}
set a(0-2016) {AREA_SCORE {} NAME mult#1:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-141 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2015 {}}} SUCCS {{259 0 0 0-2017 {}} {258 0 0 0-2020 {}}} CYCLES {}}
set a(0-2017) {AREA_SCORE {} NAME mult#1:sel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-142 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2016 {}}} SUCCS {{146 0 0 0-2018 {}} {146 0 0 0-2019 {}}} CYCLES {}}
set a(0-2018) {AREA_SCORE {} NAME butterFly#1:f2:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-143 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-2017 {}}} SUCCS {{259 0 0 0-2019 {}}} CYCLES {}}
set a(0-2019) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#1:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-144 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-2018 {}} {146 0 0 0-2017 {}} {258 0 0 0-2012 {}}} SUCCS {{259 0 0 0-2020 {}}} CYCLES {}}
set a(0-2020) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-145 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-2019 {}} {258 0 0 0-2016 {}} {258 0 0 0-2012 {}} {258 0 0 0-1918 {}}} SUCCS {{259 0 0 0-2021 {}} {258 0 0 0-2039 {}}} CYCLES {}}
set a(0-2021) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#1:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-146 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-2020 {}} {258 0 0 0-1993 {}}} SUCCS {{258 0 0 0-2023 {}} {258 0 0 0-2028 {}} {258 0 0 0-2029 {}}} CYCLES {}}
set a(0-2022) {AREA_SCORE {} NAME modulo_add#1:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-147 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-2024 {}}} CYCLES {}}
set a(0-2023) {AREA_SCORE {} NAME butterFly#1:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-148 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-2021 {}}} SUCCS {{259 0 0 0-2024 {}}} CYCLES {}}
set a(0-2024) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#1:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-149 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-2023 {}} {258 0 0 0-2022 {}}} SUCCS {{259 0 0 0-2025 {}}} CYCLES {}}
set a(0-2025) {AREA_SCORE {} NAME modulo_add#1:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-150 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2024 {}}} SUCCS {{259 0 0 0-2026 {}} {258 0 0 0-2029 {}}} CYCLES {}}
set a(0-2026) {AREA_SCORE {} NAME modulo_add#1:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-151 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2025 {}}} SUCCS {{146 0 0 0-2027 {}} {146 0 0 0-2028 {}}} CYCLES {}}
set a(0-2027) {AREA_SCORE {} NAME butterFly#1:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-152 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-2026 {}}} SUCCS {{259 0 0 0-2028 {}}} CYCLES {}}
set a(0-2028) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#1:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-153 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2027 {}} {146 0 0 0-2026 {}} {258 0 0 0-2021 {}}} SUCCS {{259 0 0 0-2029 {}}} CYCLES {}}
set a(0-2029) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-154 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2028 {}} {258 0 0 0-2025 {}} {258 0 0 0-2021 {}} {258 0 0 0-1917 {}}} SUCCS {{258 0 0 0-2035 {}} {258 0 0 0-2038 {}}} CYCLES {}}
set a(0-2030) {AREA_SCORE {} NAME INNER_LOOP:r:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-155 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2031 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2031) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#23 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-156 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2030 {}}} SUCCS {{259 0 0 0-2032 {}}} CYCLES {}}
set a(0-2032) {AREA_SCORE {} NAME butterFly#1:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-157 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2031 {}}} SUCCS {{146 0 0 0-2033 {}} {146 0 0 0-2034 {}} {130 0 0 0-2035 {}} {146 0 0 0-2036 {}} {146 0 0 0-2037 {}} {130 0 0 0-2038 {}}} CYCLES {}}
set a(0-2033) {AREA_SCORE {} NAME INNER_LOOP:r:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-158 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2032 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2034 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2034) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#60 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-159 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2033 {}} {146 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2035 {}}} CYCLES {}}
set a(0-2035) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-160 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2035 {}} {259 0 0 0-2034 {}} {130 0 0 0-2032 {}} {258 0 0 0-2029 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2035 {}}} CYCLES {}}
set a(0-2036) {AREA_SCORE {} NAME INNER_LOOP:r:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-161 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2032 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2037 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2037) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#64 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-162 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2036 {}} {146 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2038 {}}} CYCLES {}}
set a(0-2038) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-163 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2038 {}} {259 0 0 0-2037 {}} {130 0 0 0-2032 {}} {258 0 0 0-2029 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2038 {}}} CYCLES {}}
set a(0-2039) {AREA_SCORE {} NAME butterFly#1:f2:not#2 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-164 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-2020 {}}} SUCCS {{259 0 0 0-2040 {}}} CYCLES {}}
set a(0-2040) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#1:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-165 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-2039 {}} {258 0 0 0-1993 {}}} SUCCS {{259 0 0 0-2041 {}} {258 0 0 0-2043 {}} {258 0 0 0-2046 {}} {258 0 0 0-2050 {}}} CYCLES {}}
set a(0-2041) {AREA_SCORE {} NAME operator<<32,true>#1:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-166 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2040 {}}} SUCCS {{259 0 0 0-2042 {}}} CYCLES {}}
set a(0-2042) {AREA_SCORE {} NAME modulo_sub#1:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-167 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2041 {}}} SUCCS {{146 0 0 0-2043 {}} {146 0 0 0-2044 {}} {146 0 0 0-2045 {}} {146 0 0 0-2046 {}} {146 0 0 0-2047 {}}} CYCLES {}}
set a(0-2043) {AREA_SCORE {} NAME modulo_sub#1:qif:slc(modulo_sub:base#1)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-168 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-2042 {}} {258 0 0 0-2040 {}}} SUCCS {{259 0 0 0-2044 {}}} CYCLES {}}
set a(0-2044) {AREA_SCORE {} NAME modulo_sub#1:qif:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-169 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2043 {}} {146 0 0 0-2042 {}}} SUCCS {{259 0 0 0-2045 {}}} CYCLES {}}
set a(0-2045) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#1:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-170 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2044 {}} {146 0 0 0-2042 {}}} SUCCS {{258 0 0 0-2051 {}}} CYCLES {}}
set a(0-2046) {AREA_SCORE {} NAME modulo_sub#1:qelse:slc(modulo_sub:base#1)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-171 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-2042 {}} {258 0 0 0-2040 {}}} SUCCS {{259 0 0 0-2047 {}}} CYCLES {}}
set a(0-2047) {AREA_SCORE {} NAME modulo_sub#1:qelse:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-172 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2046 {}} {146 0 0 0-2042 {}}} SUCCS {{259 0 0 0-2048 {}}} CYCLES {}}
set a(0-2048) {AREA_SCORE {} NAME modulo_sub#1:slc(modulo_sub#1:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-173 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2047 {}} {258 0 0 0-1915 {}}} SUCCS {{259 0 0 0-2049 {}}} CYCLES {}}
set a(0-2049) {AREA_SCORE {} NAME modulo_sub#1:exu TYPE PADZEROES PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-174 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-2048 {}}} SUCCS {{258 0 0 0-2051 {}}} CYCLES {}}
set a(0-2050) {AREA_SCORE {} NAME operator<<32,true>#1:slc()(32)#1 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-175 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-2040 {}}} SUCCS {{259 0 0 0-2051 {}}} CYCLES {}}
set a(0-2051) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#1:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-176 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2050 {}} {258 0 0 0-2049 {}} {258 0 0 0-2045 {}} {258 0 0 0-1916 {}}} SUCCS {{258 0 0 0-2057 {}} {258 0 0 0-2060 {}}} CYCLES {}}
set a(0-2052) {AREA_SCORE {} NAME INNER_LOOP:r:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-177 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2053 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2053) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#24 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-178 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2052 {}}} SUCCS {{259 0 0 0-2054 {}}} CYCLES {}}
set a(0-2054) {AREA_SCORE {} NAME butterFly#1:switch#1 TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-179 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2053 {}}} SUCCS {{146 0 0 0-2055 {}} {146 0 0 0-2056 {}} {130 0 0 0-2057 {}} {146 0 0 0-2058 {}} {146 0 0 0-2059 {}} {130 0 0 0-2060 {}}} CYCLES {}}
set a(0-2055) {AREA_SCORE {} NAME INNER_LOOP:r:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2054 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2056 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2056) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#83 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-181 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2055 {}} {146 0 0 0-2054 {}}} SUCCS {{259 0 0 0-2057 {}}} CYCLES {}}
set a(0-2057) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(16,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(1)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-182 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2057 {}} {259 0 0 0-2056 {}} {130 0 0 0-2054 {}} {258 0 0 0-2051 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2057 {}}} CYCLES {}}
set a(0-2058) {AREA_SCORE {} NAME INNER_LOOP:r:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2054 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2059 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2059) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#87 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-184 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2058 {}} {146 0 0 0-2054 {}}} SUCCS {{259 0 0 0-2060 {}}} CYCLES {}}
set a(0-2060) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(20,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#1:write_mem(yt:rsc(1)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-185 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2060 {}} {259 0 0 0-2059 {}} {130 0 0 0-2054 {}} {258 0 0 0-2051 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2060 {}}} CYCLES {}}
set a(0-2061) {AREA_SCORE {} NAME INNER_LOOP:r:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-186 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2062 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2062) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#13 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-187 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2061 {}}} SUCCS {{259 0 0 0-2063 {}}} CYCLES {}}
set a(0-2063) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(27,9,32,512,512,32,1) QUANTITY 1 NAME butterFly#2:f1:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-188 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2062 {}} {80 0 0 0-1927 {}}} SUCCS {{80 0 0 0-1927 {}} {258 0 0 0-2091 {}} {258 0 0 0-2110 {}}} CYCLES {}}
set a(0-2064) {AREA_SCORE {} NAME INNER_LOOP:r:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-189 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2065 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2065) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#14 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-190 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2064 {}}} SUCCS {{259 0 0 0-2066 {}}} CYCLES {}}
set a(0-2066) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(28,9,32,512,512,32,1) QUANTITY 1 NAME butterFly#2:f2:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-191 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2065 {}} {80 0 0 0-1927 {}}} SUCCS {{80 0 0 0-1927 {}} {258 0 0 0-2075 {}} {258 0 0 0-2078 {}}} CYCLES {}}
set a(0-2067) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#9 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-192 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2068 {}}} CYCLES {}}
set a(0-2068) {AREA_SCORE {} NAME butterFly#2:tw:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-193 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2067 {}}} SUCCS {{146 0 0 0-2069 {}}} CYCLES {}}
set a(0-2069) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(33,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#2:tw:read_mem(twiddle:rsc(0)(2).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-194 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2068 {}} {80 0 0 0-1935 {}} {258 0 0 0-1934 {}}} SUCCS {{80 0 0 0-1935 {}} {258 0 0 0-2074 {}} {258 0 0 0-2155 {}}} CYCLES {}}
set a(0-2070) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#12 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-195 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2071 {}}} CYCLES {}}
set a(0-2071) {AREA_SCORE {} NAME butterFly#2:tw_h:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-196 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2070 {}}} SUCCS {{146 0 0 0-2072 {}}} CYCLES {}}
set a(0-2072) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(37,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#2:tw_h:read_mem(twiddle_h:rsc(0)(2).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-197 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2071 {}} {80 0 0 0-1935 {}} {258 0 0 0-1934 {}}} SUCCS {{80 0 0 0-1935 {}} {258 0 0 0-2077 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-2073) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#10 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-198 LOC {0 1.0 2 0.8095 2 0.8095 5 0.8095} PREDS {} SUCCS {{259 0 0 0-2074 {}}} CYCLES {}}
set a(0-2074) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#2:tw:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-199 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 5 0.83199975} PREDS {{259 0 0 0-2073 {}} {258 0 0 0-2069 {}} {258 0 0 0-1935 {}} {258 0 0 0-1914 {}}} SUCCS {{259 0 0 0-2075 {}}} CYCLES {}}
set a(0-2075) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-200 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2074 {}} {258 0 0 0-2066 {}}} SUCCS {{258 0 0 0-2082 {}}} CYCLES {}}
set a(0-2076) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#13 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-201 LOC {0 1.0 2 0.8095 2 0.8095 2 0.8095} PREDS {} SUCCS {{259 0 0 0-2077 {}}} CYCLES {}}
set a(0-2077) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME butterFly#2:tw_h:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-202 LOC {2 0.4275 2 0.8095 2 0.8095 2 0.83199975 2 0.83199975} PREDS {{259 0 0 0-2076 {}} {258 0 0 0-2072 {}} {258 0 0 0-1936 {}} {258 0 0 0-1913 {}}} SUCCS {{259 0 0 0-2078 {}}} CYCLES {}}
set a(0-2078) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-203 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-2077 {}} {258 0 0 0-2066 {}}} SUCCS {{259 0 0 0-2079 {}}} CYCLES {}}
set a(0-2079) {AREA_SCORE {} NAME operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-204 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-2078 {}}} SUCCS {{259 0 0 0-2080 {}}} CYCLES {}}
set a(0-2080) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#2:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-205 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2079 {}}} SUCCS {{259 0 0 0-2081 {}}} CYCLES {}}
set a(0-2081) {AREA_SCORE {} NAME mult#2:z_:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-206 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-2080 {}}} SUCCS {{259 0 0 0-2082 {}}} CYCLES {}}
set a(0-2082) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#2:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-207 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-2081 {}} {258 0 0 0-2075 {}}} SUCCS {{259 0 0 0-2083 {}} {258 0 0 0-2089 {}} {258 0 0 0-2090 {}}} CYCLES {}}
set a(0-2083) {AREA_SCORE {} NAME mult#2:if:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-208 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-2082 {}}} SUCCS {{258 0 0 0-2085 {}}} CYCLES {}}
set a(0-2084) {AREA_SCORE {} NAME butterFly#2:f2:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-209 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-2085 {}}} CYCLES {}}
set a(0-2085) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#2:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-210 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-2084 {}} {258 0 0 0-2083 {}}} SUCCS {{259 0 0 0-2086 {}}} CYCLES {}}
set a(0-2086) {AREA_SCORE {} NAME mult#2:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-211 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2085 {}}} SUCCS {{259 0 0 0-2087 {}} {258 0 0 0-2090 {}}} CYCLES {}}
set a(0-2087) {AREA_SCORE {} NAME mult#2:sel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-212 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2086 {}}} SUCCS {{146 0 0 0-2088 {}} {146 0 0 0-2089 {}}} CYCLES {}}
set a(0-2088) {AREA_SCORE {} NAME butterFly#2:f2:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-213 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-2087 {}}} SUCCS {{259 0 0 0-2089 {}}} CYCLES {}}
set a(0-2089) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#2:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-214 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-2088 {}} {146 0 0 0-2087 {}} {258 0 0 0-2082 {}}} SUCCS {{259 0 0 0-2090 {}}} CYCLES {}}
set a(0-2090) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-215 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-2089 {}} {258 0 0 0-2086 {}} {258 0 0 0-2082 {}} {258 0 0 0-1912 {}}} SUCCS {{259 0 0 0-2091 {}} {258 0 0 0-2109 {}}} CYCLES {}}
set a(0-2091) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#2:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-216 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-2090 {}} {258 0 0 0-2063 {}}} SUCCS {{258 0 0 0-2093 {}} {258 0 0 0-2098 {}} {258 0 0 0-2099 {}}} CYCLES {}}
set a(0-2092) {AREA_SCORE {} NAME modulo_add#2:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-217 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-2094 {}}} CYCLES {}}
set a(0-2093) {AREA_SCORE {} NAME butterFly#2:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-218 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-2091 {}}} SUCCS {{259 0 0 0-2094 {}}} CYCLES {}}
set a(0-2094) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#2:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-219 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-2093 {}} {258 0 0 0-2092 {}}} SUCCS {{259 0 0 0-2095 {}}} CYCLES {}}
set a(0-2095) {AREA_SCORE {} NAME modulo_add#2:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-220 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2094 {}}} SUCCS {{259 0 0 0-2096 {}} {258 0 0 0-2099 {}}} CYCLES {}}
set a(0-2096) {AREA_SCORE {} NAME modulo_add#2:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-221 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2095 {}}} SUCCS {{146 0 0 0-2097 {}} {146 0 0 0-2098 {}}} CYCLES {}}
set a(0-2097) {AREA_SCORE {} NAME butterFly#2:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-222 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-2096 {}}} SUCCS {{259 0 0 0-2098 {}}} CYCLES {}}
set a(0-2098) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#2:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-223 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2097 {}} {146 0 0 0-2096 {}} {258 0 0 0-2091 {}}} SUCCS {{259 0 0 0-2099 {}}} CYCLES {}}
set a(0-2099) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-224 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2098 {}} {258 0 0 0-2095 {}} {258 0 0 0-2091 {}} {258 0 0 0-1911 {}}} SUCCS {{258 0 0 0-2105 {}} {258 0 0 0-2108 {}}} CYCLES {}}
set a(0-2100) {AREA_SCORE {} NAME INNER_LOOP:r:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-225 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2101 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2101) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#25 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-226 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2100 {}}} SUCCS {{259 0 0 0-2102 {}}} CYCLES {}}
set a(0-2102) {AREA_SCORE {} NAME butterFly#2:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-227 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2101 {}}} SUCCS {{146 0 0 0-2103 {}} {146 0 0 0-2104 {}} {130 0 0 0-2105 {}} {146 0 0 0-2106 {}} {146 0 0 0-2107 {}} {130 0 0 0-2108 {}}} CYCLES {}}
set a(0-2103) {AREA_SCORE {} NAME INNER_LOOP:r:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-228 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2102 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2104 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2104) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#91 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-229 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2103 {}} {146 0 0 0-2102 {}}} SUCCS {{259 0 0 0-2105 {}}} CYCLES {}}
set a(0-2105) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-230 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2105 {}} {259 0 0 0-2104 {}} {130 0 0 0-2102 {}} {258 0 0 0-2099 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2105 {}}} CYCLES {}}
set a(0-2106) {AREA_SCORE {} NAME INNER_LOOP:r:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-231 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2102 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2107 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2107) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#95 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-232 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2106 {}} {146 0 0 0-2102 {}}} SUCCS {{259 0 0 0-2108 {}}} CYCLES {}}
set a(0-2108) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-233 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2108 {}} {259 0 0 0-2107 {}} {130 0 0 0-2102 {}} {258 0 0 0-2099 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2108 {}}} CYCLES {}}
set a(0-2109) {AREA_SCORE {} NAME butterFly#2:f2:not#2 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-234 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-2090 {}}} SUCCS {{259 0 0 0-2110 {}}} CYCLES {}}
set a(0-2110) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#2:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-235 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-2109 {}} {258 0 0 0-2063 {}}} SUCCS {{259 0 0 0-2111 {}} {258 0 0 0-2113 {}} {258 0 0 0-2116 {}} {258 0 0 0-2120 {}}} CYCLES {}}
set a(0-2111) {AREA_SCORE {} NAME operator<<32,true>#2:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-236 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2110 {}}} SUCCS {{259 0 0 0-2112 {}}} CYCLES {}}
set a(0-2112) {AREA_SCORE {} NAME modulo_sub#2:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-237 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2111 {}}} SUCCS {{146 0 0 0-2113 {}} {146 0 0 0-2114 {}} {146 0 0 0-2115 {}} {146 0 0 0-2116 {}} {146 0 0 0-2117 {}}} CYCLES {}}
set a(0-2113) {AREA_SCORE {} NAME modulo_sub#2:qif:slc(modulo_sub:base#2)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-238 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-2112 {}} {258 0 0 0-2110 {}}} SUCCS {{259 0 0 0-2114 {}}} CYCLES {}}
set a(0-2114) {AREA_SCORE {} NAME modulo_sub#2:qif:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-239 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2113 {}} {146 0 0 0-2112 {}}} SUCCS {{259 0 0 0-2115 {}}} CYCLES {}}
set a(0-2115) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#2:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-240 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2114 {}} {146 0 0 0-2112 {}}} SUCCS {{258 0 0 0-2121 {}}} CYCLES {}}
set a(0-2116) {AREA_SCORE {} NAME modulo_sub#2:qelse:slc(modulo_sub:base#2)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-241 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-2112 {}} {258 0 0 0-2110 {}}} SUCCS {{259 0 0 0-2117 {}}} CYCLES {}}
set a(0-2117) {AREA_SCORE {} NAME modulo_sub#2:qelse:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-242 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2116 {}} {146 0 0 0-2112 {}}} SUCCS {{259 0 0 0-2118 {}}} CYCLES {}}
set a(0-2118) {AREA_SCORE {} NAME modulo_sub#2:slc(modulo_sub#2:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-243 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2117 {}} {258 0 0 0-1909 {}}} SUCCS {{259 0 0 0-2119 {}}} CYCLES {}}
set a(0-2119) {AREA_SCORE {} NAME modulo_sub#2:exu TYPE PADZEROES PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-244 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-2118 {}}} SUCCS {{258 0 0 0-2121 {}}} CYCLES {}}
set a(0-2120) {AREA_SCORE {} NAME operator<<32,true>#2:slc()(32)#1 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-245 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-2110 {}}} SUCCS {{259 0 0 0-2121 {}}} CYCLES {}}
set a(0-2121) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#2:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-246 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2120 {}} {258 0 0 0-2119 {}} {258 0 0 0-2115 {}} {258 0 0 0-1910 {}}} SUCCS {{258 0 0 0-2127 {}} {258 0 0 0-2130 {}}} CYCLES {}}
set a(0-2122) {AREA_SCORE {} NAME INNER_LOOP:r:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-247 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2123 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2123) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#26 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-248 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2122 {}}} SUCCS {{259 0 0 0-2124 {}}} CYCLES {}}
set a(0-2124) {AREA_SCORE {} NAME butterFly#2:switch#1 TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-249 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2123 {}}} SUCCS {{146 0 0 0-2125 {}} {146 0 0 0-2126 {}} {130 0 0 0-2127 {}} {146 0 0 0-2128 {}} {146 0 0 0-2129 {}} {130 0 0 0-2130 {}}} CYCLES {}}
set a(0-2125) {AREA_SCORE {} NAME INNER_LOOP:r:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-250 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2124 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2126 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2126) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#114 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-251 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2125 {}} {146 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2127 {}}} CYCLES {}}
set a(0-2127) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(17,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(1)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-252 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2127 {}} {259 0 0 0-2126 {}} {130 0 0 0-2124 {}} {258 0 0 0-2121 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2127 {}}} CYCLES {}}
set a(0-2128) {AREA_SCORE {} NAME INNER_LOOP:r:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-253 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2124 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2129 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2129) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#118 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-254 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2128 {}} {146 0 0 0-2124 {}}} SUCCS {{259 0 0 0-2130 {}}} CYCLES {}}
set a(0-2130) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(21,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#2:write_mem(yt:rsc(1)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-255 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2130 {}} {259 0 0 0-2129 {}} {130 0 0 0-2124 {}} {258 0 0 0-2121 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2130 {}}} CYCLES {}}
set a(0-2131) {AREA_SCORE {} NAME INNER_LOOP:r:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-256 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2132 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2132) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#17 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-257 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2131 {}}} SUCCS {{259 0 0 0-2133 {}}} CYCLES {}}
set a(0-2133) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(29,9,32,512,512,32,1) QUANTITY 1 NAME butterFly#3:f1:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-258 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2132 {}} {80 0 0 0-1927 {}}} SUCCS {{80 0 0 0-1927 {}} {258 0 0 0-2171 {}} {258 0 0 0-2190 {}}} CYCLES {}}
set a(0-2134) {AREA_SCORE {} NAME INNER_LOOP:r:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-259 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2135 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2135) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#18 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-260 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2134 {}}} SUCCS {{259 0 0 0-2136 {}}} CYCLES {}}
set a(0-2136) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(30,9,32,512,512,32,1) QUANTITY 1 NAME butterFly#3:f2:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-261 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2135 {}} {80 0 0 0-1927 {}}} SUCCS {{80 0 0 0-1927 {}} {258 0 0 0-2156 {}} {258 0 0 0-2158 {}}} CYCLES {}}
set a(0-2137) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#14 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-262 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2139 {}}} CYCLES {}}
set a(0-2138) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#15 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-263 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-2139 {}}} CYCLES {}}
set a(0-2139) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:nor TYPE NOR PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-264 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2138 {}} {258 0 0 0-2137 {}}} SUCCS {{258 0 0 0-2155 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-2140) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#16 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-265 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2143 {}}} CYCLES {}}
set a(0-2141) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#17 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-266 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-2142 {}}} CYCLES {}}
set a(0-2142) {AREA_SCORE {} NAME butterFly#3:tw:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-267 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2141 {}}} SUCCS {{259 0 0 0-2143 {}}} CYCLES {}}
set a(0-2143) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and TYPE AND PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-268 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2142 {}} {258 0 0 0-2140 {}}} SUCCS {{258 0 0 0-2155 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-2144) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#18 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-269 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2147 {}}} CYCLES {}}
set a(0-2145) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#19 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-270 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-2146 {}}} CYCLES {}}
set a(0-2146) {AREA_SCORE {} NAME butterFly#3:tw:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-271 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2145 {}}} SUCCS {{259 0 0 0-2147 {}}} CYCLES {}}
set a(0-2147) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and#1 TYPE AND PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-272 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2146 {}} {258 0 0 0-2144 {}}} SUCCS {{258 0 0 0-2155 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-2148) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#20 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-273 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{258 0 0 0-2150 {}}} CYCLES {}}
set a(0-2149) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#21 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-274 LOC {0 1.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {} SUCCS {{259 0 0 0-2150 {}}} CYCLES {}}
set a(0-2150) {AREA_SCORE {} NAME butterFly#3:tw:butterFly#3:tw:and#2 TYPE AND PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-275 LOC {1 0.0 2 0.0 2 0.0 2 0.45199999999999996} PREDS {{259 0 0 0-2149 {}} {258 0 0 0-2148 {}}} SUCCS {{258 0 0 0-2155 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-2151) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(operator<<<33,true>:return(10:0))(1)#4 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-276 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-2152 {}}} CYCLES {}}
set a(0-2152) {AREA_SCORE {} NAME butterFly#3:tw:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-277 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-2151 {}}} SUCCS {{146 0 0 0-2153 {}} {146 0 0 0-2154 {}}} CYCLES {}}
set a(0-2153) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(34,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#3:tw:read_mem(twiddle:rsc(0)(3).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-278 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2152 {}} {80 0 0 0-1935 {}} {258 0 0 0-1934 {}}} SUCCS {{80 0 0 0-1935 {}} {258 0 0 0-2155 {}}} CYCLES {}}
set a(0-2154) {AREA_SCORE 960.00 LIBRARY amba MODULE ccs_axi4_slave_mem(38,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) QUANTITY 1 NAME butterFly#3:tw_h:read_mem(twiddle_h:rsc(0)(3).@) TYPE MEMORYREAD DELAY {0.95 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-279 LOC {1 1.0 1 1.0 1 1.0 2 0.23749975 2 0.23749975} PREDS {{146 0 0 0-2152 {}} {80 0 0 0-1935 {}} {258 0 0 0-1934 {}}} SUCCS {{80 0 0 0-1935 {}} {258 0 0 0-2157 {}}} CYCLES {}}
set a(0-2155) {AREA_SCORE 58.57 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux1hot(32,4) QUANTITY 2 NAME butterFly#3:tw:mux1h TYPE MUX1HOT DELAY {1.52 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-280 LOC {2 0.4275 2 0.45199999999999996 2 0.45199999999999996 2 0.83199975 5 0.83199975} PREDS {{258 0 0 0-2153 {}} {258 0 0 0-2150 {}} {258 0 0 0-2147 {}} {258 0 0 0-2143 {}} {258 0 0 0-2139 {}} {258 0 0 0-2069 {}} {258 0 0 0-1999 {}} {258 0 0 0-1935 {}} {258 0 0 0-1920 {}} {258 0 0 0-1914 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 0 0-2156 {}}} CYCLES {}}
set a(0-2156) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:z:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-281 LOC {2 1.0 2 0.866 2 1.0 5 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2155 {}} {258 0 0 0-2136 {}}} SUCCS {{258 0 0 0-2162 {}}} CYCLES {}}
set a(0-2157) {AREA_SCORE 58.57 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux1hot(32,4) QUANTITY 2 NAME butterFly#3:tw:mux1h#1 TYPE MUX1HOT DELAY {1.52 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-282 LOC {2 0.4275 2 0.45199999999999996 2 0.45199999999999996 2 0.83199975 2 0.83199975} PREDS {{258 0 0 0-2154 {}} {258 0 0 0-2150 {}} {258 0 0 0-2147 {}} {258 0 0 0-2143 {}} {258 0 0 0-2139 {}} {258 0 0 0-2072 {}} {258 0 0 0-2002 {}} {258 0 0 0-1936 {}} {258 0 0 0-1919 {}} {258 0 0 0-1913 {}} {258 0 0 0-1907 {}}} SUCCS {{259 0 0 0-2158 {}}} CYCLES {}}
set a(0-2158) {AREA_SCORE 2600.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) QUANTITY 4 MULTICYCLE mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:t:mul TYPE MUL DELAY {2cy+1.79 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-283 LOC {2 1.0 2 0.866 2 1.0 5 0.44631240000000005 5 0.44631240000000005} PREDS {{259 0 0 0-2157 {}} {258 0 0 0-2136 {}}} SUCCS {{259 0 0 0-2159 {}}} CYCLES {}}
set a(0-2159) {AREA_SCORE {} NAME operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-284 LOC {5 0.4463126 5 0.4463126 5 0.4463126 5 0.832} PREDS {{259 0 0 0-2158 {}}} SUCCS {{259 0 0 0-2160 {}}} CYCLES {}}
set a(0-2160) {AREA_SCORE 1950.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) QUANTITY 8 MULTICYCLE mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) MINCLKPRD 5.00 NAME mult#3:z_:mul TYPE MUL DELAY {2cy+3.25 ns} INPUT_DELAY {0.67 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-285 LOC {5 1.0 5 0.866 5 1.0 8 0.8137413374999998 8 0.8137413374999998} PREDS {{259 0 0 0-2159 {}}} SUCCS {{259 0 0 0-2161 {}}} CYCLES {}}
set a(0-2161) {AREA_SCORE {} NAME mult#3:z_:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-286 LOC {8 0.8137415 9 0.2687501 9 0.2687501 9 0.2687501} PREDS {{259 0 0 0-2160 {}}} SUCCS {{259 0 0 0-2162 {}}} CYCLES {}}
set a(0-2162) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#3:res:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-287 LOC {9 0.0 9 0.2687501 9 0.2687501 9 0.63249985 9 0.63249985} PREDS {{259 0 0 0-2161 {}} {258 0 0 0-2156 {}}} SUCCS {{259 0 0 0-2163 {}} {258 0 0 0-2169 {}} {258 0 0 0-2170 {}}} CYCLES {}}
set a(0-2163) {AREA_SCORE {} NAME mult#3:if:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-288 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.6325} PREDS {{259 0 0 0-2162 {}}} SUCCS {{258 0 0 0-2165 {}}} CYCLES {}}
set a(0-2164) {AREA_SCORE {} NAME butterFly#3:f2:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-289 LOC {0 1.0 9 0.6325 9 0.6325 9 0.6325} PREDS {} SUCCS {{259 0 0 0-2165 {}}} CYCLES {}}
set a(0-2165) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME mult#3:if:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-290 LOC {9 0.36374989999999996 9 0.6325 9 0.6325 9 0.99999975 9 0.99999975} PREDS {{259 0 0 0-2164 {}} {258 0 0 0-2163 {}}} SUCCS {{259 0 0 0-2166 {}}} CYCLES {}}
set a(0-2166) {AREA_SCORE {} NAME mult#3:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-291 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2165 {}}} SUCCS {{259 0 0 0-2167 {}} {258 0 0 0-2170 {}}} CYCLES {}}
set a(0-2167) {AREA_SCORE {} NAME mult#3:sel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-292 LOC {9 0.7312499 9 1.0 9 1.0 10 0.2500002} PREDS {{259 0 0 0-2166 {}}} SUCCS {{146 0 0 0-2168 {}} {146 0 0 0-2169 {}}} CYCLES {}}
set a(0-2168) {AREA_SCORE {} NAME butterFly#3:f2:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-293 LOC {9 0.7312499 10 0.2500002 10 0.2500002 10 0.2500002} PREDS {{146 0 0 0-2167 {}}} SUCCS {{259 0 0 0-2169 {}}} CYCLES {}}
set a(0-2169) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME mult#3:if:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-294 LOC {10 0.0 10 0.2500002 10 0.2500002 10 0.61374995 10 0.61374995} PREDS {{259 0 0 0-2168 {}} {146 0 0 0-2167 {}} {258 0 0 0-2162 {}}} SUCCS {{259 0 0 0-2170 {}}} CYCLES {}}
set a(0-2170) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME mult#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-295 LOC {10 0.36374989999999996 10 0.6137501 10 0.6137501 10 0.63624985 10 0.63624985} PREDS {{259 0 0 0-2169 {}} {258 0 0 0-2166 {}} {258 0 0 0-2162 {}} {258 0 0 0-1906 {}}} SUCCS {{259 0 0 0-2171 {}} {258 0 0 0-2189 {}}} CYCLES {}}
set a(0-2171) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#3:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-296 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 10 0.9999998499999999} PREDS {{259 0 0 0-2170 {}} {258 0 0 0-2133 {}}} SUCCS {{258 0 0 0-2173 {}} {258 0 0 0-2178 {}} {258 0 0 0-2179 {}}} CYCLES {}}
set a(0-2172) {AREA_SCORE {} NAME modulo_add#3:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-297 LOC {0 1.0 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {} SUCCS {{258 0 0 0-2174 {}}} CYCLES {}}
set a(0-2173) {AREA_SCORE {} NAME butterFly#3:not TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-298 LOC {10 0.7499998 11 0.1212501 11 0.1212501 11 0.1212501} PREDS {{258 0 0 0-2171 {}}} SUCCS {{259 0 0 0-2174 {}}} CYCLES {}}
set a(0-2174) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 8 NAME modulo_add#3:acc#1 TYPE ACCU DELAY {1.47 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-299 LOC {11 0.0 11 0.1212501 11 0.1212501 11 0.48874985000000004 11 0.48874985000000004} PREDS {{259 0 0 0-2173 {}} {258 0 0 0-2172 {}}} SUCCS {{259 0 0 0-2175 {}}} CYCLES {}}
set a(0-2175) {AREA_SCORE {} NAME modulo_add#3:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-300 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2174 {}}} SUCCS {{259 0 0 0-2176 {}} {258 0 0 0-2179 {}}} CYCLES {}}
set a(0-2176) {AREA_SCORE {} NAME modulo_add#3:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-301 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2175 {}}} SUCCS {{146 0 0 0-2177 {}} {146 0 0 0-2178 {}}} CYCLES {}}
set a(0-2177) {AREA_SCORE {} NAME butterFly#3:not#1 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-302 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{146 0 0 0-2176 {}}} SUCCS {{259 0 0 0-2178 {}}} CYCLES {}}
set a(0-2178) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_add#3:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-303 LOC {11 0.3675 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2177 {}} {146 0 0 0-2176 {}} {258 0 0 0-2171 {}}} SUCCS {{259 0 0 0-2179 {}}} CYCLES {}}
set a(0-2179) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_add#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-304 LOC {11 0.7312499 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2178 {}} {258 0 0 0-2175 {}} {258 0 0 0-2171 {}} {258 0 0 0-1905 {}}} SUCCS {{258 0 0 0-2185 {}} {258 0 0 0-2188 {}}} CYCLES {}}
set a(0-2180) {AREA_SCORE {} NAME INNER_LOOP:r:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-305 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2181 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2181) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#27 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-306 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2180 {}}} SUCCS {{259 0 0 0-2182 {}}} CYCLES {}}
set a(0-2182) {AREA_SCORE {} NAME butterFly#3:switch TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-307 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2181 {}}} SUCCS {{146 0 0 0-2183 {}} {146 0 0 0-2184 {}} {130 0 0 0-2185 {}} {146 0 0 0-2186 {}} {146 0 0 0-2187 {}} {130 0 0 0-2188 {}}} CYCLES {}}
set a(0-2183) {AREA_SCORE {} NAME INNER_LOOP:r:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-308 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2182 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2184 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2184) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#122 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-309 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2183 {}} {146 0 0 0-2182 {}}} SUCCS {{259 0 0 0-2185 {}}} CYCLES {}}
set a(0-2185) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-310 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2185 {}} {259 0 0 0-2184 {}} {130 0 0 0-2182 {}} {258 0 0 0-2179 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2185 {}}} CYCLES {}}
set a(0-2186) {AREA_SCORE {} NAME INNER_LOOP:r:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-311 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2182 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2187 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2187) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#126 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-312 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2186 {}} {146 0 0 0-2182 {}}} SUCCS {{259 0 0 0-2188 {}}} CYCLES {}}
set a(0-2188) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-313 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2188 {}} {259 0 0 0-2187 {}} {130 0 0 0-2182 {}} {258 0 0 0-2179 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2188 {}}} CYCLES {}}
set a(0-2189) {AREA_SCORE {} NAME butterFly#3:f2:not#2 TYPE NOT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-314 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 11 0.1250002} PREDS {{258 0 0 0-2170 {}}} SUCCS {{259 0 0 0-2190 {}}} CYCLES {}}
set a(0-2190) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME butterFly#3:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-315 LOC {10 0.3862499 10 0.6362500999999999 10 0.6362500999999999 10 0.9999998499999999 11 0.48874995} PREDS {{259 0 0 0-2189 {}} {258 0 0 0-2133 {}}} SUCCS {{259 0 0 0-2191 {}} {258 0 0 0-2193 {}} {258 0 0 0-2196 {}} {258 0 0 0-2200 {}}} CYCLES {}}
set a(0-2191) {AREA_SCORE {} NAME operator<<32,true>#3:slc()(32) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-316 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2190 {}}} SUCCS {{259 0 0 0-2192 {}}} CYCLES {}}
set a(0-2192) {AREA_SCORE {} NAME modulo_sub#3:qsel TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-317 LOC {10 0.7499998 10 1.0 10 1.0 11 0.48875009999999997} PREDS {{259 0 0 0-2191 {}}} SUCCS {{146 0 0 0-2193 {}} {146 0 0 0-2194 {}} {146 0 0 0-2195 {}} {146 0 0 0-2196 {}} {146 0 0 0-2197 {}}} CYCLES {}}
set a(0-2193) {AREA_SCORE {} NAME modulo_sub#3:qif:slc(modulo_sub:base#3)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-318 LOC {10 0.7499998 11 0.0 11 0.0 11 0.48875009999999997} PREDS {{146 0 0 0-2192 {}} {258 0 0 0-2190 {}}} SUCCS {{259 0 0 0-2194 {}}} CYCLES {}}
set a(0-2194) {AREA_SCORE {} NAME modulo_sub#3:qif:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-319 LOC {10 0.7499998 11 0.48875009999999997 11 0.48875009999999997 11 0.48875009999999997} PREDS {{259 0 0 0-2193 {}} {146 0 0 0-2192 {}}} SUCCS {{259 0 0 0-2195 {}}} CYCLES {}}
set a(0-2195) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 24 NAME modulo_sub#3:qif:acc TYPE ACCU DELAY {1.45 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-320 LOC {11 0.0 11 0.48875009999999997 11 0.48875009999999997 11 0.85249985 11 0.85249985} PREDS {{259 0 0 0-2194 {}} {146 0 0 0-2192 {}}} SUCCS {{258 0 0 0-2201 {}}} CYCLES {}}
set a(0-2196) {AREA_SCORE {} NAME modulo_sub#3:qelse:slc(modulo_sub:base#3)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-321 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{146 0 0 0-2192 {}} {258 0 0 0-2190 {}}} SUCCS {{259 0 0 0-2197 {}}} CYCLES {}}
set a(0-2197) {AREA_SCORE {} NAME modulo_sub#3:qelse:conc TYPE CONCATENATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-322 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2196 {}} {146 0 0 0-2192 {}}} SUCCS {{259 0 0 0-2198 {}}} CYCLES {}}
set a(0-2198) {AREA_SCORE {} NAME modulo_sub#3:slc(modulo_sub#3:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-323 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{259 0 0 0-2197 {}} {258 0 0 0-1903 {}}} SUCCS {{259 0 0 0-2199 {}}} CYCLES {}}
set a(0-2199) {AREA_SCORE {} NAME modulo_sub#3:exu TYPE PADZEROES PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-324 LOC {10 0.7499998 11 0.8524999999999999 11 0.8524999999999999 11 0.8524999999999999} PREDS {{259 0 0 0-2198 {}}} SUCCS {{258 0 0 0-2201 {}}} CYCLES {}}
set a(0-2200) {AREA_SCORE {} NAME operator<<32,true>#3:slc()(32)#1 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-325 LOC {10 0.7499998 11 0.0 11 0.0 11 0.8524999999999999} PREDS {{258 0 0 0-2190 {}}} SUCCS {{259 0 0 0-2201 {}}} CYCLES {}}
set a(0-2201) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME modulo_sub#3:mux TYPE MUX DELAY {0.09 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-326 LOC {11 0.36374989999999996 11 0.8524999999999999 11 0.8524999999999999 11 0.87499975 11 0.87499975} PREDS {{259 0 0 0-2200 {}} {258 0 0 0-2199 {}} {258 0 0 0-2195 {}} {258 0 0 0-1904 {}}} SUCCS {{258 0 0 0-2207 {}} {258 0 0 0-2210 {}}} CYCLES {}}
set a(0-2202) {AREA_SCORE {} NAME INNER_LOOP:r:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-327 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2203 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2203) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#28 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-328 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2202 {}}} SUCCS {{259 0 0 0-2204 {}}} CYCLES {}}
set a(0-2204) {AREA_SCORE {} NAME butterFly#3:switch#1 TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-329 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-2203 {}}} SUCCS {{146 0 0 0-2205 {}} {146 0 0 0-2206 {}} {130 0 0 0-2207 {}} {146 0 0 0-2208 {}} {146 0 0 0-2209 {}} {130 0 0 0-2210 {}}} CYCLES {}}
set a(0-2205) {AREA_SCORE {} NAME INNER_LOOP:r:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-330 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2204 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2206 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2206) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#145 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-331 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2205 {}} {146 0 0 0-2204 {}}} SUCCS {{259 0 0 0-2207 {}}} CYCLES {}}
set a(0-2207) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(18,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(1)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-332 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2207 {}} {259 0 0 0-2206 {}} {130 0 0 0-2204 {}} {258 0 0 0-2201 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2207 {}}} CYCLES {}}
set a(0-2208) {AREA_SCORE {} NAME INNER_LOOP:r:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-333 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{146 0 0 0-2204 {}} {262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2209 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2209) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#8 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-334 LOC {0 1.0 1 0.0 1 0.0 11 0.875} PREDS {{259 0 0 0-2208 {}} {146 0 0 0-2204 {}}} SUCCS {{259 0 0 0-2210 {}}} CYCLES {}}
set a(0-2210) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(22,8,32,256,256,32,1) QUANTITY 1 NAME butterFly#3:write_mem(yt:rsc(1)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-335 LOC {11 1.0 11 0.9 11 1.0 12 0.0249997500000001 12 0.0249997500000001} PREDS {{262 0 0 0-2210 {}} {259 0 0 0-2209 {}} {130 0 0 0-2204 {}} {258 0 0 0-2201 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-2210 {}}} CYCLES {}}
set a(0-2211) {AREA_SCORE {} NAME INNER_LOOP:r:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-336 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.5825001} PREDS {{262 0 0 0-2218 {}}} SUCCS {{259 0 0 0-2212 {}} {256 0 0 0-2218 {}}} CYCLES {}}
set a(0-2212) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(8-0)#4 TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-337 LOC {0 1.0 1 0.0 1 0.0 2 0.5825001} PREDS {{259 0 0 0-2211 {}}} SUCCS {{259 0 0 0-2213 {}}} CYCLES {}}
set a(0-2213) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME operator+=<20,false>:acc TYPE ACCU DELAY {1.11 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-338 LOC {1 0.0 1 0.7225001 1 0.7225001 1 0.99999985 2 0.8599998499999999} PREDS {{259 0 0 0-2212 {}}} SUCCS {{259 0 0 0-2214 {}} {258 0 0 0-2218 {}}} CYCLES {}}
set a(0-2214) {AREA_SCORE {} NAME INNER_LOOP:r:slc(INNER_LOOP:r(11:2))(9) TYPE READSLICE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-339 LOC {1 0.27749989999999997 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-2213 {}}} SUCCS {{259 0 0 0-2215 {}}} CYCLES {}}
set a(0-2215) {AREA_SCORE {} NAME INNER_LOOP:r:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-340 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-2214 {}} {256 0 0 0-1902 {}} {132 0 0 0-2220 {}}} SUCCS {{260 0 0 0-1902 {}} {259 0 0 0-2216 {}} {258 0 0 0-2219 {}}} CYCLES {}}
set a(0-2216) {AREA_SCORE {} NAME INNER_LOOP:r:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-341 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-2215 {}}} SUCCS {{260 0 0 0-1902 {}} {259 0 0 0-2217 {}}} CYCLES {}}
set a(0-2217) {AREA_SCORE {} NAME INNER_LOOP:r:select TYPE SELECT PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-342 LOC {1 0.27749989999999997 1 1.0 1 1.0 2 0.86} PREDS {{259 0 0 0-2216 {}}} SUCCS {{131 0 0 0-2218 {}}} CYCLES {}}
set a(0-2218) {AREA_SCORE {} NAME asn(INNER_LOOP:r(11:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 2 0.86} PREDS {{260 0 0 0-2218 {}} {131 0 0 0-2217 {}} {258 0 0 0-2213 {}} {256 0 0 0-2211 {}} {256 0 0 0-2208 {}} {256 0 0 0-2205 {}} {256 0 0 0-2202 {}} {256 0 0 0-2186 {}} {256 0 0 0-2183 {}} {256 0 0 0-2180 {}} {256 0 0 0-2134 {}} {256 0 0 0-2131 {}} {256 0 0 0-2128 {}} {256 0 0 0-2125 {}} {256 0 0 0-2122 {}} {256 0 0 0-2106 {}} {256 0 0 0-2103 {}} {256 0 0 0-2100 {}} {256 0 0 0-2064 {}} {256 0 0 0-2061 {}} {256 0 0 0-2058 {}} {256 0 0 0-2055 {}} {256 0 0 0-2052 {}} {256 0 0 0-2036 {}} {256 0 0 0-2033 {}} {256 0 0 0-2030 {}} {256 0 0 0-1994 {}} {256 0 0 0-1991 {}} {256 0 0 0-1988 {}} {256 0 0 0-1985 {}} {256 0 0 0-1982 {}} {256 0 0 0-1966 {}} {256 0 0 0-1963 {}} {256 0 0 0-1960 {}} {256 0 0 0-1932 {}} {256 0 0 0-1928 {}} {256 0 0 0-1925 {}} {132 0 0 0-2220 {}}} SUCCS {{262 0 0 0-1925 {}} {262 0 0 0-1928 {}} {262 0 0 0-1932 {}} {262 0 0 0-1960 {}} {262 0 0 0-1963 {}} {262 0 0 0-1966 {}} {262 0 0 0-1982 {}} {262 0 0 0-1985 {}} {262 0 0 0-1988 {}} {262 0 0 0-1991 {}} {262 0 0 0-1994 {}} {262 0 0 0-2030 {}} {262 0 0 0-2033 {}} {262 0 0 0-2036 {}} {262 0 0 0-2052 {}} {262 0 0 0-2055 {}} {262 0 0 0-2058 {}} {262 0 0 0-2061 {}} {262 0 0 0-2064 {}} {262 0 0 0-2100 {}} {262 0 0 0-2103 {}} {262 0 0 0-2106 {}} {262 0 0 0-2122 {}} {262 0 0 0-2125 {}} {262 0 0 0-2128 {}} {262 0 0 0-2131 {}} {262 0 0 0-2134 {}} {262 0 0 0-2180 {}} {262 0 0 0-2183 {}} {262 0 0 0-2186 {}} {262 0 0 0-2202 {}} {262 0 0 0-2205 {}} {262 0 0 0-2208 {}} {262 0 0 0-2211 {}} {260 0 0 0-2218 {}}} CYCLES {}}
set a(0-2219) {AREA_SCORE {} NAME INNER_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-343 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0 0-2215 {}}} SUCCS {{260 0 0 0-1902 {}} {259 0 0 0-2220 {}}} CYCLES {}}
set a(0-2220) {AREA_SCORE {} NAME INNER_LOOP:break(INNER_LOOP) TYPE TERMINATE PAR 0-1890 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-344 LOC {1 0.27749989999999997 1 1.0 1 1.0 3 1.0} PREDS {{259 0 0 0-2219 {}}} SUCCS {{132 0 0 0-1902 {}} {132 0 0 0-1965 {}} {132 0 0 0-1968 {}} {132 0 0 0-1987 {}} {132 0 0 0-1990 {}} {132 0 0 0-2035 {}} {132 0 0 0-2038 {}} {132 0 0 0-2057 {}} {132 0 0 0-2060 {}} {132 0 0 0-2105 {}} {132 0 0 0-2108 {}} {132 0 0 0-2127 {}} {132 0 0 0-2130 {}} {132 0 0 0-2185 {}} {132 0 0 0-2188 {}} {132 0 0 0-2207 {}} {132 0 0 0-2210 {}} {132 0 0 0-2215 {}} {132 0 0 0-2218 {}}} CYCLES {}}
set a(0-1890) {CHI {0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063 0-2064 0-2065 0-2066 0-2067 0-2068 0-2069 0-2070 0-2071 0-2072 0-2073 0-2074 0-2075 0-2076 0-2077 0-2078 0-2079 0-2080 0-2081 0-2082 0-2083 0-2084 0-2085 0-2086 0-2087 0-2088 0-2089 0-2090 0-2091 0-2092 0-2093 0-2094 0-2095 0-2096 0-2097 0-2098 0-2099 0-2100 0-2101 0-2102 0-2103 0-2104 0-2105 0-2106 0-2107 0-2108 0-2109 0-2110 0-2111 0-2112 0-2113 0-2114 0-2115 0-2116 0-2117 0-2118 0-2119 0-2120 0-2121 0-2122 0-2123 0-2124 0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2132 0-2133 0-2134 0-2135 0-2136 0-2137 0-2138 0-2139 0-2140 0-2141 0-2142 0-2143 0-2144 0-2145 0-2146 0-2147 0-2148 0-2149 0-2150 0-2151 0-2152 0-2153 0-2154 0-2155 0-2156 0-2157 0-2158 0-2159 0-2160 0-2161 0-2162 0-2163 0-2164 0-2165 0-2166 0-2167 0-2168 0-2169 0-2170 0-2171 0-2172 0-2173 0-2174 0-2175 0-2176 0-2177 0-2178 0-2179 0-2180 0-2181 0-2182 0-2183 0-2184 0-2185 0-2186 0-2187 0-2188 0-2189 0-2190 0-2191 0-2192 0-2193 0-2194 0-2195 0-2196 0-2197 0-2198 0-2199 0-2200 0-2201 0-2202 0-2203 0-2204 0-2205 0-2206 0-2207 0-2208 0-2209 0-2210 0-2211 0-2212 0-2213 0-2214 0-2215 0-2216 0-2217 0-2218 0-2219 0-2220} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 12 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 12.0 CYCLES_IN 523 TOTAL_CYCLES_IN 6799 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 6799 NAME INNER_LOOP TYPE LOOP DELAY {34000.00 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-345 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1901 {}} {258 0 0 0-1900 {}} {130 0 0 0-1899 {}} {64 0 0 0-1898 {}}} SUCCS {{772 0 0 0-1901 {}} {131 0 0 0-2221 {}} {258 0 0 0-1891 {}}} CYCLES {}}
set a(0-2221) {AREA_SCORE {} NAME cpyVec:for:i:asn(cpyVec:for:i(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-346 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1890 {}} {772 0 0 0-1891 {}}} SUCCS {{259 0 0 0-1891 {}}} CYCLES {}}
set a(0-2222) {AREA_SCORE {} NAME cpyVec:for:asn(exit:cpyVec:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-347 LOC {0 1.0 1 1.0 1 1.0 1 1.0 2 1.0} PREDS {{132 0 0 0-2368 {}} {260 0 0 0-2367 {}} {260 0 0 0-2364 {}} {260 0 0 0-2363 {}}} SUCCS {{256 0 0 0-2363 {}}} CYCLES {}}
set a(0-2223) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-348 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2355 {}}} CYCLES {}}
set a(0-2224) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-349 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2355 {}}} CYCLES {}}
set a(0-2225) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-350 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2340 {}}} CYCLES {}}
set a(0-2226) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-351 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2340 {}}} CYCLES {}}
set a(0-2227) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-352 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2325 {}}} CYCLES {}}
set a(0-2228) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-353 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2325 {}}} CYCLES {}}
set a(0-2229) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-354 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2310 {}}} CYCLES {}}
set a(0-2230) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-355 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2310 {}}} CYCLES {}}
set a(0-2231) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-356 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2295 {}}} CYCLES {}}
set a(0-2232) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-357 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2295 {}}} CYCLES {}}
set a(0-2233) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-358 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2280 {}}} CYCLES {}}
set a(0-2234) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-359 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2280 {}}} CYCLES {}}
set a(0-2235) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-360 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2265 {}}} CYCLES {}}
set a(0-2236) {AREA_SCORE {} NAME cpyVec:for:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-361 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2265 {}}} CYCLES {}}
set a(0-2237) {AREA_SCORE {} NAME cpyVec:for:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-362 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2250 {}}} CYCLES {}}
set a(0-2238) {AREA_SCORE {} NAME cpyVec:for:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-363 LOC {0 1.0 2 0.6699999999999999 2 0.6699999999999999 2 0.6699999999999999 2 0.8524999999999999} PREDS {} SUCCS {{258 0 0 0-2250 {}}} CYCLES {}}
set a(0-2239) {AREA_SCORE {} NAME cpyVec:for:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-364 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2240 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2240) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#161 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-365 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2239 {}}} SUCCS {{259 0 0 0-2241 {}}} CYCLES {}}
set a(0-2241) {AREA_SCORE {} NAME cpyVec:for:switch TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-366 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2240 {}}} SUCCS {{146 0 0 0-2242 {}} {146 0 0 0-2243 {}} {146 0 0 0-2244 {}} {146 0 0 0-2245 {}} {146 0 0 0-2246 {}} {146 0 0 0-2247 {}}} CYCLES {}}
set a(0-2242) {AREA_SCORE {} NAME cpyVec:for:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-367 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2241 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2243 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2243) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#34 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-368 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2242 {}} {146 0 0 0-2241 {}}} SUCCS {{259 0 0 0-2244 {}}} CYCLES {}}
set a(0-2244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-369 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2243 {}} {146 0 0 0-2241 {}}} SUCCS {{258 0 0 0-2250 {}}} CYCLES {}}
set a(0-2245) {AREA_SCORE {} NAME cpyVec:for:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-370 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2241 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2246 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2246) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#42 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-371 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2245 {}} {146 0 0 0-2241 {}}} SUCCS {{259 0 0 0-2247 {}}} CYCLES {}}
set a(0-2247) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(15,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(0).@) TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-372 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2246 {}} {146 0 0 0-2241 {}}} SUCCS {{258 0 0 0-2250 {}}} CYCLES {}}
set a(0-2248) {AREA_SCORE {} NAME cpyVec:for:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-373 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2249 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2249) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0) TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-374 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2248 {}}} SUCCS {{259 0 0 0-2250 {}}} CYCLES {}}
set a(0-2250) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-375 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2249 {}} {258 0 0 0-2247 {}} {258 0 0 0-2244 {}} {258 0 0 0-2238 {}} {258 0 0 0-2237 {}}} SUCCS {{258 0 0 0-2253 {}}} CYCLES {}}
set a(0-2251) {AREA_SCORE {} NAME cpyVec:for:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-376 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2252 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2252) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#1 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-377 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2251 {}}} SUCCS {{259 0 0 0-2253 {}}} CYCLES {}}
set a(0-2253) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(23,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-378 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2253 {}} {259 0 0 0-2252 {}} {258 0 0 0-2250 {}} {132 0 0 0-2368 {}} {80 0 0 0-2358 {}} {80 0 0 0-2343 {}} {80 0 0 0-2328 {}} {80 0 0 0-2313 {}} {80 0 0 0-2298 {}} {80 0 0 0-2283 {}} {80 0 0 0-2268 {}}} SUCCS {{262 0 0 0-2253 {}} {80 0 0 0-2268 {}} {80 0 0 0-2283 {}} {80 0 0 0-2298 {}} {80 0 0 0-2313 {}} {80 0 0 0-2328 {}} {80 0 0 0-2343 {}} {80 0 0 0-2358 {}}} CYCLES {}}
set a(0-2254) {AREA_SCORE {} NAME cpyVec:for:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-379 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2255 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2255) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#162 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-380 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2254 {}}} SUCCS {{259 0 0 0-2256 {}}} CYCLES {}}
set a(0-2256) {AREA_SCORE {} NAME cpyVec:for:switch#1 TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-381 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2255 {}}} SUCCS {{146 0 0 0-2257 {}} {146 0 0 0-2258 {}} {146 0 0 0-2259 {}} {146 0 0 0-2260 {}} {146 0 0 0-2261 {}} {146 0 0 0-2262 {}}} CYCLES {}}
set a(0-2257) {AREA_SCORE {} NAME cpyVec:for:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-382 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2256 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2258 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2258) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#51 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-383 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2257 {}} {146 0 0 0-2256 {}}} SUCCS {{259 0 0 0-2259 {}}} CYCLES {}}
set a(0-2259) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-384 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2258 {}} {146 0 0 0-2256 {}}} SUCCS {{258 0 0 0-2265 {}}} CYCLES {}}
set a(0-2260) {AREA_SCORE {} NAME cpyVec:for:i:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-385 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2256 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2261 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2261) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#59 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-386 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2260 {}} {146 0 0 0-2256 {}}} SUCCS {{259 0 0 0-2262 {}}} CYCLES {}}
set a(0-2262) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(16,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(1).@)#1 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-387 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2261 {}} {146 0 0 0-2256 {}}} SUCCS {{258 0 0 0-2265 {}}} CYCLES {}}
set a(0-2263) {AREA_SCORE {} NAME cpyVec:for:i:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-388 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2264 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2264) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-389 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2263 {}}} SUCCS {{259 0 0 0-2265 {}}} CYCLES {}}
set a(0-2265) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#1 TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-390 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2264 {}} {258 0 0 0-2262 {}} {258 0 0 0-2259 {}} {258 0 0 0-2236 {}} {258 0 0 0-2235 {}}} SUCCS {{258 0 0 0-2268 {}}} CYCLES {}}
set a(0-2266) {AREA_SCORE {} NAME cpyVec:for:i:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-391 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2267 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2267) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#3 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-392 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2266 {}}} SUCCS {{259 0 0 0-2268 {}}} CYCLES {}}
set a(0-2268) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(24,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-393 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2268 {}} {259 0 0 0-2267 {}} {258 0 0 0-2265 {}} {80 0 0 0-2253 {}} {132 0 0 0-2368 {}}} SUCCS {{80 0 0 0-2253 {}} {262 0 0 0-2268 {}}} CYCLES {}}
set a(0-2269) {AREA_SCORE {} NAME cpyVec:for:i:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-394 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2270 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2270) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#163 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-395 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2269 {}}} SUCCS {{259 0 0 0-2271 {}}} CYCLES {}}
set a(0-2271) {AREA_SCORE {} NAME cpyVec:for:switch#2 TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-396 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2270 {}}} SUCCS {{146 0 0 0-2272 {}} {146 0 0 0-2273 {}} {146 0 0 0-2274 {}} {146 0 0 0-2275 {}} {146 0 0 0-2276 {}} {146 0 0 0-2277 {}}} CYCLES {}}
set a(0-2272) {AREA_SCORE {} NAME cpyVec:for:i:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-397 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2271 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2273 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2273) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#68 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-398 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2272 {}} {146 0 0 0-2271 {}}} SUCCS {{259 0 0 0-2274 {}}} CYCLES {}}
set a(0-2274) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-399 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2273 {}} {146 0 0 0-2271 {}}} SUCCS {{258 0 0 0-2280 {}}} CYCLES {}}
set a(0-2275) {AREA_SCORE {} NAME cpyVec:for:i:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-400 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2271 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2276 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2276) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#76 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-401 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2275 {}} {146 0 0 0-2271 {}}} SUCCS {{259 0 0 0-2277 {}}} CYCLES {}}
set a(0-2277) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(17,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(2).@)#2 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-402 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2276 {}} {146 0 0 0-2271 {}}} SUCCS {{258 0 0 0-2280 {}}} CYCLES {}}
set a(0-2278) {AREA_SCORE {} NAME cpyVec:for:i:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-403 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2279 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2279) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#11 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-404 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2278 {}}} SUCCS {{259 0 0 0-2280 {}}} CYCLES {}}
set a(0-2280) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#2 TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-405 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2279 {}} {258 0 0 0-2277 {}} {258 0 0 0-2274 {}} {258 0 0 0-2234 {}} {258 0 0 0-2233 {}}} SUCCS {{258 0 0 0-2283 {}}} CYCLES {}}
set a(0-2281) {AREA_SCORE {} NAME cpyVec:for:i:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-406 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2282 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2282) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-407 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2281 {}}} SUCCS {{259 0 0 0-2283 {}}} CYCLES {}}
set a(0-2283) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(25,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-408 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2283 {}} {259 0 0 0-2282 {}} {258 0 0 0-2280 {}} {80 0 0 0-2253 {}} {132 0 0 0-2368 {}}} SUCCS {{80 0 0 0-2253 {}} {262 0 0 0-2283 {}}} CYCLES {}}
set a(0-2284) {AREA_SCORE {} NAME cpyVec:for:i:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-409 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2285 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2285) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#164 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-410 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2284 {}}} SUCCS {{259 0 0 0-2286 {}}} CYCLES {}}
set a(0-2286) {AREA_SCORE {} NAME cpyVec:for:switch#3 TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-411 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2285 {}}} SUCCS {{146 0 0 0-2287 {}} {146 0 0 0-2288 {}} {146 0 0 0-2289 {}} {146 0 0 0-2290 {}} {146 0 0 0-2291 {}} {146 0 0 0-2292 {}}} CYCLES {}}
set a(0-2287) {AREA_SCORE {} NAME cpyVec:for:i:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-412 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2286 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2288 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2288) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#85 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-413 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2287 {}} {146 0 0 0-2286 {}}} SUCCS {{259 0 0 0-2289 {}}} CYCLES {}}
set a(0-2289) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-414 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2288 {}} {146 0 0 0-2286 {}}} SUCCS {{258 0 0 0-2295 {}}} CYCLES {}}
set a(0-2290) {AREA_SCORE {} NAME cpyVec:for:i:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-415 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2286 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2291 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2291) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#93 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-416 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2290 {}} {146 0 0 0-2286 {}}} SUCCS {{259 0 0 0-2292 {}}} CYCLES {}}
set a(0-2292) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(18,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(3).@)#3 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-417 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2291 {}} {146 0 0 0-2286 {}}} SUCCS {{258 0 0 0-2295 {}}} CYCLES {}}
set a(0-2293) {AREA_SCORE {} NAME cpyVec:for:i:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-418 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2294 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2294) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#12 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-419 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2293 {}}} SUCCS {{259 0 0 0-2295 {}}} CYCLES {}}
set a(0-2295) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#3 TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-420 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2294 {}} {258 0 0 0-2292 {}} {258 0 0 0-2289 {}} {258 0 0 0-2232 {}} {258 0 0 0-2231 {}}} SUCCS {{258 0 0 0-2298 {}}} CYCLES {}}
set a(0-2296) {AREA_SCORE {} NAME cpyVec:for:i:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-421 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2297 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2297) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#5 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-422 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2296 {}}} SUCCS {{259 0 0 0-2298 {}}} CYCLES {}}
set a(0-2298) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(26,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-423 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2298 {}} {259 0 0 0-2297 {}} {258 0 0 0-2295 {}} {80 0 0 0-2253 {}} {132 0 0 0-2368 {}}} SUCCS {{80 0 0 0-2253 {}} {262 0 0 0-2298 {}}} CYCLES {}}
set a(0-2299) {AREA_SCORE {} NAME cpyVec:for:i:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-424 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2300 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2300) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#165 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-425 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2299 {}}} SUCCS {{259 0 0 0-2301 {}}} CYCLES {}}
set a(0-2301) {AREA_SCORE {} NAME cpyVec:for:switch#4 TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-426 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2300 {}}} SUCCS {{146 0 0 0-2302 {}} {146 0 0 0-2303 {}} {146 0 0 0-2304 {}} {146 0 0 0-2305 {}} {146 0 0 0-2306 {}} {146 0 0 0-2307 {}}} CYCLES {}}
set a(0-2302) {AREA_SCORE {} NAME cpyVec:for:i:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-427 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2301 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2303 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2303) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#102 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-428 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2302 {}} {146 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2304 {}}} CYCLES {}}
set a(0-2304) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-429 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2303 {}} {146 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2310 {}}} CYCLES {}}
set a(0-2305) {AREA_SCORE {} NAME cpyVec:for:i:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-430 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2301 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2306 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2306) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#110 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-431 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2305 {}} {146 0 0 0-2301 {}}} SUCCS {{259 0 0 0-2307 {}}} CYCLES {}}
set a(0-2307) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(19,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(4).@)#4 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-432 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2306 {}} {146 0 0 0-2301 {}}} SUCCS {{258 0 0 0-2310 {}}} CYCLES {}}
set a(0-2308) {AREA_SCORE {} NAME cpyVec:for:i:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-433 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2309 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2309) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#13 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-434 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2308 {}}} SUCCS {{259 0 0 0-2310 {}}} CYCLES {}}
set a(0-2310) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#4 TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-435 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2309 {}} {258 0 0 0-2307 {}} {258 0 0 0-2304 {}} {258 0 0 0-2230 {}} {258 0 0 0-2229 {}}} SUCCS {{258 0 0 0-2313 {}}} CYCLES {}}
set a(0-2311) {AREA_SCORE {} NAME cpyVec:for:i:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-436 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2312 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2312) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#6 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-437 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2311 {}}} SUCCS {{259 0 0 0-2313 {}}} CYCLES {}}
set a(0-2313) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(27,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(4).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-438 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2313 {}} {259 0 0 0-2312 {}} {258 0 0 0-2310 {}} {80 0 0 0-2253 {}} {132 0 0 0-2368 {}}} SUCCS {{80 0 0 0-2253 {}} {262 0 0 0-2313 {}}} CYCLES {}}
set a(0-2314) {AREA_SCORE {} NAME cpyVec:for:i:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-439 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2315 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2315) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#166 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-440 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2314 {}}} SUCCS {{259 0 0 0-2316 {}}} CYCLES {}}
set a(0-2316) {AREA_SCORE {} NAME cpyVec:for:switch#5 TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-441 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2315 {}}} SUCCS {{146 0 0 0-2317 {}} {146 0 0 0-2318 {}} {146 0 0 0-2319 {}} {146 0 0 0-2320 {}} {146 0 0 0-2321 {}} {146 0 0 0-2322 {}}} CYCLES {}}
set a(0-2317) {AREA_SCORE {} NAME cpyVec:for:i:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-442 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2316 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2318 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2318) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#119 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-443 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2317 {}} {146 0 0 0-2316 {}}} SUCCS {{259 0 0 0-2319 {}}} CYCLES {}}
set a(0-2319) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-444 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2318 {}} {146 0 0 0-2316 {}}} SUCCS {{258 0 0 0-2325 {}}} CYCLES {}}
set a(0-2320) {AREA_SCORE {} NAME cpyVec:for:i:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-445 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2316 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2321 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2321) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#127 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-446 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2320 {}} {146 0 0 0-2316 {}}} SUCCS {{259 0 0 0-2322 {}}} CYCLES {}}
set a(0-2322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(20,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(5).@)#5 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-447 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2321 {}} {146 0 0 0-2316 {}}} SUCCS {{258 0 0 0-2325 {}}} CYCLES {}}
set a(0-2323) {AREA_SCORE {} NAME cpyVec:for:i:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-448 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2324 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2324) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#14 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-449 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2323 {}}} SUCCS {{259 0 0 0-2325 {}}} CYCLES {}}
set a(0-2325) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#5 TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-450 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2324 {}} {258 0 0 0-2322 {}} {258 0 0 0-2319 {}} {258 0 0 0-2228 {}} {258 0 0 0-2227 {}}} SUCCS {{258 0 0 0-2328 {}}} CYCLES {}}
set a(0-2326) {AREA_SCORE {} NAME cpyVec:for:i:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2327 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2327) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-452 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2326 {}}} SUCCS {{259 0 0 0-2328 {}}} CYCLES {}}
set a(0-2328) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(28,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(5).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-453 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2328 {}} {259 0 0 0-2327 {}} {258 0 0 0-2325 {}} {80 0 0 0-2253 {}} {132 0 0 0-2368 {}}} SUCCS {{80 0 0 0-2253 {}} {262 0 0 0-2328 {}}} CYCLES {}}
set a(0-2329) {AREA_SCORE {} NAME cpyVec:for:i:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-454 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2330 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2330) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#167 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-455 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2329 {}}} SUCCS {{259 0 0 0-2331 {}}} CYCLES {}}
set a(0-2331) {AREA_SCORE {} NAME cpyVec:for:switch#6 TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-456 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2330 {}}} SUCCS {{146 0 0 0-2332 {}} {146 0 0 0-2333 {}} {146 0 0 0-2334 {}} {146 0 0 0-2335 {}} {146 0 0 0-2336 {}} {146 0 0 0-2337 {}}} CYCLES {}}
set a(0-2332) {AREA_SCORE {} NAME cpyVec:for:i:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-457 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2331 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2333 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2333) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#136 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-458 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2332 {}} {146 0 0 0-2331 {}}} SUCCS {{259 0 0 0-2334 {}}} CYCLES {}}
set a(0-2334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-459 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2333 {}} {146 0 0 0-2331 {}}} SUCCS {{258 0 0 0-2340 {}}} CYCLES {}}
set a(0-2335) {AREA_SCORE {} NAME cpyVec:for:i:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-460 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2331 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2336 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2336) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#144 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-461 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2335 {}} {146 0 0 0-2331 {}}} SUCCS {{259 0 0 0-2337 {}}} CYCLES {}}
set a(0-2337) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(21,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(6).@)#6 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-462 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2336 {}} {146 0 0 0-2331 {}}} SUCCS {{258 0 0 0-2340 {}}} CYCLES {}}
set a(0-2338) {AREA_SCORE {} NAME cpyVec:for:i:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-463 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2339 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2339) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-464 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2338 {}}} SUCCS {{259 0 0 0-2340 {}}} CYCLES {}}
set a(0-2340) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#6 TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-465 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2339 {}} {258 0 0 0-2337 {}} {258 0 0 0-2334 {}} {258 0 0 0-2226 {}} {258 0 0 0-2225 {}}} SUCCS {{258 0 0 0-2343 {}}} CYCLES {}}
set a(0-2341) {AREA_SCORE {} NAME cpyVec:for:i:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-466 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2342 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2342) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#8 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-467 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2341 {}}} SUCCS {{259 0 0 0-2343 {}}} CYCLES {}}
set a(0-2343) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(29,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(6).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-468 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2343 {}} {259 0 0 0-2342 {}} {258 0 0 0-2340 {}} {80 0 0 0-2253 {}} {132 0 0 0-2368 {}}} SUCCS {{80 0 0 0-2253 {}} {262 0 0 0-2343 {}}} CYCLES {}}
set a(0-2344) {AREA_SCORE {} NAME cpyVec:for:i:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-469 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2345 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2345) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#168 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-470 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2344 {}}} SUCCS {{259 0 0 0-2346 {}}} CYCLES {}}
set a(0-2346) {AREA_SCORE {} NAME cpyVec:for:switch#7 TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-471 LOC {0 1.0 0 1.0 0 1.0 1 0.875} PREDS {{259 0 0 0-2345 {}}} SUCCS {{146 0 0 0-2347 {}} {146 0 0 0-2348 {}} {146 0 0 0-2349 {}} {146 0 0 0-2350 {}} {146 0 0 0-2351 {}} {146 0 0 0-2352 {}}} CYCLES {}}
set a(0-2347) {AREA_SCORE {} NAME cpyVec:for:i:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-472 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2346 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2348 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2348) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#153 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-473 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2347 {}} {146 0 0 0-2346 {}}} SUCCS {{259 0 0 0-2349 {}}} CYCLES {}}
set a(0-2349) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-474 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2348 {}} {146 0 0 0-2346 {}}} SUCCS {{258 0 0 0-2355 {}}} CYCLES {}}
set a(0-2350) {AREA_SCORE {} NAME cpyVec:for:i:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-475 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{146 0 0 0-2346 {}} {262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2351 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2351) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#31 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-476 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0 0-2350 {}} {146 0 0 0-2346 {}}} SUCCS {{259 0 0 0-2352 {}}} CYCLES {}}
set a(0-2352) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(22,8,32,256,256,32,1) QUANTITY 1 NAME cpyVec:for:read_mem(yt:rsc(1)(7).@)#7 TYPE MEMORYREAD DELAY {2.68 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-477 LOC {1 1.0 1 0.9 1 1.0 2 0.6699997500000001 2 0.6699997500000001} PREDS {{259 0 0 0-2351 {}} {146 0 0 0-2346 {}}} SUCCS {{258 0 0 0-2355 {}}} CYCLES {}}
set a(0-2353) {AREA_SCORE {} NAME cpyVec:for:i:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-478 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2354 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2354) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#16 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-479 LOC {0 1.0 1 0.0 1 0.0 2 0.8524999999999999} PREDS {{259 0 0 0-2353 {}}} SUCCS {{259 0 0 0-2355 {}}} CYCLES {}}
set a(0-2355) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_mux(32,1,2) QUANTITY 16 NAME cpyVec:for:mux#7 TYPE MUX DELAY {0.09 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-480 LOC {2 0.6699999999999999 2 0.8524999999999999 2 0.8524999999999999 2 0.87499975 2 0.87499975} PREDS {{259 0 0 0-2354 {}} {258 0 0 0-2352 {}} {258 0 0 0-2349 {}} {258 0 0 0-2224 {}} {258 0 0 0-2223 {}}} SUCCS {{258 0 0 0-2358 {}}} CYCLES {}}
set a(0-2356) {AREA_SCORE {} NAME cpyVec:for:i:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-481 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.875} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2357 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2357) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#9 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-482 LOC {0 1.0 1 0.0 1 0.0 2 0.875} PREDS {{259 0 0 0-2356 {}}} SUCCS {{259 0 0 0-2358 {}}} CYCLES {}}
set a(0-2358) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(30,9,32,512,512,32,1) QUANTITY 1 NAME cpyVec:for:write_mem(xt:rsc(0)(7).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-483 LOC {2 1.0 2 0.9 2 1.0 3 0.0249997500000001 3 0.0249997500000001} PREDS {{262 0 0 0-2358 {}} {259 0 0 0-2357 {}} {258 0 0 0-2355 {}} {80 0 0 0-2253 {}} {132 0 0 0-2368 {}}} SUCCS {{80 0 0 0-2253 {}} {262 0 0 0-2358 {}}} CYCLES {}}
set a(0-2359) {AREA_SCORE {} NAME cpyVec:for:i:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-484 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.5975001} PREDS {{262 0 0 0-2366 {}}} SUCCS {{259 0 0 0-2360 {}} {256 0 0 0-2366 {}}} CYCLES {}}
set a(0-2360) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-485 LOC {0 1.0 1 0.0 1 0.0 2 0.5975001} PREDS {{259 0 0 0-2359 {}}} SUCCS {{259 0 0 0-2361 {}}} CYCLES {}}
set a(0-2361) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME operator+=<20,false>#1:acc TYPE ACCU DELAY {1.11 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-486 LOC {1 0.0 1 0.7225001 1 0.7225001 1 0.99999985 2 0.87499985} PREDS {{259 0 0 0-2360 {}}} SUCCS {{259 0 0 0-2362 {}} {258 0 0 0-2366 {}}} CYCLES {}}
set a(0-2362) {AREA_SCORE {} NAME cpyVec:for:i:slc(cpyVec:for:i(12:3))(9) TYPE READSLICE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-487 LOC {1 0.27749989999999997 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-2361 {}}} SUCCS {{259 0 0 0-2363 {}}} CYCLES {}}
set a(0-2363) {AREA_SCORE {} NAME cpyVec:for:i:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-488 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-2362 {}} {256 0 0 0-2222 {}} {132 0 0 0-2368 {}}} SUCCS {{260 0 0 0-2222 {}} {259 0 0 0-2364 {}} {258 0 0 0-2367 {}}} CYCLES {}}
set a(0-2364) {AREA_SCORE {} NAME cpyVec:for:i:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-489 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-2363 {}}} SUCCS {{260 0 0 0-2222 {}} {259 0 0 0-2365 {}}} CYCLES {}}
set a(0-2365) {AREA_SCORE {} NAME cpyVec:for:i:select TYPE SELECT PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-490 LOC {1 0.27749989999999997 1 1.0 1 1.0 2 0.875} PREDS {{259 0 0 0-2364 {}}} SUCCS {{131 0 0 0-2366 {}}} CYCLES {}}
set a(0-2366) {AREA_SCORE {} NAME asn(cpyVec:for:i(12:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 2 0.875} PREDS {{260 0 0 0-2366 {}} {131 0 0 0-2365 {}} {258 0 0 0-2361 {}} {256 0 0 0-2359 {}} {256 0 0 0-2356 {}} {256 0 0 0-2353 {}} {256 0 0 0-2350 {}} {256 0 0 0-2347 {}} {256 0 0 0-2344 {}} {256 0 0 0-2341 {}} {256 0 0 0-2338 {}} {256 0 0 0-2335 {}} {256 0 0 0-2332 {}} {256 0 0 0-2329 {}} {256 0 0 0-2326 {}} {256 0 0 0-2323 {}} {256 0 0 0-2320 {}} {256 0 0 0-2317 {}} {256 0 0 0-2314 {}} {256 0 0 0-2311 {}} {256 0 0 0-2308 {}} {256 0 0 0-2305 {}} {256 0 0 0-2302 {}} {256 0 0 0-2299 {}} {256 0 0 0-2296 {}} {256 0 0 0-2293 {}} {256 0 0 0-2290 {}} {256 0 0 0-2287 {}} {256 0 0 0-2284 {}} {256 0 0 0-2281 {}} {256 0 0 0-2278 {}} {256 0 0 0-2275 {}} {256 0 0 0-2272 {}} {256 0 0 0-2269 {}} {256 0 0 0-2266 {}} {256 0 0 0-2263 {}} {256 0 0 0-2260 {}} {256 0 0 0-2257 {}} {256 0 0 0-2254 {}} {256 0 0 0-2251 {}} {256 0 0 0-2248 {}} {256 0 0 0-2245 {}} {256 0 0 0-2242 {}} {256 0 0 0-2239 {}} {132 0 0 0-2368 {}}} SUCCS {{262 0 0 0-2239 {}} {262 0 0 0-2242 {}} {262 0 0 0-2245 {}} {262 0 0 0-2248 {}} {262 0 0 0-2251 {}} {262 0 0 0-2254 {}} {262 0 0 0-2257 {}} {262 0 0 0-2260 {}} {262 0 0 0-2263 {}} {262 0 0 0-2266 {}} {262 0 0 0-2269 {}} {262 0 0 0-2272 {}} {262 0 0 0-2275 {}} {262 0 0 0-2278 {}} {262 0 0 0-2281 {}} {262 0 0 0-2284 {}} {262 0 0 0-2287 {}} {262 0 0 0-2290 {}} {262 0 0 0-2293 {}} {262 0 0 0-2296 {}} {262 0 0 0-2299 {}} {262 0 0 0-2302 {}} {262 0 0 0-2305 {}} {262 0 0 0-2308 {}} {262 0 0 0-2311 {}} {262 0 0 0-2314 {}} {262 0 0 0-2317 {}} {262 0 0 0-2320 {}} {262 0 0 0-2323 {}} {262 0 0 0-2326 {}} {262 0 0 0-2329 {}} {262 0 0 0-2332 {}} {262 0 0 0-2335 {}} {262 0 0 0-2338 {}} {262 0 0 0-2341 {}} {262 0 0 0-2344 {}} {262 0 0 0-2347 {}} {262 0 0 0-2350 {}} {262 0 0 0-2353 {}} {262 0 0 0-2356 {}} {262 0 0 0-2359 {}} {260 0 0 0-2366 {}}} CYCLES {}}
set a(0-2367) {AREA_SCORE {} NAME cpyVec:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-491 LOC {1 0.27749989999999997 1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{258 0 0 0-2363 {}}} SUCCS {{260 0 0 0-2222 {}} {259 0 0 0-2368 {}}} CYCLES {}}
set a(0-2368) {AREA_SCORE {} NAME cpyVec:for:break(cpyVec:for) TYPE TERMINATE PAR 0-1891 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-492 LOC {1 0.27749989999999997 1 1.0 1 1.0 3 1.0} PREDS {{259 0 0 0-2367 {}}} SUCCS {{132 0 0 0-2222 {}} {132 0 0 0-2253 {}} {132 0 0 0-2268 {}} {132 0 0 0-2283 {}} {132 0 0 0-2298 {}} {132 0 0 0-2313 {}} {132 0 0 0-2328 {}} {132 0 0 0-2343 {}} {132 0 0 0-2358 {}} {132 0 0 0-2363 {}} {132 0 0 0-2366 {}}} CYCLES {}}
set a(0-1891) {CHI {0-2222 0-2223 0-2224 0-2225 0-2226 0-2227 0-2228 0-2229 0-2230 0-2231 0-2232 0-2233 0-2234 0-2235 0-2236 0-2237 0-2238 0-2239 0-2240 0-2241 0-2242 0-2243 0-2244 0-2245 0-2246 0-2247 0-2248 0-2249 0-2250 0-2251 0-2252 0-2253 0-2254 0-2255 0-2256 0-2257 0-2258 0-2259 0-2260 0-2261 0-2262 0-2263 0-2264 0-2265 0-2266 0-2267 0-2268 0-2269 0-2270 0-2271 0-2272 0-2273 0-2274 0-2275 0-2276 0-2277 0-2278 0-2279 0-2280 0-2281 0-2282 0-2283 0-2284 0-2285 0-2286 0-2287 0-2288 0-2289 0-2290 0-2291 0-2292 0-2293 0-2294 0-2295 0-2296 0-2297 0-2298 0-2299 0-2300 0-2301 0-2302 0-2303 0-2304 0-2305 0-2306 0-2307 0-2308 0-2309 0-2310 0-2311 0-2312 0-2313 0-2314 0-2315 0-2316 0-2317 0-2318 0-2319 0-2320 0-2321 0-2322 0-2323 0-2324 0-2325 0-2326 0-2327 0-2328 0-2329 0-2330 0-2331 0-2332 0-2333 0-2334 0-2335 0-2336 0-2337 0-2338 0-2339 0-2340 0-2341 0-2342 0-2343 0-2344 0-2345 0-2346 0-2347 0-2348 0-2349 0-2350 0-2351 0-2352 0-2353 0-2354 0-2355 0-2356 0-2357 0-2358 0-2359 0-2360 0-2361 0-2362 0-2363 0-2364 0-2365 0-2366 0-2367 0-2368} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 514 TOTAL_CYCLES_IN 6682 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 6682 NAME cpyVec:for TYPE LOOP DELAY {33415.00 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-493 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-2221 {}} {258 0 0 0-1890 {}}} SUCCS {{772 0 0 0-2221 {}} {131 0 0 0-2369 {}} {130 0 0 0-2370 {}} {130 0 0 0-2371 {}}} CYCLES {}}
set a(0-2369) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-494 LOC {1 1.0 2 0.74125 2 0.74125 2 0.74125 2 0.74125} PREDS {{131 0 0 0-1891 {}} {774 0 0 0-2371 {}}} SUCCS {{259 0 0 0-2370 {}} {256 0 0 0-2371 {}}} CYCLES {}}
set a(0-2370) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 2 NAME STAGE_LOOP:acc TYPE ACCU DELAY {1.04 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-495 LOC {2 0.0 2 0.74125 2 0.74125 2 0.99999975 2 0.99999975} PREDS {{259 0 0 0-2369 {}} {130 0 0 0-1891 {}}} SUCCS {{259 0 0 0-2371 {}}} CYCLES {}}
set a(0-2371) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1889 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-496 LOC {2 0.25875 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-2371 {}} {259 0 0 0-2370 {}} {256 0 0 0-2369 {}} {130 0 0 0-1891 {}} {256 0 0 0-1895 {}}} SUCCS {{774 0 0 0-1895 {}} {774 0 0 0-2369 {}} {772 0 0 0-2371 {}}} CYCLES {}}
set a(0-1889) {CHI {0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1890 0-2221 0-1891 0-2369 0-2370 0-2371} ITERATIONS 13 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 13507 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 26 TOTAL_CYCLES_IN 26 TOTAL_CYCLES_UNDER 13481 TOTAL_CYCLES 13507 NAME STAGE_LOOP TYPE LOOP DELAY {67540.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-497 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1889 {}} {259 0 0 0-1894 {}} {130 0 0 0-1893 {}} {258 0 0 0-1892 {}}} SUCCS {{772 0 0 0-1894 {}} {774 0 0 0-1889 {}} {131 0 0 0-2372 {}} {130 0 0 0-2373 {}} {130 0 0 0-2374 {}} {130 0 0 0-2375 {}} {130 0 0 0-2376 {}} {130 0 0 0-2377 {}} {130 0 0 0-2378 {}} {130 0 0 0-2379 {}} {130 0 0 0-2380 {}} {130 0 0 0-2381 {}} {130 0 0 0-2382 {}} {130 0 0 0-2383 {}} {130 0 0 0-2384 {}} {130 0 0 0-2385 {}} {130 0 0 0-2386 {}} {130 0 0 0-2387 {}} {130 0 0 0-2388 {}} {130 0 0 0-2389 {}} {130 0 0 0-2390 {}} {130 0 0 0-2391 {}} {130 0 0 0-2392 {}} {130 0 0 0-2393 {}} {130 0 0 0-2394 {}} {130 0 0 0-2395 {}} {130 0 0 0-2396 {}} {130 0 0 0-2397 {}} {130 0 0 0-2398 {}} {130 0 0 0-2399 {}} {130 0 0 0-2400 {}} {130 0 0 0-2401 {}} {130 0 0 0-2402 {}} {130 0 0 0-2403 {}} {130 0 0 0-2404 {}} {130 0 0 0-2405 {}} {130 0 0 0-2406 {}} {130 0 0 0-2407 {}} {130 0 0 0-2408 {}} {130 0 0 0-2409 {}} {130 0 0 0-2410 {}} {130 0 0 0-2411 {}} {130 0 0 0-2412 {}} {130 0 0 0-2413 {}} {130 0 0 0-2414 {}} {130 0 0 0-2415 {}} {130 0 0 0-2416 {}} {130 0 0 0-2417 {}} {130 0 0 0-2418 {}} {130 0 0 0-2419 {}} {130 0 0 0-2420 {}} {130 0 0 0-2421 {}} {130 0 0 0-2422 {}} {130 0 0 0-2423 {}} {130 0 0 0-2424 {}} {130 0 0 0-2425 {}}} CYCLES {}}
set a(0-2372) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-498 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1889 {}} {128 0 0 0-2373 {}}} SUCCS {{259 0 0 0-2373 {}}} CYCLES {}}
set a(0-2373) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-499 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2373 {}} {259 0 0 0-2372 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2372 {}} {772 0 0 0-2373 {}} {259 0 0 0-2374 {}}} CYCLES {}}
set a(0-2374) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-500 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2373 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2375) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-501 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2376 {}}} SUCCS {{259 0 0 0-2376 {}}} CYCLES {}}
set a(0-2376) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-502 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2376 {}} {259 0 0 0-2375 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2375 {}} {772 0 0 0-2376 {}} {259 0 0 0-2377 {}}} CYCLES {}}
set a(0-2377) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-503 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2376 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2378) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-504 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2379 {}}} SUCCS {{259 0 0 0-2379 {}}} CYCLES {}}
set a(0-2379) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-505 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2379 {}} {259 0 0 0-2378 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2378 {}} {772 0 0 0-2379 {}} {259 0 0 0-2380 {}}} CYCLES {}}
set a(0-2380) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-506 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2379 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2381) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-507 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2382 {}}} SUCCS {{259 0 0 0-2382 {}}} CYCLES {}}
set a(0-2382) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-508 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2382 {}} {259 0 0 0-2381 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2381 {}} {772 0 0 0-2382 {}} {259 0 0 0-2383 {}}} CYCLES {}}
set a(0-2383) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-509 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2382 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2384) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-510 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2385 {}}} SUCCS {{259 0 0 0-2385 {}}} CYCLES {}}
set a(0-2385) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-511 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2385 {}} {259 0 0 0-2384 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2384 {}} {772 0 0 0-2385 {}} {259 0 0 0-2386 {}}} CYCLES {}}
set a(0-2386) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-512 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2385 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2387) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-513 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2388 {}}} SUCCS {{259 0 0 0-2388 {}}} CYCLES {}}
set a(0-2388) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-514 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2388 {}} {259 0 0 0-2387 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2387 {}} {772 0 0 0-2388 {}} {259 0 0 0-2389 {}}} CYCLES {}}
set a(0-2389) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-515 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2388 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2390) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-516 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2391 {}}} SUCCS {{259 0 0 0-2391 {}}} CYCLES {}}
set a(0-2391) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-517 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2391 {}} {259 0 0 0-2390 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2390 {}} {772 0 0 0-2391 {}} {259 0 0 0-2392 {}}} CYCLES {}}
set a(0-2392) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-518 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2391 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2393) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-519 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2394 {}}} SUCCS {{259 0 0 0-2394 {}}} CYCLES {}}
set a(0-2394) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-520 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2394 {}} {259 0 0 0-2393 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2393 {}} {772 0 0 0-2394 {}} {259 0 0 0-2395 {}}} CYCLES {}}
set a(0-2395) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-521 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2394 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2396) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-522 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2397 {}}} SUCCS {{259 0 0 0-2397 {}}} CYCLES {}}
set a(0-2397) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-523 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2397 {}} {259 0 0 0-2396 {}} {130 0 0 0-1889 {}} {256 0 0 0-1893 {}}} SUCCS {{774 0 0 0-1893 {}} {128 0 0 0-2396 {}} {772 0 0 0-2397 {}} {259 0 0 0-2398 {}}} CYCLES {}}
set a(0-2398) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-524 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2397 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2399) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-525 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2400 {}}} SUCCS {{259 0 0 0-2400 {}}} CYCLES {}}
set a(0-2400) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-526 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2400 {}} {259 0 0 0-2399 {}} {130 0 0 0-1889 {}} {256 0 0 0-1892 {}}} SUCCS {{774 0 0 0-1892 {}} {128 0 0 0-2399 {}} {772 0 0 0-2400 {}} {259 0 0 0-2401 {}}} CYCLES {}}
set a(0-2401) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-527 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2400 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2402) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-528 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2403 {}}} SUCCS {{259 0 0 0-2403 {}}} CYCLES {}}
set a(0-2403) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-529 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2403 {}} {259 0 0 0-2402 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2402 {}} {772 0 0 0-2403 {}} {259 0 0 0-2404 {}}} CYCLES {}}
set a(0-2404) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-530 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2403 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2405) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-531 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2406 {}}} SUCCS {{259 0 0 0-2406 {}}} CYCLES {}}
set a(0-2406) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-532 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2406 {}} {259 0 0 0-2405 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2405 {}} {772 0 0 0-2406 {}} {259 0 0 0-2407 {}}} CYCLES {}}
set a(0-2407) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-533 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2406 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2408) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2409 {}}} SUCCS {{259 0 0 0-2409 {}}} CYCLES {}}
set a(0-2409) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-535 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2409 {}} {259 0 0 0-2408 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2408 {}} {772 0 0 0-2409 {}} {259 0 0 0-2410 {}}} CYCLES {}}
set a(0-2410) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-536 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2409 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2411) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-537 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2412 {}}} SUCCS {{259 0 0 0-2412 {}}} CYCLES {}}
set a(0-2412) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-538 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2412 {}} {259 0 0 0-2411 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2411 {}} {772 0 0 0-2412 {}} {259 0 0 0-2413 {}}} CYCLES {}}
set a(0-2413) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-539 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2412 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2414) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-540 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2415 {}}} SUCCS {{259 0 0 0-2415 {}}} CYCLES {}}
set a(0-2415) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-541 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2415 {}} {259 0 0 0-2414 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2414 {}} {772 0 0 0-2415 {}} {259 0 0 0-2416 {}}} CYCLES {}}
set a(0-2416) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-542 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2415 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2417) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-543 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2418 {}}} SUCCS {{259 0 0 0-2418 {}}} CYCLES {}}
set a(0-2418) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-544 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2418 {}} {259 0 0 0-2417 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2417 {}} {772 0 0 0-2418 {}} {259 0 0 0-2419 {}}} CYCLES {}}
set a(0-2419) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-545 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2418 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2420) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-546 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2421 {}}} SUCCS {{259 0 0 0-2421 {}}} CYCLES {}}
set a(0-2421) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-547 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2421 {}} {259 0 0 0-2420 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2420 {}} {772 0 0 0-2421 {}} {259 0 0 0-2422 {}}} CYCLES {}}
set a(0-2422) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-548 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2421 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-2423) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-549 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1889 {}} {128 0 0 0-2424 {}}} SUCCS {{259 0 0 0-2424 {}}} CYCLES {}}
set a(0-2424) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 18 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-550 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2424 {}} {259 0 0 0-2423 {}} {130 0 0 0-1889 {}}} SUCCS {{128 0 0 0-2423 {}} {772 0 0 0-2424 {}} {259 0 0 0-2425 {}}} CYCLES {}}
set a(0-2425) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-1888 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-551 LOC {2 0.19 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2424 {}} {130 0 0 0-1889 {}}} SUCCS {} CYCLES {}}
set a(0-1888) {CHI {0-1892 0-1893 0-1894 0-1889 0-2372 0-2373 0-2374 0-2375 0-2376 0-2377 0-2378 0-2379 0-2380 0-2381 0-2382 0-2383 0-2384 0-2385 0-2386 0-2387 0-2388 0-2389 0-2390 0-2391 0-2392 0-2393 0-2394 0-2395 0-2396 0-2397 0-2398 0-2399 0-2400 0-2401 0-2402 0-2403 0-2404 0-2405 0-2406 0-2407 0-2408 0-2409 0-2410 0-2411 0-2412 0-2413 0-2414 0-2415 0-2416 0-2417 0-2418 0-2419 0-2420 0-2421 0-2422 0-2423 0-2424 0-2425} ITERATIONS Infinite LATENCY 13505 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 13509 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 13507 TOTAL_CYCLES 13509 NAME main TYPE LOOP DELAY {67550.00 ns} PAR 0-1887 XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-552 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-1888 {}}} SUCCS {{774 0 0 0-1888 {}}} CYCLES {}}
set a(0-1887) {CHI 0-1888 ITERATIONS Infinite LATENCY 13505 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {5.00 ns} FULL_PERIOD {5.00 ns} THROUGHPUT_PERIOD 13509 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 13509 TOTAL_CYCLES 13509 NAME core:rlp TYPE LOOP DELAY {67550.00 ns} PAR {} XREFS b4f0f5ca-a638-4829-9245-506cc5748f4b-553 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1887-TOTALCYCLES) {13509}
set a(0-1887-QMOD) {ccs_in(2,32) 0-1892 ccs_in(3,32) 0-1893 mgc_add(4,0,1,1,5) {0-1896 0-2370} mgc_shift_l(1,1,4,11) 0-1900 BLOCK_DPRAM_RBW_DUAL_rwport(23,9,32,512,512,32,1) {0-1927 0-2253} BLOCK_DPRAM_RBW_DUAL_rwport(24,9,32,512,512,32,1) {0-1930 0-2268} mgc_and(9,2) 0-1934 ccs_axi4_slave_mem(31,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-1935 ccs_axi4_slave_mem(35,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-1936 mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2) {0-1937 0-1940 0-2005 0-2010 0-2075 0-2080 0-2156 0-2160} mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2) {0-1938 0-2008 0-2078 0-2158} mgc_add(32,0,32,0,32) {0-1942 0-1949 0-1951 0-1958 0-1970 0-1975 0-2012 0-2019 0-2021 0-2028 0-2040 0-2045 0-2082 0-2089 0-2091 0-2098 0-2110 0-2115 0-2162 0-2169 0-2171 0-2178 0-2190 0-2195} mgc_add(33,0,32,0,33) {0-1945 0-1954 0-2015 0-2024 0-2085 0-2094 0-2165 0-2174} mgc_mux(32,1,2) {0-1950 0-1959 0-1981 0-2004 0-2007 0-2020 0-2029 0-2051 0-2074 0-2077 0-2090 0-2099 0-2121 0-2170 0-2179 0-2201 0-2250 0-2265 0-2280 0-2295 0-2310 0-2325 0-2340 0-2355} BLOCK_1R1W_RBW_rwport_en(7,8,32,256,256,32,1) {0-1965 0-2244} BLOCK_1R1W_RBW_rwport_en(11,8,32,256,256,32,1) {0-1968 0-2304} BLOCK_1R1W_RBW_rwport_en(15,8,32,256,256,32,1) {0-1987 0-2247} BLOCK_1R1W_RBW_rwport_en(19,8,32,256,256,32,1) {0-1990 0-2307} BLOCK_DPRAM_RBW_DUAL_rwport(25,9,32,512,512,32,1) {0-1993 0-2283} BLOCK_DPRAM_RBW_DUAL_rwport(26,9,32,512,512,32,1) {0-1996 0-2298} ccs_axi4_slave_mem(32,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-1999 ccs_axi4_slave_mem(36,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-2002 BLOCK_1R1W_RBW_rwport_en(8,8,32,256,256,32,1) {0-2035 0-2259} BLOCK_1R1W_RBW_rwport_en(12,8,32,256,256,32,1) {0-2038 0-2319} BLOCK_1R1W_RBW_rwport_en(16,8,32,256,256,32,1) {0-2057 0-2262} BLOCK_1R1W_RBW_rwport_en(20,8,32,256,256,32,1) {0-2060 0-2322} BLOCK_DPRAM_RBW_DUAL_rwport(27,9,32,512,512,32,1) {0-2063 0-2313} BLOCK_DPRAM_RBW_DUAL_rwport(28,9,32,512,512,32,1) {0-2066 0-2328} ccs_axi4_slave_mem(33,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-2069 ccs_axi4_slave_mem(37,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-2072 BLOCK_1R1W_RBW_rwport_en(9,8,32,256,256,32,1) {0-2105 0-2274} BLOCK_1R1W_RBW_rwport_en(13,8,32,256,256,32,1) {0-2108 0-2334} BLOCK_1R1W_RBW_rwport_en(17,8,32,256,256,32,1) {0-2127 0-2277} BLOCK_1R1W_RBW_rwport_en(21,8,32,256,256,32,1) {0-2130 0-2337} BLOCK_DPRAM_RBW_DUAL_rwport(29,9,32,512,512,32,1) {0-2133 0-2343} BLOCK_DPRAM_RBW_DUAL_rwport(30,9,32,512,512,32,1) {0-2136 0-2358} ccs_axi4_slave_mem(34,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-2153 ccs_axi4_slave_mem(38,0,1024,32,32,10,0,0,12,32,1,1,1,0,0) 0-2154 mgc_mux1hot(32,4) {0-2155 0-2157} BLOCK_1R1W_RBW_rwport_en(10,8,32,256,256,32,1) {0-2185 0-2289} BLOCK_1R1W_RBW_rwport_en(14,8,32,256,256,32,1) {0-2188 0-2349} BLOCK_1R1W_RBW_rwport_en(18,8,32,256,256,32,1) {0-2207 0-2292} BLOCK_1R1W_RBW_rwport_en(22,8,32,256,256,32,1) {0-2210 0-2352} mgc_add(9,0,2,1,10) {0-2213 0-2361} mgc_io_sync(0) {0-2373 0-2376 0-2379 0-2382 0-2385 0-2388 0-2391 0-2394 0-2397 0-2400 0-2403 0-2406 0-2409 0-2412 0-2415 0-2418 0-2421 0-2424}}
set a(0-1887-PROC_NAME) {core}
set a(0-1887-HIER_NAME) {/peaseNTT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1887}

