module alu(
input logic [31:0] in_0,
input logic [31:0] in_1,
input [1:0] alu_in,

output zero,
output logic [31:0] alu_out);

endmodule
