<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Pipelining on William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/tags/pipelining/</link><description>Recent content in Pipelining on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Fri, 20 Sep 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/tags/pipelining/index.xml" rel="self" type="application/rss+xml"/><item><title>MIPS Processor with Extended ISA</title><link>https://will-l10.github.io/blogs/mips-processor/</link><pubDate>Fri, 20 Sep 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/mips-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Designed and implemented a complete single-cycle MIPS processor with subroutine support, demonstrating understanding of Load/Store architecture and function call mechanisms.&lt;/p&gt;
&lt;h2 id="architecture"&gt;Architecture&lt;/h2&gt;
&lt;h3 id="core-features"&gt;Core Features&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;32 General-Purpose Registers&lt;/strong&gt;: Full MIPS register file&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Load/Store Architecture&lt;/strong&gt;: Separate instructions for memory access and computation&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Subroutine Support&lt;/strong&gt;: JAL and JR instructions for function calls&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Harvard Architecture&lt;/strong&gt;: Separate instruction and data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="extended-instructions"&gt;Extended Instructions&lt;/h3&gt;
&lt;p&gt;Added critical instructions for structured programming:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;
&lt;p&gt;&lt;strong&gt;JAL (Jump and Link)&lt;/strong&gt;: Save return address and jump to function&lt;/p&gt;</description></item></channel></rss>