{
	"cts__timing__setup__tns__pre_repair": -2.18429,
	"cts__timing__setup__ws__pre_repair": -0.159149,
	"cts__clock__skew__setup__pre_repair": 0.00490127,
	"cts__clock__skew__hold__pre_repair": 0.00490127,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.418316,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.789981,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 45,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.00121551,
	"cts__power__switching__total__pre_repair": 0.000741321,
	"cts__power__leakage__total__pre_repair": 1.28068e-05,
	"cts__power__total__pre_repair": 0.00196963,
	"cts__design__io__pre_repair": 54,
	"cts__design__die__area__pre_repair": 1214.52,
	"cts__design__core__area__pre_repair": 1052.3,
	"cts__design__instance__count__pre_repair": 460,
	"cts__design__instance__area__pre_repair": 555.142,
	"cts__design__instance__count__stdcell__pre_repair": 460,
	"cts__design__instance__area__stdcell__pre_repair": 555.142,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.527553,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.527553,
	"cts__timing__setup__tns__post_repair": -2.18429,
	"cts__timing__setup__ws__post_repair": -0.159149,
	"cts__clock__skew__setup__post_repair": 0.00490127,
	"cts__clock__skew__hold__post_repair": 0.00490127,
	"cts__timing__drv__max_slew_limit__post_repair": 0.418316,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.789981,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 45,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.00121551,
	"cts__power__switching__total__post_repair": 0.000741321,
	"cts__power__leakage__total__post_repair": 1.28068e-05,
	"cts__power__total__post_repair": 0.00196963,
	"cts__design__io__post_repair": 54,
	"cts__design__die__area__post_repair": 1214.52,
	"cts__design__core__area__post_repair": 1052.3,
	"cts__design__instance__count__post_repair": 460,
	"cts__design__instance__area__post_repair": 555.142,
	"cts__design__instance__count__stdcell__post_repair": 460,
	"cts__design__instance__area__stdcell__post_repair": 555.142,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.527553,
	"cts__design__instance__utilization__stdcell__post_repair": 0.527553,
	"cts__design__instance__displacement__total": 6.0365,
	"cts__design__instance__displacement__mean": 0.013,
	"cts__design__instance__displacement__max": 1.744,
	"cts__route__wirelength__estimated": 1947.21,
	"cts__design__instance__count__setup_buffer": 24,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 104.531,
	"cts__design__instance__displacement__mean": 0.215,
	"cts__design__instance__displacement__max": 4.9585,
	"cts__route__wirelength__estimated": 2194.1,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -0.967565,
	"cts__timing__setup__ws": -0.0953082,
	"cts__clock__skew__setup": 0.00473661,
	"cts__clock__skew__hold": 0.00473661,
	"cts__timing__drv__max_slew_limit": 0.416683,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.792103,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 17,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00135426,
	"cts__power__switching__total": 0.000873,
	"cts__power__leakage__total": 1.51231e-05,
	"cts__power__total": 0.00224239,
	"cts__design__io": 54,
	"cts__design__die__area": 1214.52,
	"cts__design__core__area": 1052.3,
	"cts__design__instance__count": 486,
	"cts__design__instance__area": 627.76,
	"cts__design__instance__count__stdcell": 486,
	"cts__design__instance__area__stdcell": 627.76,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.596562,
	"cts__design__instance__utilization__stdcell": 0.596562
}