Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Mon Oct 17 13:17:37 2016
| Host             : LT-1846 running 64-bit major release  (build 9200)
| Command          : report_power -file O:/mars/m_s_r_1_0/outputs/rpt/post_route_power.rpt
| Design           : top
| Device           : xc7z045ffg900-2
| Design State     : placed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.089 |
| Dynamic (W)              | 0.856 |
| Device Static (W)        | 0.233 |
| Total Off-Chip Power (W) | 0.198 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 83.1  |
| Junction Temperature (C) | 26.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.019 |       24 |       --- |             --- |
| Slice Logic              |     0.002 |     4764 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1881 |    218600 |            0.86 |
|   LUT as Distributed RAM |    <0.001 |      352 |     70400 |            0.50 |
|   Register               |    <0.001 |     1439 |    437200 |            0.33 |
|   CARRY4                 |    <0.001 |      128 |     54650 |            0.23 |
|   F7/F8 Muxes            |    <0.001 |       32 |    218600 |            0.01 |
|   LUT as Shift Register  |    <0.001 |        5 |     70400 |           <0.01 |
|   Others                 |     0.000 |        3 |       --- |             --- |
| Signals                  |     0.003 |     3897 |       --- |             --- |
| MMCM                     |     0.095 |        1 |         8 |           12.50 |
| PLL                      |     0.000 |        1 |         8 |           12.50 |
| I/O                      |     0.594 |       69 |       362 |           19.06 |
| PHASER                   |     0.142 |       17 |       --- |             --- |
| Static Power             |     0.233 |          |           |                 |
| Total                    |     1.089 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.115 |       0.060 |      0.055 |
| Vccaux    |       1.800 |     0.251 |       0.198 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.002 |       0.001 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.424 |       0.423 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Medium     | Design is placed                                       | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                             | Domain                                                                                                                                                            | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_ref_p                                                                                                                                                         | clk_ref_p                                                                                                                                                         |             5.0 |
| qdriip_cq_p[0]                                                                                                                                                    | qdriip_cq_n[0]                                                                                                                                                    |             5.0 |
| sys_clk_p                                                                                                                                                         | sys_clk_p                                                                                                                                                         |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                     | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/freq_refclk                                                                                                                     |             2.5 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                      | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/mem_refclk                                                                                                                      |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                      | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/sync_pulse                                                                                                                      |            80.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                      | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/clk_pll_i                                                                                                      |            10.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                            | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/mmcm_ps_clk_bufg_in                                                                                            |            20.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                   | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clk3_out                                                                                                   |            10.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                   | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_infrastructure/pll_clkfbout                                                                                                   |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv |            10.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clk    |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/oserdes_clkdiv |            10.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clk    |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/oserdes_clkdiv |            10.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clk    |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/oserdes_clkdiv |            10.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clk    |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/iserdes_clkdiv |            10.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk    | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clk    |             5.0 |
| u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv | u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/iserdes_clkdiv |            10.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                           | Power (W) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                                                                                                                            |     0.856 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5           |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5           |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/gen_ddr_dk.gen_diff_ddr_dk.gen_lb_clk.loopback_iobuf_diff |     0.009 |
|     OBUFTDS                                                                                                                                                                                                    |     0.009 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_0_5           |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_12_17         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_18_23         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_24_29         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_30_35         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_36_41         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_42_47         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_48_53         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_54_59         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_60_65         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_66_71         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_6_11          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_72_77         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg_0_7_78_79         |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_0_5            |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_24_29          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_30_35          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_36_41          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_42_47          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_48_53          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_54_59          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_60_65          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_66_71          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg_0_3_72_77          |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg_0_15_0_3                                                                 |    <0.001 |
|   u_mig_qdr_rev4/u_mig_qdr_rev4_mig/u_qdr_phy_top/u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg_0_15_0_4                                                                 |    <0.001 |
|   u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_30_35                                                                                                       |    <0.001 |
|   u_traffic_gen_top/u_memc_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/mem_reg_0_15_36_41                                                                                                       |    <0.001 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


