
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/juan-t/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v
Parsing Verilog input from `/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v' to AST representation.
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:0$3715'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:0$3714'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:0$3713'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9525$2493'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9467$2463'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9429$2443'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9377$2415'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9359$2405'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9341$2395'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9323$2385'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7180$1978'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7172$1977'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7156$1962'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7148$1961'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7132$1946'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7124$1945'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7108$1930'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7100$1929'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5307$1463'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4206$861'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
Cleaned up 41 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4831 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4820 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4819 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4818 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4817 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4808 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4799 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4766 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4763 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4756 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4735 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4731 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4727 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4724 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4712 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4709 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4696 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4691 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4687 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4673 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4651 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4648 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4645 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4644 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4643 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4642 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4641 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4640 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4637 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4634 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4633 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4632 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4631 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4630 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4629 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4628 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4627 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4620 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4619 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4577 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4500 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4499 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4484 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4483 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4482 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4481 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4480 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4479 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4478 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4477 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4476 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4310 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4307 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4306 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4301 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4300 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4292 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4284 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4281 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4275 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4274 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4273 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4272 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4259 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4258 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4257 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4256 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4252 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4230 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4229 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4228 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4227 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4221 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4211 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4209 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4206 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4202 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4199 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4172 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4171 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4163 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4162 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4159 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4158 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4154 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4153 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4152 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4150 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4129 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4118 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4117 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4116 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4113 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4110 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4100 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4095 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4071 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4070 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4067 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4066 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4047 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4040 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4038 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4027 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4013 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$4009 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$4005 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$4004 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3998 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3996 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3991 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3988 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3981 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3980 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3979 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3978 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3977 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3976 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3975 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3974 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3973 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3972 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3971 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3970 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3969 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3968 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3967 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3966 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3965 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3964 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3963 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3962 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3961 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3960 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3959 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3958 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3957 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3956 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3945 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3943 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3942 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3941 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3940 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3939 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3919 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3918 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3917 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3910 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329 in module colorlight_i5.
Marked 65 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066 in module colorlight_i5.
Marked 11 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7307$2029 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7290$2022 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7273$2015 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7256$2008 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7239$2001 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7222$1994 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7188$1992 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7075$1927 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7058$1926 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7041$1925 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7024$1924 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7007$1923 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6990$1922 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6973$1921 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6939$1919 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6922$1918 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6905$1917 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6888$1916 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6871$1915 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6854$1914 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6837$1913 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6820$1912 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6786$1910 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6775$1909 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6753$1907 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6742$1906 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6731$1905 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5720$1515 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511 in module colorlight_i5.
Removed 4 dead cases from process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5555$1491 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485 in module colorlight_i5.
Removed 3 dead cases from process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5115$1216 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4723$953 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4423$905 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324 in module colorlight_i5.
Removed a total of 7 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 124 redundant assignments.
Promoted 1951 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2638$3705'.
  Set init value: \builder_multiregimpl5_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2637$3704'.
  Set init value: \builder_multiregimpl4_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2636$3703'.
  Set init value: \builder_multiregimpl4_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2635$3702'.
  Set init value: \builder_multiregimpl3_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2634$3701'.
  Set init value: \builder_multiregimpl3_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2633$3700'.
  Set init value: \builder_multiregimpl2_regs1 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2632$3699'.
  Set init value: \builder_multiregimpl2_regs0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2631$3698'.
  Set init value: \builder_multiregimpl1_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2630$3697'.
  Set init value: \builder_multiregimpl1_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2625$3696'.
  Set init value: \builder_inferedsdrtristate31_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2621$3695'.
  Set init value: \builder_inferedsdrtristate30_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2617$3694'.
  Set init value: \builder_inferedsdrtristate29_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2613$3693'.
  Set init value: \builder_inferedsdrtristate28_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2609$3692'.
  Set init value: \builder_inferedsdrtristate27_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2605$3691'.
  Set init value: \builder_inferedsdrtristate26_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2601$3690'.
  Set init value: \builder_inferedsdrtristate25_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2597$3689'.
  Set init value: \builder_inferedsdrtristate24_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2593$3688'.
  Set init value: \builder_inferedsdrtristate23_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2589$3687'.
  Set init value: \builder_inferedsdrtristate22_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2585$3686'.
  Set init value: \builder_inferedsdrtristate21_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2581$3685'.
  Set init value: \builder_inferedsdrtristate20_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2577$3684'.
  Set init value: \builder_inferedsdrtristate19_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2573$3683'.
  Set init value: \builder_inferedsdrtristate18_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2569$3682'.
  Set init value: \builder_inferedsdrtristate17_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2565$3681'.
  Set init value: \builder_inferedsdrtristate16_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2561$3680'.
  Set init value: \builder_inferedsdrtristate15_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2557$3679'.
  Set init value: \builder_inferedsdrtristate14_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2553$3678'.
  Set init value: \builder_inferedsdrtristate13_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2549$3677'.
  Set init value: \builder_inferedsdrtristate12_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2545$3676'.
  Set init value: \builder_inferedsdrtristate11_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2541$3675'.
  Set init value: \builder_inferedsdrtristate10_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2537$3674'.
  Set init value: \builder_inferedsdrtristate9_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2533$3673'.
  Set init value: \builder_inferedsdrtristate8_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2529$3672'.
  Set init value: \builder_inferedsdrtristate7_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2525$3671'.
  Set init value: \builder_inferedsdrtristate6_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2521$3670'.
  Set init value: \builder_inferedsdrtristate5_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2517$3669'.
  Set init value: \builder_inferedsdrtristate4_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2513$3668'.
  Set init value: \builder_inferedsdrtristate3_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2509$3667'.
  Set init value: \builder_inferedsdrtristate2_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2505$3666'.
  Set init value: \builder_inferedsdrtristate1_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2501$3665'.
  Set init value: \builder_inferedsdrtristate0_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2496$3664'.
  Set init value: \builder_multiregimpl0_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2495$3663'.
  Set init value: \builder_multiregimpl0_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2494$3662'.
  Set init value: \builder_sync_f_array_muxed = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2493$3661'.
  Set init value: \builder_sync_rhs_array_muxed6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2492$3660'.
  Set init value: \builder_sync_rhs_array_muxed5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2491$3659'.
  Set init value: \builder_sync_rhs_array_muxed4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2490$3658'.
  Set init value: \builder_sync_rhs_array_muxed3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2489$3657'.
  Set init value: \builder_sync_rhs_array_muxed2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2488$3656'.
  Set init value: \builder_sync_rhs_array_muxed1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2487$3655'.
  Set init value: \builder_sync_rhs_array_muxed0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2486$3654'.
  Set init value: \builder_comb_rhs_array_muxed31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2485$3653'.
  Set init value: \builder_comb_rhs_array_muxed30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2484$3652'.
  Set init value: \builder_comb_rhs_array_muxed29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2483$3651'.
  Set init value: \builder_comb_rhs_array_muxed28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2482$3650'.
  Set init value: \builder_comb_rhs_array_muxed27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2481$3649'.
  Set init value: \builder_comb_rhs_array_muxed26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2480$3648'.
  Set init value: \builder_comb_rhs_array_muxed25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2479$3647'.
  Set init value: \builder_comb_rhs_array_muxed24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2478$3646'.
  Set init value: \builder_comb_rhs_array_muxed23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2477$3645'.
  Set init value: \builder_comb_rhs_array_muxed22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2476$3644'.
  Set init value: \builder_comb_rhs_array_muxed21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2475$3643'.
  Set init value: \builder_comb_rhs_array_muxed20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2474$3642'.
  Set init value: \builder_comb_t_array_muxed5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2473$3641'.
  Set init value: \builder_comb_t_array_muxed4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2472$3640'.
  Set init value: \builder_comb_t_array_muxed3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2471$3639'.
  Set init value: \builder_comb_rhs_array_muxed19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2470$3638'.
  Set init value: \builder_comb_rhs_array_muxed18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2469$3637'.
  Set init value: \builder_comb_rhs_array_muxed17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2468$3636'.
  Set init value: \builder_comb_rhs_array_muxed16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2467$3635'.
  Set init value: \builder_comb_rhs_array_muxed15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2466$3634'.
  Set init value: \builder_comb_rhs_array_muxed14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2465$3633'.
  Set init value: \builder_comb_t_array_muxed2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2464$3632'.
  Set init value: \builder_comb_t_array_muxed1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2463$3631'.
  Set init value: \builder_comb_t_array_muxed0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2462$3630'.
  Set init value: \builder_comb_rhs_array_muxed13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2461$3629'.
  Set init value: \builder_comb_rhs_array_muxed12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2460$3628'.
  Set init value: \builder_comb_rhs_array_muxed11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2459$3627'.
  Set init value: \builder_comb_rhs_array_muxed10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2458$3626'.
  Set init value: \builder_comb_rhs_array_muxed9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2457$3625'.
  Set init value: \builder_comb_rhs_array_muxed8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2456$3624'.
  Set init value: \builder_comb_rhs_array_muxed7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2455$3623'.
  Set init value: \builder_comb_rhs_array_muxed6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2454$3622'.
  Set init value: \builder_comb_rhs_array_muxed5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2453$3621'.
  Set init value: \builder_comb_rhs_array_muxed4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2452$3620'.
  Set init value: \builder_comb_rhs_array_muxed3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2451$3619'.
  Set init value: \builder_comb_rhs_array_muxed2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2450$3618'.
  Set init value: \builder_comb_rhs_array_muxed1 = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2449$3617'.
  Set init value: \builder_comb_rhs_array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2383$3616'.
  Set init value: \builder_basesoc_we_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2382$3615'.
  Set init value: \builder_basesoc_we_wishbone2csr_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2381$3614'.
  Set init value: \builder_basesoc_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2380$3613'.
  Set init value: \builder_basesoc_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2379$3612'.
  Set init value: \builder_basesoc_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2378$3611'.
  Set init value: \builder_basesoc_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2377$3610'.
  Set init value: \builder_basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2376$3609'.
  Set init value: \builder_basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2375$3608'.
  Set init value: \__main___count_spimaster_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2374$3607'.
  Set init value: \__main___count_spimaster_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2373$3606'.
  Set init value: \builder_basesoc_spimaster_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2372$3605'.
  Set init value: \builder_basesoc_spimaster_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2371$3604'.
  Set init value: \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2370$3603'.
  Set init value: \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2369$3602'.
  Set init value: \builder_basesoc_liteethmacsramreader_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2368$3601'.
  Set init value: \builder_basesoc_liteethmacsramreader_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2367$3600'.
  Set init value: \__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2366$3599'.
  Set init value: \__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2365$3598'.
  Set init value: \__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2364$3597'.
  Set init value: \__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2363$3596'.
  Set init value: \__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2362$3595'.
  Set init value: \__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2361$3594'.
  Set init value: \builder_basesoc_liteethmacsramwriter_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2360$3593'.
  Set init value: \builder_basesoc_liteethmacsramwriter_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2359$3592'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2358$3591'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2357$3590'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2356$3589'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2355$3588'.
  Set init value: \builder_basesoc_rxdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2354$3587'.
  Set init value: \builder_basesoc_rxdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2353$3586'.
  Set init value: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2352$3585'.
  Set init value: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2351$3584'.
  Set init value: \__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2350$3583'.
  Set init value: \__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2349$3582'.
  Set init value: \builder_basesoc_txdatapath_liteethmacgap_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2348$3581'.
  Set init value: \builder_basesoc_txdatapath_liteethmacgap_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2347$3580'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2346$3579'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2345$3578'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2344$3577'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpreambleinserter_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2343$3576'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2342$3575'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2341$3574'.
  Set init value: \__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2340$3573'.
  Set init value: \__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2339$3572'.
  Set init value: \builder_basesoc_txdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2338$3571'.
  Set init value: \builder_basesoc_txdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2337$3570'.
  Set init value: \__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2336$3569'.
  Set init value: \__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2335$3568'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2334$3567'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2333$3566'.
  Set init value: \builder_basesoc_txdatapath_liteethmactxlastbe_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2332$3565'.
  Set init value: \builder_basesoc_txdatapath_liteethmactxlastbe_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2331$3564'.
  Set init value: \builder_basesoc_liteethphyrmii_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2330$3563'.
  Set init value: \builder_basesoc_liteethphyrmii_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2329$3562'.
  Set init value: \__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2328$3561'.
  Set init value: \__main___basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2327$3560'.
  Set init value: \builder_basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2326$3559'.
  Set init value: \builder_basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2325$3558'.
  Set init value: \__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2324$3557'.
  Set init value: \__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2323$3556'.
  Set init value: \builder_basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2322$3555'.
  Set init value: \builder_basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2321$3554'.
  Set init value: \builder_basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2320$3553'.
  Set init value: \builder_basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2319$3552'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2318$3551'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2317$3550'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2316$3549'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2315$3548'.
  Set init value: \builder_basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2298$3543'.
  Set init value: \builder_basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2297$3542'.
  Set init value: \builder_basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2296$3541'.
  Set init value: \builder_basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2295$3540'.
  Set init value: \builder_basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2294$3539'.
  Set init value: \builder_basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2293$3538'.
  Set init value: \builder_basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2292$3537'.
  Set init value: \builder_basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2291$3536'.
  Set init value: \builder_basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2290$3535'.
  Set init value: \builder_basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2289$3534'.
  Set init value: \builder_basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2288$3533'.
  Set init value: \builder_basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2287$3532'.
  Set init value: \builder_basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2284$3531'.
  Set init value: \__main___basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2283$3530'.
  Set init value: \__main___basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2282$3529'.
  Set init value: \__main___basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2281$3528'.
  Set init value: \__main___basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2280$3527'.
  Set init value: \builder_basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2279$3526'.
  Set init value: \builder_basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2278$3525'.
  Set init value: \__main___basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2277$3524'.
  Set init value: \__main___basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2276$3523'.
  Set init value: \__main___basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2275$3522'.
  Set init value: \__main___basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2274$3521'.
  Set init value: \__main___basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2273$3520'.
  Set init value: \__main___basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2272$3519'.
  Set init value: \builder_basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2271$3518'.
  Set init value: \builder_basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2264$3517'.
  Set init value: \builder_csr_bankarray_csrbank8_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2262$3516'.
  Set init value: \builder_csr_bankarray_csrbank8_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2260$3515'.
  Set init value: \builder_csr_bankarray_csrbank8_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2258$3514'.
  Set init value: \builder_csr_bankarray_csrbank8_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2256$3513'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2254$3512'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2252$3511'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2250$3510'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2248$3509'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2246$3508'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2244$3507'.
  Set init value: \builder_csr_bankarray_csrbank8_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2242$3506'.
  Set init value: \builder_csr_bankarray_csrbank8_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2240$3505'.
  Set init value: \builder_csr_bankarray_csrbank8_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2238$3504'.
  Set init value: \builder_csr_bankarray_csrbank8_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2237$3503'.
  Set init value: \builder_csr_bankarray_interface8_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2231$3502'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2229$3501'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2227$3500'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2225$3499'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2223$3498'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_latch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2221$3497'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_latch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2219$3496'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2217$3495'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2215$3494'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2213$3493'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2211$3492'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2209$3491'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2207$3490'.
  Set init value: \builder_csr_bankarray_csrbank7_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2205$3489'.
  Set init value: \builder_csr_bankarray_csrbank7_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2203$3488'.
  Set init value: \builder_csr_bankarray_csrbank7_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2201$3487'.
  Set init value: \builder_csr_bankarray_csrbank7_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2199$3486'.
  Set init value: \builder_csr_bankarray_csrbank7_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2197$3485'.
  Set init value: \builder_csr_bankarray_csrbank7_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2195$3484'.
  Set init value: \builder_csr_bankarray_csrbank7_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2193$3483'.
  Set init value: \builder_csr_bankarray_csrbank7_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2191$3482'.
  Set init value: \builder_csr_bankarray_csrbank7_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2189$3481'.
  Set init value: \builder_csr_bankarray_csrbank7_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2188$3480'.
  Set init value: \builder_csr_bankarray_interface7_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2182$3479'.
  Set init value: \builder_csr_bankarray_csrbank6_clk_divider0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2180$3478'.
  Set init value: \builder_csr_bankarray_csrbank6_clk_divider0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2178$3477'.
  Set init value: \builder_csr_bankarray_csrbank6_loopback0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2176$3476'.
  Set init value: \builder_csr_bankarray_csrbank6_loopback0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2174$3475'.
  Set init value: \builder_csr_bankarray_csrbank6_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2172$3474'.
  Set init value: \builder_csr_bankarray_csrbank6_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2170$3473'.
  Set init value: \builder_csr_bankarray_csrbank6_miso_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2168$3472'.
  Set init value: \builder_csr_bankarray_csrbank6_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2166$3471'.
  Set init value: \builder_csr_bankarray_csrbank6_mosi0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2164$3470'.
  Set init value: \builder_csr_bankarray_csrbank6_mosi0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2162$3469'.
  Set init value: \builder_csr_bankarray_csrbank6_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2160$3468'.
  Set init value: \builder_csr_bankarray_csrbank6_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2158$3467'.
  Set init value: \builder_csr_bankarray_csrbank6_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2156$3466'.
  Set init value: \builder_csr_bankarray_csrbank6_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2155$3465'.
  Set init value: \builder_csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2149$3464'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2147$3463'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2145$3462'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2143$3461'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2141$3460'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2139$3459'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2137$3458'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2135$3457'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2133$3456'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2131$3455'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2129$3454'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2127$3453'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2126$3452'.
  Set init value: \builder_csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2120$3451'.
  Set init value: \builder_csr_bankarray_csrbank4_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2118$3450'.
  Set init value: \builder_csr_bankarray_csrbank4_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2117$3449'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2113$3448'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2109$3447'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2103$3446'.
  Set init value: \builder_csr_bankarray_csrbank3_r_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2101$3445'.
  Set init value: \builder_csr_bankarray_csrbank3_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2099$3444'.
  Set init value: \builder_csr_bankarray_csrbank3_w0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2097$3443'.
  Set init value: \builder_csr_bankarray_csrbank3_w0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2096$3442'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2090$3441'.
  Set init value: \builder_csr_bankarray_csrbank2_crg_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2088$3440'.
  Set init value: \builder_csr_bankarray_csrbank2_crg_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2087$3439'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2081$3438'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2079$3437'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2077$3436'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2075$3435'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2073$3434'.
  Set init value: \builder_csr_bankarray_csrbank1_preamble_crc_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2071$3433'.
  Set init value: \builder_csr_bankarray_csrbank1_preamble_crc_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2069$3432'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2067$3431'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2065$3430'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2063$3429'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2061$3428'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2059$3427'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2057$3426'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_length0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2055$3425'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_length0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2053$3424'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_slot0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2051$3423'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_slot0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2049$3422'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_level_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2047$3421'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_level_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2045$3420'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ready_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2043$3419'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ready_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2041$3418'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2039$3417'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2037$3416'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2035$3415'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2033$3414'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2031$3413'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2029$3412'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2027$3411'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2025$3410'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_length_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2023$3409'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_length_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2021$3408'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_slot_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2019$3407'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_slot_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2018$3406'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2012$3405'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2010$3404'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2008$3403'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2006$3402'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2004$3401'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2002$3400'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2001$3399'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1997$3398'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1994$3397'.
  Set init value: \builder_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1993$3396'.
  Set init value: \builder_slave_sel_r = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1992$3395'.
  Set init value: \builder_slave_sel = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1991$3394'.
  Set init value: \builder_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1985$3393'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1981$3392'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1974$3390'.
  Set init value: \builder_basesoc_wishbone_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1970$3389'.
  Set init value: \builder_basesoc_wishbone_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1966$3388'.
  Set init value: \builder_basesoc_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1965$3387'.
  Set init value: \builder_basesoc_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1964$3386'.
  Set init value: \builder_basesoc_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1963$3385'.
  Set init value: \__main___leds_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1962$3384'.
  Set init value: \__main___leds_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1961$3383'.
  Set init value: \__main___spimaster_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1960$3382'.
  Set init value: \__main___spimaster_storage = 16'0000000000001101
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1959$3381'.
  Set init value: \__main___miso_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1958$3380'.
  Set init value: \__main___mosi_sel = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1957$3379'.
  Set init value: \__main___mosi_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1954$3378'.
  Set init value: \__main___clk_divider1 = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1953$3377'.
  Set init value: \__main___miso_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1952$3376'.
  Set init value: \__main___mosi_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1951$3375'.
  Set init value: \__main___count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1950$3374'.
  Set init value: \__main___xfer_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1949$3373'.
  Set init value: \__main___clk_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1948$3372'.
  Set init value: \__main___loopback_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1947$3371'.
  Set init value: \__main___loopback_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1945$3370'.
  Set init value: \__main___cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1944$3369'.
  Set init value: \__main___cs_storage = 17'00000000000000001
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1941$3368'.
  Set init value: \__main___miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1938$3367'.
  Set init value: \__main___mosi_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1937$3366'.
  Set init value: \__main___mosi_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1936$3365'.
  Set init value: \__main___status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1934$3364'.
  Set init value: \__main___status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1931$3363'.
  Set init value: \__main___control_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1930$3362'.
  Set init value: \__main___control_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1928$3361'.
  Set init value: \__main___start1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1923$3360'.
  Set init value: \__main___miso = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1921$3359'.
  Set init value: \__main___irq = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1920$3358'.
  Set init value: \__main___done0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1917$3357'.
  Set init value: \__main____r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1913$3356'.
  Set init value: \__main____w_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1912$3355'.
  Set init value: \__main____w_storage = 3'101
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1908$3354'.
  Set init value: \__main___basesoc_ethmac_slave_sel_r = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1907$3353'.
  Set init value: \__main___basesoc_ethmac_slave_sel = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1905$3352'.
  Set init value: \__main___basesoc_ethmac_sram5_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1897$3349'.
  Set init value: \__main___basesoc_ethmac_interface3_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1889$3348'.
  Set init value: \__main___basesoc_ethmac_sram4_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1881$3345'.
  Set init value: \__main___basesoc_ethmac_interface2_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1867$3342'.
  Set init value: \__main___basesoc_ethmac_interface1_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1853$3339'.
  Set init value: \__main___basesoc_ethmac_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1839$3338'.
  Set init value: \__main___basesoc_ethmac_rd_data = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1824$3337'.
  Set init value: \__main___basesoc_ethmac_sram145_adr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1823$3336'.
  Set init value: \__main___basesoc_ethmac_sram144_consume = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1822$3335'.
  Set init value: \__main___basesoc_ethmac_sram143_produce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1820$3333'.
  Set init value: \__main___basesoc_ethmac_sram141_level = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1809$3332'.
  Set init value: \__main___basesoc_ethmac_sram130_source_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1801$3329'.
  Set init value: \__main___basesoc_ethmac_sram122_length = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1800$3328'.
  Set init value: \__main___basesoc_ethmac_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1799$3327'.
  Set init value: \__main___basesoc_ethmac_sram120_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1798$3326'.
  Set init value: \__main___basesoc_ethmac_sram119_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1796$3325'.
  Set init value: \__main___basesoc_ethmac_sram117_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1795$3324'.
  Set init value: \__main___basesoc_ethmac_sram116_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1791$3323'.
  Set init value: \__main___basesoc_ethmac_sram112_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1787$3322'.
  Set init value: \__main___basesoc_ethmac_sram108_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1786$3321'.
  Set init value: \__main___basesoc_ethmac_sram107_trigger = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1785$3320'.
  Set init value: \__main___basesoc_ethmac_sram106_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1782$3319'.
  Set init value: \__main___basesoc_ethmac_sram103_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1781$3318'.
  Set init value: \__main___basesoc_ethmac_sram102_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1780$3317'.
  Set init value: \__main___basesoc_ethmac_sram101_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1779$3316'.
  Set init value: \__main___basesoc_ethmac_sram100_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1778$3315'.
  Set init value: \__main___basesoc_ethmac_sram99_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1775$3314'.
  Set init value: \__main___basesoc_ethmac_sram96_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1771$3312'.
  Set init value: \__main___basesoc_ethmac_start_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1769$3311'.
  Set init value: \__main___basesoc_ethmac_start_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1767$3309'.
  Set init value: \__main___basesoc_ethmac_sram88_source_payload_last_be = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1765$3308'.
  Set init value: \__main___basesoc_ethmac_sram86_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1762$3306'.
  Set init value: \__main___basesoc_ethmac_sram83_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1761$3305'.
  Set init value: \__main___basesoc_ethmac_sram82_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1760$3304'.
  Set init value: \__main___basesoc_ethmac_sram81_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1758$3303'.
  Set init value: \__main___basesoc_ethmac_sram79_adr = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1757$3302'.
  Set init value: \__main___basesoc_ethmac_sram78_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1756$3301'.
  Set init value: \__main___basesoc_ethmac_sram77_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1754$3300'.
  Set init value: \__main___basesoc_ethmac_sram75_adr = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1738$3299'.
  Set init value: \__main___basesoc_ethmac_sram59_adr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1737$3298'.
  Set init value: \__main___basesoc_ethmac_sram58_consume = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1736$3297'.
  Set init value: \__main___basesoc_ethmac_sram57_produce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1734$3295'.
  Set init value: \__main___basesoc_ethmac_sram55_level = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1721$3294'.
  Set init value: \__main___basesoc_ethmac_sram42_sink_payload_length = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1720$3293'.
  Set init value: \__main___basesoc_ethmac_sram41_sink_payload_slot = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1716$3290'.
  Set init value: \__main___basesoc_ethmac_sram37_sink_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1715$3289'.
  Set init value: \__main___basesoc_ethmac_length_inc = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1714$3288'.
  Set init value: \__main___basesoc_ethmac_sram35_length = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1713$3287'.
  Set init value: \__main___basesoc_ethmac_slot = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1712$3286'.
  Set init value: \__main___basesoc_ethmac_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1711$3285'.
  Set init value: \__main___basesoc_ethmac_sram32_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1710$3284'.
  Set init value: \__main___basesoc_ethmac_sram31_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1708$3283'.
  Set init value: \__main___basesoc_ethmac_sram29_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1707$3282'.
  Set init value: \__main___basesoc_ethmac_sram28_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1703$3281'.
  Set init value: \__main___basesoc_ethmac_sram24_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1699$3280'.
  Set init value: \__main___basesoc_ethmac_sram20_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1694$3279'.
  Set init value: \__main___basesoc_ethmac_sram15_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1692$3278'.
  Set init value: \__main___basesoc_ethmac_sram13_status = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1691$3277'.
  Set init value: \__main___basesoc_ethmac_sram12_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1688$3276'.
  Set init value: \__main___basesoc_ethmac_sram9_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1635$3274'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1634$3273'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1632$3272'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1630$3271'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1629$3270'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1627$3269'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1586$3268'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1584$3267'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1583$3266'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1582$3265'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1581$3264'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1580$3263'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1572$3262'.
  Set init value: \__main___basesoc_ethmac_rx_converter_source_payload_error = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1571$3261'.
  Set init value: \__main___basesoc_ethmac_rx_converter_source_payload_last_be = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1570$3260'.
  Set init value: \__main___basesoc_ethmac_rx_converter_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1557$3259'.
  Set init value: \__main___basesoc_ethmac_rx_last_be_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1530$3258'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer1_toggle_o_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1528$3257'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer1_toggle_i = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1525$3256'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1524$3255'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1523$3254'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1522$3253'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1521$3252'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1519$3251'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1497$3250'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1496$3249'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1492$3248'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1475$3247'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1474$3246'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1473$3245'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1471$3243'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1459$3242'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1451$3241'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1450$3240'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1449$3239'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1448$3238'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1447$3237'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_next = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1444$3236'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1443$3235'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1442$3234'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_value = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1439$3233'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1438$3232'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1437$3231'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1436$3230'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1435$3229'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1434$3228'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1432$3227'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1426$3226'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1424$3225'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer0_toggle_o_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1422$3224'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer0_toggle_i = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1418$3222'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1417$3221'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1414$3220'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1413$3219'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1411$3218'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1405$3217'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1403$3216'.
  Set init value: \__main___basesoc_ethmac_crc_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1401$3215'.
  Set init value: \__main___basesoc_ethmac_crc_errors_status = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1400$3214'.
  Set init value: \__main___basesoc_ethmac_preamble_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1398$3213'.
  Set init value: \__main___basesoc_ethmac_preamble_errors_status = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1397$3212'.
  Set init value: \__main___basesoc_ethmac_tx_gap_counter = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1396$3211'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1395$3210'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1394$3209'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1393$3208'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1392$3207'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1390$3206'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1384$3205'.
  Set init value: \__main___basesoc_ethmac_tx_gap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1382$3204'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1380$3202'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1378$3201'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1377$3200'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1376$3199'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1374$3198'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1368$3197'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1366$3196'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1365$3195'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1364$3194'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1363$3193'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1362$3192'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1360$3191'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1338$3190'.
  Set init value: \__main___basesoc_ethmac_tx_crc_is_ongoing1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1337$3189'.
  Set init value: \__main___basesoc_ethmac_tx_crc_is_ongoing0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1335$3188'.
  Set init value: \__main___basesoc_ethmac_tx_crc_cnt = 2'11
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1334$3187'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1333$3186'.
  Set init value: \__main___basesoc_ethmac_tx_crc_crc_packet = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1332$3185'.
  Set init value: \__main___basesoc_ethmac_tx_crc_reset = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1331$3184'.
  Set init value: \__main___basesoc_ethmac_tx_crc_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1330$3183'.
  Set init value: \__main___basesoc_ethmac_tx_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1329$3182'.
  Set init value: \__main___basesoc_ethmac_tx_crc_next = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1326$3181'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1325$3180'.
  Set init value: \__main___basesoc_ethmac_tx_crc_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1324$3179'.
  Set init value: \__main___basesoc_ethmac_tx_crc_value = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1323$3178'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1322$3177'.
  Set init value: \__main___basesoc_ethmac_tx_crc_data0 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1321$3176'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1320$3175'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1319$3174'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1318$3173'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1317$3172'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1315$3171'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1309$3170'.
  Set init value: \__main___basesoc_ethmac_tx_crc_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1306$3169'.
  Set init value: \__main___basesoc_ethmac_tx_padding_counter = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1305$3168'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1304$3167'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1303$3166'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1302$3165'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1301$3164'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1299$3163'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1293$3162'.
  Set init value: \__main___basesoc_ethmac_tx_padding_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1291$3161'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1290$3160'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1289$3159'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1288$3158'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1287$3157'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1285$3156'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1279$3155'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1270$3154'.
  Set init value: \__main___basesoc_ethmac_tx_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1268$3153'.
  Set init value: \__main___basesoc_ethmac_tx_converter_converter_source_payload_data = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1263$3152'.
  Set init value: \__main___basesoc_ethmac_tx_converter_converter_sink_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1226$3151'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1225$3150'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1223$3149'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1221$3148'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1220$3147'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1218$3146'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1182$3145'.
  Set init value: \__main___basesoc_ethmac_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1165$3143'.
  Set init value: \__main___ethphy_liteethphyrmiirx_rx_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1164$3142'.
  Set init value: \__main___ethphy_liteethphyrmiirx_crs_dv_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1163$3141'.
  Set init value: \__main___ethphy_liteethphyrmiirx_crs_dv = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1162$3140'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_sink_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1161$3139'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_sink_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1160$3138'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_reset = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1154$3137'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1152$3136'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1151$3135'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1150$3134'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1149$3133'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1148$3132'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1140$3131'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1134$3130'.
  Set init value: \__main___ethphy_liteethphyrmiirx_converter_sink_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1116$3126'.
  Set init value: \__main___ethphy_liteethphyrmiitx_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1114$3125'.
  Set init value: \__main___ethphy_liteethphyrmiitx_converter_converter_source_payload_data = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1109$3124'.
  Set init value: \__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1085$3121'.
  Set init value: \__main___ethphy_counter = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1076$3120'.
  Set init value: \__main___ethphy_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1075$3119'.
  Set init value: \__main___ethphy_reset_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1074$3118'.
  Set init value: \__main___basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1073$3117'.
  Set init value: \__main___basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1067$3116'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1065$3115'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1064$3114'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1063$3113'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1062$3112'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1061$3111'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1053$3110'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1036$3109'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1034$3108'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1029$3107'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1012$3106'.
  Set init value: \__main___basesoc_wishbone_bridge_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1001$3103'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:997$3102'.
  Set init value: \__main___basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:996$3101'.
  Set init value: \__main___basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:994$3100'.
  Set init value: \__main___basesoc_word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:993$3099'.
  Set init value: \__main___basesoc_word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:992$3098'.
  Set init value: \__main___basesoc_tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:987$3097'.
  Set init value: \__main___basesoc_tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:984$3096'.
  Set init value: \__main___basesoc_adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:983$3095'.
  Set init value: \__main___basesoc_write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:982$3094'.
  Set init value: \__main___basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:981$3093'.
  Set init value: \__main___basesoc_data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:978$3092'.
  Set init value: \__main___basesoc_interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:977$3091'.
  Set init value: \__main___basesoc_interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:976$3090'.
  Set init value: \__main___basesoc_interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:975$3089'.
  Set init value: \__main___basesoc_interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:973$3088'.
  Set init value: \__main___basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:966$3086'.
  Set init value: \__main___basesoc_wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:962$3085'.
  Set init value: \__main___basesoc_wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:948$3082'.
  Set init value: \__main___basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:947$3081'.
  Set init value: \__main___basesoc_port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:945$3080'.
  Set init value: \__main___basesoc_port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:943$3079'.
  Set init value: \__main___basesoc_sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:941$3078'.
  Set init value: \__main___basesoc_sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:940$3077'.
  Set init value: \__main___basesoc_sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:938$3076'.
  Set init value: \__main___basesoc_sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:935$3075'.
  Set init value: \__main___basesoc_sdram_twtrcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:934$3074'.
  Set init value: \__main___basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:932$3073'.
  Set init value: \__main___basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:931$3072'.
  Set init value: \__main___basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:927$3070'.
  Set init value: \__main___basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:926$3069'.
  Set init value: \__main___basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:922$3066'.
  Set init value: \__main___basesoc_sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:918$3063'.
  Set init value: \__main___basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:916$3062'.
  Set init value: \__main___basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:912$3061'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:911$3060'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:910$3059'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:907$3058'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:905$3057'.
  Set init value: \__main___basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:903$3056'.
  Set init value: \__main___basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:902$3055'.
  Set init value: \__main___basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:900$3054'.
  Set init value: \__main___basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:898$3053'.
  Set init value: \__main___basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:894$3052'.
  Set init value: \__main___basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:893$3051'.
  Set init value: \__main___basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:892$3050'.
  Set init value: \__main___basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:881$3044'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:880$3043'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:878$3042'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:877$3041'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:875$3040'.
  Set init value: \__main___basesoc_sdram_bankmachine3_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:874$3039'.
  Set init value: \__main___basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:872$3038'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:871$3037'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:870$3036'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:868$3035'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:867$3034'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:866$3033'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:865$3032'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:864$3031'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:863$3030'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:861$3029'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:828$3028'.
  Set init value: \__main___basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:827$3027'.
  Set init value: \__main___basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:826$3026'.
  Set init value: \__main___basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:824$3024'.
  Set init value: \__main___basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:805$3021'.
  Set init value: \__main___basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:804$3020'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:803$3019'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:802$3018'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:801$3017'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:800$3016'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:799$3015'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:797$3014'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:796$3013'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:795$3012'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:794$3011'.
  Set init value: \__main___basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:792$3010'.
  Set init value: \__main___basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:791$3009'.
  Set init value: \__main___basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:785$3008'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:784$3007'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:782$3006'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:781$3005'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:779$3004'.
  Set init value: \__main___basesoc_sdram_bankmachine2_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:778$3003'.
  Set init value: \__main___basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:776$3002'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:775$3001'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:774$3000'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:772$2999'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:771$2998'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:770$2997'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:769$2996'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:768$2995'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:767$2994'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:765$2993'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:732$2992'.
  Set init value: \__main___basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:731$2991'.
  Set init value: \__main___basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:730$2990'.
  Set init value: \__main___basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:728$2988'.
  Set init value: \__main___basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:709$2985'.
  Set init value: \__main___basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:708$2984'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:707$2983'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:706$2982'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:705$2981'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:704$2980'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:703$2979'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:701$2978'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:700$2977'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:699$2976'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:698$2975'.
  Set init value: \__main___basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:696$2974'.
  Set init value: \__main___basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:695$2973'.
  Set init value: \__main___basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:689$2972'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:688$2971'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:686$2970'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:685$2969'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:683$2968'.
  Set init value: \__main___basesoc_sdram_bankmachine1_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:682$2967'.
  Set init value: \__main___basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:680$2966'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:679$2965'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:678$2964'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:676$2963'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:675$2962'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:674$2961'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:673$2960'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:672$2959'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:671$2958'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:669$2957'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:636$2956'.
  Set init value: \__main___basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:635$2955'.
  Set init value: \__main___basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:634$2954'.
  Set init value: \__main___basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:632$2952'.
  Set init value: \__main___basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:613$2949'.
  Set init value: \__main___basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:612$2948'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:611$2947'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:610$2946'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:609$2945'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:608$2944'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:607$2943'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:605$2942'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:604$2941'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:603$2940'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:602$2939'.
  Set init value: \__main___basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:600$2938'.
  Set init value: \__main___basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:599$2937'.
  Set init value: \__main___basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:593$2936'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:592$2935'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:590$2934'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:589$2933'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:587$2932'.
  Set init value: \__main___basesoc_sdram_bankmachine0_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:586$2931'.
  Set init value: \__main___basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:584$2930'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:583$2929'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:582$2928'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:580$2927'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:579$2926'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:578$2925'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:577$2924'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:576$2923'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:575$2922'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:573$2921'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:540$2920'.
  Set init value: \__main___basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:539$2919'.
  Set init value: \__main___basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:538$2918'.
  Set init value: \__main___basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:536$2916'.
  Set init value: \__main___basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:517$2913'.
  Set init value: \__main___basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:516$2912'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:515$2911'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:514$2910'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:513$2909'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:512$2908'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:511$2907'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:509$2906'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:508$2905'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:507$2904'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:506$2903'.
  Set init value: \__main___basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:504$2902'.
  Set init value: \__main___basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:503$2901'.
  Set init value: \__main___basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:497$2900'.
  Set init value: \__main___basesoc_sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:496$2899'.
  Set init value: \__main___basesoc_sdram_sequencer_counter = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:495$2898'.
  Set init value: \__main___basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:492$2897'.
  Set init value: \__main___basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:491$2896'.
  Set init value: \__main___basesoc_sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:490$2895'.
  Set init value: \__main___basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:488$2894'.
  Set init value: \__main___basesoc_sdram_timer_count1 = 11'11000011010
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:480$2891'.
  Set init value: \__main___basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:479$2890'.
  Set init value: \__main___basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:478$2889'.
  Set init value: \__main___basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:477$2888'.
  Set init value: \__main___basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:476$2887'.
  Set init value: \__main___basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:475$2886'.
  Set init value: \__main___basesoc_sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:474$2885'.
  Set init value: \__main___basesoc_sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:473$2884'.
  Set init value: \__main___basesoc_sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:470$2883'.
  Set init value: \__main___basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:468$2882'.
  Set init value: \__main___basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:462$2880'.
  Set init value: \__main___basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:461$2879'.
  Set init value: \__main___basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:460$2878'.
  Set init value: \__main___basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:459$2877'.
  Set init value: \__main___basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:458$2876'.
  Set init value: \__main___basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:457$2875'.
  Set init value: \__main___basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:455$2874'.
  Set init value: \__main___basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:454$2873'.
  Set init value: \__main___basesoc_sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:425$2872'.
  Set init value: \__main___basesoc_sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:423$2871'.
  Set init value: \__main___basesoc_sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:422$2870'.
  Set init value: \__main___basesoc_sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:421$2869'.
  Set init value: \__main___basesoc_sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:420$2868'.
  Set init value: \__main___basesoc_sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:419$2867'.
  Set init value: \__main___basesoc_sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:418$2866'.
  Set init value: \__main___basesoc_sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:417$2865'.
  Set init value: \__main___basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:415$2863'.
  Set init value: \__main___basesoc_sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:413$2862'.
  Set init value: \__main___basesoc_sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:412$2861'.
  Set init value: \__main___basesoc_sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:411$2860'.
  Set init value: \__main___basesoc_sdram_command_storage = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:404$2859'.
  Set init value: \__main___basesoc_sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:403$2858'.
  Set init value: \__main___basesoc_sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:397$2856'.
  Set init value: \__main___basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:396$2855'.
  Set init value: \__main___basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:381$2840'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:380$2839'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:371$2837'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:370$2836'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:369$2835'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:368$2834'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:363$2833'.
  Set init value: \__main___basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:362$2832'.
  Set init value: \__main___basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:361$2831'.
  Set init value: \__main___basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:360$2830'.
  Set init value: \__main___basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:359$2829'.
  Set init value: \__main___basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:358$2828'.
  Set init value: \__main___basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:357$2827'.
  Set init value: \__main___basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:356$2826'.
  Set init value: \__main___basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:355$2825'.
  Set init value: \__main___basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:354$2824'.
  Set init value: \__main___basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:353$2823'.
  Set init value: \__main___basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:352$2822'.
  Set init value: \__main___basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:351$2821'.
  Set init value: \__main___basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:350$2820'.
  Set init value: \__main___basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:349$2819'.
  Set init value: \__main___basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:348$2818'.
  Set init value: \__main___basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:333$2817'.
  Set init value: \__main___rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:332$2816'.
  Set init value: \__main___dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:302$2814'.
  Set init value: \__main___crg_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:301$2813'.
  Set init value: \__main___basesoc_uptime_cycles = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:300$2812'.
  Set init value: \__main___basesoc_uptime_cycles_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:298$2811'.
  Set init value: \__main___basesoc_uptime_cycles_status = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:297$2810'.
  Set init value: \__main___basesoc_uptime_latch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:296$2809'.
  Set init value: \__main___basesoc_uptime_latch_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:295$2808'.
  Set init value: \__main___basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:294$2807'.
  Set init value: \__main___basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:293$2806'.
  Set init value: \__main___basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:291$2805'.
  Set init value: \__main___basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:290$2804'.
  Set init value: \__main___basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:286$2803'.
  Set init value: \__main___basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:282$2802'.
  Set init value: \__main___basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:281$2801'.
  Set init value: \__main___basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:279$2800'.
  Set init value: \__main___basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:276$2799'.
  Set init value: \__main___basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:274$2798'.
  Set init value: \__main___basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:273$2797'.
  Set init value: \__main___basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:272$2796'.
  Set init value: \__main___basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:271$2795'.
  Set init value: \__main___basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:270$2794'.
  Set init value: \__main___basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:269$2793'.
  Set init value: \__main___basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:268$2792'.
  Set init value: \__main___basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:267$2791'.
  Set init value: \__main___basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:266$2790'.
  Set init value: \__main___basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:251$2789'.
  Set init value: \__main___basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:250$2788'.
  Set init value: \__main___basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:249$2787'.
  Set init value: \__main___basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:247$2785'.
  Set init value: \__main___basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:240$2784'.
  Set init value: \__main___basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:214$2783'.
  Set init value: \__main___basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:213$2782'.
  Set init value: \__main___basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:212$2781'.
  Set init value: \__main___basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:210$2779'.
  Set init value: \__main___basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:203$2778'.
  Set init value: \__main___basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:181$2775'.
  Set init value: \__main___basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:178$2774'.
  Set init value: \__main___basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:175$2773'.
  Set init value: \__main___basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:174$2772'.
  Set init value: \__main___basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:171$2771'.
  Set init value: \__main___basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:170$2770'.
  Set init value: \__main___basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:168$2769'.
  Set init value: \__main___basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:165$2768'.
  Set init value: \__main___basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:163$2767'.
  Set init value: \__main___basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:160$2766'.
  Set init value: \__main___basesoc_uart_rx_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:159$2765'.
  Set init value: \__main___basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:157$2764'.
  Set init value: \__main___basesoc_uart_rx_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:155$2763'.
  Set init value: \__main___basesoc_uart_tx_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:154$2762'.
  Set init value: \__main___basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:152$2761'.
  Set init value: \__main___basesoc_uart_tx_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:149$2760'.
  Set init value: \__main___basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:146$2759'.
  Set init value: \__main___basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:142$2758'.
  Set init value: \__main___basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:140$2757'.
  Set init value: \__main___basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:139$2756'.
  Set init value: \__main___basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:137$2755'.
  Set init value: \__main___basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:136$2754'.
  Set init value: \__main___basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:135$2753'.
  Set init value: \__main___basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:134$2752'.
  Set init value: \__main___basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:133$2751'.
  Set init value: \__main___basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:132$2750'.
  Set init value: \__main___basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:128$2747'.
  Set init value: \__main___basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:127$2746'.
  Set init value: \__main___basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:126$2745'.
  Set init value: \__main___basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:125$2744'.
  Set init value: \__main___basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:124$2743'.
  Set init value: \__main___basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:123$2742'.
  Set init value: \__main___basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:119$2741'.
  Set init value: \__main___basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:116$2740'.
  Set init value: \__main___basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:108$2737'.
  Set init value: \__main___basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:94$2734'.
  Set init value: \__main___basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:64$2732'.
  Set init value: \__main___basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:62$2731'.
  Set init value: \__main___basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:60$2730'.
  Set init value: \__main___basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:57$2729'.
  Set init value: \__main___basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:56$2728'.
  Set init value: \__main___basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:55$2727'.
  Set init value: \__main___basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:54$2726'.
  Set init value: \__main___basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:52$2725'.
  Set init value: \__main___basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2645$3712'.
  Set init value: \builder_multiregimpl8_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2644$3711'.
  Set init value: \builder_multiregimpl8_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2643$3710'.
  Set init value: \builder_multiregimpl7_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2642$3709'.
  Set init value: \builder_multiregimpl7_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2641$3708'.
  Set init value: \builder_multiregimpl6_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2640$3707'.
  Set init value: \builder_multiregimpl6_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2639$3706'.
  Set init value: \builder_multiregimpl5_regs1 = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4831'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4820'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4819'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4818'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4817'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4815'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4808'.
     1/3: $1$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4814
     2/3: $1$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_DATA[21:0]$4813
     3/3: $1$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_ADDR[6:0]$4812
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4806'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4799'.
     1/3: $1$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4805
     2/3: $1$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_DATA[31:0]$4804
     3/3: $1$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_ADDR[9:0]$4803
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4766'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4763'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4756'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4735'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4731'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4727'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4724'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4712'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4709'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4696'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4691'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4687'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4673'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4651'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4648'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4645'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4644'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4643'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4642'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4641'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4640'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4637'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4634'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4633'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4632'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4631'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4630'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4629'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4628'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4627'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4620'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4619'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4618
     2/12: $1$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_DATA[7:0]$4617
     3/12: $1$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_ADDR[9:0]$4616
     4/12: $1$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4614
     5/12: $1$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_DATA[7:0]$4613
     6/12: $1$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_ADDR[9:0]$4612
     7/12: $1$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4610
     8/12: $1$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_DATA[7:0]$4609
     9/12: $1$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_ADDR[9:0]$4608
    10/12: $1$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4606
    11/12: $1$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_DATA[7:0]$4605
    12/12: $1$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_ADDR[9:0]$4604
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4585'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5382$4584'.
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4577'.
     1/3: $1$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4583
     2/3: $1$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_DATA[21:0]$4582
     3/3: $1$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_ADDR[6:0]$4581
Creating decoders for process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4575'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
     1/108: $0\memory_DivPlugin_rs1[32:0] [32]
     2/108: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/108: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/108: $0\execute_CsrPlugin_csr_4032[0:0]
     5/108: $0\execute_CsrPlugin_csr_3008[0:0]
     6/108: $0\execute_CsrPlugin_csr_835[0:0]
     7/108: $0\execute_CsrPlugin_csr_834[0:0]
     8/108: $0\execute_CsrPlugin_csr_833[0:0]
     9/108: $0\execute_CsrPlugin_csr_773[0:0]
    10/108: $0\execute_CsrPlugin_csr_772[0:0]
    11/108: $0\execute_CsrPlugin_csr_836[0:0]
    12/108: $0\execute_CsrPlugin_csr_768[0:0]
    13/108: $0\execute_CsrPlugin_csr_3264[0:0]
    14/108: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/108: $0\memory_to_writeBack_MUL_HH[33:0]
    16/108: $0\execute_to_memory_MUL_HH[33:0]
    17/108: $0\execute_to_memory_MUL_HL[33:0]
    18/108: $0\execute_to_memory_MUL_LH[33:0]
    19/108: $0\execute_to_memory_MUL_LL[31:0]
    20/108: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/108: $0\execute_to_memory_BRANCH_DO[0:0]
    22/108: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/108: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/108: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/108: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/108: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/108: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/108: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/108: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/108: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/108: $0\decode_to_execute_RS2[31:0]
    32/108: $0\decode_to_execute_RS1[31:0]
    33/108: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/108: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/108: $0\execute_to_memory_IS_DIV[0:0]
    36/108: $0\decode_to_execute_IS_DIV[0:0]
    37/108: $0\memory_to_writeBack_IS_MUL[0:0]
    38/108: $0\execute_to_memory_IS_MUL[0:0]
    39/108: $0\decode_to_execute_IS_MUL[0:0]
    40/108: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/108: $0\execute_to_memory_ENV_CTRL[1:0]
    42/108: $0\decode_to_execute_ENV_CTRL[1:0]
    43/108: $0\decode_to_execute_IS_CSR[0:0]
    44/108: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/108: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/108: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/108: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/108: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/108: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/108: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/108: $0\execute_to_memory_MEMORY_WR[0:0]
    52/108: $0\decode_to_execute_MEMORY_WR[0:0]
    53/108: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/108: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/108: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/108: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/108: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/108: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/108: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/108: $0\decode_to_execute_ALU_CTRL[1:0]
    61/108: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/108: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/108: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/108: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/108: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/108: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/108: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/108: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/108: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/108: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/108: $0\execute_to_memory_INSTRUCTION[31:0]
    72/108: $0\decode_to_execute_INSTRUCTION[31:0]
    73/108: $0\memory_to_writeBack_PC[31:0]
    74/108: $0\execute_to_memory_PC[31:0]
    75/108: $0\decode_to_execute_PC[31:0]
    76/108: $0\memory_DivPlugin_div_result[31:0]
    77/108: $0\memory_DivPlugin_div_done[0:0]
    78/108: $0\memory_DivPlugin_div_needRevert[0:0]
    79/108: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/108: $0\memory_DivPlugin_rs2[31:0]
    81/108: $0\CsrPlugin_mip_MSIP[0:0]
    82/108: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/108: $0\CsrPlugin_interrupt_code[3:0]
    84/108: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/108: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/108: $0\CsrPlugin_mtval[31:0]
    87/108: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/108: $0\CsrPlugin_mcause_interrupt[0:0]
    89/108: $0\CsrPlugin_mepc[31:0]
    90/108: $0\CsrPlugin_mtvec_base[29:0]
    91/108: $0\CsrPlugin_mtvec_mode[1:0]
    92/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    93/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    94/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    95/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    96/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    97/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    98/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    99/108: $0\dataCache_1_io_mem_cmd_rData_last[0:0]
   100/108: $0\dataCache_1_io_mem_cmd_rData_size[2:0]
   101/108: $0\dataCache_1_io_mem_cmd_rData_mask[3:0]
   102/108: $0\dataCache_1_io_mem_cmd_rData_data[31:0]
   103/108: $0\dataCache_1_io_mem_cmd_rData_address[31:0]
   104/108: $0\dataCache_1_io_mem_cmd_rData_uncached[0:0]
   105/108: $0\dataCache_1_io_mem_cmd_rData_wr[0:0]
   106/108: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   107/108: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   108/108: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_7[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBus_cmd_ready[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\dataCache_1_io_mem_cmd_rValid[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4500'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4499'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4484'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_10[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4483'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4482'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4481'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_7[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4480'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4479'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_5[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_5[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4478'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4477'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4476'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4277$4330'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4310'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4307'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4306'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4301'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4300'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4292'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4284'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4281'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4275'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4274'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4273'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4272'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4259'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4258'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4257'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4256'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4252'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4230'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4229'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4228'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4227'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4221'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3912$4215'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3897$4214'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4211'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3859$4210'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4209'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4206'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3810$4205'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3795$4204'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3771$4203'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4202'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4199'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4172'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4171'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3619$4170'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3583$4167'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4163'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4162'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3534$4161'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3510$4160'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4159'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4158'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4154'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4153'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4152'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4150'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4129'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3362$4128'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3333$4125'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3323$4122'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4118'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4117'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4116'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4113'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4110'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4100'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4095'.
     1/1: $1\dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4071'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4070'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4067'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4066'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3122$4054'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3098$4050'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3083$4049'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4047'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3048$4046'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4045'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4040'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4039'.
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4038'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4027'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4013'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$4009'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$4005'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$4004'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3998'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3996'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3991'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3988'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3981'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3980'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3979'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3978'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3977'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3976'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3975'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3974'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3973'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3972'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3971'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3970'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3969'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3968'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3967'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3966'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3965'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3964'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3963'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3962'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3961'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3960'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3959'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3958'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3957'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3956'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3945'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3943'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3942'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3941'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3940'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3939'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3919'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3918'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3917'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3910'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3916
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_DATA[31:0]$3915
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_ADDR[4:0]$3914
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3908'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3906'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2638$3705'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2637$3704'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2636$3703'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2635$3702'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2634$3701'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2633$3700'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2632$3699'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2631$3698'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2630$3697'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2625$3696'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2621$3695'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2617$3694'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2613$3693'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2609$3692'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2605$3691'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2601$3690'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2597$3689'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2593$3688'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2589$3687'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2585$3686'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2581$3685'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2577$3684'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2573$3683'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2569$3682'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2565$3681'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2561$3680'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2557$3679'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2553$3678'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2549$3677'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2545$3676'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2541$3675'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2537$3674'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2533$3673'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2529$3672'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2525$3671'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2521$3670'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2517$3669'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2513$3668'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2509$3667'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2505$3666'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2501$3665'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2496$3664'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2495$3663'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2494$3662'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2493$3661'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2492$3660'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2491$3659'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2490$3658'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2489$3657'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2488$3656'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2487$3655'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2486$3654'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2485$3653'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2484$3652'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2483$3651'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2482$3650'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2481$3649'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2480$3648'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2479$3647'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2478$3646'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2477$3645'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2476$3644'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2475$3643'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2474$3642'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2473$3641'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2472$3640'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2471$3639'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2470$3638'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2469$3637'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2468$3636'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2467$3635'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2466$3634'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2465$3633'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2464$3632'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2463$3631'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2462$3630'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2461$3629'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2460$3628'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2459$3627'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2458$3626'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2457$3625'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2456$3624'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2455$3623'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2454$3622'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2453$3621'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2452$3620'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2451$3619'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2450$3618'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2449$3617'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2383$3616'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2382$3615'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2381$3614'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2380$3613'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2379$3612'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2378$3611'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2377$3610'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2376$3609'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2375$3608'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2374$3607'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2373$3606'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2372$3605'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2371$3604'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2370$3603'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2369$3602'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2368$3601'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2367$3600'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2366$3599'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2365$3598'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2364$3597'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2363$3596'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2362$3595'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2361$3594'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2360$3593'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2359$3592'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2358$3591'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2357$3590'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2356$3589'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2355$3588'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2354$3587'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2353$3586'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2352$3585'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2351$3584'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2350$3583'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2349$3582'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2348$3581'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2347$3580'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2346$3579'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2345$3578'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2344$3577'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2343$3576'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2342$3575'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2341$3574'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2340$3573'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2339$3572'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2338$3571'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2337$3570'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2336$3569'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2335$3568'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2334$3567'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2333$3566'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2332$3565'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2331$3564'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2330$3563'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2329$3562'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2328$3561'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2327$3560'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2326$3559'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2325$3558'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2324$3557'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2323$3556'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2322$3555'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2321$3554'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2320$3553'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2319$3552'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2318$3551'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2317$3550'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2316$3549'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2315$3548'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2314$3547'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2313$3546'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2312$3545'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2311$3544'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2298$3543'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2297$3542'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2296$3541'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2295$3540'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2294$3539'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2293$3538'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2292$3537'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2291$3536'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2290$3535'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2289$3534'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2288$3533'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2287$3532'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2284$3531'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2283$3530'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2282$3529'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2281$3528'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2280$3527'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2279$3526'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2278$3525'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2277$3524'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2276$3523'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2275$3522'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2274$3521'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2273$3520'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2272$3519'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2271$3518'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2264$3517'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2262$3516'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2260$3515'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2258$3514'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2256$3513'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2254$3512'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2252$3511'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2250$3510'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2248$3509'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2246$3508'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2244$3507'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2242$3506'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2240$3505'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2238$3504'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2237$3503'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2231$3502'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2229$3501'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2227$3500'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2225$3499'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2223$3498'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2221$3497'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2219$3496'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2217$3495'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2215$3494'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2213$3493'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2211$3492'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2209$3491'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2207$3490'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2205$3489'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2203$3488'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2201$3487'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2199$3486'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2197$3485'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2195$3484'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2193$3483'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2191$3482'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2189$3481'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2188$3480'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2182$3479'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2180$3478'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2178$3477'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2176$3476'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2174$3475'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2172$3474'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2170$3473'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2168$3472'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2166$3471'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2164$3470'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2162$3469'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2160$3468'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2158$3467'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2156$3466'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2155$3465'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2149$3464'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2147$3463'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2145$3462'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2143$3461'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2141$3460'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2139$3459'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2137$3458'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2135$3457'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2133$3456'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2131$3455'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2129$3454'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2127$3453'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2126$3452'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2120$3451'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2118$3450'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2117$3449'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2113$3448'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2109$3447'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2103$3446'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2101$3445'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2099$3444'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2097$3443'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2096$3442'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2090$3441'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2088$3440'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2087$3439'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2081$3438'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2079$3437'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2077$3436'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2075$3435'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2073$3434'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2071$3433'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2069$3432'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2067$3431'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2065$3430'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2063$3429'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2061$3428'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2059$3427'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2057$3426'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2055$3425'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2053$3424'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2051$3423'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2049$3422'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2047$3421'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2045$3420'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2043$3419'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2041$3418'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2039$3417'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2037$3416'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2035$3415'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2033$3414'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2031$3413'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2029$3412'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2027$3411'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2025$3410'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2023$3409'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2021$3408'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2019$3407'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2018$3406'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2012$3405'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2010$3404'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2008$3403'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2006$3402'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2004$3401'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2002$3400'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2001$3399'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1997$3398'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1994$3397'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1993$3396'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1992$3395'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1991$3394'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1985$3393'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1981$3392'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1978$3391'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1974$3390'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1970$3389'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1966$3388'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1965$3387'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1964$3386'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1963$3385'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1962$3384'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1961$3383'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1960$3382'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1959$3381'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1958$3380'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1957$3379'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1954$3378'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1953$3377'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1952$3376'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1951$3375'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1950$3374'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1949$3373'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1948$3372'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1947$3371'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1945$3370'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1944$3369'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1941$3368'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1938$3367'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1937$3366'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1936$3365'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1934$3364'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1931$3363'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1930$3362'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1928$3361'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1923$3360'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1921$3359'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1920$3358'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1917$3357'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1913$3356'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1912$3355'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1908$3354'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1907$3353'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1905$3352'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1902$3351'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1901$3350'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1897$3349'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1889$3348'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1886$3347'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1885$3346'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1881$3345'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1872$3344'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1871$3343'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1867$3342'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1858$3341'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1857$3340'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1853$3339'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1839$3338'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1824$3337'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1823$3336'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1822$3335'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1821$3334'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1820$3333'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1809$3332'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1805$3331'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1804$3330'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1801$3329'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1800$3328'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1799$3327'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1798$3326'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1796$3325'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1795$3324'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1791$3323'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1787$3322'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1786$3321'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1785$3320'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1782$3319'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1781$3318'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1780$3317'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1779$3316'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1778$3315'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1775$3314'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1772$3313'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1771$3312'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1769$3311'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1768$3310'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1767$3309'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1765$3308'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1764$3307'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1762$3306'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1761$3305'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1760$3304'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1758$3303'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1757$3302'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1756$3301'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1754$3300'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1738$3299'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1737$3298'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1736$3297'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1735$3296'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1734$3295'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1721$3294'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1720$3293'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1719$3292'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1718$3291'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1716$3290'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1715$3289'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1714$3288'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1713$3287'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1712$3286'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1711$3285'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1710$3284'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1708$3283'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1707$3282'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1703$3281'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1699$3280'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1694$3279'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1692$3278'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1691$3277'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1688$3276'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1680$3275'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1635$3274'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1634$3273'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1632$3272'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1630$3271'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1629$3270'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1627$3269'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1586$3268'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1584$3267'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1583$3266'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1582$3265'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1581$3264'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1580$3263'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1572$3262'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1571$3261'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1570$3260'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1557$3259'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1530$3258'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1528$3257'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1525$3256'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1524$3255'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1523$3254'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1522$3253'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1521$3252'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1519$3251'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1497$3250'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1496$3249'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1492$3248'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1475$3247'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1474$3246'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1473$3245'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1472$3244'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1471$3243'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1459$3242'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1451$3241'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1450$3240'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1449$3239'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1448$3238'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1447$3237'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1444$3236'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1443$3235'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1442$3234'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1439$3233'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1438$3232'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1437$3231'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1436$3230'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1435$3229'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1434$3228'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1432$3227'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1426$3226'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1424$3225'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1422$3224'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1419$3223'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1418$3222'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1417$3221'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1414$3220'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1413$3219'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1411$3218'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1405$3217'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1403$3216'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1401$3215'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1400$3214'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1398$3213'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1397$3212'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1396$3211'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1395$3210'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1394$3209'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1393$3208'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1392$3207'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1390$3206'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1384$3205'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1382$3204'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1381$3203'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1380$3202'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1378$3201'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1377$3200'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1376$3199'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1374$3198'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1368$3197'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1366$3196'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1365$3195'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1364$3194'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1363$3193'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1362$3192'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1360$3191'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1338$3190'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1337$3189'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1335$3188'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1334$3187'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1333$3186'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1332$3185'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1331$3184'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1330$3183'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1329$3182'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1326$3181'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1325$3180'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1324$3179'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1323$3178'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1322$3177'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1321$3176'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1320$3175'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1319$3174'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1318$3173'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1317$3172'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1315$3171'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1309$3170'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1306$3169'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1305$3168'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1304$3167'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1303$3166'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1302$3165'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1301$3164'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1299$3163'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1293$3162'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1291$3161'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1290$3160'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1289$3159'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1288$3158'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1287$3157'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1285$3156'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1279$3155'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1270$3154'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1268$3153'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1263$3152'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1226$3151'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1225$3150'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1223$3149'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1221$3148'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1220$3147'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1218$3146'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1182$3145'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1180$3144'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1165$3143'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1164$3142'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1163$3141'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1162$3140'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1161$3139'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1160$3138'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1154$3137'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1152$3136'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1151$3135'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1150$3134'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1149$3133'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1148$3132'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1140$3131'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1134$3130'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1133$3129'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1130$3128'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1129$3127'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1116$3126'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1114$3125'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1109$3124'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1098$3123'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1097$3122'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1085$3121'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1076$3120'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1075$3119'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1074$3118'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1073$3117'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1067$3116'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1065$3115'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1064$3114'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1063$3113'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1062$3112'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1061$3111'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1053$3110'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1036$3109'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1034$3108'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1029$3107'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1012$3106'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1004$3105'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1003$3104'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1001$3103'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:997$3102'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:996$3101'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:994$3100'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:993$3099'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:992$3098'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:987$3097'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:984$3096'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:983$3095'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:982$3094'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:981$3093'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:978$3092'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:977$3091'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:976$3090'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:975$3089'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:973$3088'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:970$3087'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:966$3086'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:962$3085'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:958$3084'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:957$3083'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:948$3082'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:947$3081'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:945$3080'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:943$3079'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:941$3078'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:940$3077'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:938$3076'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:935$3075'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:934$3074'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:932$3073'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:931$3072'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:929$3071'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:927$3070'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:926$3069'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:924$3068'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:923$3067'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:922$3066'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:921$3065'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:920$3064'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:918$3063'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:916$3062'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:912$3061'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:911$3060'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:910$3059'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:907$3058'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:905$3057'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:903$3056'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:902$3055'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:900$3054'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:898$3053'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:894$3052'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:893$3051'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:892$3050'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:889$3049'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:887$3048'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:886$3047'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:885$3046'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:884$3045'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:881$3044'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:880$3043'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:878$3042'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:877$3041'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:875$3040'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:874$3039'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:872$3038'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:871$3037'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:870$3036'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:868$3035'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:867$3034'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:866$3033'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:865$3032'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:864$3031'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:863$3030'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:861$3029'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:828$3028'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:827$3027'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:826$3026'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:825$3025'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:824$3024'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:809$3023'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:808$3022'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:805$3021'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:804$3020'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:803$3019'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:802$3018'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:801$3017'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:800$3016'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:799$3015'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:797$3014'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:796$3013'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:795$3012'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:794$3011'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:792$3010'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:791$3009'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:785$3008'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:784$3007'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:782$3006'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:781$3005'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:779$3004'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:778$3003'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:776$3002'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:775$3001'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:774$3000'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:772$2999'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:771$2998'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:770$2997'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:769$2996'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:768$2995'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:767$2994'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:765$2993'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:732$2992'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:731$2991'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:730$2990'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:729$2989'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:728$2988'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:713$2987'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:712$2986'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:709$2985'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:708$2984'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:707$2983'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:706$2982'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:705$2981'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:704$2980'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:703$2979'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:701$2978'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:700$2977'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:699$2976'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:698$2975'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:696$2974'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:695$2973'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:689$2972'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:688$2971'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:686$2970'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:685$2969'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:683$2968'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:682$2967'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:680$2966'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:679$2965'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:678$2964'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:676$2963'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:675$2962'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:674$2961'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:673$2960'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:672$2959'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:671$2958'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:669$2957'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:636$2956'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:635$2955'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:634$2954'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:633$2953'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:632$2952'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:617$2951'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:616$2950'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:613$2949'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:612$2948'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:611$2947'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:610$2946'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:609$2945'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:608$2944'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:607$2943'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:605$2942'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:604$2941'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:603$2940'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:602$2939'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:600$2938'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:599$2937'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:593$2936'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:592$2935'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:590$2934'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:589$2933'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:587$2932'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:586$2931'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:584$2930'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:583$2929'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:582$2928'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:580$2927'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:579$2926'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:578$2925'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:577$2924'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:576$2923'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:575$2922'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:573$2921'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:540$2920'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:539$2919'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:538$2918'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:537$2917'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:536$2916'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:521$2915'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:520$2914'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:517$2913'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:516$2912'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:515$2911'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:514$2910'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:513$2909'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:512$2908'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:511$2907'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:509$2906'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:508$2905'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:507$2904'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:506$2903'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:504$2902'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:503$2901'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:497$2900'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:496$2899'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:495$2898'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:492$2897'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:491$2896'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:490$2895'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:488$2894'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:482$2893'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:481$2892'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:480$2891'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:479$2890'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:478$2889'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:477$2888'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:476$2887'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:475$2886'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:474$2885'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:473$2884'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:470$2883'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:468$2882'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:466$2881'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:462$2880'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:461$2879'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:460$2878'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:459$2877'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:458$2876'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:457$2875'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:455$2874'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:454$2873'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:425$2872'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:423$2871'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:422$2870'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:421$2869'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:420$2868'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:419$2867'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:418$2866'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:417$2865'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:416$2864'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:415$2863'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:413$2862'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:412$2861'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:411$2860'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:404$2859'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:403$2858'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:398$2857'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:397$2856'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:396$2855'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:395$2854'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:394$2853'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:393$2852'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:392$2851'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:391$2850'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:390$2849'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:389$2848'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:388$2847'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:387$2846'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:386$2845'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:385$2844'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:384$2843'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:383$2842'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:382$2841'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:381$2840'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:380$2839'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:375$2838'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:371$2837'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:370$2836'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:369$2835'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:368$2834'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:363$2833'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:362$2832'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:361$2831'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:360$2830'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:359$2829'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:358$2828'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:357$2827'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:356$2826'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:355$2825'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:354$2824'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:353$2823'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:352$2822'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:351$2821'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:350$2820'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:349$2819'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:348$2818'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:333$2817'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:332$2816'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:312$2815'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:302$2814'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:301$2813'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:300$2812'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:298$2811'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:297$2810'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:296$2809'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:295$2808'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:294$2807'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:293$2806'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:291$2805'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:290$2804'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:286$2803'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:282$2802'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:281$2801'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:279$2800'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:276$2799'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:274$2798'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:273$2797'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:272$2796'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:271$2795'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:270$2794'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:269$2793'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:268$2792'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:267$2791'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:266$2790'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:251$2789'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:250$2788'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:249$2787'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:248$2786'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:247$2785'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:240$2784'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:214$2783'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:213$2782'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:212$2781'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:211$2780'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:210$2779'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:203$2778'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:195$2777'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:194$2776'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:181$2775'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:178$2774'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:175$2773'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:174$2772'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:171$2771'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:170$2770'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:168$2769'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:165$2768'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:163$2767'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:160$2766'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:159$2765'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:157$2764'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:155$2763'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:154$2762'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:152$2761'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:149$2760'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:146$2759'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:142$2758'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:140$2757'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:139$2756'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:137$2755'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:136$2754'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:135$2753'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:134$2752'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:133$2751'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:132$2750'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:131$2749'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:130$2748'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:128$2747'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:127$2746'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:126$2745'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:125$2744'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:124$2743'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:123$2742'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:119$2741'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:116$2740'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:113$2739'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:112$2738'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:108$2737'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:99$2736'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:98$2735'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:94$2734'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:87$2733'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:64$2732'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:62$2731'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:60$2730'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:57$2729'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:56$2728'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:55$2727'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:54$2726'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:52$2725'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672'.
     1/3: $1$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2678
     2/3: $1$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_DATA[7:0]$2677
     3/3: $1$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_ADDR[8:0]$2676
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664'.
     1/3: $1$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2670
     2/3: $1$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_DATA[7:0]$2669
     3/3: $1$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_ADDR[8:0]$2668
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656'.
     1/3: $1$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2662
     2/3: $1$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_DATA[7:0]$2661
     3/3: $1$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_ADDR[8:0]$2660
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648'.
     1/3: $1$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2654
     2/3: $1$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_DATA[7:0]$2653
     3/3: $1$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_ADDR[8:0]$2652
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640'.
     1/3: $1$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2646
     2/3: $1$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_DATA[7:0]$2645
     3/3: $1$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_ADDR[8:0]$2644
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632'.
     1/3: $1$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2638
     2/3: $1$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_DATA[7:0]$2637
     3/3: $1$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_ADDR[8:0]$2636
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624'.
     1/3: $1$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2630
     2/3: $1$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_DATA[7:0]$2629
     3/3: $1$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_ADDR[8:0]$2628
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616'.
     1/3: $1$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2622
     2/3: $1$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_DATA[7:0]$2621
     3/3: $1$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_ADDR[8:0]$2620
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608'.
     1/3: $1$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2614
     2/3: $1$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_DATA[7:0]$2613
     3/3: $1$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_ADDR[8:0]$2612
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600'.
     1/3: $1$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2606
     2/3: $1$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_DATA[7:0]$2605
     3/3: $1$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_ADDR[8:0]$2604
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592'.
     1/3: $1$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2598
     2/3: $1$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_DATA[7:0]$2597
     3/3: $1$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_ADDR[8:0]$2596
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584'.
     1/3: $1$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2590
     2/3: $1$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_DATA[7:0]$2589
     3/3: $1$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_ADDR[8:0]$2588
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576'.
     1/3: $1$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2582
     2/3: $1$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_DATA[7:0]$2581
     3/3: $1$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_ADDR[8:0]$2580
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568'.
     1/3: $1$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2574
     2/3: $1$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_DATA[7:0]$2573
     3/3: $1$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_ADDR[8:0]$2572
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560'.
     1/3: $1$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2566
     2/3: $1$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_DATA[7:0]$2565
     3/3: $1$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_ADDR[8:0]$2564
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552'.
     1/3: $1$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2558
     2/3: $1$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_DATA[7:0]$2557
     3/3: $1$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_ADDR[8:0]$2556
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
     1/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2548
     2/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_DATA[31:0]$2547
     3/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_ADDR[8:0]$2546
     4/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2545
     5/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_DATA[31:0]$2544
     6/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_ADDR[8:0]$2543
     7/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2542
     8/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_DATA[31:0]$2541
     9/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_ADDR[8:0]$2540
    10/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2539
    11/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_DATA[31:0]$2538
    12/12: $1$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_ADDR[8:0]$2537
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9566$2523'.
     1/1: $0\mem_4_adr0[8:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
     1/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2520
     2/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_DATA[31:0]$2519
     3/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_ADDR[8:0]$2518
     4/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2517
     5/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_DATA[31:0]$2516
     6/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_ADDR[8:0]$2515
     7/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2514
     8/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_DATA[31:0]$2513
     9/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_ADDR[8:0]$2512
    10/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2511
    11/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_DATA[31:0]$2510
    12/12: $1$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_ADDR[8:0]$2509
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9539$2495'.
     1/1: $0\mem_3_adr0[8:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2645$3712'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485'.
     1/3: $1$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2491
     2/3: $1$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_DATA[13:0]$2490
     3/3: $1$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_ADDR[0:0]$2489
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9506$2482'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475'.
     1/3: $1$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2481
     2/3: $1$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_DATA[31:0]$2480
     3/3: $1$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_ADDR[8:0]$2479
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9486$2472'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465'.
     1/3: $1$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2471
     2/3: $1$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_DATA[31:0]$2470
     3/3: $1$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_ADDR[8:0]$2469
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2644$3711'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455'.
     1/3: $1$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2461
     2/3: $1$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_DATA[13:0]$2460
     3/3: $1$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_ADDR[0:0]$2459
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9448$2453'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445'.
     1/3: $1$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2451
     2/3: $1$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_DATA[41:0]$2450
     3/3: $1$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_ADDR[4:0]$2449
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2643$3710'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435'.
     1/3: $1$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2441
     2/3: $1$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_DATA[11:0]$2440
     3/3: $1$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_ADDR[2:0]$2439
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9410$2433'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425'.
     1/3: $1$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2431
     2/3: $1$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_DATA[41:0]$2430
     3/3: $1$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_ADDR[4:0]$2429
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417'.
     1/3: $1$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2423
     2/3: $1$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_DATA[23:0]$2422
     3/3: $1$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_ADDR[8:0]$2421
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2642$3709'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407'.
     1/3: $1$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2413
     2/3: $1$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_DATA[21:0]$2412
     3/3: $1$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_ADDR[2:0]$2411
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2641$3708'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397'.
     1/3: $1$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2403
     2/3: $1$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_DATA[21:0]$2402
     3/3: $1$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_ADDR[2:0]$2401
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2640$3707'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387'.
     1/3: $1$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2393
     2/3: $1$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_DATA[21:0]$2392
     3/3: $1$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_ADDR[2:0]$2391
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2639$3706'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377'.
     1/3: $1$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2383
     2/3: $1$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_DATA[21:0]$2382
     3/3: $1$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_ADDR[2:0]$2381
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9303$2375'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367'.
     1/3: $1$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2373
     2/3: $1$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_DATA[9:0]$2372
     3/3: $1$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_ADDR[3:0]$2371
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9282$2365'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357'.
     1/3: $1$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2363
     2/3: $1$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_DATA[9:0]$2362
     3/3: $1$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_ADDR[3:0]$2361
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9263$2355'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
     1/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2353
     2/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_DATA[31:0]$2352
     3/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_ADDR[10:0]$2351
     4/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2350
     5/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_DATA[31:0]$2349
     6/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_ADDR[10:0]$2348
     7/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2347
     8/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_DATA[31:0]$2346
     9/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_ADDR[10:0]$2345
    10/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2344
    11/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_DATA[31:0]$2343
    12/12: $1$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_ADDR[10:0]$2342
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9225$2327'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
     1/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/289: $0\__main___basesoc_rx_phase[31:0]
     3/289: $0\__main___basesoc_tx_phase[31:0]
     4/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/289: $0\__main___basesoc_rx_tick[0:0]
     7/289: $0\__main___basesoc_timer_value[31:0]
     8/289: $0\__main___basesoc_uart_rxfull_re[0:0]
     9/289: $0\__main___basesoc_uart_txempty_re[0:0]
    10/289: $0\__main___basesoc_uart_enable_re[0:0]
    11/289: $0\__main___basesoc_uart_pending_re[0:0]
    12/289: $0\__main___basesoc_uart_status_re[0:0]
    13/289: $0\__main___basesoc_uart_rxempty_re[0:0]
    14/289: $0\__main___basesoc_uart_txfull_re[0:0]
    15/289: $0\builder_csr_bankarray_interface8_bank_bus_dat_r[31:0]
    16/289: $0\__main___basesoc_uptime_cycles_re[0:0]
    17/289: $0\__main___basesoc_uptime_latch_re[0:0]
    18/289: $0\__main___basesoc_timer_enable_re[0:0]
    19/289: $0\__main___basesoc_timer_pending_re[0:0]
    20/289: $0\__main___basesoc_timer_status_re[0:0]
    21/289: $0\__main___basesoc_timer_value_re[0:0]
    22/289: $0\__main___basesoc_timer_update_value_re[0:0]
    23/289: $0\__main___basesoc_timer_en_re[0:0]
    24/289: $0\__main___basesoc_timer_reload_re[0:0]
    25/289: $0\__main___basesoc_timer_load_re[0:0]
    26/289: $0\builder_csr_bankarray_interface7_bank_bus_dat_r[31:0]
    27/289: $0\__main___spimaster_re[0:0]
    28/289: $0\__main___loopback_re[0:0]
    29/289: $0\__main___cs_re[0:0]
    30/289: $0\__main___miso_re[0:0]
    31/289: $0\__main___mosi_re[0:0]
    32/289: $0\__main___status_re[0:0]
    33/289: $0\__main___control_re[0:0]
    34/289: $0\builder_csr_bankarray_interface6_bank_bus_dat_r[31:0]
    35/289: $0\__main___basesoc_sdram_rddata_re[0:0]
    36/289: $0\__main___basesoc_sdram_wrdata_re[0:0]
    37/289: $0\__main___basesoc_sdram_baddress_re[0:0]
    38/289: $0\__main___basesoc_sdram_address_re[0:0]
    39/289: $0\__main___basesoc_sdram_command_re[0:0]
    40/289: $0\__main___basesoc_sdram_re[0:0]
    41/289: $0\builder_csr_bankarray_interface5_bank_bus_dat_r[31:0]
    42/289: $0\__main___leds_re[0:0]
    43/289: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    44/289: $0\builder_csr_bankarray_sel_r[0:0]
    45/289: $0\__main____r_re[0:0]
    46/289: $0\__main____w_re[0:0]
    47/289: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    48/289: $0\__main___ethphy_reset_re[0:0]
    49/289: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    50/289: $0\__main___basesoc_ethmac_crc_errors_re[0:0]
    51/289: $0\__main___basesoc_ethmac_preamble_errors_re[0:0]
    52/289: $0\__main___basesoc_ethmac_re[0:0]
    53/289: $0\__main___basesoc_ethmac_sram120_re[0:0]
    54/289: $0\__main___basesoc_ethmac_sram116_re[0:0]
    55/289: $0\__main___basesoc_ethmac_sram112_re[0:0]
    56/289: $0\__main___basesoc_ethmac_sram103_re[0:0]
    57/289: $0\__main___basesoc_ethmac_sram101_re[0:0]
    58/289: $0\__main___basesoc_ethmac_sram99_re[0:0]
    59/289: $0\__main___basesoc_ethmac_sram96_re[0:0]
    60/289: $0\__main___basesoc_ethmac_sram32_re[0:0]
    61/289: $0\__main___basesoc_ethmac_sram28_re[0:0]
    62/289: $0\__main___basesoc_ethmac_sram24_re[0:0]
    63/289: $0\__main___basesoc_ethmac_sram15_re[0:0]
    64/289: $0\__main___basesoc_ethmac_sram12_re[0:0]
    65/289: $0\__main___basesoc_ethmac_sram9_re[0:0]
    66/289: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    67/289: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    68/289: $0\builder_basesoc_wishbone2csr_state[1:0]
    69/289: $0\builder_basesoc_spimaster_state[1:0]
    70/289: $0\spi0_cs_n[0:0]
    71/289: $0\__main___clk_divider1[15:0]
    72/289: $0\__main___basesoc_ethmac_slave_sel_r[3:0]
    73/289: $0\__main___basesoc_ethmac_interface3_ack[0:0]
    74/289: $0\__main___basesoc_ethmac_interface2_ack[0:0]
    75/289: $0\__main___basesoc_ethmac_interface1_ack[0:0]
    76/289: $0\__main___basesoc_ethmac_interface0_ack[0:0]
    77/289: $0\builder_basesoc_liteethmacsramreader_state[1:0]
    78/289: $0\builder_basesoc_liteethmacsramwriter_state[2:0]
    79/289: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q[5:0]
    80/289: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary[5:0]
    81/289: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q[5:0]
    82/289: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary[5:0]
    83/289: $0\builder_basesoc_fsm_state[1:0]
    84/289: $0\builder_basesoc_litedramnativeportconverter_state[0:0]
    85/289: $0\builder_basesoc_fullmemorywe_state[1:0]
    86/289: $0\builder_basesoc_litedramcore_new_master_rdata_valid3[0:0]
    87/289: $0\builder_basesoc_litedramcore_new_master_rdata_valid2[0:0]
    88/289: $0\builder_basesoc_litedramcore_new_master_rdata_valid1[0:0]
    89/289: $0\builder_basesoc_litedramcore_new_master_rdata_valid0[0:0]
    90/289: $0\builder_basesoc_litedramcore_new_master_wdata_ready[0:0]
    91/289: $0\builder_basesoc_litedramcore_multiplexer_state[2:0]
    92/289: $0\__main___basesoc_sdram_dfi_p0_wrdata_en[0:0]
    93/289: $0\__main___basesoc_sdram_dfi_p0_rddata_en[0:0]
    94/289: $0\__main___basesoc_sdram_dfi_p0_we_n[0:0]
    95/289: $0\__main___basesoc_sdram_dfi_p0_ras_n[0:0]
    96/289: $0\__main___basesoc_sdram_dfi_p0_cas_n[0:0]
    97/289: $0\__main___basesoc_sdram_dfi_p0_address[10:0]
    98/289: $0\__main___basesoc_sdram_dfi_p0_bank[1:0]
    99/289: $0\__main___basesoc_sdram_dfi_p0_cs_n[0:0]
   100/289: $0\builder_basesoc_litedramcore_bankmachine3_state[2:0]
   101/289: $0\builder_basesoc_litedramcore_bankmachine2_state[2:0]
   102/289: $0\builder_basesoc_litedramcore_bankmachine1_state[2:0]
   103/289: $0\builder_basesoc_litedramcore_bankmachine0_state[2:0]
   104/289: $0\builder_basesoc_litedramcore_refresher_state[1:0]
   105/289: $0\__main___basesoc_sdram_sequencer_done1[0:0]
   106/289: $0\__main___basesoc_sdram_cmd_payload_we[0:0]
   107/289: $0\__main___basesoc_sdram_cmd_payload_ras[0:0]
   108/289: $0\__main___basesoc_sdram_cmd_payload_cas[0:0]
   109/289: $0\__main___basesoc_sdram_cmd_payload_ba[1:0]
   110/289: $0\__main___basesoc_sdram_cmd_payload_a[10:0]
   111/289: $0\__main___basesoc_sdram_postponer_req_o[0:0]
   112/289: $0\__main___dfi_p0_rddata_valid[0:0]
   113/289: $0\__main___rddata_en[2:0]
   114/289: $0\__main___basesoc_timer_zero_trigger_d[0:0]
   115/289: $0\__main___basesoc_uart_rx_trigger_d[0:0]
   116/289: $0\__main___basesoc_uart_tx_trigger_d[0:0]
   117/289: $0\builder_basesoc_rs232phyrx_state[0:0]
   118/289: $0\__main___basesoc_tx_tick[0:0]
   119/289: $0\__main___basesoc_rx_rx_d[0:0]
   120/289: $0\builder_basesoc_rs232phytx_state[0:0]
   121/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   122/289: $0\__main___basesoc_ram_bus_ram_bus_ack[0:0]
   123/289: $0\__main___basesoc_basesoc_ram_bus_ack[0:0]
   124/289: $0\__main___basesoc_bus_errors_re[0:0]
   125/289: $0\__main___basesoc_scratch_re[0:0]
   126/289: $0\__main___basesoc_reset_re[0:0]
   127/289: $0\builder_slave_sel_r[4:0]
   128/289: $0\builder_count[19:0]
   129/289: $0\builder_grant[0:0]
   130/289: $0\builder_basesoc_dat_w[31:0]
   131/289: $0\builder_basesoc_we[0:0]
   132/289: $0\builder_basesoc_adr[13:0]
   133/289: $0\__main___leds_storage[0:0]
   134/289: $0\__main___spimaster_storage[15:0]
   135/289: $0\__main___miso_data[7:0]
   136/289: $0\__main___mosi_sel[2:0]
   137/289: $0\__main___mosi_data[7:0]
   138/289: $0\__main___count[2:0]
   139/289: $0\__main___loopback_storage[0:0]
   140/289: $0\__main___cs_storage[16:0]
   141/289: $0\__main___mosi_storage[7:0]
   142/289: $0\__main___control_storage[15:0]
   143/289: $0\__main___miso[7:0]
   144/289: $0\__main____w_storage[2:0]
   145/289: $0\__main___basesoc_ethmac_sram144_consume[0:0]
   146/289: $0\__main___basesoc_ethmac_sram143_produce[0:0]
   147/289: $0\__main___basesoc_ethmac_sram141_level[1:0]
   148/289: $0\__main___basesoc_ethmac_sram122_length[10:0]
   149/289: $0\__main___basesoc_ethmac_sram119_storage[0:0]
   150/289: $0\__main___basesoc_ethmac_sram117_r[0:0]
   151/289: $0\__main___basesoc_ethmac_sram106_pending[0:0]
   152/289: $0\__main___basesoc_ethmac_sram102_storage[10:0]
   153/289: $0\__main___basesoc_ethmac_sram100_storage[0:0]
   154/289: $0\__main___basesoc_ethmac_sram58_consume[0:0]
   155/289: $0\__main___basesoc_ethmac_sram57_produce[0:0]
   156/289: $0\__main___basesoc_ethmac_sram55_level[1:0]
   157/289: $0\__main___basesoc_ethmac_sram35_length[10:0]
   158/289: $0\__main___basesoc_ethmac_slot[0:0]
   159/289: $0\__main___basesoc_ethmac_sram31_storage[0:0]
   160/289: $0\__main___basesoc_ethmac_sram29_r[0:0]
   161/289: $0\__main___basesoc_ethmac_sram13_status[31:0]
   162/289: $0\__main___basesoc_ethmac_crc_errors_status[31:0]
   163/289: $0\__main___basesoc_ethmac_preamble_errors_status[31:0]
   164/289: $0\__main___ethphy_counter[8:0]
   165/289: $0\__main___ethphy_reset_storage[0:0]
   166/289: $0\__main___basesoc_wishbone_bridge_aborted[0:0]
   167/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   168/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   169/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   170/289: $0\__main___basesoc_sdram_timer_count1[10:0]
   171/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   172/289: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   173/289: $0\__main___basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
   174/289: $0\__main___basesoc_wishbone_bridge_count[1:0]
   175/289: $0\__main___basesoc_sdram_time1[3:0]
   176/289: $0\__main___basesoc_sdram_time0[4:0]
   177/289: $0\__main___basesoc_sdram_twtrcon_count[1:0]
   178/289: $0\__main___basesoc_sdram_twtrcon_ready[0:0]
   179/289: $0\__main___basesoc_sdram_tccdcon_count[0:0]
   180/289: $0\__main___basesoc_sdram_tccdcon_ready[0:0]
   181/289: $0\__main___basesoc_sdram_trrdcon_count[0:0]
   182/289: $0\__main___basesoc_sdram_trrdcon_ready[0:0]
   183/289: $0\__main___basesoc_sdram_choose_req_grant[1:0]
   184/289: $0\__main___basesoc_sdram_choose_cmd_grant[1:0]
   185/289: $0\__main___basesoc_sdram_bankmachine3_trascon_count[2:0]
   186/289: $0\__main___basesoc_sdram_bankmachine3_trascon_ready[0:0]
   187/289: $0\__main___basesoc_sdram_bankmachine3_trccon_count[2:0]
   188/289: $0\__main___basesoc_sdram_bankmachine3_trccon_ready[0:0]
   189/289: $0\__main___basesoc_sdram_bankmachine3_twtpcon_count[2:0]
   190/289: $0\__main___basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   191/289: $0\__main___basesoc_sdram_bankmachine3_row_opened[0:0]
   192/289: $0\__main___basesoc_sdram_bankmachine3_row[10:0]
   193/289: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   194/289: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   195/289: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   196/289: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   197/289: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   198/289: $0\__main___basesoc_sdram_bankmachine3_consume[2:0]
   199/289: $0\__main___basesoc_sdram_bankmachine3_produce[2:0]
   200/289: $0\__main___basesoc_sdram_bankmachine3_level[3:0]
   201/289: $0\__main___basesoc_sdram_bankmachine2_trascon_count[2:0]
   202/289: $0\__main___basesoc_sdram_bankmachine2_trascon_ready[0:0]
   203/289: $0\__main___basesoc_sdram_bankmachine2_trccon_count[2:0]
   204/289: $0\__main___basesoc_sdram_bankmachine2_trccon_ready[0:0]
   205/289: $0\__main___basesoc_sdram_bankmachine2_twtpcon_count[2:0]
   206/289: $0\__main___basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   207/289: $0\__main___basesoc_sdram_bankmachine2_row_opened[0:0]
   208/289: $0\__main___basesoc_sdram_bankmachine2_row[10:0]
   209/289: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   210/289: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   211/289: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   212/289: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   213/289: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   214/289: $0\__main___basesoc_sdram_bankmachine2_consume[2:0]
   215/289: $0\__main___basesoc_sdram_bankmachine2_produce[2:0]
   216/289: $0\__main___basesoc_sdram_bankmachine2_level[3:0]
   217/289: $0\__main___basesoc_sdram_bankmachine1_trascon_count[2:0]
   218/289: $0\__main___basesoc_sdram_bankmachine1_trascon_ready[0:0]
   219/289: $0\__main___basesoc_sdram_bankmachine1_trccon_count[2:0]
   220/289: $0\__main___basesoc_sdram_bankmachine1_trccon_ready[0:0]
   221/289: $0\__main___basesoc_sdram_bankmachine1_twtpcon_count[2:0]
   222/289: $0\__main___basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   223/289: $0\__main___basesoc_sdram_bankmachine1_row_opened[0:0]
   224/289: $0\__main___basesoc_sdram_bankmachine1_row[10:0]
   225/289: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   226/289: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   227/289: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   228/289: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   229/289: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   230/289: $0\__main___basesoc_sdram_bankmachine1_consume[2:0]
   231/289: $0\__main___basesoc_sdram_bankmachine1_produce[2:0]
   232/289: $0\__main___basesoc_sdram_bankmachine1_level[3:0]
   233/289: $0\__main___basesoc_sdram_bankmachine0_trascon_count[2:0]
   234/289: $0\__main___basesoc_sdram_bankmachine0_trascon_ready[0:0]
   235/289: $0\__main___basesoc_sdram_bankmachine0_trccon_count[2:0]
   236/289: $0\__main___basesoc_sdram_bankmachine0_trccon_ready[0:0]
   237/289: $0\__main___basesoc_sdram_bankmachine0_twtpcon_count[2:0]
   238/289: $0\__main___basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   239/289: $0\__main___basesoc_sdram_bankmachine0_row_opened[0:0]
   240/289: $0\__main___basesoc_sdram_bankmachine0_row[10:0]
   241/289: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   242/289: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   243/289: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   244/289: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   245/289: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   246/289: $0\__main___basesoc_sdram_bankmachine0_consume[2:0]
   247/289: $0\__main___basesoc_sdram_bankmachine0_produce[2:0]
   248/289: $0\__main___basesoc_sdram_bankmachine0_level[3:0]
   249/289: $0\__main___basesoc_sdram_sequencer_count[0:0]
   250/289: $0\__main___basesoc_sdram_sequencer_counter[3:0]
   251/289: $0\__main___basesoc_sdram_postponer_count[0:0]
   252/289: $0\__main___basesoc_sdram_rddata_status[31:0]
   253/289: $0\__main___basesoc_sdram_wrdata_storage[31:0]
   254/289: $0\__main___basesoc_sdram_baddress_storage[1:0]
   255/289: $0\__main___basesoc_sdram_address_storage[10:0]
   256/289: $0\__main___basesoc_sdram_command_storage[5:0]
   257/289: $0\__main___basesoc_sdram_storage[3:0]
   258/289: $0\__main___basesoc_uptime_cycles_status[63:0]
   259/289: $0\__main___basesoc_uptime_latch_storage[0:0]
   260/289: $0\__main___basesoc_timer_enable_storage[0:0]
   261/289: $0\__main___basesoc_timer_pending_r[0:0]
   262/289: $0\__main___basesoc_timer_zero_pending[0:0]
   263/289: $0\__main___basesoc_timer_value_status[31:0]
   264/289: $0\__main___basesoc_timer_update_value_storage[0:0]
   265/289: $0\__main___basesoc_timer_en_storage[0:0]
   266/289: $0\__main___basesoc_timer_reload_storage[31:0]
   267/289: $0\__main___basesoc_timer_load_storage[31:0]
   268/289: $0\__main___basesoc_uart_rx_fifo_consume[3:0]
   269/289: $0\__main___basesoc_uart_rx_fifo_produce[3:0]
   270/289: $0\__main___basesoc_uart_rx_fifo_level0[4:0]
   271/289: $0\__main___basesoc_uart_rx_fifo_readable[0:0]
   272/289: $0\__main___basesoc_uart_tx_fifo_consume[3:0]
   273/289: $0\__main___basesoc_uart_tx_fifo_produce[3:0]
   274/289: $0\__main___basesoc_uart_tx_fifo_level0[4:0]
   275/289: $0\__main___basesoc_uart_tx_fifo_readable[0:0]
   276/289: $0\__main___basesoc_uart_enable_storage[1:0]
   277/289: $0\__main___basesoc_uart_pending_r[1:0]
   278/289: $0\__main___basesoc_uart_rx_pending[0:0]
   279/289: $0\__main___basesoc_uart_tx_pending[0:0]
   280/289: $0\__main___basesoc_rx_count[3:0]
   281/289: $0\__main___basesoc_rx_data[7:0]
   282/289: $0\__main___basesoc_tx_count[3:0]
   283/289: $0\__main___basesoc_tx_data[7:0]
   284/289: $0\__main___basesoc_bus_errors[31:0]
   285/289: $0\__main___basesoc_scratch_storage[31:0]
   286/289: $0\__main___basesoc_reset_storage[1:0]
   287/289: $0\spi0_mosi[0:0]
   288/289: $0\spi0_clk[0:0]
   289/289: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
     1/22: $0\builder_basesoc_txdatapath_liteethmacgap_state[0:0]
     2/22: $0\builder_basesoc_txdatapath_liteethmacpreambleinserter_state[1:0]
     3/22: $0\builder_basesoc_txdatapath_bufferizeendpoints_state[1:0]
     4/22: $0\builder_basesoc_txdatapath_liteethmacpaddinginserter_state[0:0]
     5/22: $0\builder_basesoc_txdatapath_liteethmactxlastbe_state[0:0]
     6/22: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q[5:0]
     7/22: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary[5:0]
     8/22: $0\__main___basesoc_ethmac_tx_gap_counter[3:0]
     9/22: $0\__main___basesoc_ethmac_tx_preamble_count[2:0]
    10/22: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_error[0:0]
    11/22: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be[0:0]
    12/22: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data[7:0]
    13/22: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_last[0:0]
    14/22: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_first[0:0]
    15/22: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid[0:0]
    16/22: $0\__main___basesoc_ethmac_tx_crc_cnt[1:0]
    17/22: $0\__main___basesoc_ethmac_tx_crc_last_be2[0:0]
    18/22: $0\__main___basesoc_ethmac_tx_crc_crc_packet[31:0]
    19/22: $0\__main___basesoc_ethmac_tx_crc_reg[31:0]
    20/22: $0\__main___basesoc_ethmac_tx_padding_counter[15:0]
    21/22: $0\__main___basesoc_ethmac_tx_converter_converter_mux[1:0]
    22/22: $0\__main___ethphy_liteethphyrmiitx_converter_converter_mux[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
     1/40: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [39:30]
     2/40: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [19:10]
     3/40: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [9:0]
     4/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data[7:0] [7:6]
     5/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data[7:0] [1:0]
     6/40: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [29:20]
     7/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data[7:0] [3:2]
     8/40: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary[5:0]
     9/40: $0\builder_basesoc_rxdatapath_bufferizeendpoints_state[1:0]
    10/40: $0\builder_basesoc_rxdatapath_liteethmacpreamblechecker_state[0:0]
    11/40: $0\builder_basesoc_liteethphyrmii_state[0:0]
    12/40: $0\__main___ethphy_liteethphyrmiirx_rx_data[1:0]
    13/40: $0\__main___ethphy_liteethphyrmiirx_crs_dv_d[0:0]
    14/40: $0\__main___ethphy_liteethphyrmiirx_crs_dv[0:0]
    15/40: $0\__main___basesoc_ethmac_rx_converter_converter_strobe_all[0:0]
    16/40: $0\__main___basesoc_ethmac_rx_converter_converter_demux[1:0]
    17/40: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count[2:0]
    18/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data[7:0] [5:4]
    19/40: $0\__main___basesoc_ethmac_rx_converter_converter_source_last[0:0]
    20/40: $0\__main___basesoc_ethmac_rx_converter_converter_source_first[0:0]
    21/40: $0\__main___basesoc_ethmac_pulsesynchronizer1_toggle_i[0:0]
    22/40: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error[0:0]
    23/40: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be[0:0]
    24/40: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data[7:0]
    25/40: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last[0:0]
    26/40: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first[0:0]
    27/40: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid[0:0]
    28/40: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1[0:0]
    29/40: $0\__main___basesoc_ethmac_liteethmaccrc32checker_last_be[0:0]
    30/40: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume[2:0]
    31/40: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce[2:0]
    32/40: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level[2:0]
    33/40: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg[31:0]
    34/40: $0\__main___basesoc_ethmac_pulsesynchronizer0_toggle_i[0:0]
    35/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_strobe_all[0:0]
    36/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_demux[1:0]
    37/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_valid_token_count[2:0]
    38/40: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q[5:0]
    39/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_last[0:0]
    40/40: $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7307$2029'.
     1/1: $0\builder_sync_f_array_muxed[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7290$2022'.
     1/1: $0\builder_sync_rhs_array_muxed6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7273$2015'.
     1/1: $0\builder_sync_rhs_array_muxed5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7256$2008'.
     1/1: $0\builder_sync_rhs_array_muxed4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7239$2001'.
     1/1: $0\builder_sync_rhs_array_muxed3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7222$1994'.
     1/1: $0\builder_sync_rhs_array_muxed2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993'.
     1/1: $0\builder_sync_rhs_array_muxed1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7188$1992'.
     1/1: $0\builder_sync_rhs_array_muxed0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7180$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7172$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7156$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7148$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7132$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7124$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7108$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7100$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7075$1927'.
     1/1: $0\builder_comb_t_array_muxed5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7058$1926'.
     1/1: $0\builder_comb_t_array_muxed4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7041$1925'.
     1/1: $0\builder_comb_t_array_muxed3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7024$1924'.
     1/1: $0\builder_comb_rhs_array_muxed19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7007$1923'.
     1/1: $0\builder_comb_rhs_array_muxed18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6990$1922'.
     1/1: $0\builder_comb_rhs_array_muxed17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6973$1921'.
     1/1: $0\builder_comb_rhs_array_muxed16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920'.
     1/1: $0\builder_comb_rhs_array_muxed15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6939$1919'.
     1/1: $0\builder_comb_rhs_array_muxed14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6922$1918'.
     1/1: $0\builder_comb_t_array_muxed2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6905$1917'.
     1/1: $0\builder_comb_t_array_muxed1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6888$1916'.
     1/1: $0\builder_comb_t_array_muxed0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6871$1915'.
     1/1: $0\builder_comb_rhs_array_muxed13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6854$1914'.
     1/1: $0\builder_comb_rhs_array_muxed12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6837$1913'.
     1/1: $0\builder_comb_rhs_array_muxed11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6820$1912'.
     1/1: $0\builder_comb_rhs_array_muxed10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911'.
     1/1: $0\builder_comb_rhs_array_muxed9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6786$1910'.
     1/1: $0\builder_comb_rhs_array_muxed8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6775$1909'.
     1/1: $0\builder_comb_rhs_array_muxed7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908'.
     1/1: $0\builder_comb_rhs_array_muxed6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6753$1907'.
     1/1: $0\builder_comb_rhs_array_muxed5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6742$1906'.
     1/1: $0\builder_comb_rhs_array_muxed4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6731$1905'.
     1/1: $0\builder_comb_rhs_array_muxed3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904'.
     1/1: $0\builder_comb_rhs_array_muxed2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903'.
     1/1: $0\builder_comb_rhs_array_muxed1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902'.
     1/1: $0\builder_comb_rhs_array_muxed0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6584$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6577$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6565$1823'.
     1/2: $0\builder_csr_bankarray_csrbank8_rxfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6556$1819'.
     1/2: $0\builder_csr_bankarray_csrbank8_txempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_txempty_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6547$1815'.
     1/2: $0\builder_csr_bankarray_csrbank8_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_ev_enable0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6538$1811'.
     1/2: $0\builder_csr_bankarray_csrbank8_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6529$1807'.
     1/2: $0\builder_csr_bankarray_csrbank8_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6520$1803'.
     1/2: $0\builder_csr_bankarray_csrbank8_rxempty_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_rxempty_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6511$1799'.
     1/2: $0\builder_csr_bankarray_csrbank8_txfull_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_txfull_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6502$1795'.
     1/2: $0\__main___basesoc_uart_rxtx_we[0:0]
     2/2: $0\__main___basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6474$1790'.
     1/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6465$1786'.
     1/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles1_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles1_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6456$1782'.
     1/2: $0\builder_csr_bankarray_csrbank7_uptime_latch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_uptime_latch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6447$1778'.
     1/2: $0\builder_csr_bankarray_csrbank7_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_ev_enable0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6438$1774'.
     1/2: $0\builder_csr_bankarray_csrbank7_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6429$1770'.
     1/2: $0\builder_csr_bankarray_csrbank7_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6420$1766'.
     1/2: $0\builder_csr_bankarray_csrbank7_value_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_value_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6411$1762'.
     1/2: $0\builder_csr_bankarray_csrbank7_update_value0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_update_value0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6402$1758'.
     1/2: $0\builder_csr_bankarray_csrbank7_en0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6393$1754'.
     1/2: $0\builder_csr_bankarray_csrbank7_reload0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_reload0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6384$1750'.
     1/2: $0\builder_csr_bankarray_csrbank7_load0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6366$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6358$1747'.
     1/1: $0\__main___start1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6350$1743'.
     1/2: $0\builder_csr_bankarray_csrbank6_clk_divider0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_clk_divider0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6341$1739'.
     1/2: $0\builder_csr_bankarray_csrbank6_loopback0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_loopback0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6332$1735'.
     1/2: $0\builder_csr_bankarray_csrbank6_cs0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6323$1731'.
     1/2: $0\builder_csr_bankarray_csrbank6_miso_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_miso_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6314$1727'.
     1/2: $0\builder_csr_bankarray_csrbank6_mosi0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_mosi0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6305$1723'.
     1/2: $0\builder_csr_bankarray_csrbank6_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6296$1719'.
     1/2: $0\builder_csr_bankarray_csrbank6_control0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_control0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6269$1714'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6260$1710'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6251$1706'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6242$1702'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_address0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_address0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6233$1698'.
     1/2: $0\__main___basesoc_sdram_command_issue_we[0:0]
     2/2: $0\__main___basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6224$1694'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_command0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6215$1690'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_control0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_control0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6204$1685'.
     1/2: $0\builder_csr_bankarray_csrbank4_out0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_out0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6179$1678'.
     1/2: $0\builder_csr_bankarray_csrbank3_r_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_r_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6170$1674'.
     1/2: $0\builder_csr_bankarray_csrbank3_w0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_w0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6159$1669'.
     1/2: $0\builder_csr_bankarray_csrbank2_crg_reset0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_crg_reset0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6115$1664'.
     1/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6106$1660'.
     1/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6097$1656'.
     1/2: $0\builder_csr_bankarray_csrbank1_preamble_crc_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_preamble_crc_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6088$1652'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6079$1648'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6070$1644'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6061$1640'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_length0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_length0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6052$1636'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_slot0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_slot0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6043$1632'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_level_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_level_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6034$1628'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ready_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ready_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6025$1624'.
     1/2: $0\__main___basesoc_ethmac_start_we[0:0]
     2/2: $0\__main___basesoc_ethmac_start_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6016$1620'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6007$1616'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5998$1612'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_status_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_status_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5989$1608'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_errors_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_errors_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5980$1604'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_length_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_length_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5971$1600'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_slot_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_slot_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5961$1595'.
     1/2: $0\builder_csr_bankarray_csrbank0_bus_errors_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_bus_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5952$1591'.
     1/2: $0\builder_csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5943$1587'.
     1/2: $0\builder_csr_bankarray_csrbank0_reset0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_reset0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
     1/9: $0\builder_basesoc_wishbone2csr_next_state[1:0]
     2/9: $0\builder_basesoc_wishbone_ack[0:0]
     3/9: $0\builder_basesoc_we_wishbone2csr_next_value_ce2[0:0]
     4/9: $0\builder_basesoc_we_wishbone2csr_next_value2[0:0]
     5/9: $0\builder_basesoc_adr_wishbone2csr_next_value_ce1[0:0]
     6/9: $0\builder_basesoc_wishbone_dat_r[31:0]
     7/9: $0\builder_basesoc_adr_wishbone2csr_next_value1[13:0]
     8/9: $0\builder_basesoc_dat_w_wishbone2csr_next_value_ce0[0:0]
     9/9: $0\builder_basesoc_dat_w_wishbone2csr_next_value0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
     1/9: $0\builder_basesoc_spimaster_next_state[1:0]
     2/9: $0\__main___xfer_enable[0:0]
     3/9: $0\__main___mosi_latch[0:0]
     4/9: $0\__main___count_spimaster_next_value_ce[0:0]
     5/9: $0\__main___count_spimaster_next_value[2:0]
     6/9: $0\__main___clk_enable[0:0]
     7/9: $0\__main___miso_latch[0:0]
     8/9: $0\__main___irq[0:0]
     9/9: $0\__main___done0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5800$1552'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5790$1539'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5780$1526'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
     1/8: $0\builder_basesoc_liteethmacsramreader_next_state[1:0]
     2/8: $0\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value[10:0]
     3/8: $0\__main___basesoc_ethmac_sram107_trigger[0:0]
     4/8: $0\__main___basesoc_ethmac_sram130_source_ready[0:0]
     5/8: $0\__main___basesoc_ethmac_sram86_source_last[0:0]
     6/8: $0\__main___basesoc_ethmac_sram83_source_valid[0:0]
     7/8: $0\__main___basesoc_ethmac_read[0:0]
     8/8: $0\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5720$1515'.
     1/1: $0\__main___basesoc_ethmac_sram145_adr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5698$1512'.
     1/1: $0\__main___basesoc_ethmac_sram108_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511'.
     1/1: $0\__main___basesoc_ethmac_rd_data[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510'.
     1/1: $0\__main___basesoc_ethmac_sram88_source_payload_last_be[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
     1/11: $0\builder_basesoc_liteethmacsramwriter_next_state[2:0]
     2/11: $0\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce[0:0]
     3/11: $0\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value[31:0]
     4/11: $0\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce[0:0]
     5/11: $0\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value[0:0]
     6/11: $0\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce[0:0]
     7/11: $0\__main___basesoc_ethmac_sram42_sink_payload_length[10:0]
     8/11: $0\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value[10:0]
     9/11: $0\__main___basesoc_ethmac_sram41_sink_payload_slot[0:0]
    10/11: $0\__main___basesoc_ethmac_write[0:0]
    11/11: $0\__main___basesoc_ethmac_sram37_sink_valid[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5555$1491'.
     1/1: $0\__main___basesoc_ethmac_sram59_adr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5532$1488'.
     1/1: $0\__main___basesoc_ethmac_sram20_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
     1/6: $0\__main___basesoc_ethmac_sram79_adr[8:0]
     2/6: $0\__main___basesoc_ethmac_sram78_dat_w[31:0]
     3/6: $0\__main___basesoc_ethmac_sram77_we[0:0]
     4/6: $0\__main___basesoc_ethmac_sram82_dat_w[31:0]
     5/6: $0\__main___basesoc_ethmac_sram75_adr[8:0]
     6/6: $0\__main___basesoc_ethmac_sram81_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484'.
     1/1: $0\__main___basesoc_ethmac_length_inc[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481'.
     1/1: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478'.
     1/1: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5337$1466'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5330$1465'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5307$1463'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
     1/12: $0\builder_basesoc_rxdatapath_bufferizeendpoints_next_state[1:0]
     2/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last[0:0]
     3/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset[0:0]
     4/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first[0:0]
     5/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce[0:0]
     6/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid[0:0]
     7/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset[0:0]
     8/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready[0:0]
     9/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_error[0:0]
    10/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error[0:0]
    11/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be[0:0]
    12/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data[7:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441'.
     1/1: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218'.
     1/2: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0[0:0]
     2/2: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5115$1216'.
     1/1: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5101$1215'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5096$1214'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
     1/7: $0\__main___basesoc_ethmac_rx_preamble_sink_ready[0:0]
     2/7: $0\builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state[0:0]
     3/7: $0\__main___basesoc_ethmac_rx_preamble_source_valid[0:0]
     4/7: $0\__main___basesoc_ethmac_rx_preamble_error[0:0]
     5/7: $0\__main___basesoc_ethmac_rx_preamble_source_payload_error[0:0]
     6/7: $0\__main___basesoc_ethmac_rx_preamble_source_last[0:0]
     7/7: $0\__main___basesoc_ethmac_rx_preamble_source_first[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
     1/10: $0\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce[0:0]
     2/10: $0\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value[3:0]
     3/10: $0\builder_basesoc_txdatapath_liteethmacgap_next_state[0:0]
     4/10: $0\__main___basesoc_ethmac_tx_gap_source_payload_error[0:0]
     5/10: $0\__main___basesoc_ethmac_tx_gap_source_payload_last_be[0:0]
     6/10: $0\__main___basesoc_ethmac_tx_gap_source_payload_data[7:0]
     7/10: $0\__main___basesoc_ethmac_tx_gap_source_last[0:0]
     8/10: $0\__main___basesoc_ethmac_tx_gap_source_first[0:0]
     9/10: $0\__main___basesoc_ethmac_tx_gap_source_valid[0:0]
    10/10: $0\__main___basesoc_ethmac_tx_gap_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
     1/9: $0\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state[1:0]
     2/9: $0\__main___basesoc_ethmac_tx_preamble_source_payload_data[7:0]
     3/9: $0\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce[0:0]
     4/9: $0\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value[2:0]
     5/9: $0\__main___basesoc_ethmac_tx_preamble_source_first[0:0]
     6/9: $0\__main___basesoc_ethmac_tx_preamble_source_valid[0:0]
     7/9: $0\__main___basesoc_ethmac_tx_preamble_sink_ready[0:0]
     8/9: $0\__main___basesoc_ethmac_tx_preamble_source_last[0:0]
     9/9: $0\__main___basesoc_ethmac_tx_preamble_source_payload_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
     1/18: $0\builder_basesoc_txdatapath_bufferizeendpoints_next_state[1:0]
     2/18: $0\__main___basesoc_ethmac_tx_crc_sink_ready[0:0]
     3/18: $0\__main___basesoc_ethmac_tx_crc_last_be0[0:0]
     4/18: $0\__main___basesoc_ethmac_tx_crc_data0[7:0]
     5/18: $0\__main___basesoc_ethmac_tx_crc_source_payload_error[0:0]
     6/18: $0\__main___basesoc_ethmac_tx_crc_source_payload_last_be[0:0]
     7/18: $0\__main___basesoc_ethmac_tx_crc_source_payload_data[7:0]
     8/18: $0\__main___basesoc_ethmac_tx_crc_source_last[0:0]
     9/18: $0\__main___basesoc_ethmac_tx_crc_source_first[0:0]
    10/18: $0\__main___basesoc_ethmac_tx_crc_reset[0:0]
    11/18: $0\__main___basesoc_ethmac_tx_crc_ce[0:0]
    12/18: $0\__main___basesoc_ethmac_tx_crc_source_valid[0:0]
    13/18: $0\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1[0:0]
    14/18: $0\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1[0:0]
    15/18: $0\__main___basesoc_ethmac_tx_crc_is_ongoing1[0:0]
    16/18: $0\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0[0:0]
    17/18: $0\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[31:0]
    18/18: $0\__main___basesoc_ethmac_tx_crc_is_ongoing0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955'.
     1/2: $0\__main___basesoc_ethmac_tx_crc_error[0:0]
     2/2: $0\__main___basesoc_ethmac_tx_crc_value[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4723$953'.
     1/1: $0\__main___basesoc_ethmac_tx_crc_last_be1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
     1/10: $0\__main___basesoc_ethmac_tx_padding_source_payload_data[7:0]
     2/10: $0\__main___basesoc_ethmac_tx_padding_source_valid[0:0]
     3/10: $0\builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state[0:0]
     4/10: $0\__main___basesoc_ethmac_tx_padding_source_last[0:0]
     5/10: $0\__main___basesoc_ethmac_tx_padding_source_first[0:0]
     6/10: $0\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value[15:0]
     7/10: $0\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce[0:0]
     8/10: $0\__main___basesoc_ethmac_tx_padding_sink_ready[0:0]
     9/10: $0\__main___basesoc_ethmac_tx_padding_source_payload_error[0:0]
    10/10: $0\__main___basesoc_ethmac_tx_padding_source_payload_last_be[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
     1/8: $0\__main___basesoc_ethmac_tx_last_be_sink_ready[0:0]
     2/8: $0\builder_basesoc_txdatapath_liteethmactxlastbe_next_state[0:0]
     3/8: $0\__main___basesoc_ethmac_tx_last_be_source_payload_error[0:0]
     4/8: $0\__main___basesoc_ethmac_tx_last_be_source_payload_last_be[0:0]
     5/8: $0\__main___basesoc_ethmac_tx_last_be_source_payload_data[7:0]
     6/8: $0\__main___basesoc_ethmac_tx_last_be_source_last[0:0]
     7/8: $0\__main___basesoc_ethmac_tx_last_be_source_first[0:0]
     8/8: $0\__main___basesoc_ethmac_tx_last_be_source_valid[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935'.
     1/1: $0\__main___basesoc_ethmac_tx_converter_converter_source_payload_data[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926'.
     1/1: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923'.
     1/1: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
     1/5: $0\builder_basesoc_liteethphyrmii_next_state[0:0]
     2/5: $0\__main___ethphy_liteethphyrmiirx_converter_reset[0:0]
     3/5: $0\__main___ethphy_liteethphyrmiirx_converter_sink_last[0:0]
     4/5: $0\__main___ethphy_liteethphyrmiirx_converter_sink_data[1:0]
     5/5: $0\__main___ethphy_liteethphyrmiirx_converter_sink_valid1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4423$905'.
     1/1: $0\__main___ethphy_liteethphyrmiitx_converter_converter_source_payload_data[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
     1/7: $0\__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\__main___basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\builder_basesoc_fsm_next_state[1:0]
     4/7: $0\__main___basesoc_wishbone_bridge_cmd_valid[0:0]
     5/7: $0\__main___basesoc_wishbone_bridge_is_ongoing[0:0]
     6/7: $0\__main___basesoc_interface_dat_r[127:0]
     7/7: $0\__main___basesoc_interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874'.
     1/1: $0\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
     1/7: $0\builder_basesoc_litedramnativeportconverter_next_state[0:0]
     2/7: $0\__main___basesoc_port_cmd_valid[0:0]
     3/7: $0\__main___basesoc_port_cmd_payload_addr[20:0]
     4/7: $0\__main___basesoc_port_cmd_payload_we[0:0]
     5/7: $0\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce[0:0]
     6/7: $0\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value[1:0]
     7/7: $0\__main___basesoc_wishbone_bridge_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4206$861'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
     1/10: $0\builder_basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\__main___basesoc_interface_stb[0:0]
     3/10: $0\__main___basesoc_interface_cyc[0:0]
     4/10: $0\__main___basesoc_write_from_slave[0:0]
     5/10: $0\__main___basesoc_word_inc[0:0]
     6/10: $0\__main___basesoc_word_clr[0:0]
     7/10: $0\__main___basesoc_tag_di_dirty[0:0]
     8/10: $0\__main___basesoc_wb_sdram_ack[0:0]
     9/10: $0\__main___basesoc_interface_we[0:0]
    10/10: $0\__main___basesoc_tag_port_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854'.
     1/1: $0\__main___basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842'.
     1/2: $0\__main___basesoc_data_port_dat_w[127:0]
     2/2: $0\__main___basesoc_data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841'.
     1/2: $0\__main___basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\__main___basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
     1/8: $0\builder_basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\__main___basesoc_sdram_en1[0:0]
     3/8: $0\__main___basesoc_sdram_steerer_sel[1:0]
     4/8: $0\__main___basesoc_sdram_choose_req_cmd_ready[0:0]
     5/8: $0\__main___basesoc_sdram_cmd_ready[0:0]
     6/8: $0\__main___basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\__main___basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\__main___basesoc_sdram_en0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3958$685'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3949$678'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3940$671'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3931$664'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3925$663'.
     1/1: $0\__main___basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3919$662'.
     1/1: $0\__main___basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3913$661'.
     1/1: $0\__main___basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3899$608'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3892$605'.
     1/1: $0\__main___basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3886$604'.
     1/1: $0\__main___basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3880$603'.
     1/1: $0\__main___basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3866$550'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine3_cmd_valid[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine3_row_open[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine3_row_close[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3703$494'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine2_row_close[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine2_cmd_valid[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine2_row_open[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine2_refresh_gnt[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3534$464'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine1_row_close[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine1_cmd_valid[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine1_row_open[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine1_refresh_gnt[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3365$434'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine0_row_close[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine0_cmd_valid[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine0_row_open[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3196$404'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
     1/4: $0\builder_basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\__main___basesoc_sdram_cmd_valid[0:0]
     3/4: $0\__main___basesoc_sdram_sequencer_start0[0:0]
     4/4: $0\__main___basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378'.
     1/4: $0\__main___basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     2/4: $0\__main___basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     3/4: $0\__main___basesoc_sdram_csr_dfi_p0_we_n[0:0]
     4/4: $0\__main___basesoc_sdram_csr_dfi_p0_cs_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
     1/20: $0\__main___basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\__main___basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\__main___basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\__main___basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\__main___basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\__main___basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\__main___basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\__main___basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\__main___basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\__main___basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\__main___basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\__main___basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\__main___basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\__main___basesoc_sdram_master_p0_address[10:0]
    15/20: $0\__main___basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    16/20: $0\__main___basesoc_sdram_csr_dfi_p0_rddata[31:0]
    17/20: $0\__main___basesoc_sdram_slave_p0_rddata_valid[0:0]
    18/20: $0\__main___basesoc_sdram_slave_p0_rddata[31:0]
    19/20: $0\__main___basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    20/20: $0\__main___basesoc_sdram_ext_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2956$370'.
     1/1: $0\__main___basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362'.
     1/1: $0\__main___basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351'.
     1/1: $0\__main___basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2884$342'.
     1/1: $0\__main___basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2876$340'.
     1/1: $0\__main___basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
     1/8: $0\builder_basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\__main___basesoc_rx_enable[0:0]
     3/8: $0\__main___basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     4/8: $0\__main___basesoc_rx_count_rs232phyrx_next_value0[3:0]
     5/8: $0\__main___basesoc_rx_source_payload_data[7:0]
     6/8: $0\__main___basesoc_rx_source_valid[0:0]
     7/8: $0\__main___basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     8/8: $0\__main___basesoc_rx_data_rs232phyrx_next_value1[7:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
     1/9: $0\builder_basesoc_rs232phytx_next_state[0:0]
     2/9: $0\__main___basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     3/9: $0\__main___basesoc_serial_tx_rs232phytx_next_value1[0:0]
     4/9: $0\__main___basesoc_tx_enable[0:0]
     5/9: $0\__main___basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     6/9: $0\__main___basesoc_tx_count_rs232phytx_next_value0[3:0]
     7/9: $0\__main___basesoc_tx_sink_ready[0:0]
     8/9: $0\__main___basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     9/9: $0\__main___basesoc_tx_data_rs232phytx_next_value2[7:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2758$311'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2745$310'.
     1/1: $0\__main___basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268'.
Creating decoders for process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2653$267'.
     1/1: $0\__main___crg_rst[0:0]

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4831'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4820'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4819'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4818'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4817'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4766'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4763'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4756'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4735'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4731'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4727'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4724'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4712'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4709'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4696'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4691'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4687'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4673'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4651'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4648'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4645'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4644'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4643'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4642'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4641'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4640'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4637'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4634'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4633'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4632'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4631'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4630'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4629'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4628'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4627'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4620'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4619'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5382$4584'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4500'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4499'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_10' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4484'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4483'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4482'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4481'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4480'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4479'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4478'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4477'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4476'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4277$4330'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4310'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4307'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4306'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4301'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4300'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4292'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4284'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4281'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4275'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4274'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4273'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4272'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4259'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4258'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4257'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4256'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4252'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4230'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4229'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4228'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4227'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4221'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3912$4215'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3897$4214'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4211'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3859$4210'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4209'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4206'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3810$4205'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3795$4204'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3771$4203'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4202'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4199'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4172'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4171'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3619$4170'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3583$4167'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4163'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4162'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3534$4161'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3510$4160'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4159'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4158'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4154'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4153'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4152'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4150'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4129'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3362$4128'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3333$4125'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3323$4122'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4118'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4117'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4116'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4113'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4110'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4100'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4095'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4071'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4070'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4067'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4066'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3122$4054'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3098$4050'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3083$4049'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4047'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3048$4046'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4045'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4040'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4039'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4038'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4027'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4013'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$4009'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$4005'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$4004'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3998'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3996'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3991'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3988'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3981'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3980'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3979'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3978'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3977'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3976'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3975'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3974'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3973'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3972'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3971'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3970'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3969'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3968'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3967'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3966'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3965'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3964'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3963'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3962'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3961'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3960'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3959'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3958'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3957'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3956'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3945'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3943'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3942'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3941'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3940'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3939'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3919'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3918'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3917'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2314$3547'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2313$3546'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2312$3545'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2311$3544'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1978$3391'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram5_adr_burst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1902$3351'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface3_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1901$3350'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram4_adr_burst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1886$3347'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface2_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1885$3346'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram3_adr_burst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1872$3344'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface1_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1871$3343'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram2_adr_burst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1858$3341'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface0_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1857$3340'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram142_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1821$3334'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram126_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1805$3331'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram125_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1804$3330'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_start_w' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1772$3313'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram89_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1768$3310'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram85_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1764$3307'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram56_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1735$3296'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram40_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1719$3292'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram39_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1718$3291'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram1_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1680$3275'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1472$3244'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_preamble' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1419$3223'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_preamble' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1381$3203'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_status' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1180$3144'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1133$3129'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_source_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1130$3128'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_source_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1129$3127'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1098$3123'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1097$3122'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1004$3105'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1003$3104'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wb_sdram_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:970$3087'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_rdata_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:958$3084'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_rdata_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:957$3083'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:929$3071'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_steerer1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:924$3068'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_steerer0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:923$3067'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_nop_ba' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:921$3065'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_nop_a' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:920$3064'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:889$3049'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:887$3048'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:886$3047'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:885$3046'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:884$3045'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:825$3025'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:809$3023'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:808$3022'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:729$2989'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:713$2987'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:712$2986'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:633$2953'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:617$2951'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:616$2950'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:537$2917'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:521$2915'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:520$2914'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:482$2893'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:481$2892'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:466$2881'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:416$2864'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:398$2857'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:395$2854'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:394$2853'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:393$2852'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:392$2851'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:391$2850'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:390$2849'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:389$2848'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:388$2847'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:387$2846'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:386$2845'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:385$2844'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:384$2843'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:383$2842'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:382$2841'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:375$2838'.
No latch inferred for signal `\colorlight_i5.\__main___crg_stdby' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:312$2815'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:248$2786'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:211$2780'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:195$2777'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:194$2776'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:131$2749'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:130$2748'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:113$2739'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:112$2738'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:99$2736'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:98$2735'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:87$2733'.
No latch inferred for signal `\colorlight_i5.\builder_sync_f_array_muxed' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7307$2029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_f_array_muxed` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7307$2029`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed6' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7290$2022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed6` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7290$2022`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed5' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7273$2015'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed5` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7273$2015`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed4' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7256$2008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed4` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7256$2008`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed3' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7239$2001'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed3` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7239$2001`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7222$1994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed2` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7222$1994`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7188$1992'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed0 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7188$1992`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed0 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7188$1992`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed31' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7180$1978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed31` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7180$1978`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed30' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7172$1977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed30` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7172$1977`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed29' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed28' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7156$1962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed28` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7156$1962`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed27' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7148$1961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed27` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7148$1961`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed26' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed25' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7132$1946'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed25` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7132$1946`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed24' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7124$1945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed24` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7124$1945`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed23' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed22' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7108$1930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed22` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7108$1930`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed21' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7100$1929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed21` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7100$1929`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed20' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed5' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7075$1927'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed5` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7075$1927`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed4' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7058$1926'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed4` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7058$1926`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed3' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7041$1925'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed3` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7041$1925`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed19' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7024$1924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed19` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7024$1924`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed18' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7007$1923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed18` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7007$1923`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed17' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6990$1922'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed17` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6990$1922`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed16' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6973$1921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed16 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6973$1921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed16 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6973$1921`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed15' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed14' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6939$1919'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed14` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6939$1919`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6922$1918'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed2` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6922$1918`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6905$1917'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6905$1917`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6888$1916'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6888$1916`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed13' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6871$1915'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed13` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6871$1915`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed12' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6854$1914'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed12` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6854$1914`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed11' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6837$1913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed11` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6837$1913`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed10' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6820$1912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed10 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6820$1912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed10 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6820$1912`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed9' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed8' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6786$1910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed8` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6786$1910`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed7' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6775$1909'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed7 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6775$1909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed7 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6775$1909`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed6' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed6 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed6 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed6 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed5' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6753$1907'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed5` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6753$1907`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed4' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6742$1906'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed4` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6742$1906`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed3' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6731$1905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed3` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6731$1905`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6584$1828'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6584$1828`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6584$1828`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6577$1827'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6577$1827`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6577$1827`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6565$1823'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6565$1823`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6565$1823'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6565$1823`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6556$1819'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6556$1819`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6556$1819'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6556$1819`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6547$1815'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6547$1815`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6547$1815'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6547$1815`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6538$1811'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6538$1811`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6538$1811'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6538$1811`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6529$1807'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6529$1807`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6529$1807'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6529$1807`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6520$1803'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6520$1803`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6520$1803'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6520$1803`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6511$1799'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6511$1799`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6511$1799'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6511$1799`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6502$1795'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6502$1795`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6502$1795'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6502$1795`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6474$1790'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6474$1790`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6474$1790'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6474$1790`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6465$1786'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6465$1786`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6465$1786'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6465$1786`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6456$1782'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6456$1782`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6456$1782'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6456$1782`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6447$1778'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6447$1778`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6447$1778'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6447$1778`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6438$1774'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6438$1774`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6438$1774'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6438$1774`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6429$1770'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6429$1770`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6429$1770'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6429$1770`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6420$1766'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6420$1766`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6420$1766'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6420$1766`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6411$1762'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6411$1762`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6411$1762'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6411$1762`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6402$1758'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6402$1758`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6402$1758'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6402$1758`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6393$1754'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6393$1754`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6393$1754'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6393$1754`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6384$1750'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6384$1750`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6384$1750'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6384$1750`.
No latch inferred for signal `\colorlight_i5.\__main___status_status' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6366$1748'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___status_status [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6366$1748`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___status_status [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6366$1748`.
No latch inferred for signal `\colorlight_i5.\__main___start1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6358$1747'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___start1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6358$1747`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6350$1743'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6350$1743`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6350$1743'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6350$1743`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6341$1739'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6341$1739`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6341$1739'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6341$1739`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6332$1735'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6332$1735`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6332$1735'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6332$1735`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6323$1731'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6323$1731`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6323$1731'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6323$1731`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6314$1727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6314$1727`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6314$1727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6314$1727`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6305$1723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6305$1723`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6305$1723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6305$1723`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6296$1719'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6296$1719`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6296$1719'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6296$1719`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6269$1714'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6269$1714`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6269$1714'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6269$1714`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6260$1710'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6260$1710`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6260$1710'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6260$1710`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6251$1706'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6251$1706`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6251$1706'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6251$1706`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6242$1702'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6242$1702`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6242$1702'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6242$1702`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6233$1698'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6233$1698`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6233$1698'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6233$1698`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6224$1694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6224$1694`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6224$1694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6224$1694`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6215$1690'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6215$1690`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6215$1690'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6215$1690`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6204$1685'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6204$1685`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6204$1685'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6204$1685`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6179$1678'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6179$1678`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6179$1678'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6179$1678`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6170$1674'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6170$1674`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6170$1674'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6170$1674`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6159$1669'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6159$1669`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6159$1669'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6159$1669`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6115$1664'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6115$1664`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6115$1664'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6115$1664`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6106$1660'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6106$1660`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6106$1660'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6106$1660`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6097$1656'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6097$1656`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6097$1656'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6097$1656`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6088$1652'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6088$1652`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6088$1652'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6088$1652`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6079$1648'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6079$1648`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6079$1648'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6079$1648`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6070$1644'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6070$1644`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6070$1644'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6070$1644`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6061$1640'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6061$1640`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6061$1640'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6061$1640`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6052$1636'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6052$1636`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6052$1636'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6052$1636`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6043$1632'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6043$1632`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6043$1632'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6043$1632`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6034$1628'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6034$1628`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6034$1628'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6034$1628`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_start_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6025$1624'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_start_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6025$1624`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_start_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6025$1624'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_start_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6025$1624`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6016$1620'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6016$1620`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6016$1620'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6016$1620`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6007$1616'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6007$1616`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6007$1616'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6007$1616`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5998$1612'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5998$1612`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5998$1612'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5998$1612`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5989$1608'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5989$1608`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5989$1608'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5989$1608`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5980$1604'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5980$1604`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5980$1604'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5980$1604`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5971$1600'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5971$1600`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5971$1600'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5971$1600`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5961$1595'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5961$1595`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5961$1595'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5961$1595`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5952$1591'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5952$1591`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5952$1591'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5952$1591`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5943$1587'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5943$1587`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5943$1587'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5943$1587`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone_dat_r' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone_ack' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_ack` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value_ce0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value_ce0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value_ce1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value_ce1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value2` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value_ce2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value_ce2` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582`.
No latch inferred for signal `\colorlight_i5.\__main___done0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___done0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___irq' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___irq` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___clk_enable' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___clk_enable` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___xfer_enable' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___xfer_enable` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___mosi_latch' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___mosi_latch` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___miso_latch' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___miso_latch` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_spimaster_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_spimaster_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_spimaster_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___count_spimaster_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___count_spimaster_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5800$1552'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5800$1552`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5800$1552`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5800$1552`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5800$1552`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5790$1539'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5790$1539`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5790$1539`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5790$1539`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5790$1539`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5780$1526'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5780$1526`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5780$1526`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5780$1526`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5780$1526`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram83_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram83_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram86_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram86_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram107_trigger' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram107_trigger` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_read' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_read` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram130_source_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram130_source_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram145_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5720$1515'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram145_adr` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5720$1515`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram108_clear' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5698$1512'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram108_clear` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5698$1512`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rd_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_write' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_write` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram37_sink_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram37_sink_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram41_sink_payload_slot' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram41_sink_payload_slot` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram59_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5555$1491'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram59_adr` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5555$1491`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram20_clear' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5532$1488'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram20_clear` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5532$1488`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram77_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram77_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram81_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram81_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_length_inc' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5337$1466'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5337$1466`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5337$1466`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5337$1466`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5337$1466`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5330$1465'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5330$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5330$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5330$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5330$1465`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_last_be_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5307$1463'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_last_be_source_payload_last_be` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5307$1463`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value_ce0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value_ce0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value_ce1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value_ce1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5115$1216'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5115$1216`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5101$1215'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5101$1215`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5096$1214'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5096$1214`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_first` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_payload_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_first` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_last_be` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacgap_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacgap_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_first` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_first` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_last_be` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_reset' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_reset` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4723$953'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4723$953`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_first` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_last_be` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_first' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_first` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_last_be' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_last_be` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmactxlastbe_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmactxlastbe_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_reset' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_reset` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_valid1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_valid1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_sink_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_liteethphyrmii_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethphyrmii_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4423$905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4423$905`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4423$905`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_dat_r' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_ack' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_ack` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_cmd_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4206$861'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4206$861`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wb_sdram_ack' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_ack` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_cyc' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_cyc` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_stb' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_stb` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_write_from_slave' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_write_from_slave` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tag_port_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tag_port_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tag_di_dirty' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tag_di_dirty` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_word_clr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_word_clr` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_word_inc' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_word_inc` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_data_port_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_data_port_dat_w' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_en0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_en0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_en1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_en1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3958$685'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3958$685`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3949$678'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3949$678`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3940$671'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3940$671`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3931$664'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3931$664`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3925$663'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3925$663`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3919$662'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3919$662`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3913$661'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3913$661`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3899$608'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3899$608`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3899$608`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3899$608`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3899$608`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3892$605'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3892$605`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3886$604'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3886$604`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3880$603'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3880$603`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3866$550'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3866$550`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3866$550`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3866$550`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3866$550`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3703$494'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3703$494`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3534$464'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3534$464`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3365$434'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3365$434`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3196$404'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3196$404`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_last' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_cmd_last` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2956$370'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2956$370`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2884$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2884$342`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2876$340'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2876$340`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ram_we' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2758$311'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2758$311`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2758$311`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2758$311`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2758$311`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2745$310'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2745$310`.
No latch inferred for signal `\colorlight_i5.\builder_shared_dat_r' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
No latch inferred for signal `\colorlight_i5.\builder_shared_ack' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_ack` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
No latch inferred for signal `\colorlight_i5.\builder_error' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_error` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295`.
No latch inferred for signal `\colorlight_i5.\builder_slave_sel' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interrupt' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268`.
No latch inferred for signal `\colorlight_i5.\__main___crg_rst' from process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2653$267'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___crg_rst` in process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2653$267`.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$11875' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$11876' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$11877' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$11878' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$11879' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$11880' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$11881' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11882' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11883' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11884' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11885' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11886' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11887' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11888' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11889' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11890' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11891' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11892' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11893' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11894' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11895' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
  created $dff cell `$procdff$11896' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
  created $dff cell `$procdff$11897' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
  created $dff cell `$procdff$11898' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
  created $dff cell `$procdff$11899' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
  created $dff cell `$procdff$11900' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
  created $dff cell `$procdff$11901' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4815'.
  created $dff cell `$procdff$11902' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_ADDR' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4808'.
  created $dff cell `$procdff$11903' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_DATA' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4808'.
  created $dff cell `$procdff$11904' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4808'.
  created $dff cell `$procdff$11905' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4806'.
  created $dff cell `$procdff$11906' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_ADDR' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4799'.
  created $dff cell `$procdff$11907' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_DATA' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4799'.
  created $dff cell `$procdff$11908' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN' using process `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4799'.
  created $dff cell `$procdff$11909' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11910' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11911' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11912' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11913' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11914' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11915' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11916' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11917' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
  created $dff cell `$procdff$11918' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11919' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11920' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11921' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11922' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11923' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11924' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11925' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11926' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11927' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11928' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11929' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11930' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11931' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11932' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11933' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11934' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11935' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11936' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11937' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11938' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11939' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11940' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11941' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11942' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11943' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11944' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11945' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11946' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11947' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11948' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11949' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11950' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11951' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
  created $dff cell `$procdff$11952' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_ADDR' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11953' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_DATA' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11954' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11955' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_ADDR' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11956' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_DATA' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11957' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11958' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_ADDR' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11959' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_DATA' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11960' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11961' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_ADDR' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11962' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_DATA' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11963' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
  created $dff cell `$procdff$11964' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4585'.
  created $dff cell `$procdff$11965' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4585'.
  created $dff cell `$procdff$11966' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4585'.
  created $dff cell `$procdff$11967' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4585'.
  created $dff cell `$procdff$11968' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_ADDR' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4577'.
  created $dff cell `$procdff$11969' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_DATA' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4577'.
  created $dff cell `$procdff$11970' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4577'.
  created $dff cell `$procdff$11971' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4575'.
  created $dff cell `$procdff$11972' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11973' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11974' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11975' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11976' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11977' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11978' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11979' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11980' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11981' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11982' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11983' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11984' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11985' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11986' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11987' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11988' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11989' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11990' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11991' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11992' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11993' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11994' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11995' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11996' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11997' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11998' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$11999' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12000' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12001' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12002' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12003' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12004' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12005' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12006' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12007' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12008' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12009' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12010' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12011' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12012' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12013' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12014' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12015' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12016' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12017' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12018' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12019' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12020' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12021' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12022' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12023' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12024' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12025' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12026' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12027' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12028' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12029' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12030' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12031' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12032' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12033' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12034' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12035' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12036' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12037' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12038' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12039' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12040' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12041' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12042' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12043' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12044' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12045' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12046' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12047' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12048' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12049' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12050' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12051' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12052' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12053' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12054' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12055' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12056' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12057' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12058' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12059' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12060' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12061' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12062' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12063' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12064' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12065' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12066' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12067' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12068' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12069' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12070' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12071' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12072' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12073' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12074' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12075' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12076' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12077' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12078' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12079' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12080' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12081' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12082' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12083' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12084' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
  created $dff cell `$procdff$12085' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12086' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12087' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12088' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12089' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12090' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12091' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12092' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12093' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12094' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12095' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12096' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12097' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12098' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12099' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12100' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rValid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12101' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12102' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12103' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_7' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12104' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12105' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12106' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12107' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12108' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12109' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12110' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12111' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12112' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12113' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12114' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12115' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12116' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12117' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12118' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12119' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12120' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12121' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12122' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12123' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12124' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12125' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12126' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12127' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_cmd_ready' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12128' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
  created $dff cell `$procdff$12129' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_ADDR' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3910'.
  created $dff cell `$procdff$12130' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_DATA' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3910'.
  created $dff cell `$procdff$12131' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3910'.
  created $dff cell `$procdff$12132' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3908'.
  created $dff cell `$procdff$12133' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3906'.
  created $dff cell `$procdff$12134' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672'.
  created $dff cell `$procdff$12135' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672'.
  created $dff cell `$procdff$12136' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672'.
  created $dff cell `$procdff$12137' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672'.
  created $dff cell `$procdff$12138' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664'.
  created $dff cell `$procdff$12139' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664'.
  created $dff cell `$procdff$12140' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664'.
  created $dff cell `$procdff$12141' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664'.
  created $dff cell `$procdff$12142' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656'.
  created $dff cell `$procdff$12143' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656'.
  created $dff cell `$procdff$12144' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656'.
  created $dff cell `$procdff$12145' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656'.
  created $dff cell `$procdff$12146' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648'.
  created $dff cell `$procdff$12147' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648'.
  created $dff cell `$procdff$12148' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648'.
  created $dff cell `$procdff$12149' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648'.
  created $dff cell `$procdff$12150' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640'.
  created $dff cell `$procdff$12151' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640'.
  created $dff cell `$procdff$12152' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640'.
  created $dff cell `$procdff$12153' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640'.
  created $dff cell `$procdff$12154' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632'.
  created $dff cell `$procdff$12155' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632'.
  created $dff cell `$procdff$12156' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632'.
  created $dff cell `$procdff$12157' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632'.
  created $dff cell `$procdff$12158' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624'.
  created $dff cell `$procdff$12159' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624'.
  created $dff cell `$procdff$12160' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624'.
  created $dff cell `$procdff$12161' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624'.
  created $dff cell `$procdff$12162' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616'.
  created $dff cell `$procdff$12163' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616'.
  created $dff cell `$procdff$12164' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616'.
  created $dff cell `$procdff$12165' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616'.
  created $dff cell `$procdff$12166' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608'.
  created $dff cell `$procdff$12167' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608'.
  created $dff cell `$procdff$12168' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608'.
  created $dff cell `$procdff$12169' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608'.
  created $dff cell `$procdff$12170' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600'.
  created $dff cell `$procdff$12171' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600'.
  created $dff cell `$procdff$12172' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600'.
  created $dff cell `$procdff$12173' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600'.
  created $dff cell `$procdff$12174' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592'.
  created $dff cell `$procdff$12175' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592'.
  created $dff cell `$procdff$12176' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592'.
  created $dff cell `$procdff$12177' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592'.
  created $dff cell `$procdff$12178' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584'.
  created $dff cell `$procdff$12179' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584'.
  created $dff cell `$procdff$12180' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584'.
  created $dff cell `$procdff$12181' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584'.
  created $dff cell `$procdff$12182' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576'.
  created $dff cell `$procdff$12183' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576'.
  created $dff cell `$procdff$12184' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576'.
  created $dff cell `$procdff$12185' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576'.
  created $dff cell `$procdff$12186' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568'.
  created $dff cell `$procdff$12187' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568'.
  created $dff cell `$procdff$12188' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568'.
  created $dff cell `$procdff$12189' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568'.
  created $dff cell `$procdff$12190' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560'.
  created $dff cell `$procdff$12191' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560'.
  created $dff cell `$procdff$12192' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560'.
  created $dff cell `$procdff$12193' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560'.
  created $dff cell `$procdff$12194' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552'.
  created $dff cell `$procdff$12195' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552'.
  created $dff cell `$procdff$12196' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552'.
  created $dff cell `$procdff$12197' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552'.
  created $dff cell `$procdff$12198' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_4_adr1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12199' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12200' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12201' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12202' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12203' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12204' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12205' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12206' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12207' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12208' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12209' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12210' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
  created $dff cell `$procdff$12211' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_4_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9566$2523'.
  created $dff cell `$procdff$12212' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_3_adr1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12213' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12214' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12215' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12216' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12217' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12218' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12219' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12220' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12221' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12222' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12223' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12224' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
  created $dff cell `$procdff$12225' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_3_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9539$2495'.
  created $dff cell `$procdff$12226' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_10_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485'.
  created $dff cell `$procdff$12227' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485'.
  created $dff cell `$procdff$12228' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485'.
  created $dff cell `$procdff$12229' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485'.
  created $dff cell `$procdff$12230' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_2_dat1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9506$2482'.
  created $dff cell `$procdff$12231' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_2_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475'.
  created $dff cell `$procdff$12232' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475'.
  created $dff cell `$procdff$12233' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475'.
  created $dff cell `$procdff$12234' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475'.
  created $dff cell `$procdff$12235' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_1_dat1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9486$2472'.
  created $dff cell `$procdff$12236' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_1_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465'.
  created $dff cell `$procdff$12237' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465'.
  created $dff cell `$procdff$12238' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465'.
  created $dff cell `$procdff$12239' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465'.
  created $dff cell `$procdff$12240' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_9_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455'.
  created $dff cell `$procdff$12241' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455'.
  created $dff cell `$procdff$12242' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455'.
  created $dff cell `$procdff$12243' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455'.
  created $dff cell `$procdff$12244' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_8_dat1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9448$2453'.
  created $dff cell `$procdff$12245' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_8_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445'.
  created $dff cell `$procdff$12246' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445'.
  created $dff cell `$procdff$12247' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445'.
  created $dff cell `$procdff$12248' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445'.
  created $dff cell `$procdff$12249' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_7_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435'.
  created $dff cell `$procdff$12250' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435'.
  created $dff cell `$procdff$12251' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435'.
  created $dff cell `$procdff$12252' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435'.
  created $dff cell `$procdff$12253' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9410$2433'.
  created $dff cell `$procdff$12254' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425'.
  created $dff cell `$procdff$12255' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425'.
  created $dff cell `$procdff$12256' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425'.
  created $dff cell `$procdff$12257' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425'.
  created $dff cell `$procdff$12258' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417'.
  created $dff cell `$procdff$12259' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417'.
  created $dff cell `$procdff$12260' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417'.
  created $dff cell `$procdff$12261' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417'.
  created $dff cell `$procdff$12262' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407'.
  created $dff cell `$procdff$12263' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407'.
  created $dff cell `$procdff$12264' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407'.
  created $dff cell `$procdff$12265' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407'.
  created $dff cell `$procdff$12266' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397'.
  created $dff cell `$procdff$12267' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397'.
  created $dff cell `$procdff$12268' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397'.
  created $dff cell `$procdff$12269' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397'.
  created $dff cell `$procdff$12270' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387'.
  created $dff cell `$procdff$12271' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387'.
  created $dff cell `$procdff$12272' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387'.
  created $dff cell `$procdff$12273' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387'.
  created $dff cell `$procdff$12274' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377'.
  created $dff cell `$procdff$12275' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377'.
  created $dff cell `$procdff$12276' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377'.
  created $dff cell `$procdff$12277' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377'.
  created $dff cell `$procdff$12278' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9303$2375'.
  created $dff cell `$procdff$12279' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367'.
  created $dff cell `$procdff$12280' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367'.
  created $dff cell `$procdff$12281' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367'.
  created $dff cell `$procdff$12282' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367'.
  created $dff cell `$procdff$12283' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9282$2365'.
  created $dff cell `$procdff$12284' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357'.
  created $dff cell `$procdff$12285' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357'.
  created $dff cell `$procdff$12286' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357'.
  created $dff cell `$procdff$12287' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357'.
  created $dff cell `$procdff$12288' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9263$2355'.
  created $dff cell `$procdff$12289' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12290' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12291' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12292' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12293' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12294' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12295' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12296' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12297' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12298' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12299' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_ADDR' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12300' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_DATA' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12301' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
  created $dff cell `$procdff$12302' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9225$2327'.
  created $dff cell `$procdff$12303' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12304' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi0_cs_n' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12305' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi0_clk' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12306' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi0_mosi' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12307' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12308' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_reset_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12309' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12310' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12311' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12312' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12313' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12314' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12315' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12316' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12317' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12318' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12319' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12320' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12321' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12322' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12323' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12324' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12325' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12326' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_pending' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12327' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_trigger_d' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12328' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_pending' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12329' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_trigger_d' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12330' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12331' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12332' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12333' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12334' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12335' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12336' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12337' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12338' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12339' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12340' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12341' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12342' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12343' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12344' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12345' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12346' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12347' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12348' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12349' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12350' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12351' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12352' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12353' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12354' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12355' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12356' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12357' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12358' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12359' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12360' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12361' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12362' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_value' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12363' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_latch_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12364' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_latch_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12365' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_cycles_status' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12366' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_cycles_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12367' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_cycles' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12368' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12369' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___rddata_en' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12370' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12371' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12372' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_command_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12373' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_command_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12374' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_address_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12375' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_address_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12376' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12377' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_baddress_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12378' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12379' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12380' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_rddata_status' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12381' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_rddata_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12382' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12383' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12384' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12385' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12386' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12387' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12388' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12389' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12390' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12391' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12392' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12393' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12394' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12395' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_timer_count1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12396' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12397' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_postponer_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12398' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12399' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_counter' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12400' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12401' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12402' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12403' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12404' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12405' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12406' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12407' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12408' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12409' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12410' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12411' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12412' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12413' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12414' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12415' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12416' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12417' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12418' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12419' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12420' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12421' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12422' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12423' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12424' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12425' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12426' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12427' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12428' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12429' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12430' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12431' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12432' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12433' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12434' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12435' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12436' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12437' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12438' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12439' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12440' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12441' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12442' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12443' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12444' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12445' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12446' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12447' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12448' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12449' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12450' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12451' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12452' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12453' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12454' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12455' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12456' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12457' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12458' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12459' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12460' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12461' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12462' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12463' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12464' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12465' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12466' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12467' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12468' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12469' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12470' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12471' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12472' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12473' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_time0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12474' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_time1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12475' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_adr_offset_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12476' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12477' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12478' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12479' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12480' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12481' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12482' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12483' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12484' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12485' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_reset_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12486' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_reset_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12487' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_counter' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12488' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12489' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12490' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12491' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_preamble_errors_status' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12492' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_preamble_errors_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12493' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_crc_errors_status' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12494' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_crc_errors_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12495' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer0_toggle_o_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12496' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer1_toggle_o_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12497' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12498' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12499' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram9_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12500' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram12_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12501' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12502' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram15_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12503' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram24_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12504' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram28_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12505' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram29_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12506' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram31_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12507' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram32_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12508' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_slot' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12509' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12510' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram55_level' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12511' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram57_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12512' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram58_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12513' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram96_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12514' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram99_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12515' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram100_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12516' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram101_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12517' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram102_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12518' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram103_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12519' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram106_pending' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12520' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram112_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12521' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram116_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12522' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram117_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12523' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram119_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12524' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram120_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12525' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12526' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram141_level' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12527' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram143_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12528' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram144_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12529' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface0_ack' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12530' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface1_ack' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12531' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface2_ack' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12532' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface3_ack' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12533' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12534' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main____w_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12535' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main____w_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12536' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main____r_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12537' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___miso' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12538' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___control_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12539' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___control_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12540' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___status_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12541' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12542' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12543' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___miso_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12544' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___cs_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12545' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___cs_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12546' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___loopback_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12547' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___loopback_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12548' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12549' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___clk_divider1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12550' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12551' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_sel' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12552' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___miso_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12553' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___spimaster_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12554' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___spimaster_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12555' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___leds_storage' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12556' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___leds_re' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12557' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_adr' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12558' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_we' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12559' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_dat_w' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12560' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_grant' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12561' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_slave_sel_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12562' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12563' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12564' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12565' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12566' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12567' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12568' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12569' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12570' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12571' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface7_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12572' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface8_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12573' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12574' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12575' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12576' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12577' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12578' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12579' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12580' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12581' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12582' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12583' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12584' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12585' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12586' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12587' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12588' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12589' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12590' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12591' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_spimaster_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12592' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12593' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl0_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12594' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl0_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12595' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl4_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12596' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl4_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12597' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl5_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12598' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl5_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12599' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl6_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12600' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl6_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12601' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl7_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12602' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl7_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
  created $dff cell `$procdff$12603' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate0_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12604' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate1_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12605' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate2_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12606' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate3_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12607' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate4_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12608' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate5_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12609' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate6_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12610' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate7_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12611' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate8_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12612' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate9_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12613' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate10_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12614' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate11_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12615' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate12_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12616' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate13_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12617' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate14_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12618' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate15_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12619' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate16_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12620' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate17_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12621' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate18_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12622' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate19_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12623' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate20_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12624' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate21_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12625' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate22_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12626' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate23_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12627' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate24_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12628' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate25_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12629' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate26_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12630' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate27_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12631' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate28_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12632' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate29_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12633' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate30_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12634' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate31_oe' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
  created $dff cell `$procdff$12635' with positive edge clock.
Creating register for signal `\colorlight_i5.\eth_tx_en' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12636' with positive edge clock.
Creating register for signal `\colorlight_i5.\eth_tx_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12637' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiitx_converter_converter_mux' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12638' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12639' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12640' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_mux' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12641' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12642' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_reg' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12643' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12644' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12645' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_cnt' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12646' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12647' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12648' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12649' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12650' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12651' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_error' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12652' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12653' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12654' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmactxlastbe_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12655' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpaddinginserter_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12656' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12657' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12658' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacgap_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12659' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl3_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12660' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl3_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
  created $dff cell `$procdff$12661' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12662' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12663' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12664' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12665' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_converter_demux' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12666' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12667' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_crs_dv' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12668' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_crs_dv_d' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12669' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_liteethphyrmiirx_rx_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12670' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer0_toggle_i' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12671' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12672' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12673' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12674' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12675' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12676' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12677' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12678' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12679' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12680' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12681' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12682' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12683' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer1_toggle_i' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12684' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12685' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12686' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12687' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12688' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_demux' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12689' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12690' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12691' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12692' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_liteethphyrmii_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12693' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rxdatapath_liteethmacpreamblechecker_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12694' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_state' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12695' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl1_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12696' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl1_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12697' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl2_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12698' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl2_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12699' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl8_regs0' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12700' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl8_regs1' using process `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
  created $dff cell `$procdff$12701' with positive edge clock.

4.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4862'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4860'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4831'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4831'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4820'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4820'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4819'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4819'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4818'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4818'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4817'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4817'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4815'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4815'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4808'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4808'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4806'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4806'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4799'.
Removing empty process `InstructionCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4799'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4782'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4774'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4766'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4766'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4763'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4763'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4756'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4756'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4735'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4735'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4731'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4731'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4727'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4727'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4724'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4724'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4712'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4712'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4709'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4709'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4696'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4696'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4691'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4691'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4687'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4687'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4673'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4673'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4651'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4651'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4648'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4648'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4645'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4645'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4644'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4644'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4643'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4643'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4642'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4642'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4641'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4641'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4640'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4640'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4637'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4637'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4634'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4634'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4633'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4633'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4632'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4632'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4631'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4631'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4630'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4630'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4629'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4629'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4628'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4628'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4627'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4627'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4620'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4620'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4619'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4619'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4590'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4585'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4585'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5382$4584'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4577'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4577'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4575'.
Removing empty process `DataCache.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4575'.
Found and cleaned up 100 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4539'.
Found and cleaned up 66 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4516'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4500'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4500'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4499'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4499'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4484'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4484'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4483'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4483'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4482'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4482'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4481'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4481'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4480'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4480'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4479'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4479'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4478'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4478'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4477'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4477'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4476'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4476'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4277$4330'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4310'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4310'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4307'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4307'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4306'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4306'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4301'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4301'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4300'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4300'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4292'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4292'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4284'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4284'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4281'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4281'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4275'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4275'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4274'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4274'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4273'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4273'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4272'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4272'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4259'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4259'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4258'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4258'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4257'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4257'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4256'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4256'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4252'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4252'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4230'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4230'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4229'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4229'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4228'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4228'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4227'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4227'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4221'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4221'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3912$4215'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3897$4214'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4211'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4211'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3859$4210'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4209'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4209'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4206'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4206'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3810$4205'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3795$4204'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3771$4203'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4202'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4202'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4199'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4199'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4172'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4172'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4171'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4171'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3619$4170'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3583$4167'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4163'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4163'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4162'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4162'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3534$4161'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3510$4160'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4159'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4159'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4158'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4158'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4154'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4154'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4153'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4153'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4152'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4152'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4150'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4150'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4129'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4129'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3362$4128'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3333$4125'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3323$4122'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4118'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4118'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4117'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4117'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4116'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4116'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4113'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4113'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4110'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4110'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4100'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4100'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4095'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4095'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4071'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4071'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4070'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4070'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4067'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4067'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4066'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4066'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3122$4054'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3098$4050'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3083$4049'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4047'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4047'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3048$4046'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4045'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4040'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4040'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4039'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4038'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4038'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4027'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4027'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4013'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4013'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$4009'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$4009'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$4005'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$4005'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$4004'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$4004'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3998'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3998'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3996'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3996'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3991'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3991'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3988'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3988'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3981'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3981'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3980'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3980'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3979'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3979'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3978'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3978'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3977'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3977'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3976'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3976'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3975'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3975'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3974'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3974'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3973'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3973'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3972'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3972'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3971'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3971'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3970'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3970'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3969'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3969'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3968'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3968'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3967'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3967'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3966'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3966'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3965'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3965'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3964'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3964'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3963'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3963'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3962'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3962'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3961'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3961'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3960'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3960'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3959'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3959'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3958'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3958'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3957'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3957'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3956'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3956'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3945'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3945'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3943'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3943'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3942'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3942'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3941'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3941'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3940'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3940'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3939'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3939'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3919'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3919'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3918'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3918'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3917'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3917'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3910'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3910'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3908'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3908'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3906'.
Removing empty process `VexRiscv.$proc$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3906'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2638$3705'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2637$3704'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2636$3703'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2635$3702'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2634$3701'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2633$3700'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2632$3699'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2631$3698'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2630$3697'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2625$3696'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2621$3695'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2617$3694'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2613$3693'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2609$3692'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2605$3691'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2601$3690'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2597$3689'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2593$3688'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2589$3687'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2585$3686'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2581$3685'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2577$3684'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2573$3683'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2569$3682'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2565$3681'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2561$3680'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2557$3679'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2553$3678'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2549$3677'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2545$3676'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2541$3675'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2537$3674'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2533$3673'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2529$3672'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2525$3671'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2521$3670'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2517$3669'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2513$3668'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2509$3667'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2505$3666'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2501$3665'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2496$3664'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2495$3663'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2494$3662'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2493$3661'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2492$3660'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2491$3659'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2490$3658'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2489$3657'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2488$3656'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2487$3655'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2486$3654'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2485$3653'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2484$3652'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2483$3651'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2482$3650'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2481$3649'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2480$3648'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2479$3647'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2478$3646'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2477$3645'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2476$3644'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2475$3643'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2474$3642'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2473$3641'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2472$3640'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2471$3639'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2470$3638'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2469$3637'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2468$3636'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2467$3635'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2466$3634'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2465$3633'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2464$3632'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2463$3631'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2462$3630'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2461$3629'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2460$3628'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2459$3627'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2458$3626'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2457$3625'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2456$3624'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2455$3623'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2454$3622'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2453$3621'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2452$3620'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2451$3619'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2450$3618'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2449$3617'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2383$3616'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2382$3615'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2381$3614'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2380$3613'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2379$3612'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2378$3611'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2377$3610'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2376$3609'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2375$3608'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2374$3607'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2373$3606'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2372$3605'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2371$3604'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2370$3603'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2369$3602'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2368$3601'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2367$3600'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2366$3599'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2365$3598'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2364$3597'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2363$3596'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2362$3595'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2361$3594'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2360$3593'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2359$3592'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2358$3591'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2357$3590'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2356$3589'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2355$3588'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2354$3587'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2353$3586'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2352$3585'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2351$3584'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2350$3583'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2349$3582'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2348$3581'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2347$3580'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2346$3579'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2345$3578'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2344$3577'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2343$3576'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2342$3575'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2341$3574'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2340$3573'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2339$3572'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2338$3571'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2337$3570'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2336$3569'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2335$3568'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2334$3567'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2333$3566'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2332$3565'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2331$3564'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2330$3563'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2329$3562'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2328$3561'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2327$3560'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2326$3559'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2325$3558'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2324$3557'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2323$3556'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2322$3555'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2321$3554'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2320$3553'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2319$3552'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2318$3551'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2317$3550'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2316$3549'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2315$3548'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2314$3547'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2313$3546'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2312$3545'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2311$3544'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2298$3543'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2297$3542'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2296$3541'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2295$3540'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2294$3539'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2293$3538'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2292$3537'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2291$3536'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2290$3535'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2289$3534'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2288$3533'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2287$3532'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2284$3531'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2283$3530'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2282$3529'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2281$3528'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2280$3527'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2279$3526'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2278$3525'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2277$3524'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2276$3523'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2275$3522'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2274$3521'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2273$3520'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2272$3519'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2271$3518'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2264$3517'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2262$3516'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2260$3515'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2258$3514'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2256$3513'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2254$3512'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2252$3511'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2250$3510'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2248$3509'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2246$3508'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2244$3507'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2242$3506'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2240$3505'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2238$3504'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2237$3503'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2231$3502'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2229$3501'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2227$3500'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2225$3499'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2223$3498'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2221$3497'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2219$3496'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2217$3495'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2215$3494'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2213$3493'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2211$3492'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2209$3491'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2207$3490'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2205$3489'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2203$3488'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2201$3487'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2199$3486'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2197$3485'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2195$3484'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2193$3483'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2191$3482'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2189$3481'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2188$3480'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2182$3479'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2180$3478'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2178$3477'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2176$3476'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2174$3475'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2172$3474'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2170$3473'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2168$3472'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2166$3471'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2164$3470'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2162$3469'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2160$3468'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2158$3467'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2156$3466'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2155$3465'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2149$3464'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2147$3463'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2145$3462'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2143$3461'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2141$3460'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2139$3459'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2137$3458'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2135$3457'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2133$3456'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2131$3455'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2129$3454'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2127$3453'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2126$3452'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2120$3451'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2118$3450'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2117$3449'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2113$3448'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2109$3447'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2103$3446'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2101$3445'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2099$3444'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2097$3443'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2096$3442'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2090$3441'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2088$3440'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2087$3439'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2081$3438'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2079$3437'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2077$3436'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2075$3435'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2073$3434'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2071$3433'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2069$3432'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2067$3431'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2065$3430'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2063$3429'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2061$3428'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2059$3427'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2057$3426'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2055$3425'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2053$3424'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2051$3423'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2049$3422'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2047$3421'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2045$3420'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2043$3419'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2041$3418'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2039$3417'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2037$3416'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2035$3415'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2033$3414'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2031$3413'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2029$3412'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2027$3411'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2025$3410'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2023$3409'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2021$3408'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2019$3407'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2018$3406'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2012$3405'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2010$3404'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2008$3403'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2006$3402'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2004$3401'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2002$3400'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2001$3399'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1997$3398'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1994$3397'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1993$3396'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1992$3395'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1991$3394'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1985$3393'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1981$3392'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1978$3391'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1974$3390'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1970$3389'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1966$3388'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1965$3387'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1964$3386'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1963$3385'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1962$3384'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1961$3383'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1960$3382'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1959$3381'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1958$3380'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1957$3379'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1954$3378'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1953$3377'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1952$3376'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1951$3375'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1950$3374'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1949$3373'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1948$3372'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1947$3371'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1945$3370'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1944$3369'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1941$3368'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1938$3367'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1937$3366'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1936$3365'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1934$3364'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1931$3363'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1930$3362'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1928$3361'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1923$3360'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1921$3359'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1920$3358'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1917$3357'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1913$3356'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1912$3355'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1908$3354'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1907$3353'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1905$3352'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1902$3351'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1901$3350'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1897$3349'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1889$3348'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1886$3347'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1885$3346'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1881$3345'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1872$3344'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1871$3343'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1867$3342'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1858$3341'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1857$3340'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1853$3339'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1839$3338'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1824$3337'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1823$3336'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1822$3335'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1821$3334'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1820$3333'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1809$3332'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1805$3331'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1804$3330'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1801$3329'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1800$3328'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1799$3327'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1798$3326'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1796$3325'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1795$3324'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1791$3323'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1787$3322'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1786$3321'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1785$3320'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1782$3319'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1781$3318'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1780$3317'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1779$3316'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1778$3315'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1775$3314'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1772$3313'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1771$3312'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1769$3311'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1768$3310'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1767$3309'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1765$3308'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1764$3307'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1762$3306'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1761$3305'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1760$3304'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1758$3303'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1757$3302'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1756$3301'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1754$3300'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1738$3299'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1737$3298'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1736$3297'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1735$3296'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1734$3295'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1721$3294'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1720$3293'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1719$3292'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1718$3291'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1716$3290'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1715$3289'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1714$3288'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1713$3287'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1712$3286'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1711$3285'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1710$3284'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1708$3283'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1707$3282'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1703$3281'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1699$3280'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1694$3279'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1692$3278'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1691$3277'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1688$3276'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1680$3275'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1635$3274'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1634$3273'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1632$3272'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1630$3271'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1629$3270'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1627$3269'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1586$3268'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1584$3267'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1583$3266'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1582$3265'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1581$3264'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1580$3263'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1572$3262'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1571$3261'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1570$3260'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1557$3259'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1530$3258'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1528$3257'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1525$3256'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1524$3255'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1523$3254'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1522$3253'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1521$3252'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1519$3251'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1497$3250'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1496$3249'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1492$3248'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1475$3247'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1474$3246'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1473$3245'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1472$3244'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1471$3243'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1459$3242'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1451$3241'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1450$3240'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1449$3239'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1448$3238'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1447$3237'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1444$3236'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1443$3235'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1442$3234'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1439$3233'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1438$3232'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1437$3231'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1436$3230'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1435$3229'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1434$3228'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1432$3227'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1426$3226'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1424$3225'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1422$3224'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1419$3223'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1418$3222'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1417$3221'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1414$3220'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1413$3219'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1411$3218'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1405$3217'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1403$3216'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1401$3215'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1400$3214'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1398$3213'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1397$3212'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1396$3211'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1395$3210'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1394$3209'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1393$3208'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1392$3207'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1390$3206'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1384$3205'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1382$3204'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1381$3203'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1380$3202'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1378$3201'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1377$3200'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1376$3199'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1374$3198'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1368$3197'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1366$3196'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1365$3195'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1364$3194'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1363$3193'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1362$3192'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1360$3191'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1338$3190'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1337$3189'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1335$3188'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1334$3187'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1333$3186'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1332$3185'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1331$3184'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1330$3183'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1329$3182'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1326$3181'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1325$3180'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1324$3179'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1323$3178'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1322$3177'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1321$3176'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1320$3175'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1319$3174'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1318$3173'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1317$3172'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1315$3171'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1309$3170'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1306$3169'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1305$3168'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1304$3167'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1303$3166'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1302$3165'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1301$3164'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1299$3163'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1293$3162'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1291$3161'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1290$3160'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1289$3159'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1288$3158'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1287$3157'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1285$3156'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1279$3155'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1270$3154'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1268$3153'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1263$3152'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1226$3151'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1225$3150'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1223$3149'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1221$3148'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1220$3147'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1218$3146'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1182$3145'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1180$3144'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1165$3143'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1164$3142'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1163$3141'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1162$3140'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1161$3139'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1160$3138'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1154$3137'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1152$3136'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1151$3135'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1150$3134'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1149$3133'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1148$3132'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1140$3131'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1134$3130'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1133$3129'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1130$3128'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1129$3127'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1116$3126'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1114$3125'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1109$3124'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1098$3123'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1097$3122'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1085$3121'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1076$3120'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1075$3119'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1074$3118'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1073$3117'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1067$3116'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1065$3115'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1064$3114'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1063$3113'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1062$3112'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1061$3111'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1053$3110'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1036$3109'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1034$3108'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1029$3107'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1012$3106'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1004$3105'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1003$3104'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:1001$3103'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:997$3102'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:996$3101'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:994$3100'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:993$3099'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:992$3098'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:987$3097'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:984$3096'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:983$3095'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:982$3094'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:981$3093'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:978$3092'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:977$3091'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:976$3090'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:975$3089'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:973$3088'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:970$3087'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:966$3086'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:962$3085'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:958$3084'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:957$3083'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:948$3082'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:947$3081'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:945$3080'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:943$3079'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:941$3078'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:940$3077'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:938$3076'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:935$3075'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:934$3074'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:932$3073'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:931$3072'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:929$3071'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:927$3070'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:926$3069'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:924$3068'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:923$3067'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:922$3066'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:921$3065'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:920$3064'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:918$3063'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:916$3062'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:912$3061'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:911$3060'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:910$3059'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:907$3058'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:905$3057'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:903$3056'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:902$3055'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:900$3054'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:898$3053'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:894$3052'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:893$3051'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:892$3050'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:889$3049'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:887$3048'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:886$3047'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:885$3046'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:884$3045'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:881$3044'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:880$3043'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:878$3042'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:877$3041'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:875$3040'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:874$3039'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:872$3038'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:871$3037'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:870$3036'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:868$3035'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:867$3034'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:866$3033'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:865$3032'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:864$3031'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:863$3030'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:861$3029'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:828$3028'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:827$3027'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:826$3026'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:825$3025'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:824$3024'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:809$3023'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:808$3022'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:805$3021'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:804$3020'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:803$3019'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:802$3018'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:801$3017'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:800$3016'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:799$3015'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:797$3014'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:796$3013'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:795$3012'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:794$3011'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:792$3010'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:791$3009'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:785$3008'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:784$3007'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:782$3006'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:781$3005'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:779$3004'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:778$3003'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:776$3002'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:775$3001'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:774$3000'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:772$2999'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:771$2998'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:770$2997'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:769$2996'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:768$2995'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:767$2994'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:765$2993'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:732$2992'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:731$2991'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:730$2990'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:729$2989'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:728$2988'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:713$2987'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:712$2986'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:709$2985'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:708$2984'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:707$2983'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:706$2982'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:705$2981'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:704$2980'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:703$2979'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:701$2978'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:700$2977'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:699$2976'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:698$2975'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:696$2974'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:695$2973'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:689$2972'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:688$2971'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:686$2970'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:685$2969'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:683$2968'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:682$2967'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:680$2966'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:679$2965'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:678$2964'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:676$2963'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:675$2962'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:674$2961'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:673$2960'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:672$2959'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:671$2958'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:669$2957'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:636$2956'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:635$2955'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:634$2954'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:633$2953'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:632$2952'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:617$2951'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:616$2950'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:613$2949'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:612$2948'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:611$2947'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:610$2946'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:609$2945'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:608$2944'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:607$2943'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:605$2942'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:604$2941'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:603$2940'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:602$2939'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:600$2938'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:599$2937'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:593$2936'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:592$2935'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:590$2934'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:589$2933'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:587$2932'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:586$2931'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:584$2930'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:583$2929'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:582$2928'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:580$2927'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:579$2926'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:578$2925'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:577$2924'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:576$2923'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:575$2922'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:573$2921'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:540$2920'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:539$2919'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:538$2918'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:537$2917'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:536$2916'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:521$2915'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:520$2914'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:517$2913'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:516$2912'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:515$2911'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:514$2910'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:513$2909'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:512$2908'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:511$2907'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:509$2906'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:508$2905'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:507$2904'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:506$2903'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:504$2902'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:503$2901'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:497$2900'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:496$2899'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:495$2898'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:492$2897'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:491$2896'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:490$2895'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:488$2894'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:482$2893'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:481$2892'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:480$2891'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:479$2890'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:478$2889'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:477$2888'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:476$2887'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:475$2886'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:474$2885'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:473$2884'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:470$2883'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:468$2882'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:466$2881'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:462$2880'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:461$2879'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:460$2878'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:459$2877'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:458$2876'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:457$2875'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:455$2874'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:454$2873'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:425$2872'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:423$2871'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:422$2870'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:421$2869'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:420$2868'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:419$2867'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:418$2866'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:417$2865'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:416$2864'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:415$2863'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:413$2862'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:412$2861'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:411$2860'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:404$2859'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:403$2858'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:398$2857'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:397$2856'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:396$2855'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:395$2854'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:394$2853'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:393$2852'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:392$2851'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:391$2850'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:390$2849'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:389$2848'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:388$2847'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:387$2846'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:386$2845'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:385$2844'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:384$2843'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:383$2842'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:382$2841'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:381$2840'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:380$2839'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:375$2838'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:371$2837'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:370$2836'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:369$2835'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:368$2834'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:363$2833'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:362$2832'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:361$2831'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:360$2830'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:359$2829'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:358$2828'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:357$2827'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:356$2826'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:355$2825'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:354$2824'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:353$2823'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:352$2822'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:351$2821'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:350$2820'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:349$2819'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:348$2818'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:333$2817'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:332$2816'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:312$2815'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:302$2814'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:301$2813'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:300$2812'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:298$2811'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:297$2810'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:296$2809'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:295$2808'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:294$2807'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:293$2806'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:291$2805'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:290$2804'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:286$2803'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:282$2802'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:281$2801'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:279$2800'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:276$2799'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:274$2798'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:273$2797'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:272$2796'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:271$2795'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:270$2794'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:269$2793'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:268$2792'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:267$2791'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:266$2790'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:251$2789'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:250$2788'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:249$2787'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:248$2786'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:247$2785'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:240$2784'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:214$2783'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:213$2782'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:212$2781'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:211$2780'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:210$2779'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:203$2778'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:195$2777'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:194$2776'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:181$2775'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:178$2774'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:175$2773'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:174$2772'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:171$2771'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:170$2770'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:168$2769'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:165$2768'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:163$2767'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:160$2766'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:159$2765'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:157$2764'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:155$2763'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:154$2762'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:152$2761'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:149$2760'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:146$2759'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:142$2758'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:140$2757'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:139$2756'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:137$2755'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:136$2754'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:135$2753'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:134$2752'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:133$2751'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:132$2750'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:131$2749'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:130$2748'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:128$2747'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:127$2746'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:126$2745'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:125$2744'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:124$2743'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:123$2742'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:119$2741'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:116$2740'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:113$2739'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:112$2738'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:108$2737'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:99$2736'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:98$2735'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:94$2734'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:87$2733'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:64$2732'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:62$2731'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:60$2730'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:57$2729'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:56$2728'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:55$2727'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:54$2726'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:52$2725'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9864$2672'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9850$2664'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9836$2656'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9822$2648'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9808$2640'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9794$2632'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9780$2624'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9766$2616'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9752$2608'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9738$2600'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9724$2592'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9710$2584'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9696$2576'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9682$2568'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9668$2560'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9654$2552'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9570$2524'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9566$2523'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9566$2523'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9543$2496'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9539$2495'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9539$2495'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2645$3712'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9520$2485'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9506$2482'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9501$2475'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9486$2472'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9481$2465'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2644$3711'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9462$2455'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9448$2453'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9443$2445'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2643$3710'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9424$2435'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9410$2433'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9405$2425'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9389$2417'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2642$3709'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9372$2407'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2641$3708'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9354$2397'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2640$3707'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9336$2387'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2639$3706'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9318$2377'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9303$2375'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9303$2375'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9298$2367'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9282$2365'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9282$2365'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9277$2357'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9263$2355'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9240$2329'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9225$2327'.
Found and cleaned up 261 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7695$2077'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7660$2076'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7576$2066'.
Found and cleaned up 35 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7383$2030'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7307$2029'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7307$2029'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7290$2022'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7290$2022'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7273$2015'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7273$2015'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7256$2008'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7256$2008'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7239$2001'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7239$2001'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7222$1994'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7222$1994'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7205$1993'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7188$1992'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7188$1992'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7180$1978'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7172$1977'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7164$1976'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7156$1962'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7148$1961'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7140$1960'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7132$1946'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7124$1945'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7116$1944'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7108$1930'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7100$1929'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7092$1928'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7075$1927'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7075$1927'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7058$1926'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7058$1926'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7041$1925'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7041$1925'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7024$1924'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7024$1924'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7007$1923'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7007$1923'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6990$1922'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6990$1922'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6973$1921'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6973$1921'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6956$1920'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6939$1919'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6939$1919'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6922$1918'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6922$1918'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6905$1917'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6905$1917'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6888$1916'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6888$1916'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6871$1915'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6871$1915'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6854$1914'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6854$1914'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6837$1913'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6837$1913'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6820$1912'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6820$1912'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6803$1911'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6786$1910'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6786$1910'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6775$1909'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6775$1909'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6764$1908'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6753$1907'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6753$1907'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6742$1906'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6742$1906'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6731$1905'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6731$1905'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6720$1904'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6709$1903'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6698$1902'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6584$1828'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6577$1827'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6565$1823'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6565$1823'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6556$1819'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6556$1819'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6547$1815'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6547$1815'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6538$1811'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6538$1811'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6529$1807'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6529$1807'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6520$1803'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6520$1803'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6511$1799'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6511$1799'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6502$1795'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6502$1795'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6474$1790'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6474$1790'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6465$1786'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6465$1786'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6456$1782'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6456$1782'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6447$1778'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6447$1778'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6438$1774'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6438$1774'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6429$1770'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6429$1770'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6420$1766'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6420$1766'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6411$1762'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6411$1762'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6402$1758'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6402$1758'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6393$1754'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6393$1754'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6384$1750'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6384$1750'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6366$1748'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6358$1747'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6358$1747'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6350$1743'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6350$1743'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6341$1739'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6341$1739'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6332$1735'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6332$1735'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6323$1731'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6323$1731'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6314$1727'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6314$1727'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6305$1723'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6305$1723'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6296$1719'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6296$1719'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6269$1714'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6269$1714'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6260$1710'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6260$1710'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6251$1706'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6251$1706'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6242$1702'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6242$1702'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6233$1698'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6233$1698'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6224$1694'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6224$1694'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6215$1690'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6215$1690'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6204$1685'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6204$1685'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6195$1683'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6179$1678'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6179$1678'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6170$1674'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6170$1674'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6159$1669'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6159$1669'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6115$1664'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6115$1664'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6106$1660'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6106$1660'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6097$1656'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6097$1656'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6088$1652'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6088$1652'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6079$1648'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6079$1648'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6070$1644'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6070$1644'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6061$1640'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6061$1640'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6052$1636'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6052$1636'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6043$1632'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6043$1632'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6034$1628'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6034$1628'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6025$1624'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6025$1624'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6016$1620'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6016$1620'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6007$1616'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6007$1616'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5998$1612'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5998$1612'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5989$1608'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5989$1608'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5980$1604'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5980$1604'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5971$1600'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5971$1600'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5961$1595'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5961$1595'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5952$1591'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5952$1591'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5943$1587'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5943$1587'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5904$1582'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5854$1578'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5800$1552'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5790$1539'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5780$1526'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5735$1522'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5720$1515'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5720$1515'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5698$1512'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5698$1512'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5684$1511'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5649$1510'.
Found and cleaned up 10 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5570$1498'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5555$1491'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5555$1491'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5532$1488'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5532$1488'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5506$1485'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5472$1484'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5400$1481'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5391$1478'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5337$1466'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5330$1465'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5323$1464'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5307$1463'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5199$1448'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5184$1441'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5133$1220'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5125$1218'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5115$1216'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5115$1216'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5101$1215'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5096$1214'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5056$1200'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4960$1195'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4889$1190'.
Found and cleaned up 10 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4776$1178'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4741$957'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4733$955'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4723$953'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4723$953'.
Found and cleaned up 8 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4656$943'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4621$936'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4603$935'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4572$929'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4559$926'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4550$923'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4470$910'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4455$906'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4423$905'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4423$905'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4400$899'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4345$879'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4320$875'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4281$874'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4254$868'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4218$863'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4206$861'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4136$855'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4114$854'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4099$842'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4079$841'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3971$694'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3958$685'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3958$685'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3949$678'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3949$678'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3940$671'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3940$671'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3931$664'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3931$664'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3925$663'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3925$663'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3919$662'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3919$662'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3913$661'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3913$661'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3899$608'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3892$605'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3892$605'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3886$604'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3886$604'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3880$603'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3880$603'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3866$550'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3753$507'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3725$498'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3703$494'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3703$494'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3692$485'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3584$477'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3556$468'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3534$464'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3534$464'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3523$455'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3415$447'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3387$438'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3365$434'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3365$434'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3354$425'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3246$417'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3218$408'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3196$404'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3196$404'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3185$395'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3140$391'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3081$378'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3002$377'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2956$370'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2956$370'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2937$362'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2907$351'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2884$342'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2884$342'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2876$340'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2876$340'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2810$327'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2768$324'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2758$311'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2745$310'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2745$310'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2731$295'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2681$277'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2660$268'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2653$267'.
Removing empty process `colorlight_i5.$proc$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2653$267'.
Cleaned up 1202 empty switches.

4.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
Optimizing module DataCache.
Optimizing module VexRiscv.
Optimizing module colorlight_i5.

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1118 unused cells and 8289 unused wires.

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 810 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4911: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$5005: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port B of cell $procmux$10154: \__main___basesoc_ethmac_tx_crc_last_be0 -> 1'1
      Replacing known input bits on port A of cell $procmux$10369: \builder_basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10367: \builder_basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10364: \builder_basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11768: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11766: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11763: \builder_basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11814: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11812: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11809: \builder_basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$7878: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7876: \builder_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7874: \builder_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7882: \builder_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7880: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$8119: \__main___basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8117: \__main___basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8135: \__main___basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8133: \__main___basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8151: \__main___basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8149: \__main___basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8249: \__main___basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8247: \__main___basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8265: \__main___basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8263: \__main___basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8281: \__main___basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8279: \__main___basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8344: \__main___basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8342: \__main___basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8360: \__main___basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8358: \__main___basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8376: \__main___basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8374: \__main___basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8439: \__main___basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8437: \__main___basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8455: \__main___basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8453: \__main___basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8471: \__main___basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8469: \__main___basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8534: \__main___basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8532: \__main___basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8550: \__main___basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8548: \__main___basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8566: \__main___basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8564: \__main___basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$8620: \__main___basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port A of cell $procmux$9934: \builder_basesoc_txdatapath_liteethmacgap_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9931: \builder_basesoc_txdatapath_liteethmacgap_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10172: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10170: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10167: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10165: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port B of cell $procmux$10163: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10250: \builder_basesoc_txdatapath_liteethmactxlastbe_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10247: \builder_basesoc_txdatapath_liteethmactxlastbe_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10245: \builder_basesoc_txdatapath_liteethmactxlastbe_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10179: \__main___basesoc_ethmac_tx_last_be_source_last -> 1'0
      Replacing known input bits on port B of cell $procmux$10177: \__main___basesoc_ethmac_tx_last_be_source_last -> 1'1
      Replacing known input bits on port A of cell $procmux$9905: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9902: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state -> 1'0
      Replacing known input bits on port B of cell $procmux$10287: \builder_basesoc_liteethphyrmii_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10284: \builder_basesoc_liteethphyrmii_state -> 1'0
      Replacing known input bits on port B of cell $procmux$9897: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6147.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6289.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6315.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6449.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6479.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6481.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6487.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6497.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6499.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6505.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6523.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6536.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6538.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6544.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6554.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6556.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6562.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6580.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6623.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6629.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6635.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6644.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6650.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6656.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6662.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6671.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6759.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6825.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6846.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6900.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6922.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6932.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6934.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6940.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6950.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6952.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6958.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6970.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6976.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6985.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6995.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6997.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7003.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7013.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7015.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7021.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7033.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7039.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7048.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4968.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5138.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5142.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5151.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5157.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5168.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5172.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5181.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5187.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5198.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5202.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5211.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5217.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5231.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5234.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5238.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5246.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5249.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5253.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5261.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5265.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5274.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5280.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5301.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5303.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5307.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5315.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5319.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5328.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5334.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5345.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5349.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5358.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5364.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5378.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5381.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5385.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5393.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5397.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5405.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5409.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5418.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5424.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5439.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5441.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5445.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5453.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5457.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5466.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5472.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5495.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5528.
Removed 101 multiplexer ports.

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6299: $auto$opt_reduce.cc:134:opt_mux$12753
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6462: { $flatten\VexRiscv.$procmux$6465_CMP $auto$opt_reduce.cc:134:opt_mux$12755 }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$6526: { }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$6583: { }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7070:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3716_EN[31:0]$3913 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4982:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4798_EN[21:0]$4811 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4993:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4797_EN[31:0]$4802 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5585:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4572_EN[7:0]$4602 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5594:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4571_EN[7:0]$4599 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5603:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4570_EN[7:0]$4596 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5612:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4569_EN[7:0]$4593 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5629:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4568_EN[21:0]$4580 [0] }
    New ctrl vector for $pmux cell $procmux$10079: $procmux$10030_CMP
    New ctrl vector for $pmux cell $procmux$10092: $auto$opt_reduce.cc:134:opt_mux$12757
    New ctrl vector for $mux cell $procmux$10098: { }
    New ctrl vector for $pmux cell $procmux$10146: $auto$opt_reduce.cc:134:opt_mux$12759
    New ctrl vector for $mux cell $procmux$10154: { }
    New ctrl vector for $pmux cell $procmux$10323: $auto$opt_reduce.cc:134:opt_mux$12761
    New ctrl vector for $pmux cell $procmux$10339: $auto$opt_reduce.cc:134:opt_mux$12763
    New ctrl vector for $pmux cell $procmux$10417: $auto$opt_reduce.cc:134:opt_mux$12765
    New ctrl vector for $pmux cell $procmux$10421: $auto$opt_reduce.cc:134:opt_mux$12767
    New ctrl vector for $pmux cell $procmux$10535: { $procmux$10519_CMP $auto$opt_reduce.cc:134:opt_mux$12769 }
    New ctrl vector for $pmux cell $procmux$10541: $auto$opt_reduce.cc:134:opt_mux$12771
    New ctrl vector for $pmux cell $procmux$10561: $auto$opt_reduce.cc:134:opt_mux$12773
    New ctrl vector for $pmux cell $procmux$10568: $auto$opt_reduce.cc:134:opt_mux$12775
    New ctrl vector for $pmux cell $procmux$10647: { $procmux$10634_CMP $procmux$10626_CMP $auto$opt_reduce.cc:134:opt_mux$12777 }
    New ctrl vector for $pmux cell $procmux$10688: $auto$opt_reduce.cc:134:opt_mux$12779
    New ctrl vector for $pmux cell $procmux$10710: $auto$opt_reduce.cc:134:opt_mux$12781
    New ctrl vector for $pmux cell $procmux$10732: $auto$opt_reduce.cc:134:opt_mux$12783
    New ctrl vector for $pmux cell $procmux$10754: $auto$opt_reduce.cc:134:opt_mux$12785
    New ctrl vector for $pmux cell $procmux$10787: { $procmux$10634_CMP $auto$opt_reduce.cc:134:opt_mux$12787 }
    New ctrl vector for $pmux cell $procmux$10819: $auto$opt_reduce.cc:134:opt_mux$12789
    New ctrl vector for $pmux cell $procmux$10837: $auto$opt_reduce.cc:134:opt_mux$12791
    New ctrl vector for $pmux cell $procmux$10899: $auto$opt_reduce.cc:134:opt_mux$12793
    New ctrl vector for $pmux cell $procmux$10921: $auto$opt_reduce.cc:134:opt_mux$12795
    New ctrl vector for $pmux cell $procmux$10943: $auto$opt_reduce.cc:134:opt_mux$12797
    New ctrl vector for $pmux cell $procmux$10976: { $procmux$10883_CMP $auto$opt_reduce.cc:134:opt_mux$12799 }
    New ctrl vector for $pmux cell $procmux$11008: $auto$opt_reduce.cc:134:opt_mux$12801
    New ctrl vector for $pmux cell $procmux$11026: $auto$opt_reduce.cc:134:opt_mux$12803
    New ctrl vector for $pmux cell $procmux$11042: { $procmux$10883_CMP $procmux$10875_CMP $auto$opt_reduce.cc:134:opt_mux$12805 }
    New ctrl vector for $pmux cell $procmux$11083: $auto$opt_reduce.cc:134:opt_mux$12807
    New ctrl vector for $pmux cell $procmux$11148: { $procmux$11132_CMP $auto$opt_reduce.cc:134:opt_mux$12809 }
    New ctrl vector for $pmux cell $procmux$11180: $auto$opt_reduce.cc:134:opt_mux$12811
    New ctrl vector for $pmux cell $procmux$11198: $auto$opt_reduce.cc:134:opt_mux$12813
    New ctrl vector for $pmux cell $procmux$11214: { $procmux$11132_CMP $procmux$11124_CMP $auto$opt_reduce.cc:134:opt_mux$12815 }
    New ctrl vector for $pmux cell $procmux$11255: $auto$opt_reduce.cc:134:opt_mux$12817
    New ctrl vector for $pmux cell $procmux$11277: $auto$opt_reduce.cc:134:opt_mux$12819
    New ctrl vector for $pmux cell $procmux$11299: $auto$opt_reduce.cc:134:opt_mux$12821
    New ctrl vector for $pmux cell $procmux$11321: $auto$opt_reduce.cc:134:opt_mux$12823
    New ctrl vector for $pmux cell $procmux$11393: $auto$opt_reduce.cc:134:opt_mux$12825
    New ctrl vector for $pmux cell $procmux$11409: { $procmux$11381_CMP $procmux$11373_CMP $auto$opt_reduce.cc:134:opt_mux$12827 }
    New ctrl vector for $pmux cell $procmux$11450: $auto$opt_reduce.cc:134:opt_mux$12829
    New ctrl vector for $pmux cell $procmux$11472: $auto$opt_reduce.cc:134:opt_mux$12831
    New ctrl vector for $pmux cell $procmux$11494: $auto$opt_reduce.cc:134:opt_mux$12833
    New ctrl vector for $pmux cell $procmux$11516: $auto$opt_reduce.cc:134:opt_mux$12835
    New ctrl vector for $pmux cell $procmux$11549: { $procmux$11381_CMP $auto$opt_reduce.cc:134:opt_mux$12837 }
    New ctrl vector for $pmux cell $procmux$11581: $auto$opt_reduce.cc:134:opt_mux$12839
    Consolidated identical input bits for $mux cell $procmux$7083:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [7:1] = { $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0] $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0] $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0] $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0] $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0] $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0] $0$memwr$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9866$265_EN[7:0]$2675 [0] }
    Consolidated identical input bits for $mux cell $procmux$7092:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [7:1] = { $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0] $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0] $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0] $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0] $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0] $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0] $0$memwr$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9852$264_EN[7:0]$2667 [0] }
    Consolidated identical input bits for $mux cell $procmux$7101:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [7:1] = { $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0] $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0] $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0] $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0] $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0] $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0] $0$memwr$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9838$263_EN[7:0]$2659 [0] }
    Consolidated identical input bits for $mux cell $procmux$7110:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [7:1] = { $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0] $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0] $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0] $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0] $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0] $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0] $0$memwr$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9824$262_EN[7:0]$2651 [0] }
    Consolidated identical input bits for $mux cell $procmux$7119:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [7:1] = { $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0] $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0] $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0] $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0] $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0] $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0] $0$memwr$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9810$261_EN[7:0]$2643 [0] }
    Consolidated identical input bits for $mux cell $procmux$7128:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [7:1] = { $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0] $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0] $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0] $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0] $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0] $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0] $0$memwr$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9796$260_EN[7:0]$2635 [0] }
    Consolidated identical input bits for $mux cell $procmux$7137:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [7:1] = { $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0] $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0] $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0] $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0] $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0] $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0] $0$memwr$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9782$259_EN[7:0]$2627 [0] }
    Consolidated identical input bits for $mux cell $procmux$7146:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [7:1] = { $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0] $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0] $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0] $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0] $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0] $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0] $0$memwr$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9768$258_EN[7:0]$2619 [0] }
    Consolidated identical input bits for $mux cell $procmux$7155:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [7:1] = { $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0] $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0] $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0] $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0] $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0] $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0] $0$memwr$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9754$257_EN[7:0]$2611 [0] }
    Consolidated identical input bits for $mux cell $procmux$7164:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [7:1] = { $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0] $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0] $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0] $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0] $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0] $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0] $0$memwr$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9740$256_EN[7:0]$2603 [0] }
    Consolidated identical input bits for $mux cell $procmux$7173:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [7:1] = { $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0] $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0] $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0] $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0] $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0] $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0] $0$memwr$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9726$255_EN[7:0]$2595 [0] }
    Consolidated identical input bits for $mux cell $procmux$7182:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [7:1] = { $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0] $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0] $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0] $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0] $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0] $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0] $0$memwr$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9712$254_EN[7:0]$2587 [0] }
    Consolidated identical input bits for $mux cell $procmux$7191:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [7:1] = { $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0] $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0] $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0] $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0] $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0] $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0] $0$memwr$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9698$253_EN[7:0]$2579 [0] }
    Consolidated identical input bits for $mux cell $procmux$7200:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [7:1] = { $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0] $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0] $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0] $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0] $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0] $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0] $0$memwr$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9684$252_EN[7:0]$2571 [0] }
    Consolidated identical input bits for $mux cell $procmux$7209:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [7:1] = { $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0] $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0] $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0] $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0] $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0] $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0] $0$memwr$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9670$251_EN[7:0]$2563 [0] }
    Consolidated identical input bits for $mux cell $procmux$7218:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [7:1] = { $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0] $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0] $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0] $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0] $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0] $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0] $0$memwr$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9656$250_EN[7:0]$2555 [0] }
    Consolidated identical input bits for $mux cell $procmux$7227:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24]
      New connections: { $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [31:25] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [23:0] } = { $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9578$249_EN[31:0]$2536 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7236:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16]
      New connections: { $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [31:17] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [15:0] } = { 8'00000000 $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7245:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8]
      New connections: { $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [31:9] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_EN[31:0]$2530 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7254:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0]
      New connections: $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0] $0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527 [0] }
    Consolidated identical input bits for $mux cell $procmux$7265:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24]
      New connections: { $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [31:25] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [23:0] } = { $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9551$245_EN[31:0]$2508 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7274:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16]
      New connections: { $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [31:17] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [15:0] } = { 8'00000000 $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7283:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8]
      New connections: { $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [31:9] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_EN[31:0]$2502 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7292:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0]
      New connections: $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0] $0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499 [0] }
    Consolidated identical input bits for $mux cell $procmux$7303:
      Old ports: A=14'00000000000000, B=14'11111111111111, Y=$0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0]
      New connections: $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [13:1] = { $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] $0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_EN[13:0]$2488 [0] }
    Consolidated identical input bits for $mux cell $procmux$7312:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0]
      New connections: $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [31:1] = { $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] $0$memwr$\mem_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9503$240_EN[31:0]$2478 [0] }
    Consolidated identical input bits for $mux cell $procmux$7321:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0]
      New connections: $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [31:1] = { $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] $0$memwr$\mem_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9483$239_EN[31:0]$2468 [0] }
    Consolidated identical input bits for $mux cell $procmux$7330:
      Old ports: A=14'00000000000000, B=14'11111111111111, Y=$0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0]
      New connections: $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [13:1] = { $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] $0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_EN[13:0]$2458 [0] }
    Consolidated identical input bits for $mux cell $procmux$7339:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0]
      New connections: $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [41:1] = { $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] $0$memwr$\storage_8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9445$237_EN[41:0]$2448 [0] }
    Consolidated identical input bits for $mux cell $procmux$7348:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0]
      New connections: $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [11:1] = { $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] $0$memwr$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9426$236_EN[11:0]$2438 [0] }
    Consolidated identical input bits for $mux cell $procmux$7357:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0]
      New connections: $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [41:1] = { $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] $0$memwr$\storage_6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9407$235_EN[41:0]$2428 [0] }
    Consolidated identical input bits for $mux cell $procmux$7366:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0]
      New connections: $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [23:1] = { $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] $0$memwr$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9391$234_EN[23:0]$2420 [0] }
    Consolidated identical input bits for $mux cell $procmux$7375:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0]
      New connections: $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [21:1] = { $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] $0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_EN[21:0]$2410 [0] }
    Consolidated identical input bits for $mux cell $procmux$7384:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0]
      New connections: $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [21:1] = { $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] $0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_EN[21:0]$2400 [0] }
    Consolidated identical input bits for $mux cell $procmux$7393:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0]
      New connections: $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [21:1] = { $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] $0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_EN[21:0]$2390 [0] }
    Consolidated identical input bits for $mux cell $procmux$7402:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0]
      New connections: $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [21:1] = { $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] $0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_EN[21:0]$2380 [0] }
    Consolidated identical input bits for $mux cell $procmux$7413:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0]
      New connections: $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [9:1] = { $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] $0$memwr$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9300$229_EN[9:0]$2370 [0] }
    Consolidated identical input bits for $mux cell $procmux$7424:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0]
      New connections: $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [9:1] = { $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] $0$memwr$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9279$228_EN[9:0]$2360 [0] }
    Consolidated identical input bits for $mux cell $procmux$7433:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24]
      New connections: { $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [31:25] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [23:0] } = { $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9248$227_EN[31:0]$2341 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7442:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16]
      New connections: { $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [31:17] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7451:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8]
      New connections: { $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [31:9] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_EN[31:0]$2335 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7460:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0]
      New connections: $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0] $0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332 [0] }
    New ctrl vector for $pmux cell $procmux$7602: { $eq$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5946$1588_Y $procmux$7528_CMP $procmux$7526_CMP $procmux$7525_CMP $procmux$7524_CMP $procmux$7523_CMP }
    New ctrl vector for $pmux cell $procmux$7667: { $eq$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5946$1588_Y $procmux$7528_CMP $procmux$7527_CMP $auto$opt_reduce.cc:134:opt_mux$12841 $procmux$7524_CMP $procmux$7522_CMP $procmux$7555_CMP $procmux$7554_CMP $procmux$7553_CMP $procmux$7672_CMP $procmux$7671_CMP $procmux$7670_CMP $procmux$7669_CMP $procmux$7668_CMP }
    New ctrl vector for $pmux cell $procmux$9131: $auto$opt_reduce.cc:134:opt_mux$12843
    New ctrl vector for $pmux cell $procmux$9136: $auto$opt_reduce.cc:134:opt_mux$12845
    New ctrl vector for $pmux cell $procmux$9141: { $procmux$9134_CMP $auto$opt_reduce.cc:134:opt_mux$12847 }
    New ctrl vector for $pmux cell $procmux$9146: { $procmux$9134_CMP $auto$opt_reduce.cc:134:opt_mux$12849 }
    New ctrl vector for $pmux cell $procmux$9151: { $procmux$9134_CMP $auto$opt_reduce.cc:134:opt_mux$12851 }
    New ctrl vector for $pmux cell $procmux$9156: { $procmux$9134_CMP $auto$opt_reduce.cc:134:opt_mux$12853 }
    New ctrl vector for $pmux cell $procmux$9161: { $procmux$9134_CMP $auto$opt_reduce.cc:134:opt_mux$12855 }
    New ctrl vector for $pmux cell $procmux$9529: $auto$opt_reduce.cc:134:opt_mux$12857
    New ctrl vector for $pmux cell $procmux$9544: $auto$opt_reduce.cc:134:opt_mux$12859
    New ctrl vector for $pmux cell $procmux$9548: $auto$opt_reduce.cc:134:opt_mux$12861
    New ctrl vector for $pmux cell $procmux$9552: $auto$opt_reduce.cc:134:opt_mux$12863
    New ctrl vector for $pmux cell $procmux$9571: { $procmux$9569_CMP $auto$opt_reduce.cc:134:opt_mux$12865 }
    New ctrl vector for $pmux cell $procmux$9580: $auto$opt_reduce.cc:134:opt_mux$12867
    New ctrl vector for $pmux cell $procmux$9614: $auto$opt_reduce.cc:134:opt_mux$12869
    New ctrl vector for $pmux cell $procmux$9694: { $procmux$9708_CMP $procmux$9702_CMP $auto$opt_reduce.cc:134:opt_mux$12871 }
    New ctrl vector for $pmux cell $procmux$9715: $auto$opt_reduce.cc:134:opt_mux$12873
    New ctrl vector for $pmux cell $procmux$9726: $auto$opt_reduce.cc:134:opt_mux$12875
    New ctrl vector for $pmux cell $procmux$9743: { $procmux$9708_CMP $procmux$9702_CMP $auto$opt_reduce.cc:134:opt_mux$12877 }
    New ctrl vector for $pmux cell $procmux$9762: $auto$opt_reduce.cc:134:opt_mux$12879
    New ctrl vector for $pmux cell $procmux$9779: $auto$opt_reduce.cc:134:opt_mux$12881
    New ctrl vector for $pmux cell $procmux$9844: $auto$opt_reduce.cc:134:opt_mux$12883
    New ctrl vector for $pmux cell $procmux$9865: $auto$opt_reduce.cc:134:opt_mux$12885
    New ctrl vector for $pmux cell $procmux$9886: $auto$opt_reduce.cc:134:opt_mux$12887
    New ctrl vector for $mux cell $procmux$9897: { }
    New ctrl vector for $pmux cell $procmux$9975: $auto$opt_reduce.cc:134:opt_mux$12889
  Optimizing cells in module \colorlight_i5.
Performed a total of 126 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 151 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$12392 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$12392 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$11996 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 9 unused cells and 1091 unused wires.

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10092.
    dead port 2/2 on $mux $procmux$10092.
    dead port 1/2 on $mux $procmux$9548.
    dead port 2/2 on $mux $procmux$9548.
    dead port 1/2 on $mux $procmux$9552.
    dead port 1/2 on $mux $procmux$9844.
    dead port 2/2 on $mux $procmux$9844.
Removed 7 multiplexer ports.

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$9161: $auto$opt_reduce.cc:134:opt_mux$12843
    New ctrl vector for $pmux cell $procmux$9855: $auto$opt_reduce.cc:134:opt_mux$12891
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 14 unused wires.

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.__main___basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.__main___basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.__main___basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_liteethmacsramreader_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_liteethmacsramwriter_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_rxdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_txdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_txdatapath_liteethmacpreambleinserter_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$12696 ($dff) from module colorlight_i5 (D = $procmux$10284_Y, Q = \builder_multiregimpl1_regs0, rval = 1'1).
Adding SRST signal on $procdff$12695 ($dff) from module colorlight_i5 (D = \builder_basesoc_rxdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_rxdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12893 ($sdff) from module colorlight_i5 (D = \builder_basesoc_rxdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_rxdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$12694 ($dff) from module colorlight_i5 (D = \builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state, Q = \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state, rval = 1'0).
Adding SRST signal on $procdff$12693 ($dff) from module colorlight_i5 (D = \builder_basesoc_liteethphyrmii_next_state, Q = \builder_basesoc_liteethphyrmii_state, rval = 1'0).
Adding SRST signal on $procdff$12692 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12691 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$12690 ($dff) from module colorlight_i5 (D = $procmux$8970_Y, Q = \__main___basesoc_ethmac_rx_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$12689 ($dff) from module colorlight_i5 (D = $procmux$8977_Y, Q = \__main___basesoc_ethmac_rx_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12910 ($sdff) from module colorlight_i5 (D = $procmux$8975_Y, Q = \__main___basesoc_ethmac_rx_converter_converter_demux).
Adding SRST signal on $procdff$12687 ($dff) from module colorlight_i5 (D = { $procmux$8894_Y $procmux$8937_Y $procmux$8902_Y $procmux$8911_Y }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$12912 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [39:30]).
Adding EN signal on $auto$opt_dff.cc:682:run$12912 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [19:10]).
Adding EN signal on $auto$opt_dff.cc:682:run$12912 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [9:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$12912 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [29:20]).
Adding EN signal on $procdff$12686 ($dff) from module colorlight_i5 (D = $0\__main___basesoc_ethmac_rx_converter_converter_source_last[0:0], Q = \__main___basesoc_ethmac_rx_converter_converter_source_last).
Adding EN signal on $procdff$12685 ($dff) from module colorlight_i5 (D = $0\__main___basesoc_ethmac_rx_converter_converter_source_first[0:0], Q = \__main___basesoc_ethmac_rx_converter_converter_source_first).
Adding EN signal on $procdff$12684 ($dff) from module colorlight_i5 (D = $not$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7492$2056_Y, Q = \__main___basesoc_ethmac_pulsesynchronizer1_toggle_i).
Adding SRST signal on $procdff$12683 ($dff) from module colorlight_i5 (D = $procmux$9012_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12932 ($sdff) from module colorlight_i5 (D = 1'0, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$12933 ($sdffe) from module colorlight_i5.
Adding SRST signal on $procdff$12682 ($dff) from module colorlight_i5 (D = $procmux$9016_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12934 ($sdff) from module colorlight_i5 (D = 1'0, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$12935 ($sdffe) from module colorlight_i5.
Adding SRST signal on $procdff$12681 ($dff) from module colorlight_i5 (D = $procmux$9020_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$12936 ($sdff) from module colorlight_i5 (D = \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data).
Adding EN signal on $procdff$12680 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_preamble_source_last, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last).
Adding EN signal on $procdff$12679 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_preamble_source_first, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first).
Adding SRST signal on $auto$opt_dff.cc:744:run$12939 ($dffe) from module colorlight_i5 (D = \__main___ethphy_liteethphyrmiirx_converter_converter_source_first, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first, rval = 1'0).
Adding SRST signal on $procdff$12678 ($dff) from module colorlight_i5 (D = $procmux$9028_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12941 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_preamble_source_valid, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid).
Adding EN signal on $procdff$12677 ($dff) from module colorlight_i5 (D = 1'0, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$12943 ($dffe) from module colorlight_i5.
Adding SRST signal on $procdff$12675 ($dff) from module colorlight_i5 (D = $procmux$9043_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$12948 ($sdff) from module colorlight_i5 (D = $procmux$9041_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume).
Adding SRST signal on $procdff$12674 ($dff) from module colorlight_i5 (D = $procmux$9052_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$12954 ($sdff) from module colorlight_i5 (D = $procmux$9050_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce).
Adding SRST signal on $procdff$12673 ($dff) from module colorlight_i5 (D = $procmux$9063_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$12960 ($sdff) from module colorlight_i5 (D = $procmux$9063_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level).
Adding SRST signal on $procdff$12672 ($dff) from module colorlight_i5 (D = $procmux$9069_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$12972 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_next, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg).
Adding EN signal on $procdff$12671 ($dff) from module colorlight_i5 (D = $not$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7440$2040_Y, Q = \__main___basesoc_ethmac_pulsesynchronizer0_toggle_i).
Adding SRST signal on $procdff$12670 ($dff) from module colorlight_i5 (D = \eth_rx_data, Q = \__main___ethphy_liteethphyrmiirx_rx_data, rval = 2'00).
Adding SRST signal on $procdff$12669 ($dff) from module colorlight_i5 (D = \__main___ethphy_liteethphyrmiirx_crs_dv, Q = \__main___ethphy_liteethphyrmiirx_crs_dv_d, rval = 1'0).
Adding SRST signal on $procdff$12668 ($dff) from module colorlight_i5 (D = \eth_crs_dv, Q = \__main___ethphy_liteethphyrmiirx_crs_dv, rval = 1'0).
Adding SRST signal on $procdff$12667 ($dff) from module colorlight_i5 (D = $procmux$9082_Y, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$12666 ($dff) from module colorlight_i5 (D = $procmux$9091_Y, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12983 ($sdff) from module colorlight_i5 (D = $procmux$9089_Y, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_demux).
Adding SRST signal on $procdff$12664 ($dff) from module colorlight_i5 (D = { $procmux$8917_Y $procmux$8988_Y $procmux$8945_Y $procmux$8928_Y }, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$12987 ($sdff) from module colorlight_i5 (D = \builder_multiregimpl2_regs1, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data [7:6]).
Adding EN signal on $auto$opt_dff.cc:682:run$12987 ($sdff) from module colorlight_i5 (D = \builder_multiregimpl2_regs1, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$12987 ($sdff) from module colorlight_i5 (D = \builder_multiregimpl2_regs1, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data [3:2]).
Adding EN signal on $auto$opt_dff.cc:682:run$12987 ($sdff) from module colorlight_i5 (D = \builder_multiregimpl2_regs1, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_source_payload_data [5:4]).
Adding EN signal on $procdff$12663 ($dff) from module colorlight_i5 (D = $0\__main___ethphy_liteethphyrmiirx_converter_converter_source_last[0:0], Q = \__main___ethphy_liteethphyrmiirx_converter_converter_source_last).
Adding EN signal on $procdff$12662 ($dff) from module colorlight_i5 (D = 1'0, Q = \__main___ethphy_liteethphyrmiirx_converter_converter_source_first).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13003 ($dffe) from module colorlight_i5.
Adding SRST signal on $procdff$12659 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacgap_next_state, Q = \builder_basesoc_txdatapath_liteethmacgap_state, rval = 1'0).
Adding SRST signal on $procdff$12658 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state, Q = \builder_basesoc_txdatapath_liteethmacpreambleinserter_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13005 ($sdff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state, Q = \builder_basesoc_txdatapath_liteethmacpreambleinserter_state).
Adding SRST signal on $procdff$12657 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_txdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13017 ($sdff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_txdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$12656 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state, Q = \builder_basesoc_txdatapath_liteethmacpaddinginserter_state, rval = 1'0).
Adding SRST signal on $procdff$12655 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmactxlastbe_next_state, Q = \builder_basesoc_txdatapath_liteethmactxlastbe_state, rval = 1'0).
Adding SRST signal on $procdff$12654 ($dff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4974$1196_Y, Q = \__main___basesoc_ethmac_tx_gap_counter, rval = 4'0000).
Adding EN signal on $procdff$12653 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value, Q = \__main___basesoc_ethmac_tx_preamble_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$13032 ($dffe) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4934$1192_Y, Q = \__main___basesoc_ethmac_tx_preamble_count, rval = 3'000).
Adding SRST signal on $procdff$12650 ($dff) from module colorlight_i5 (D = $procmux$8841_Y, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13040 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_source_payload_data, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data).
Adding EN signal on $procdff$12649 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_source_last, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_last).
Adding SRST signal on $procdff$12647 ($dff) from module colorlight_i5 (D = $procmux$8849_Y, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13043 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_source_valid, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid).
Adding SRST signal on $procdff$12646 ($dff) from module colorlight_i5 (D = $procmux$8853_Y, Q = \__main___basesoc_ethmac_tx_crc_cnt, rval = 2'11).
Adding EN signal on $auto$opt_dff.cc:682:run$13049 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7604$2073_Y, Q = \__main___basesoc_ethmac_tx_crc_cnt).
Adding SRST signal on $procdff$12644 ($dff) from module colorlight_i5 (D = $procmux$8864_Y, Q = \__main___basesoc_ethmac_tx_crc_crc_packet, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13051 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0, Q = \__main___basesoc_ethmac_tx_crc_crc_packet).
Adding SRST signal on $procdff$12643 ($dff) from module colorlight_i5 (D = $procmux$8868_Y, Q = \__main___basesoc_ethmac_tx_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$13057 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_crc_next, Q = \__main___basesoc_ethmac_tx_crc_reg).
Adding SRST signal on $procdff$12642 ($dff) from module colorlight_i5 (D = $procmux$8874_Y, Q = \__main___basesoc_ethmac_tx_padding_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13059 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value, Q = \__main___basesoc_ethmac_tx_padding_counter).
Adding SRST signal on $procdff$12641 ($dff) from module colorlight_i5 (D = $procmux$8881_Y, Q = \__main___basesoc_ethmac_tx_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13061 ($sdff) from module colorlight_i5 (D = $procmux$8879_Y, Q = \__main___basesoc_ethmac_tx_converter_converter_mux).
Adding SRST signal on $procdff$12640 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12639 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding SRST signal on $procdff$12638 ($dff) from module colorlight_i5 (D = $procmux$8888_Y, Q = \__main___ethphy_liteethphyrmiitx_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13065 ($sdff) from module colorlight_i5 (D = $procmux$8886_Y, Q = \__main___ethphy_liteethphyrmiitx_converter_converter_mux).
Adding SRST signal on $procdff$12593 ($dff) from module colorlight_i5 (D = \builder_basesoc_wishbone2csr_next_state, Q = \builder_basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13067 ($sdff) from module colorlight_i5 (D = \builder_basesoc_wishbone2csr_next_state, Q = \builder_basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$12592 ($dff) from module colorlight_i5 (D = \builder_basesoc_spimaster_next_state, Q = \builder_basesoc_spimaster_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13071 ($sdff) from module colorlight_i5 (D = \builder_basesoc_spimaster_next_state, Q = \builder_basesoc_spimaster_state).
Adding SRST signal on $procdff$12591 ($dff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramreader_next_state, Q = \builder_basesoc_liteethmacsramreader_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13085 ($sdff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramreader_next_state, Q = \builder_basesoc_liteethmacsramreader_state).
Adding SRST signal on $procdff$12590 ($dff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramwriter_next_state, Q = \builder_basesoc_liteethmacsramwriter_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13095 ($sdff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramwriter_next_state, Q = \builder_basesoc_liteethmacsramwriter_state).
Adding SRST signal on $procdff$12589 ($dff) from module colorlight_i5 (D = \builder_basesoc_fsm_next_state, Q = \builder_basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13107 ($sdff) from module colorlight_i5 (D = \builder_basesoc_fsm_next_state, Q = \builder_basesoc_fsm_state).
Adding SRST signal on $procdff$12588 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramnativeportconverter_next_state, Q = \builder_basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$12587 ($dff) from module colorlight_i5 (D = \builder_basesoc_fullmemorywe_next_state, Q = \builder_basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13118 ($sdff) from module colorlight_i5 (D = \builder_basesoc_fullmemorywe_next_state, Q = \builder_basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$12586 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_new_master_rdata_valid2, Q = \builder_basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$12585 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_new_master_rdata_valid1, Q = \builder_basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$12584 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_new_master_rdata_valid0, Q = \builder_basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$12583 ($dff) from module colorlight_i5 (D = $or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8401$2268_Y, Q = \builder_basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$12582 ($dff) from module colorlight_i5 (D = $or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8400$2256_Y, Q = \builder_basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$12581 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_multiplexer_next_state, Q = \builder_basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13133 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_multiplexer_next_state, Q = \builder_basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$12580 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine3_next_state, Q = \builder_basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13149 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine3_next_state, Q = \builder_basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$12579 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine2_next_state, Q = \builder_basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13169 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine2_next_state, Q = \builder_basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$12578 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine1_next_state, Q = \builder_basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13189 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine1_next_state, Q = \builder_basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$12577 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine0_next_state, Q = \builder_basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13209 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine0_next_state, Q = \builder_basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$12576 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_refresher_next_state, Q = \builder_basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13229 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_refresher_next_state, Q = \builder_basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$12575 ($dff) from module colorlight_i5 (D = \builder_basesoc_rs232phyrx_next_state, Q = \builder_basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$12574 ($dff) from module colorlight_i5 (D = \builder_basesoc_rs232phytx_next_state, Q = \builder_basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$12573 ($dff) from module colorlight_i5 (D = $procmux$7521_Y, Q = \builder_csr_bankarray_interface8_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12572 ($dff) from module colorlight_i5 (D = $procmux$7552_Y, Q = \builder_csr_bankarray_interface7_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12571 ($dff) from module colorlight_i5 (D = $procmux$7580_Y, Q = \builder_csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12570 ($dff) from module colorlight_i5 (D = $procmux$7602_Y, Q = \builder_csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12569 ($dff) from module colorlight_i5 (D = $procmux$7614_Y [31:1], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$12569 ($dff) from module colorlight_i5 (D = \__main___leds_storage, Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$12568 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$12567 ($dff) from module colorlight_i5 (D = $procmux$7624_Y, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12566 ($dff) from module colorlight_i5 (D = $procmux$7631_Y [31:1], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$12566 ($dff) from module colorlight_i5 (D = \__main___ethphy_reset_storage, Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$12565 ($dff) from module colorlight_i5 (D = $procmux$7667_Y, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12564 ($dff) from module colorlight_i5 (D = $procmux$7686_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12563 ($dff) from module colorlight_i5 (D = $procmux$7868_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13261 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7715$2081_Y, Q = \builder_count).
Adding SRST signal on $procdff$12562 ($dff) from module colorlight_i5 (D = \builder_slave_sel, Q = \builder_slave_sel_r, rval = 5'00000).
Adding SRST signal on $procdff$12561 ($dff) from module colorlight_i5 (D = $procmux$7878_Y, Q = \builder_grant, rval = 1'0).
Adding EN signal on $procdff$12560 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w_wishbone2csr_next_value0, Q = \builder_basesoc_dat_w).
Adding SRST signal on $procdff$12559 ($dff) from module colorlight_i5 (D = $procmux$7889_Y, Q = \builder_basesoc_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13266 ($sdff) from module colorlight_i5 (D = \builder_basesoc_we_wishbone2csr_next_value2, Q = \builder_basesoc_we).
Adding EN signal on $procdff$12558 ($dff) from module colorlight_i5 (D = \builder_basesoc_adr_wishbone2csr_next_value1, Q = \builder_basesoc_adr).
Adding SRST signal on $auto$opt_dff.cc:744:run$13268 ($dffe) from module colorlight_i5 (D = { \__main___basesoc_wb_sdram_adr [13:11] \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }, Q = \builder_basesoc_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$12556 ($dff) from module colorlight_i5 (D = $procmux$7895_Y, Q = \__main___leds_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13274 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___leds_storage).
Adding SRST signal on $procdff$12554 ($dff) from module colorlight_i5 (D = $procmux$7899_Y, Q = \__main___spimaster_storage, rval = 16'0000000000001101).
Adding EN signal on $auto$opt_dff.cc:682:run$13276 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [15:0], Q = \__main___spimaster_storage).
Adding SRST signal on $procdff$12553 ($dff) from module colorlight_i5 (D = $procmux$7906_Y, Q = \__main___miso_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13278 ($sdff) from module colorlight_i5 (D = $procmux$7904_Y, Q = \__main___miso_data).
Adding SRST signal on $procdff$12552 ($dff) from module colorlight_i5 (D = $procmux$7913_Y, Q = \__main___mosi_sel, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13280 ($sdff) from module colorlight_i5 (D = $procmux$7913_Y, Q = \__main___mosi_sel).
Adding SRST signal on $procdff$12551 ($dff) from module colorlight_i5 (D = $procmux$7918_Y, Q = \__main___mosi_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13284 ($sdff) from module colorlight_i5 (D = \__main___mosi_storage, Q = \__main___mosi_data).
Adding SRST signal on $procdff$12550 ($dff) from module colorlight_i5 (D = $procmux$7701_Y, Q = \__main___clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12549 ($dff) from module colorlight_i5 (D = $procmux$7922_Y, Q = \__main___count, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13287 ($sdff) from module colorlight_i5 (D = \__main___count_spimaster_next_value, Q = \__main___count).
Adding SRST signal on $procdff$12547 ($dff) from module colorlight_i5 (D = $procmux$7926_Y, Q = \__main___loopback_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13289 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___loopback_storage).
Adding SRST signal on $procdff$12545 ($dff) from module colorlight_i5 (D = $procmux$7930_Y, Q = \__main___cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$opt_dff.cc:682:run$13291 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [16:0], Q = \__main___cs_storage).
Adding EN signal on $procdff$12542 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [7:0], Q = \__main___mosi_storage).
Adding SRST signal on $procdff$12540 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank6_control0_re, Q = \__main___control_re, rval = 1'0).
Adding SRST signal on $procdff$12539 ($dff) from module colorlight_i5 (D = $procmux$7936_Y, Q = \__main___control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13295 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [15:0], Q = \__main___control_storage).
Adding SRST signal on $procdff$12538 ($dff) from module colorlight_i5 (D = $procmux$7940_Y, Q = \__main___miso, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13297 ($sdff) from module colorlight_i5 (D = \__main___miso_data, Q = \__main___miso).
Adding SRST signal on $procdff$12535 ($dff) from module colorlight_i5 (D = $procmux$7944_Y, Q = \__main____w_storage, rval = 3'101).
Adding EN signal on $auto$opt_dff.cc:682:run$13299 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [2:0], Q = \__main____w_storage).
Adding SRST signal on $procdff$12534 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_slave_sel, Q = \__main___basesoc_ethmac_slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$12533 ($dff) from module colorlight_i5 (D = $procmux$7707_Y, Q = \__main___basesoc_ethmac_interface3_ack, rval = 1'0).
Adding SRST signal on $procdff$12532 ($dff) from module colorlight_i5 (D = $procmux$7711_Y, Q = \__main___basesoc_ethmac_interface2_ack, rval = 1'0).
Adding SRST signal on $procdff$12531 ($dff) from module colorlight_i5 (D = $procmux$7715_Y, Q = \__main___basesoc_ethmac_interface1_ack, rval = 1'0).
Adding SRST signal on $procdff$12530 ($dff) from module colorlight_i5 (D = $procmux$7719_Y, Q = \__main___basesoc_ethmac_interface0_ack, rval = 1'0).
Adding SRST signal on $procdff$12529 ($dff) from module colorlight_i5 (D = $procmux$7948_Y, Q = \__main___basesoc_ethmac_sram144_consume, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13306 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8516$2298_Y, Q = \__main___basesoc_ethmac_sram144_consume).
Adding SRST signal on $procdff$12528 ($dff) from module colorlight_i5 (D = $procmux$7952_Y, Q = \__main___basesoc_ethmac_sram143_produce, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13308 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8513$2297_Y, Q = \__main___basesoc_ethmac_sram143_produce).
Adding SRST signal on $procdff$12527 ($dff) from module colorlight_i5 (D = $procmux$7961_Y, Q = \__main___basesoc_ethmac_sram141_level, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13310 ($sdff) from module colorlight_i5 (D = $procmux$7961_Y, Q = \__main___basesoc_ethmac_sram141_level).
Adding SRST signal on $procdff$12526 ($dff) from module colorlight_i5 (D = $procmux$7965_Y, Q = \__main___basesoc_ethmac_sram122_length, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13318 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value, Q = \__main___basesoc_ethmac_sram122_length).
Adding SRST signal on $procdff$12524 ($dff) from module colorlight_i5 (D = $procmux$7969_Y, Q = \__main___basesoc_ethmac_sram119_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13320 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram119_storage).
Adding SRST signal on $procdff$12523 ($dff) from module colorlight_i5 (D = $procmux$7973_Y, Q = \__main___basesoc_ethmac_sram117_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13322 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram117_r).
Adding SRST signal on $procdff$12522 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re, Q = \__main___basesoc_ethmac_sram116_re, rval = 1'0).
Adding SRST signal on $procdff$12520 ($dff) from module colorlight_i5 (D = $procmux$7979_Y, Q = \__main___basesoc_ethmac_sram106_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13325 ($sdff) from module colorlight_i5 (D = $procmux$7979_Y, Q = \__main___basesoc_ethmac_sram106_pending).
Adding EN signal on $procdff$12518 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [10:0], Q = \__main___basesoc_ethmac_sram102_storage).
Adding EN signal on $procdff$12516 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram100_storage).
Adding SRST signal on $procdff$12513 ($dff) from module colorlight_i5 (D = $procmux$7987_Y, Q = \__main___basesoc_ethmac_sram58_consume, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13331 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8485$2287_Y, Q = \__main___basesoc_ethmac_sram58_consume).
Adding SRST signal on $procdff$12512 ($dff) from module colorlight_i5 (D = $procmux$7991_Y, Q = \__main___basesoc_ethmac_sram57_produce, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13333 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8482$2286_Y, Q = \__main___basesoc_ethmac_sram57_produce).
Adding SRST signal on $procdff$12511 ($dff) from module colorlight_i5 (D = $procmux$8000_Y, Q = \__main___basesoc_ethmac_sram55_level, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13335 ($sdff) from module colorlight_i5 (D = $procmux$8000_Y, Q = \__main___basesoc_ethmac_sram55_level).
Adding SRST signal on $procdff$12510 ($dff) from module colorlight_i5 (D = $procmux$8004_Y, Q = \__main___basesoc_ethmac_sram35_length, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13343 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value, Q = \__main___basesoc_ethmac_sram35_length).
Adding SRST signal on $procdff$12509 ($dff) from module colorlight_i5 (D = $procmux$8008_Y, Q = \__main___basesoc_ethmac_slot, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13345 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value, Q = \__main___basesoc_ethmac_slot).
Adding SRST signal on $procdff$12507 ($dff) from module colorlight_i5 (D = $procmux$8012_Y, Q = \__main___basesoc_ethmac_sram31_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13347 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram31_storage).
Adding SRST signal on $procdff$12506 ($dff) from module colorlight_i5 (D = $procmux$8016_Y, Q = \__main___basesoc_ethmac_sram29_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13349 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram29_r).
Adding SRST signal on $procdff$12505 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re, Q = \__main___basesoc_ethmac_sram28_re, rval = 1'0).
Adding SRST signal on $procdff$12502 ($dff) from module colorlight_i5 (D = $procmux$8020_Y, Q = \__main___basesoc_ethmac_sram13_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13352 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value, Q = \__main___basesoc_ethmac_sram13_status).
Adding SRST signal on $procdff$12499 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12498 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding SRST signal on $procdff$12494 ($dff) from module colorlight_i5 (D = $procmux$8024_Y, Q = \__main___basesoc_ethmac_crc_errors_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13356 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8475$2282_Y, Q = \__main___basesoc_ethmac_crc_errors_status).
Adding SRST signal on $procdff$12492 ($dff) from module colorlight_i5 (D = $procmux$8028_Y, Q = \__main___basesoc_ethmac_preamble_errors_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13358 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8472$2281_Y, Q = \__main___basesoc_ethmac_preamble_errors_status).
Adding SRST signal on $procdff$12491 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12490 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$12488 ($dff) from module colorlight_i5 (D = $procmux$8032_Y, Q = \__main___ethphy_counter, rval = 9'000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13362 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8467$2280_Y, Q = \__main___ethphy_counter).
Adding SRST signal on $procdff$12486 ($dff) from module colorlight_i5 (D = $procmux$8036_Y, Q = \__main___ethphy_reset_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13364 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___ethphy_reset_storage).
Adding SRST signal on $procdff$12485 ($dff) from module colorlight_i5 (D = $or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4357$881_Y, Q = \__main___basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$12484 ($dff) from module colorlight_i5 (D = $procmux$8047_Y, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$12483 ($dff) from module colorlight_i5 (D = $procmux$8056_Y, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13376 ($sdff) from module colorlight_i5 (D = $procmux$8054_Y, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$12481 ($dff) from module colorlight_i5 (D = { $procmux$7470_Y $procmux$7847_Y $procmux$7482_Y $procmux$7491_Y }, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13378 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$opt_dff.cc:682:run$13378 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$opt_dff.cc:682:run$13378 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13378 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$12478 ($dff) from module colorlight_i5 (D = $procmux$8088_Y, Q = \__main___basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13391 ($sdff) from module colorlight_i5 (D = $procmux$8086_Y, Q = \__main___basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$12477 ($dff) from module colorlight_i5 (D = $procmux$8092_Y, Q = \__main___basesoc_wishbone_bridge_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13393 ($sdff) from module colorlight_i5 (D = \__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value, Q = \__main___basesoc_wishbone_bridge_count).
Adding SRST signal on $procdff$12475 ($dff) from module colorlight_i5 (D = $procmux$8099_Y, Q = \__main___basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13395 ($sdff) from module colorlight_i5 (D = $procmux$8099_Y, Q = \__main___basesoc_sdram_time1).
Adding SRST signal on $procdff$12474 ($dff) from module colorlight_i5 (D = $procmux$8106_Y, Q = \__main___basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$13399 ($sdff) from module colorlight_i5 (D = $procmux$8106_Y, Q = \__main___basesoc_sdram_time0).
Adding SRST signal on $procdff$12473 ($dff) from module colorlight_i5 (D = $procmux$8113_Y, Q = \__main___basesoc_sdram_twtrcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13403 ($sdff) from module colorlight_i5 (D = $procmux$8113_Y, Q = \__main___basesoc_sdram_twtrcon_count).
Adding SRST signal on $procdff$12472 ($dff) from module colorlight_i5 (D = $procmux$8119_Y, Q = \__main___basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12471 ($dff) from module colorlight_i5 (D = $procmux$8126_Y, Q = \__main___basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13412 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8378$2240_Y, Q = \__main___basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$12470 ($dff) from module colorlight_i5 (D = $procmux$8138_Y, Q = \__main___basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12469 ($dff) from module colorlight_i5 (D = $procmux$8145_Y, Q = \__main___basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13415 ($sdff) from module colorlight_i5 (D = $procmux$8145_Y, Q = \__main___basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$12468 ($dff) from module colorlight_i5 (D = $procmux$8151_Y, Q = \__main___basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12467 ($dff) from module colorlight_i5 (D = $procmux$8195_Y, Q = \__main___basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13422 ($sdff) from module colorlight_i5 (D = $procmux$8166_Y, Q = \__main___basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$12465 ($dff) from module colorlight_i5 (D = $procmux$8243_Y [2], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12465 ($dff) from module colorlight_i5 (D = $procmux$8240_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13439 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8213$2225_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13436 ($sdff) from module colorlight_i5 (D = $procmux$8243_Y [2], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [2]).
Adding SRST signal on $procdff$12464 ($dff) from module colorlight_i5 (D = $procmux$8249_Y, Q = \__main___basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12463 ($dff) from module colorlight_i5 (D = { $procmux$8259_Y [2] $procmux$8259_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine3_trccon_count [2] \__main___basesoc_sdram_bankmachine3_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12463 ($dff) from module colorlight_i5 (D = $procmux$8256_Y [1], Q = \__main___basesoc_sdram_bankmachine3_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13450 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8198$2222_Y [1], Q = \__main___basesoc_sdram_bankmachine3_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13447 ($sdff) from module colorlight_i5 (D = { $procmux$8259_Y [2] $procmux$8259_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine3_trccon_count [2] \__main___basesoc_sdram_bankmachine3_trccon_count [0] }).
Adding SRST signal on $procdff$12462 ($dff) from module colorlight_i5 (D = $procmux$8265_Y, Q = \__main___basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12461 ($dff) from module colorlight_i5 (D = $procmux$8275_Y [2], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12461 ($dff) from module colorlight_i5 (D = $procmux$8272_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13461 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8183$2219_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13458 ($sdff) from module colorlight_i5 (D = $procmux$8275_Y [2], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [2]).
Adding SRST signal on $procdff$12460 ($dff) from module colorlight_i5 (D = $procmux$8281_Y, Q = \__main___basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12459 ($dff) from module colorlight_i5 (D = $procmux$8288_Y, Q = \__main___basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13471 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$12458 ($dff) from module colorlight_i5 (D = $procmux$8298_Y, Q = \__main___basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13473 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$12457 ($dff) from module colorlight_i5 (D = $procmux$8302_Y, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13479 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12456 ($dff) from module colorlight_i5 (D = $procmux$8306_Y, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13481 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12453 ($dff) from module colorlight_i5 (D = $procmux$8314_Y, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13483 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_source_valid, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$12452 ($dff) from module colorlight_i5 (D = $procmux$8318_Y, Q = \__main___basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13485 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8156$2209_Y, Q = \__main___basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$12451 ($dff) from module colorlight_i5 (D = $procmux$8322_Y, Q = \__main___basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13487 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8153$2208_Y, Q = \__main___basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$12450 ($dff) from module colorlight_i5 (D = $procmux$8331_Y, Q = \__main___basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13489 ($sdff) from module colorlight_i5 (D = $procmux$8331_Y, Q = \__main___basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$12449 ($dff) from module colorlight_i5 (D = $procmux$8338_Y [2], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12449 ($dff) from module colorlight_i5 (D = $procmux$8335_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13500 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8137$2203_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13497 ($sdff) from module colorlight_i5 (D = $procmux$8338_Y [2], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [2]).
Adding SRST signal on $procdff$12448 ($dff) from module colorlight_i5 (D = $procmux$8344_Y, Q = \__main___basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12447 ($dff) from module colorlight_i5 (D = { $procmux$8354_Y [2] $procmux$8354_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine2_trccon_count [2] \__main___basesoc_sdram_bankmachine2_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12447 ($dff) from module colorlight_i5 (D = $procmux$8351_Y [1], Q = \__main___basesoc_sdram_bankmachine2_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13511 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8122$2200_Y [1], Q = \__main___basesoc_sdram_bankmachine2_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13508 ($sdff) from module colorlight_i5 (D = { $procmux$8354_Y [2] $procmux$8354_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine2_trccon_count [2] \__main___basesoc_sdram_bankmachine2_trccon_count [0] }).
Adding SRST signal on $procdff$12446 ($dff) from module colorlight_i5 (D = $procmux$8360_Y, Q = \__main___basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12445 ($dff) from module colorlight_i5 (D = $procmux$8370_Y [2], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12445 ($dff) from module colorlight_i5 (D = $procmux$8367_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13522 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8107$2197_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13519 ($sdff) from module colorlight_i5 (D = $procmux$8370_Y [2], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [2]).
Adding SRST signal on $procdff$12444 ($dff) from module colorlight_i5 (D = $procmux$8376_Y, Q = \__main___basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12443 ($dff) from module colorlight_i5 (D = $procmux$8383_Y, Q = \__main___basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13532 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$12442 ($dff) from module colorlight_i5 (D = $procmux$8393_Y, Q = \__main___basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13534 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$12441 ($dff) from module colorlight_i5 (D = $procmux$8397_Y, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13540 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12440 ($dff) from module colorlight_i5 (D = $procmux$8401_Y, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13542 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12437 ($dff) from module colorlight_i5 (D = $procmux$8409_Y, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13544 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_source_valid, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$12436 ($dff) from module colorlight_i5 (D = $procmux$8413_Y, Q = \__main___basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13546 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8080$2187_Y, Q = \__main___basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$12435 ($dff) from module colorlight_i5 (D = $procmux$8417_Y, Q = \__main___basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13548 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8077$2186_Y, Q = \__main___basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$12434 ($dff) from module colorlight_i5 (D = $procmux$8426_Y, Q = \__main___basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13550 ($sdff) from module colorlight_i5 (D = $procmux$8426_Y, Q = \__main___basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$12433 ($dff) from module colorlight_i5 (D = $procmux$8433_Y [2], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12433 ($dff) from module colorlight_i5 (D = $procmux$8430_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13561 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8061$2181_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13558 ($sdff) from module colorlight_i5 (D = $procmux$8433_Y [2], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [2]).
Adding SRST signal on $procdff$12432 ($dff) from module colorlight_i5 (D = $procmux$8439_Y, Q = \__main___basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12431 ($dff) from module colorlight_i5 (D = { $procmux$8449_Y [2] $procmux$8449_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine1_trccon_count [2] \__main___basesoc_sdram_bankmachine1_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12431 ($dff) from module colorlight_i5 (D = $procmux$8446_Y [1], Q = \__main___basesoc_sdram_bankmachine1_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13572 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8046$2178_Y [1], Q = \__main___basesoc_sdram_bankmachine1_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13569 ($sdff) from module colorlight_i5 (D = { $procmux$8449_Y [2] $procmux$8449_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine1_trccon_count [2] \__main___basesoc_sdram_bankmachine1_trccon_count [0] }).
Adding SRST signal on $procdff$12430 ($dff) from module colorlight_i5 (D = $procmux$8455_Y, Q = \__main___basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12429 ($dff) from module colorlight_i5 (D = $procmux$8465_Y [2], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12429 ($dff) from module colorlight_i5 (D = $procmux$8462_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13583 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8031$2175_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13580 ($sdff) from module colorlight_i5 (D = $procmux$8465_Y [2], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [2]).
Adding SRST signal on $procdff$12428 ($dff) from module colorlight_i5 (D = $procmux$8471_Y, Q = \__main___basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12427 ($dff) from module colorlight_i5 (D = $procmux$8478_Y, Q = \__main___basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13593 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$12426 ($dff) from module colorlight_i5 (D = $procmux$8488_Y, Q = \__main___basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13595 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$12425 ($dff) from module colorlight_i5 (D = $procmux$8492_Y, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13601 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12424 ($dff) from module colorlight_i5 (D = $procmux$8496_Y, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13603 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12421 ($dff) from module colorlight_i5 (D = $procmux$8504_Y, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13605 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_source_valid, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$12420 ($dff) from module colorlight_i5 (D = $procmux$8508_Y, Q = \__main___basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13607 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8004$2165_Y, Q = \__main___basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$12419 ($dff) from module colorlight_i5 (D = $procmux$8512_Y, Q = \__main___basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13609 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8001$2164_Y, Q = \__main___basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$12418 ($dff) from module colorlight_i5 (D = $procmux$8521_Y, Q = \__main___basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13611 ($sdff) from module colorlight_i5 (D = $procmux$8521_Y, Q = \__main___basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$12417 ($dff) from module colorlight_i5 (D = $procmux$8528_Y [2], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12417 ($dff) from module colorlight_i5 (D = $procmux$8525_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13622 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7985$2159_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13619 ($sdff) from module colorlight_i5 (D = $procmux$8528_Y [2], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [2]).
Adding SRST signal on $procdff$12416 ($dff) from module colorlight_i5 (D = $procmux$8534_Y, Q = \__main___basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12415 ($dff) from module colorlight_i5 (D = { $procmux$8544_Y [2] $procmux$8544_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine0_trccon_count [2] \__main___basesoc_sdram_bankmachine0_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12415 ($dff) from module colorlight_i5 (D = $procmux$8541_Y [1], Q = \__main___basesoc_sdram_bankmachine0_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13633 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7970$2156_Y [1], Q = \__main___basesoc_sdram_bankmachine0_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13630 ($sdff) from module colorlight_i5 (D = { $procmux$8544_Y [2] $procmux$8544_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine0_trccon_count [2] \__main___basesoc_sdram_bankmachine0_trccon_count [0] }).
Adding SRST signal on $procdff$12414 ($dff) from module colorlight_i5 (D = $procmux$8550_Y, Q = \__main___basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12413 ($dff) from module colorlight_i5 (D = $procmux$8560_Y [2], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12413 ($dff) from module colorlight_i5 (D = $procmux$8557_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13644 ($sdff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7955$2153_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13641 ($sdff) from module colorlight_i5 (D = $procmux$8560_Y [2], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [2]).
Adding SRST signal on $procdff$12412 ($dff) from module colorlight_i5 (D = $procmux$8566_Y, Q = \__main___basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12411 ($dff) from module colorlight_i5 (D = $procmux$8573_Y, Q = \__main___basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13654 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$12410 ($dff) from module colorlight_i5 (D = $procmux$8583_Y, Q = \__main___basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13656 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$12409 ($dff) from module colorlight_i5 (D = $procmux$8587_Y, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13662 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12408 ($dff) from module colorlight_i5 (D = $procmux$8591_Y, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13664 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12405 ($dff) from module colorlight_i5 (D = $procmux$8599_Y, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13666 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_source_valid, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$12404 ($dff) from module colorlight_i5 (D = $procmux$8603_Y, Q = \__main___basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13668 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7928$2143_Y, Q = \__main___basesoc_sdram_bankmachine0_consume).
Adding SRST signal on $procdff$12403 ($dff) from module colorlight_i5 (D = $procmux$8607_Y, Q = \__main___basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13670 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7925$2142_Y, Q = \__main___basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$12402 ($dff) from module colorlight_i5 (D = $procmux$8616_Y, Q = \__main___basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13672 ($sdff) from module colorlight_i5 (D = $procmux$8616_Y, Q = \__main___basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$12401 ($dff) from module colorlight_i5 (D = $procmux$8622_Y, Q = \__main___basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13682 ($sdff) from module colorlight_i5 (D = $procmux$8620_Y, Q = \__main___basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$12400 ($dff) from module colorlight_i5 (D = $procmux$8632_Y, Q = \__main___basesoc_sdram_sequencer_counter, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13686 ($sdff) from module colorlight_i5 (D = $procmux$8632_Y, Q = \__main___basesoc_sdram_sequencer_counter).
Adding SRST signal on $procdff$12399 ($dff) from module colorlight_i5 (D = $procmux$7779_Y, Q = \__main___basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$12398 ($dff) from module colorlight_i5 (D = $procmux$8641_Y, Q = \__main___basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13691 ($sdff) from module colorlight_i5 (D = $procmux$8639_Y, Q = \__main___basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$12397 ($dff) from module colorlight_i5 (D = $procmux$7818_Y, Q = \__main___basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$12396 ($dff) from module colorlight_i5 (D = $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7855$2127_Y, Q = \__main___basesoc_sdram_timer_count1, rval = 11'11000011010).
Adding SRST signal on $procdff$12395 ($dff) from module colorlight_i5 (D = $procmux$7783_Y, Q = \__main___basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$12394 ($dff) from module colorlight_i5 (D = $procmux$7793_Y, Q = \__main___basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$12393 ($dff) from module colorlight_i5 (D = $procmux$7800_Y, Q = \__main___basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$12391 ($dff) from module colorlight_i5 (D = $procmux$7810_Y [9:0], Q = \__main___basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$12391 ($dff) from module colorlight_i5 (D = $procmux$7812_Y [10], Q = \__main___basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$12390 ($dff) from module colorlight_i5 (D = $and$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7280$2017_Y, Q = \__main___basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$12389 ($dff) from module colorlight_i5 (D = \__main___basesoc_sdram_twtrcon_valid, Q = \__main___basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$12388 ($dff) from module colorlight_i5 (D = $not$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8351$2235_Y, Q = \__main___basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$12387 ($dff) from module colorlight_i5 (D = $not$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8350$2234_Y, Q = \__main___basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$12385 ($dff) from module colorlight_i5 (D = $not$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8349$2233_Y, Q = \__main___basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$12384 ($dff) from module colorlight_i5 (D = \builder_comb_rhs_array_muxed16, Q = \__main___basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$12383 ($dff) from module colorlight_i5 (D = \builder_sync_rhs_array_muxed1, Q = \__main___basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$12381 ($dff) from module colorlight_i5 (D = $procmux$8645_Y, Q = \__main___basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13735 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_csr_dfi_p0_rddata, Q = \__main___basesoc_sdram_rddata_status).
Adding EN signal on $procdff$12379 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_sdram_wrdata_storage).
Adding EN signal on $procdff$12377 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$12375 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [10:0], Q = \__main___basesoc_sdram_address_storage).
Adding SRST signal on $procdff$12373 ($dff) from module colorlight_i5 (D = $procmux$8655_Y, Q = \__main___basesoc_sdram_command_storage, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13740 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [5:0], Q = \__main___basesoc_sdram_command_storage).
Adding SRST signal on $procdff$12371 ($dff) from module colorlight_i5 (D = $procmux$8659_Y, Q = \__main___basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:682:run$13742 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [3:0], Q = \__main___basesoc_sdram_storage).
Adding SRST signal on $procdff$12370 ($dff) from module colorlight_i5 (D = { \__main___rddata_en [1:0] \__main___basesoc_sdram_master_p0_rddata_en }, Q = \__main___rddata_en, rval = 3'000).
Adding SRST signal on $procdff$12369 ($dff) from module colorlight_i5 (D = \__main___rddata_en [2], Q = \__main___dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$12366 ($dff) from module colorlight_i5 (D = $procmux$8663_Y, Q = \__main___basesoc_uptime_cycles_status, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13746 ($sdff) from module colorlight_i5 (D = \__main___basesoc_uptime_cycles, Q = \__main___basesoc_uptime_cycles_status).
Adding SRST signal on $procdff$12365 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank7_uptime_latch0_re, Q = \__main___basesoc_uptime_latch_re, rval = 1'0).
Adding SRST signal on $procdff$12364 ($dff) from module colorlight_i5 (D = $procmux$8667_Y, Q = \__main___basesoc_uptime_latch_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13749 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_uptime_latch_storage).
Adding SRST signal on $procdff$12363 ($dff) from module colorlight_i5 (D = $procmux$7503_Y, Q = \__main___basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$12361 ($dff) from module colorlight_i5 (D = $procmux$8671_Y, Q = \__main___basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13752 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_enable_storage).
Adding SRST signal on $procdff$12360 ($dff) from module colorlight_i5 (D = $procmux$8675_Y, Q = \__main___basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13754 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_pending_r).
Adding SRST signal on $procdff$12359 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank7_ev_pending_re, Q = \__main___basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$12357 ($dff) from module colorlight_i5 (D = \__main___basesoc_timer_zero_trigger, Q = \__main___basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$12356 ($dff) from module colorlight_i5 (D = $procmux$8681_Y, Q = \__main___basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13758 ($sdff) from module colorlight_i5 (D = $procmux$8681_Y, Q = \__main___basesoc_timer_zero_pending).
Adding SRST signal on $procdff$12354 ($dff) from module colorlight_i5 (D = $procmux$8685_Y, Q = \__main___basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13762 ($sdff) from module colorlight_i5 (D = \__main___basesoc_timer_value, Q = \__main___basesoc_timer_value_status).
Adding SRST signal on $procdff$12353 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank7_update_value0_re, Q = \__main___basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$12352 ($dff) from module colorlight_i5 (D = $procmux$8689_Y, Q = \__main___basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13765 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$12350 ($dff) from module colorlight_i5 (D = $procmux$8693_Y, Q = \__main___basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13767 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_en_storage).
Adding SRST signal on $procdff$12348 ($dff) from module colorlight_i5 (D = $procmux$8697_Y, Q = \__main___basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13769 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_timer_reload_storage).
Adding SRST signal on $procdff$12346 ($dff) from module colorlight_i5 (D = $procmux$8701_Y, Q = \__main___basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13771 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_timer_load_storage).
Adding SRST signal on $procdff$12345 ($dff) from module colorlight_i5 (D = $procmux$8705_Y, Q = \__main___basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13773 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7815$2113_Y, Q = \__main___basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$12344 ($dff) from module colorlight_i5 (D = $procmux$8709_Y, Q = \__main___basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13775 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7812$2112_Y, Q = \__main___basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$12343 ($dff) from module colorlight_i5 (D = $procmux$8718_Y, Q = \__main___basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$13777 ($sdff) from module colorlight_i5 (D = $procmux$8718_Y, Q = \__main___basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$12342 ($dff) from module colorlight_i5 (D = $procmux$8725_Y, Q = \__main___basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13785 ($sdff) from module colorlight_i5 (D = $procmux$8725_Y, Q = \__main___basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$12341 ($dff) from module colorlight_i5 (D = $procmux$8729_Y, Q = \__main___basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13789 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7793$2102_Y, Q = \__main___basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$12340 ($dff) from module colorlight_i5 (D = $procmux$8733_Y, Q = \__main___basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13791 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7790$2101_Y, Q = \__main___basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$12339 ($dff) from module colorlight_i5 (D = $procmux$8742_Y, Q = \__main___basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$13793 ($sdff) from module colorlight_i5 (D = $procmux$8742_Y, Q = \__main___basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$12338 ($dff) from module colorlight_i5 (D = $procmux$8749_Y, Q = \__main___basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13801 ($sdff) from module colorlight_i5 (D = $procmux$8749_Y, Q = \__main___basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$12334 ($dff) from module colorlight_i5 (D = $procmux$8753_Y, Q = \__main___basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13805 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_uart_enable_storage).
Adding SRST signal on $procdff$12333 ($dff) from module colorlight_i5 (D = $procmux$8757_Y, Q = \__main___basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13807 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_uart_pending_r).
Adding SRST signal on $procdff$12332 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank8_ev_pending_re, Q = \__main___basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$12330 ($dff) from module colorlight_i5 (D = \__main___basesoc_uart_rx_fifo_readable, Q = \__main___basesoc_uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$12329 ($dff) from module colorlight_i5 (D = $procmux$8763_Y, Q = \__main___basesoc_uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13811 ($sdff) from module colorlight_i5 (D = $procmux$8763_Y, Q = \__main___basesoc_uart_rx_pending).
Adding SRST signal on $procdff$12328 ($dff) from module colorlight_i5 (D = \__main___basesoc_uart_tx_fifo_sink_ready, Q = \__main___basesoc_uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$12327 ($dff) from module colorlight_i5 (D = $procmux$8769_Y, Q = \__main___basesoc_uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13816 ($sdff) from module colorlight_i5 (D = $procmux$8769_Y, Q = \__main___basesoc_uart_tx_pending).
Adding SRST signal on $procdff$12324 ($dff) from module colorlight_i5 (D = \builder_multiregimpl0_regs1, Q = \__main___basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$12323 ($dff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7759$2093_Y [31:0], Q = \__main___basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$12322 ($dff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7759$2093_Y [32], Q = \__main___basesoc_rx_tick, rval = 1'0).
Adding EN signal on $procdff$12321 ($dff) from module colorlight_i5 (D = \__main___basesoc_rx_count_rs232phyrx_next_value0, Q = \__main___basesoc_rx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$13827 ($dffe) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2824$328_Y, Q = \__main___basesoc_rx_count, rval = 4'0000).
Adding EN signal on $procdff$12320 ($dff) from module colorlight_i5 (D = \__main___basesoc_rx_data_rs232phyrx_next_value1, Q = \__main___basesoc_rx_data).
Adding SRST signal on $auto$opt_dff.cc:744:run$13831 ($dffe) from module colorlight_i5 (D = { \builder_multiregimpl0_regs1 \__main___basesoc_rx_data [7:1] }, Q = \__main___basesoc_rx_data, rval = 8'00000000).
Adding SRST signal on $procdff$12319 ($dff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7744$2092_Y [31:0], Q = \__main___basesoc_tx_phase, rval = 4947802).
Adding SRST signal on $procdff$12318 ($dff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7744$2092_Y [32], Q = \__main___basesoc_tx_tick, rval = 1'0).
Adding EN signal on $procdff$12317 ($dff) from module colorlight_i5 (D = \__main___basesoc_tx_count_rs232phytx_next_value0, Q = \__main___basesoc_tx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$13841 ($dffe) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2785$325_Y, Q = \__main___basesoc_tx_count, rval = 4'0000).
Adding EN signal on $procdff$12316 ($dff) from module colorlight_i5 (D = \__main___basesoc_tx_data_rs232phytx_next_value2, Q = \__main___basesoc_tx_data).
Adding SRST signal on $procdff$12315 ($dff) from module colorlight_i5 (D = $procmux$7851_Y, Q = \__main___basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$12314 ($dff) from module colorlight_i5 (D = $procmux$7855_Y, Q = \__main___basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$12313 ($dff) from module colorlight_i5 (D = $procmux$8783_Y, Q = \__main___basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13848 ($sdff) from module colorlight_i5 (D = $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7722$2083_Y, Q = \__main___basesoc_bus_errors).
Adding SRST signal on $procdff$12310 ($dff) from module colorlight_i5 (D = $procmux$8787_Y, Q = \__main___basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:682:run$13852 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_scratch_storage).
Adding SRST signal on $procdff$12309 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank0_reset0_re, Q = \__main___basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$12308 ($dff) from module colorlight_i5 (D = $procmux$8791_Y, Q = \__main___basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13855 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_reset_storage).
Adding SRST signal on $procdff$12307 ($dff) from module colorlight_i5 (D = $procmux$8800_Y, Q = \spi0_mosi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13857 ($sdff) from module colorlight_i5 (D = \builder_sync_f_array_muxed, Q = \spi0_mosi).
Adding SRST signal on $procdff$12306 ($dff) from module colorlight_i5 (D = $procmux$8807_Y, Q = \spi0_clk, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13863 ($sdff) from module colorlight_i5 (D = $procmux$8807_Y, Q = \spi0_clk).
Adding SRST signal on $procdff$12305 ($dff) from module colorlight_i5 (D = $not$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8557$2325_Y, Q = \spi0_cs_n, rval = 1'0).
Adding SRST signal on $procdff$12304 ($dff) from module colorlight_i5 (D = $procmux$8811_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$13868 ($sdff) from module colorlight_i5 (D = \__main___basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$12284 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9284$2366_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$12279 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9305$2376_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$12226 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length [10:2], Q = \mem_3_adr0).
Adding EN signal on $procdff$12212 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length [10:2], Q = \mem_4_adr0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11972 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5372$4576_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11968 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5390$4589_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11967 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5389$4588_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11966 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5388$4587_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11965 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5387$4586_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11951 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11950 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11949 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5900$4781_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11948 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11947 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11946 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11944 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11941 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13886 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11940 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13887 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11938 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13888 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11937 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13889 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11936 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13890 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11935 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11934 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11932 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11931 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11930 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11929 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13896 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11928 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11926 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11925 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11918 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5029_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13900 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13901 ($sdffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11917 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5036_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13902 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13903 ($sdffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11916 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13904 ($dffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11915 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11914 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5045_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13908 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11913 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$4795_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11912 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5005_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11912 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5019_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13914 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5019_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11911 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5057_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13918 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5057_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11910 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5062_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13926 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11906 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6099$4807_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11902 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6111$4816_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11901 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4917_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13930 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4861_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11900 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4922_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13934 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11899 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4931_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$13936 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4931_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11898 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4936_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13940 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13941 ($sdffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11897 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4947_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13942 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4947_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11896 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11895 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11893 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13948 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11892 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13949 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11891 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13950 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11888 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13951 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11886 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11885 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11883 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4911_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13954 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4863_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11882 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$12129 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4798$4538_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12128 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5979_Y, Q = \VexRiscv._zz_dBus_cmd_ready, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13958 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5977_Y, Q = \VexRiscv._zz_dBus_cmd_ready).
Adding SRST signal on $flatten\VexRiscv.$procdff$12127 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4791$4533_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12126 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5986_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13961 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4532_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$12125 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5993_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13965 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$12124 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4311_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$12122 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12121 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6000_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13977 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$12120 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6009_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13985 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$12119 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6018_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13993 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12118 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5932_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12117 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4683$4529_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12116 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5948_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12115 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5954_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12114 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12111 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6032_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14014 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12110 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6039_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14018 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12109 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6046_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14022 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12108 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6063_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$12107 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6078_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12106 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6093_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12105 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12102 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6103_Y, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14030 ($sdff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12101 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6108_Y, Q = \VexRiscv.dataCache_1_io_mem_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14034 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1_io_mem_cmd_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12096 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6149_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14038 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$12095 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6158_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14040 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6158_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12094 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6165_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14044 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6165_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12093 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6172_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14048 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6172_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$12092 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6179_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14054 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6179_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$12089 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6193_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$14058 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14059 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14059 ($sdffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.$procdff$12088 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6200_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14060 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6200_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12087 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6207_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14064 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6207_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12086 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6214_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14068 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6214_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12084 ($dff) from module colorlight_i5 (D = $or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2736$308_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$12083 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5115$4567_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$12082 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5112$4566_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$12081 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5109$4565_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$12080 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5106$4564_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$12079 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5103$4563_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$12078 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5100$4562_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$12077 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5097$4561_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$12076 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5094$4560_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$12075 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5091$4559_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$12074 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5088$4558_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$12073 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$12072 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$12071 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$12070 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$12069 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$12068 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$12067 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14089 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$12066 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$12065 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$12064 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$12063 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$12062 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$12061 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$12059 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$12058 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$12057 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$12056 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$12055 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$12054 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$12053 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$12052 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$12051 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$12050 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$12049 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$12048 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$12047 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12046 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12045 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12044 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$12043 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12042 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12041 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12040 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_29 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_32 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12039 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$12038 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_38, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$12037 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$12036 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$12035 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_49, Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$12034 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$12033 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_51, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$12032 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_61, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$12031 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$12030 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$12029 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:744:run$14126 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_26 [10], Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$12028 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_90 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12027 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_100 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12026 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$12025 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$12024 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$12023 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$12022 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_112 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_128 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$12017 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$12016 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$12015 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$12014 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$12013 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$12012 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$12010 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$12009 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5799_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14146 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$12008 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4898$4557_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$12007 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5643_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$12007 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:744:run$14150 ($dffe) from module colorlight_i5.
Adding EN signal on $auto$opt_dff.cc:682:run$14149 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$12006 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4548_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$12005 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$12005 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$12004 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5821_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:744:run$14169 ($dffe) from module colorlight_i5 (D = 2'xx, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:682:run$14172 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:682:run$14172 ($sdffce) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$12003 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5829_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:744:run$14177 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5827_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$opt_dff.cc:744:run$14177 ($dffe) from module colorlight_i5 (D = 3'xxx, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:682:run$14181 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:682:run$14181 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:682:run$14181 ($sdffce) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$12002 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$12001 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$12000 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$11999 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$11998 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4868$4542_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$11997 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$11993 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$11988 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$11987 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$11986 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$11985 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$11983 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$11975 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$11974 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14209 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$11973 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 721 unused cells and 714 unused wires.

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4119.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4119.
Removed 2 multiplexer ports.

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13272: { $procmux$9516_CMP $procmux$9515_CMP $auto$rtlil.cc:2263:Not$13270 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$14189: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1032 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 60 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14208 ($dffe) from module colorlight_i5.
Adding SRST signal on $auto$opt_dff.cc:744:run$14193 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13952 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$13952 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13883 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:682:run$12940 ($sdffce) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 95 unused wires.

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14140 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14140 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13956 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$13956 ($dffe) from module colorlight_i5.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14139 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14139 ($dffe) from module colorlight_i5.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14138 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14138 ($dffe) from module colorlight_i5.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.44. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:0$2724 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:0$2723 (rom).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3190$397 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3359$427 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3528$457 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:3697$487 ($or).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13145 ($ne).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13153 ($ne).
Removed top 11 bits (of 30) from port Y of cell colorlight_i5.$sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4202$858 ($sub).
Removed top 11 bits (of 30) from port A of cell colorlight_i5.$sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4202$858 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4202$858 ($sub).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13173 ($ne).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13193 ($ne).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13213 ($ne).
Removed cell colorlight_i5.$procmux$7086 ($mux).
Removed cell colorlight_i5.$procmux$7089 ($mux).
Removed cell colorlight_i5.$procmux$7095 ($mux).
Removed cell colorlight_i5.$procmux$7098 ($mux).
Removed cell colorlight_i5.$procmux$7104 ($mux).
Removed cell colorlight_i5.$procmux$7107 ($mux).
Removed cell colorlight_i5.$procmux$7113 ($mux).
Removed cell colorlight_i5.$procmux$7116 ($mux).
Removed cell colorlight_i5.$procmux$7122 ($mux).
Removed cell colorlight_i5.$procmux$7125 ($mux).
Removed cell colorlight_i5.$procmux$7131 ($mux).
Removed cell colorlight_i5.$procmux$7134 ($mux).
Removed cell colorlight_i5.$procmux$7140 ($mux).
Removed cell colorlight_i5.$procmux$7143 ($mux).
Removed cell colorlight_i5.$procmux$7149 ($mux).
Removed cell colorlight_i5.$procmux$7152 ($mux).
Removed cell colorlight_i5.$procmux$7158 ($mux).
Removed cell colorlight_i5.$procmux$7161 ($mux).
Removed cell colorlight_i5.$procmux$7167 ($mux).
Removed cell colorlight_i5.$procmux$7170 ($mux).
Removed cell colorlight_i5.$procmux$7176 ($mux).
Removed cell colorlight_i5.$procmux$7179 ($mux).
Removed cell colorlight_i5.$procmux$7185 ($mux).
Removed cell colorlight_i5.$procmux$7188 ($mux).
Removed cell colorlight_i5.$procmux$7194 ($mux).
Removed cell colorlight_i5.$procmux$7197 ($mux).
Removed cell colorlight_i5.$procmux$7203 ($mux).
Removed cell colorlight_i5.$procmux$7206 ($mux).
Removed cell colorlight_i5.$procmux$7212 ($mux).
Removed cell colorlight_i5.$procmux$7215 ($mux).
Removed cell colorlight_i5.$procmux$7221 ($mux).
Removed cell colorlight_i5.$procmux$7224 ($mux).
Removed cell colorlight_i5.$procmux$7230 ($mux).
Removed cell colorlight_i5.$procmux$7233 ($mux).
Removed cell colorlight_i5.$procmux$7239 ($mux).
Removed cell colorlight_i5.$procmux$7242 ($mux).
Removed cell colorlight_i5.$procmux$7248 ($mux).
Removed cell colorlight_i5.$procmux$7251 ($mux).
Removed cell colorlight_i5.$procmux$7257 ($mux).
Removed cell colorlight_i5.$procmux$7260 ($mux).
Removed cell colorlight_i5.$procmux$7268 ($mux).
Removed cell colorlight_i5.$procmux$7271 ($mux).
Removed cell colorlight_i5.$procmux$7277 ($mux).
Removed cell colorlight_i5.$procmux$7280 ($mux).
Removed cell colorlight_i5.$procmux$7286 ($mux).
Removed cell colorlight_i5.$procmux$7289 ($mux).
Removed cell colorlight_i5.$procmux$7295 ($mux).
Removed cell colorlight_i5.$procmux$7298 ($mux).
Removed cell colorlight_i5.$procmux$7306 ($mux).
Removed cell colorlight_i5.$procmux$7309 ($mux).
Removed cell colorlight_i5.$procmux$7315 ($mux).
Removed cell colorlight_i5.$procmux$7318 ($mux).
Removed cell colorlight_i5.$procmux$7324 ($mux).
Removed cell colorlight_i5.$procmux$7327 ($mux).
Removed cell colorlight_i5.$procmux$7333 ($mux).
Removed cell colorlight_i5.$procmux$7336 ($mux).
Removed cell colorlight_i5.$procmux$7342 ($mux).
Removed cell colorlight_i5.$procmux$7345 ($mux).
Removed cell colorlight_i5.$procmux$7351 ($mux).
Removed cell colorlight_i5.$procmux$7354 ($mux).
Removed cell colorlight_i5.$procmux$7360 ($mux).
Removed cell colorlight_i5.$procmux$7363 ($mux).
Removed cell colorlight_i5.$procmux$7369 ($mux).
Removed cell colorlight_i5.$procmux$7372 ($mux).
Removed cell colorlight_i5.$procmux$7378 ($mux).
Removed cell colorlight_i5.$procmux$7381 ($mux).
Removed cell colorlight_i5.$procmux$7387 ($mux).
Removed cell colorlight_i5.$procmux$7390 ($mux).
Removed cell colorlight_i5.$procmux$7396 ($mux).
Removed cell colorlight_i5.$procmux$7399 ($mux).
Removed cell colorlight_i5.$procmux$7405 ($mux).
Removed cell colorlight_i5.$procmux$7408 ($mux).
Removed cell colorlight_i5.$procmux$7416 ($mux).
Removed cell colorlight_i5.$procmux$7419 ($mux).
Removed cell colorlight_i5.$procmux$7427 ($mux).
Removed cell colorlight_i5.$procmux$7430 ($mux).
Removed cell colorlight_i5.$procmux$7436 ($mux).
Removed cell colorlight_i5.$procmux$7439 ($mux).
Removed cell colorlight_i5.$procmux$7445 ($mux).
Removed cell colorlight_i5.$procmux$7448 ($mux).
Removed cell colorlight_i5.$procmux$7454 ($mux).
Removed cell colorlight_i5.$procmux$7457 ($mux).
Removed cell colorlight_i5.$procmux$7463 ($mux).
Removed cell colorlight_i5.$procmux$7466 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7481_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7522_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7521 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7523_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7524_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7525_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$7526_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$7527_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$7528_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7553_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7554_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7555_CMP0 ($eq).
Removed top 15 bits (of 32) from mux cell colorlight_i5.$procmux$7580 ($pmux).
Removed cell colorlight_i5.$procmux$7614 ($mux).
Removed top 29 bits (of 32) from mux cell colorlight_i5.$procmux$7624 ($pmux).
Removed cell colorlight_i5.$procmux$7631 ($mux).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$7668_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7669_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7670_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7671_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7672_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell colorlight_i5.$procmux$7904 ($mux).
Removed cell colorlight_i5.$procmux$7910 ($mux).
Removed cell colorlight_i5.$procmux$7956 ($mux).
Removed cell colorlight_i5.$procmux$7959 ($mux).
Removed cell colorlight_i5.$procmux$7977 ($mux).
Removed cell colorlight_i5.$procmux$7995 ($mux).
Removed cell colorlight_i5.$procmux$7998 ($mux).
Removed cell colorlight_i5.$procmux$8096 ($mux).
Removed cell colorlight_i5.$procmux$8103 ($mux).
Removed cell colorlight_i5.$procmux$8110 ($mux).
Removed cell colorlight_i5.$procmux$8142 ($mux).
Removed cell colorlight_i5.$procmux$8158 ($mux).
Removed cell colorlight_i5.$procmux$8168 ($mux).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8171 ($mux).
Removed cell colorlight_i5.$procmux$8177 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8185_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$8186 ($mux).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8189 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8240 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8256 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8272 ($mux).
Removed cell colorlight_i5.$procmux$8326 ($mux).
Removed cell colorlight_i5.$procmux$8329 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8335 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8351 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8367 ($mux).
Removed cell colorlight_i5.$procmux$8421 ($mux).
Removed cell colorlight_i5.$procmux$8424 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8430 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8446 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8462 ($mux).
Removed cell colorlight_i5.$procmux$8516 ($mux).
Removed cell colorlight_i5.$procmux$8519 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8525 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8541 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8557 ($mux).
Removed cell colorlight_i5.$procmux$8611 ($mux).
Removed cell colorlight_i5.$procmux$8614 ($mux).
Removed cell colorlight_i5.$procmux$8629 ($mux).
Removed cell colorlight_i5.$procmux$8679 ($mux).
Removed cell colorlight_i5.$procmux$8713 ($mux).
Removed cell colorlight_i5.$procmux$8716 ($mux).
Removed cell colorlight_i5.$procmux$8722 ($mux).
Removed cell colorlight_i5.$procmux$8737 ($mux).
Removed cell colorlight_i5.$procmux$8740 ($mux).
Removed cell colorlight_i5.$procmux$8746 ($mux).
Removed cell colorlight_i5.$procmux$8767 ($mux).
Removed cell colorlight_i5.$procmux$8804 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8901_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8944_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$8994 ($mux).
Removed cell colorlight_i5.$procmux$9002 ($mux).
Removed cell colorlight_i5.$procmux$9058 ($mux).
Removed cell colorlight_i5.$procmux$9061 ($mux).
Removed cell colorlight_i5.$procmux$9105 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9126_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9127_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9128_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9133_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9274 ($mux).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$9417 ($mux).
Removed cell colorlight_i5.$procmux$9511 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9516_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9555 ($mux).
Removed cell colorlight_i5.$procmux$9558 ($mux).
Removed cell colorlight_i5.$procmux$9562 ($mux).
Removed cell colorlight_i5.$procmux$9564 ($mux).
Removed cell colorlight_i5.$procmux$9567 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9569_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9618 ($mux).
Removed cell colorlight_i5.$procmux$9623 ($mux).
Removed cell colorlight_i5.$procmux$9625 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9627_CMP0 ($eq).
Removed top 8 bits (of 11) from mux cell colorlight_i5.$procmux$9628 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9678_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9682 ($mux).
Removed cell colorlight_i5.$procmux$9691 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9696_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$9698 ($mux).
Removed cell colorlight_i5.$procmux$9700 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9702_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9706 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9708_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9814_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9813 ($pmux).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9815_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9816_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9824 ($mux).
Removed cell colorlight_i5.$procmux$9828 ($mux).
Removed cell colorlight_i5.$procmux$9833 ($mux).
Removed cell colorlight_i5.$procmux$9836 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9838_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9959 ($mux).
Removed cell colorlight_i5.$procmux$9962 ($mux).
Removed cell colorlight_i5.$procmux$9967 ($mux).
Removed cell colorlight_i5.$procmux$9969 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9979_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9980_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9981_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10002_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10022 ($mux).
Removed cell colorlight_i5.$procmux$10025 ($mux).
Removed cell colorlight_i5.$procmux$10027 ($mux).
Removed cell colorlight_i5.$procmux$10034 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10036_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10068_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell colorlight_i5.$procmux$10273 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10275_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10317_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10325_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10326 ($mux).
Removed cell colorlight_i5.$procmux$10331 ($mux).
Removed cell colorlight_i5.$procmux$10335 ($mux).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$10360 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10362_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10399 ($mux).
Removed cell colorlight_i5.$procmux$10402 ($mux).
Removed cell colorlight_i5.$procmux$10406 ($mux).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$10410 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10415_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10488_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10504 ($mux).
Removed cell colorlight_i5.$procmux$10506 ($mux).
Removed cell colorlight_i5.$procmux$10514 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10516_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10517 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10519_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10520 ($mux).
Removed cell colorlight_i5.$procmux$10522 ($mux).
Removed top 2 bits (of 3) from mux cell colorlight_i5.$procmux$10524 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10526_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10604 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10606 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10608 ($mux).
Removed cell colorlight_i5.$procmux$10610 ($mux).
Removed cell colorlight_i5.$procmux$10619 ($mux).
Removed cell colorlight_i5.$procmux$10622 ($mux).
Removed cell colorlight_i5.$procmux$10624 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10626_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10627 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10629_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10630 ($mux).
Removed cell colorlight_i5.$procmux$10632 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10634_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$14159 ($ne).
Removed cell colorlight_i5.$procmux$10853 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10855 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10857 ($mux).
Removed cell colorlight_i5.$procmux$10859 ($mux).
Removed cell colorlight_i5.$procmux$10871 ($mux).
Removed cell colorlight_i5.$procmux$10873 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10875_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10876 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10878_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10879 ($mux).
Removed cell colorlight_i5.$procmux$10881 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10883_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11102 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11104 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11106 ($mux).
Removed cell colorlight_i5.$procmux$11108 ($mux).
Removed cell colorlight_i5.$procmux$11120 ($mux).
Removed cell colorlight_i5.$procmux$11122 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11124_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11125 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11127_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11128 ($mux).
Removed cell colorlight_i5.$procmux$11130 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11132_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11351 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11353 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11355 ($mux).
Removed cell colorlight_i5.$procmux$11357 ($mux).
Removed cell colorlight_i5.$procmux$11369 ($mux).
Removed cell colorlight_i5.$procmux$11371 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11373_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11374 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11376_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11377 ($mux).
Removed cell colorlight_i5.$procmux$11379 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11381_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11598 ($mux).
Removed cell colorlight_i5.$procmux$11601 ($mux).
Removed cell colorlight_i5.$procmux$11605 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$11607_CMP0 ($eq).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$13871 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$13870 ($dffe).
Removed cell colorlight_i5.$auto$opt_dff.cc:682:run$13251 ($sdff).
Removed top 29 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$13250 ($sdff).
Removed cell colorlight_i5.$auto$opt_dff.cc:682:run$13245 ($sdff).
Removed top 15 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$13243 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$13241 ($sdff).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13401 ($ne).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4767 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5900$4775 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13916 ($ne).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4783 ($add).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5015 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5055 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5498 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5504 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5510 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5516 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5534 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5537 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5543 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5549 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5555 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5567 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5573 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5588 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5591 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5597 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5600 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5606 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5609 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5615 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5618 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5632 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5635 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4861 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4863 ($add).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4929 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4945 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4985 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4988 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4996 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4999 ($mux).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$14135 ($dffe).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$14136 ($dffe).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$7076 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$7073 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$7067_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$7062_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6921_CMP0 ($eq).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6765 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6690 ($mux).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13099 ($ne).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6638 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6633 ($mux).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$flatten\VexRiscv.$procmux$6621 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6617_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6604_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6600_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6595_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6591_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6469_CMP0 ($eq).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6318 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6297_CMP0 ($eq).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6212 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6205 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6198 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6177 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6163 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6156 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5841 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5833 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5827 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5807 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5805 ($mux).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5109$4565 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5106$4564 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5103$4563 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5100$4562 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5097$4561 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5094$4560 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5091$4559 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4548 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4544 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4543 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4543 ($not).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4836$4540 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4535 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4532 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4510 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4486 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4486 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4486 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4485 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4485 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4485 ($or).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4282$4332 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4320 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4311 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4304 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4304 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4304 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4069$4265 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4069$4263 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$4261 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3618$4168 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3420$4143 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3418$4138 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3418$4137 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3417$4136 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3417$4135 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3416$4133 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3415$4132 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$14084 ($dffe).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4052 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3026$4042 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3997 ($add).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3954 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3953 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3952 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3951 ($and).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3950 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3949 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3948 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3947 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3946 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2565$3944 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2384$3928 ($eq).
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2375$3923 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2375$3923 ($mul).
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2374$3922 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2374$3922 ($mul).
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$3921 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$3921 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3920 ($add).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1548$3905 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1547$3904 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1545$3902 ($and).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1543$3901 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1541$3900 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1538$3899 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1536$3898 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1534$3896 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1532$3894 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$3893 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$3892 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1530$3891 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1527$3888 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1527$3887 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1526$3886 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1526$3885 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$3884 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1517$3878 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1517$3877 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1515$3876 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1511$3873 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1510$3872 ($eq).
Removed top 28 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1510$3871 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1509$3870 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1509$3869 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1504$3867 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1502$3866 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1495$3863 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1492$3861 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1492$3860 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1490$3859 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$3858 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$3857 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1488$3856 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1487$3855 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1486$3854 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1486$3853 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$3852 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$3851 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$3850 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1482$3849 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1482$3848 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$3847 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1475$3843 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1473$3842 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1471$3841 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1471$3840 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1463$3835 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1463$3834 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1460$3830 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1459$3828 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1459$3827 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1453$3822 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1453$3821 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3820 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3819 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3818 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3817 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1451$3816 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1451$3815 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$3814 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1446$3813 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1440$3808 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$3807 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$3806 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$3805 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$3804 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1437$3803 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1437$3802 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1436$3801 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1436$3800 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1435$3799 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1435$3798 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1429$3794 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1429$3793 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$3792 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$3791 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1426$3790 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1426$3789 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1425$3788 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1425$3787 ($and).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1421$3782 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1421$3781 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$3780 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$3779 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1419$3778 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1419$3777 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1417$3776 ($and).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$3775 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$3773 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$3771 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$3769 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3766 ($eq).
Removed top 7 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3765 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3764 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3762 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3760 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$3759 ($eq).
Removed top 28 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$3757 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$3756 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1403$3755 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3754 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3753 ($and).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3752 ($eq).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3750 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3749 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3748 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$3747 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1399$3745 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1399$3744 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1397$3743 ($and).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3741 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3741 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3741 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3736 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3735 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3735 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3735 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3734 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3734 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1358$3733 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3729 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1349$3728 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1348$3727 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3725 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1332$3722 ($sshr).
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3718 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3718 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3718 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6632$1831 ($or).
Removed top 15 bits (of 32) from port B of cell colorlight_i5.$or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6632$1834 ($or).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:6632$1836 ($or).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$14085 ($dffe).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$3921 ($mul).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3920 ($add).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3736 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3736 ($sub).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_DATA[31:0]$2498.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9545$242_EN[31:0]$2499.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9547$243_DATA[31:0]$2501.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_DATA[31:0]$2504.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9549$244_EN[31:0]$2505.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_DATA[31:0]$2526.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9572$246_EN[31:0]$2527.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9574$247_DATA[31:0]$2529.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_DATA[31:0]$2532.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9576$248_EN[31:0]$2533.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_DATA[31:0]$2331.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9242$224_EN[31:0]$2332.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9244$225_DATA[31:0]$2334.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_DATA[31:0]$2337.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9246$226_EN[31:0]$2338.
Removed top 2 bits (of 14) from wire colorlight_i5.$0$memwr$\storage_10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9522$241_DATA[13:0]$2487.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9320$230_DATA[21:0]$2379.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9338$231_DATA[21:0]$2389.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9356$232_DATA[21:0]$2399.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9374$233_DATA[21:0]$2409.
Removed top 2 bits (of 14) from wire colorlight_i5.$0$memwr$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9464$238_DATA[13:0]$2457.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire colorlight_i5.$flatten\VexRiscv.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 4) from wire colorlight_i5.$flatten\VexRiscv.$4\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3734_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4485_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4486_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$10410_Y.
Removed top 2 bits (of 3) from wire colorlight_i5.$procmux$10524_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10606_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10608_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10855_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10857_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11104_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11106_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11353_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11355_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$7521_Y.
Removed top 15 bits (of 32) from wire colorlight_i5.$procmux$7580_Y.
Removed top 29 bits (of 32) from wire colorlight_i5.$procmux$7624_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8171_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8189_Y.
Removed top 8 bits (of 11) from wire colorlight_i5.$procmux$9628_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$9698_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.__main___basesoc_ethmac_length_inc.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram139_din.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram148_dat_w.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram53_din.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram62_dat_w.
Removed top 1 bits (of 10) from wire colorlight_i5.__main___basesoc_ethmac_tx_converter_converter_source_payload_data.
Removed top 29 bits (of 32) from wire colorlight_i5.__main___basesoc_interrupt.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 4 bits (of 23) from wire colorlight_i5.__main___basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire colorlight_i5.builder_csr_bankarray_sram_bus_dat_r.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 309 unused wires.

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 22 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9394$2424 ($memrd):
    Found 5 activation_patterns using ctrl signal { $procmux$10415_CMP $eq$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4151$856_Y \builder_basesoc_litedramnativeportconverter_state \builder_done \__main___basesoc_write_from_slave }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9470$2464 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7528_CMP $eq$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5946$1588_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9432$2444 ($memrd):
    Found 4 activation_patterns using ctrl signal { $procmux$9827_CMP $auto$opt_reduce.cc:134:opt_mux$12887 \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_ce \__main___basesoc_ethmac_liteethmaccrc32checker_fifo_out }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9581$2549 ($memrd):
    Found 1 activation_patterns using ctrl signal \__main___basesoc_ethmac_sram140_dout [0].
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9554$2521 ($memrd):
    Found 1 activation_patterns using ctrl signal $procmux$9673_CMP.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9266$2356 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$9515_CMP \builder_csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9785$2631 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10487_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9771$2623 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10487_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9757$2615 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10488_CMP $procmux$10362_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9743$2607 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10488_CMP $procmux$10362_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9729$2599 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10488_CMP $procmux$10362_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9715$2591 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10488_CMP $procmux$10362_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9701$2583 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10363_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9687$2575 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10363_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9869$2679 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10488_CMP $procmux$10487_CMP $procmux$10363_CMP $procmux$10362_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9855$2671 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10488_CMP $procmux$10487_CMP $procmux$10363_CMP $procmux$10362_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9841$2663 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10488_CMP $procmux$10487_CMP $procmux$10363_CMP $procmux$10362_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9827$2655 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10488_CMP $procmux$10487_CMP $procmux$10363_CMP $procmux$10362_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9813$2647 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10487_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9799$2639 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10487_CMP $procmux$10361_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9673$2567 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10363_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:9659$2559 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10489_CMP $procmux$10363_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$3cf7fc95a8b07135f0b761be10c473af5eaaef49\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 6 unused wires.

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2824$328 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4231$865 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4233$866 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4553$924 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4562$927 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4677$945 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4934$1192 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4974$1196 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5394$1479 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5403$1482 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5615$1504 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5623$1505 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5636$1509 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5751$1524 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5878$1579 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7395$2033 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7452$2045 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7459$2047 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7464$2052 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7502$2059 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7583$2068 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7592$2070 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7722$2083 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7744$2092 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7759$2093 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7790$2101 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7793$2102 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7797$2107 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7812$2112 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7815$2113 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7819$2118 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7838$2122 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7908$2138 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7925$2142 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7928$2143 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7932$2148 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8001$2164 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8004$2165 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8008$2170 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8077$2186 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8080$2187 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8084$2192 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8153$2208 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8156$2209 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8160$2214 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8415$2270 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8426$2273 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8467$2280 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8472$2281 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8475$2282 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8482$2286 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8485$2287 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8489$2292 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8513$2297 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8516$2298 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8520$2303 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8548$2321 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3718 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3729 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1355$3730 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3741 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3920 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3997 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4053 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934$4216 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4304 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4311 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4532 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4535 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4548 ($add).
  creating $macc model for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2785$325 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3725 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3736 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4320 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4861 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4863 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4767 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4783 ($add).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5851$1574 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5852$1576 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5880$1580 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7468$2053 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7604$2073 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7715$2081 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7801$2108 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7823$2119 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7830$2121 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7855$2127 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7861$2128 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7872$2131 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7936$2149 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7955$2153 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7970$2156 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7985$2159 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8012$2171 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8031$2175 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8046$2178 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8061$2181 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8088$2193 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8107$2197 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8122$2200 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8137$2203 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8164$2215 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8183$2219 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8198$2222 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8213$2225 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8224$2229 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8231$2232 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8363$2237 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8378$2240 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8393$2243 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8493$2293 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8524$2304 ($sub).
  creating $macc model for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8566$2326 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3718 into $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3920.
  merging $macc model for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1355$3730 into $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3729.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8493$2293.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8393$2243.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8378$2240.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8363$2237.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8231$2232.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8224$2229.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8213$2225.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8198$2222.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8183$2219.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8164$2215.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8137$2203.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8122$2200.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8107$2197.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8088$2193.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8061$2181.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8046$2178.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8031$2175.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8012$2171.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7985$2159.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7970$2156.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7955$2153.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7936$2149.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7872$2131.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7861$2128.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7855$2127.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7830$2121.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7823$2119.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7801$2108.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7715$2081.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7604$2073.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7468$2053.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5880$1580.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5852$1576.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5851$1574.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4783.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4767.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4863.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4861.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4320.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3736.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3725.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2785$325.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4548.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4535.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4532.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4311.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4304.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934$4216.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4053.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3997.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3741.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8566$2326.
  creating $alu model for $macc $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8524$2304.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8548$2321.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8520$2303.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8516$2298.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8513$2297.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8489$2292.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8485$2287.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8482$2286.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8475$2282.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8472$2281.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8467$2280.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8426$2273.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8415$2270.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8160$2214.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8156$2209.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8153$2208.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8084$2192.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8080$2187.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8077$2186.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8008$2170.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8004$2165.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8001$2164.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7932$2148.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7928$2143.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7925$2142.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7908$2138.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7838$2122.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7819$2118.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7815$2113.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7812$2112.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7797$2107.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7793$2102.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7790$2101.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7759$2093.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7744$2092.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7722$2083.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7592$2070.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7583$2068.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7502$2059.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7464$2052.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7459$2047.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7452$2045.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7395$2033.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5878$1579.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5751$1524.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5636$1509.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5623$1505.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5615$1504.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5403$1482.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5394$1479.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4974$1196.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4934$1192.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4677$945.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4562$927.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4553$924.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4233$866.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4231$865.
  creating $alu model for $macc $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2824$328.
  creating $macc cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3920: $auto$alumacc.cc:365:replace_macc$14288
  creating $macc cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3729: $auto$alumacc.cc:365:replace_macc$14289
  creating $alu model for $ge$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4655$942 ($ge): new $alu
  creating $alu model for $ge$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5625$1506 ($ge): new $alu
  creating $alu model for $ge$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5748$1523 ($ge): new $alu
  creating $alu model for $eq$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4703$949 ($eq): merged with $ge$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4655$942.
  creating $alu cell for $ge$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5748$1523: $auto$alumacc.cc:485:replace_alu$14293
  creating $alu cell for $ge$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5625$1506: $auto$alumacc.cc:485:replace_alu$14306
  creating $alu cell for $ge$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4655$942, $eq$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4703$949: $auto$alumacc.cc:485:replace_alu$14319
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2824$328: $auto$alumacc.cc:485:replace_alu$14328
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4231$865: $auto$alumacc.cc:485:replace_alu$14331
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4233$866: $auto$alumacc.cc:485:replace_alu$14334
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4553$924: $auto$alumacc.cc:485:replace_alu$14337
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4562$927: $auto$alumacc.cc:485:replace_alu$14340
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4677$945: $auto$alumacc.cc:485:replace_alu$14343
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4934$1192: $auto$alumacc.cc:485:replace_alu$14346
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:4974$1196: $auto$alumacc.cc:485:replace_alu$14349
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5394$1479: $auto$alumacc.cc:485:replace_alu$14352
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5403$1482: $auto$alumacc.cc:485:replace_alu$14355
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5615$1504: $auto$alumacc.cc:485:replace_alu$14358
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5623$1505: $auto$alumacc.cc:485:replace_alu$14361
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5636$1509: $auto$alumacc.cc:485:replace_alu$14364
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5751$1524: $auto$alumacc.cc:485:replace_alu$14367
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5878$1579: $auto$alumacc.cc:485:replace_alu$14370
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7395$2033: $auto$alumacc.cc:485:replace_alu$14373
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7452$2045: $auto$alumacc.cc:485:replace_alu$14376
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7459$2047: $auto$alumacc.cc:485:replace_alu$14379
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7464$2052: $auto$alumacc.cc:485:replace_alu$14382
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7502$2059: $auto$alumacc.cc:485:replace_alu$14385
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7583$2068: $auto$alumacc.cc:485:replace_alu$14388
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7592$2070: $auto$alumacc.cc:485:replace_alu$14391
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7722$2083: $auto$alumacc.cc:485:replace_alu$14394
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7744$2092: $auto$alumacc.cc:485:replace_alu$14397
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7759$2093: $auto$alumacc.cc:485:replace_alu$14400
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7790$2101: $auto$alumacc.cc:485:replace_alu$14403
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7793$2102: $auto$alumacc.cc:485:replace_alu$14406
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7797$2107: $auto$alumacc.cc:485:replace_alu$14409
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7812$2112: $auto$alumacc.cc:485:replace_alu$14412
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7815$2113: $auto$alumacc.cc:485:replace_alu$14415
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7819$2118: $auto$alumacc.cc:485:replace_alu$14418
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7838$2122: $auto$alumacc.cc:485:replace_alu$14421
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7908$2138: $auto$alumacc.cc:485:replace_alu$14424
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7925$2142: $auto$alumacc.cc:485:replace_alu$14427
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7928$2143: $auto$alumacc.cc:485:replace_alu$14430
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7932$2148: $auto$alumacc.cc:485:replace_alu$14433
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8001$2164: $auto$alumacc.cc:485:replace_alu$14436
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8004$2165: $auto$alumacc.cc:485:replace_alu$14439
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8008$2170: $auto$alumacc.cc:485:replace_alu$14442
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8077$2186: $auto$alumacc.cc:485:replace_alu$14445
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8080$2187: $auto$alumacc.cc:485:replace_alu$14448
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8084$2192: $auto$alumacc.cc:485:replace_alu$14451
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8153$2208: $auto$alumacc.cc:485:replace_alu$14454
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8156$2209: $auto$alumacc.cc:485:replace_alu$14457
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8160$2214: $auto$alumacc.cc:485:replace_alu$14460
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8415$2270: $auto$alumacc.cc:485:replace_alu$14463
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8426$2273: $auto$alumacc.cc:485:replace_alu$14466
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8467$2280: $auto$alumacc.cc:485:replace_alu$14469
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8472$2281: $auto$alumacc.cc:485:replace_alu$14472
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8475$2282: $auto$alumacc.cc:485:replace_alu$14475
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8482$2286: $auto$alumacc.cc:485:replace_alu$14478
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8485$2287: $auto$alumacc.cc:485:replace_alu$14481
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8489$2292: $auto$alumacc.cc:485:replace_alu$14484
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8513$2297: $auto$alumacc.cc:485:replace_alu$14487
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8516$2298: $auto$alumacc.cc:485:replace_alu$14490
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8520$2303: $auto$alumacc.cc:485:replace_alu$14493
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8548$2321: $auto$alumacc.cc:485:replace_alu$14496
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8524$2304: $auto$alumacc.cc:485:replace_alu$14499
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8566$2326: $auto$alumacc.cc:485:replace_alu$14502
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3741: $auto$alumacc.cc:485:replace_alu$14505
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3997: $auto$alumacc.cc:485:replace_alu$14508
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4053: $auto$alumacc.cc:485:replace_alu$14511
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934$4216: $auto$alumacc.cc:485:replace_alu$14514
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4304: $auto$alumacc.cc:485:replace_alu$14517
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4311: $auto$alumacc.cc:485:replace_alu$14520
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4532: $auto$alumacc.cc:485:replace_alu$14523
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4535: $auto$alumacc.cc:485:replace_alu$14526
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4545: $auto$alumacc.cc:485:replace_alu$14529
  creating $alu cell for $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4548: $auto$alumacc.cc:485:replace_alu$14532
  creating $alu cell for $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:2785$325: $auto$alumacc.cc:485:replace_alu$14535
  creating $alu cell for $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3725: $auto$alumacc.cc:485:replace_alu$14538
  creating $alu cell for $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3736: $auto$alumacc.cc:485:replace_alu$14541
  creating $alu cell for $flatten\VexRiscv.$sub$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4320: $auto$alumacc.cc:485:replace_alu$14544
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4861: $auto$alumacc.cc:485:replace_alu$14547
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4863: $auto$alumacc.cc:485:replace_alu$14550
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4767: $auto$alumacc.cc:485:replace_alu$14553
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4783: $auto$alumacc.cc:485:replace_alu$14556
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5851$1574: $auto$alumacc.cc:485:replace_alu$14559
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5852$1576: $auto$alumacc.cc:485:replace_alu$14562
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5880$1580: $auto$alumacc.cc:485:replace_alu$14565
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7468$2053: $auto$alumacc.cc:485:replace_alu$14568
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7604$2073: $auto$alumacc.cc:485:replace_alu$14571
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7715$2081: $auto$alumacc.cc:485:replace_alu$14574
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7801$2108: $auto$alumacc.cc:485:replace_alu$14577
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7823$2119: $auto$alumacc.cc:485:replace_alu$14580
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7830$2121: $auto$alumacc.cc:485:replace_alu$14583
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7855$2127: $auto$alumacc.cc:485:replace_alu$14586
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7861$2128: $auto$alumacc.cc:485:replace_alu$14589
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7872$2131: $auto$alumacc.cc:485:replace_alu$14592
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7936$2149: $auto$alumacc.cc:485:replace_alu$14595
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7955$2153: $auto$alumacc.cc:485:replace_alu$14598
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7970$2156: $auto$alumacc.cc:485:replace_alu$14601
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:7985$2159: $auto$alumacc.cc:485:replace_alu$14604
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8012$2171: $auto$alumacc.cc:485:replace_alu$14607
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8031$2175: $auto$alumacc.cc:485:replace_alu$14610
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8046$2178: $auto$alumacc.cc:485:replace_alu$14613
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8061$2181: $auto$alumacc.cc:485:replace_alu$14616
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8088$2193: $auto$alumacc.cc:485:replace_alu$14619
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8107$2197: $auto$alumacc.cc:485:replace_alu$14622
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8122$2200: $auto$alumacc.cc:485:replace_alu$14625
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8137$2203: $auto$alumacc.cc:485:replace_alu$14628
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8164$2215: $auto$alumacc.cc:485:replace_alu$14631
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8183$2219: $auto$alumacc.cc:485:replace_alu$14634
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8198$2222: $auto$alumacc.cc:485:replace_alu$14637
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8213$2225: $auto$alumacc.cc:485:replace_alu$14640
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8224$2229: $auto$alumacc.cc:485:replace_alu$14643
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8231$2232: $auto$alumacc.cc:485:replace_alu$14646
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8363$2237: $auto$alumacc.cc:485:replace_alu$14649
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8378$2240: $auto$alumacc.cc:485:replace_alu$14652
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8393$2243: $auto$alumacc.cc:485:replace_alu$14655
  creating $alu cell for $sub$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:8493$2293: $auto$alumacc.cc:485:replace_alu$14658
  created 114 $alu and 2 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 13 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$10333: $auto$opt_reduce.cc:134:opt_mux$14662
    New ctrl vector for $pmux cell $procmux$10404: { $procmux$10415_CMP $procmux$10408_CMP }
    New ctrl vector for $pmux cell $procmux$10511: { $procmux$10526_CMP $auto$opt_reduce.cc:134:opt_mux$14664 $procmux$10513_CMP $procmux$10512_CMP }
    New ctrl vector for $pmux cell $procmux$10616: { $auto$opt_reduce.cc:134:opt_mux$14668 $procmux$10626_CMP $procmux$10618_CMP $auto$opt_reduce.cc:134:opt_mux$14666 }
    New ctrl vector for $pmux cell $procmux$10865: { $auto$opt_reduce.cc:134:opt_mux$14672 $procmux$10875_CMP $procmux$10867_CMP $auto$opt_reduce.cc:134:opt_mux$14670 }
    New ctrl vector for $pmux cell $procmux$11114: { $auto$opt_reduce.cc:134:opt_mux$14676 $procmux$11124_CMP $procmux$11116_CMP $auto$opt_reduce.cc:134:opt_mux$14674 }
    New ctrl vector for $pmux cell $procmux$11363: { $auto$opt_reduce.cc:134:opt_mux$14680 $procmux$11373_CMP $procmux$11365_CMP $auto$opt_reduce.cc:134:opt_mux$14678 }
    New ctrl vector for $pmux cell $procmux$9826: { $procmux$9838_CMP $auto$opt_reduce.cc:134:opt_mux$14682 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 8 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 4 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$14187 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5843_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2 unused cells and 54 unused wires.

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.16. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 18 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.mem_1 write port 0.
  Analyzing colorlight_i5.mem_2 write port 0.
  Analyzing colorlight_i5.mem_3 write port 0.
  Analyzing colorlight_i5.mem_3 write port 1.
  Analyzing colorlight_i5.mem_3 write port 2.
  Analyzing colorlight_i5.mem_3 write port 3.
  Analyzing colorlight_i5.mem_4 write port 0.
  Analyzing colorlight_i5.mem_4 write port 1.
  Analyzing colorlight_i5.mem_4 write port 2.
  Analyzing colorlight_i5.mem_4 write port 3.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_10 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.storage_6 write port 0.
  Analyzing colorlight_i5.storage_7 write port 0.
  Analyzing colorlight_i5.storage_8 write port 0.
  Analyzing colorlight_i5.storage_9 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

4.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem_2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_3'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_4'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_8'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_3'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_4'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_10'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_7'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_9'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 20 unused cells and 403 unused wires.

4.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating read ports of memory colorlight_i5.mem_3 by address:
Consolidating write ports of memory colorlight_i5.mem_3 by address:
  Merging ports 0, 1 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
Consolidating read ports of memory colorlight_i5.mem_4 by address:
Consolidating write ports of memory colorlight_i5.mem_4 by address:
  Merging ports 0, 1 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address { \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).

4.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.banks_0.1.0.0
Processing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0
Processing colorlight_i5.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol0.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol1.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol2.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol3.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_tags.0.0.0
Processing colorlight_i5.data_mem_grain0:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain0.0.0.0
Processing colorlight_i5.data_mem_grain1:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain1.0.0.0
Processing colorlight_i5.data_mem_grain10:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain10.0.0.0
Processing colorlight_i5.data_mem_grain11:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain11.0.0.0
Processing colorlight_i5.data_mem_grain12:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain12.0.0.0
Processing colorlight_i5.data_mem_grain13:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain13.0.0.0
Processing colorlight_i5.data_mem_grain14:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain14.0.0.0
Processing colorlight_i5.data_mem_grain15:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain15.0.0.0
Processing colorlight_i5.data_mem_grain2:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain2.0.0.0
Processing colorlight_i5.data_mem_grain3:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain3.0.0.0
Processing colorlight_i5.data_mem_grain4:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain4.0.0.0
Processing colorlight_i5.data_mem_grain5:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain5.0.0.0
Processing colorlight_i5.data_mem_grain6:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain6.0.0.0
Processing colorlight_i5.data_mem_grain7:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain7.0.0.0
Processing colorlight_i5.data_mem_grain8:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain8.0.0.0
Processing colorlight_i5.data_mem_grain9:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain9.0.0.0
Processing colorlight_i5.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing colorlight_i5.mem_1:
  Properties: ports=2 bits=12256 rports=1 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6176 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13070 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16517 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14852 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=9, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=16, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_1.0.0.0
Processing colorlight_i5.mem_2:
  Properties: ports=2 bits=12256 rports=1 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6176 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13070 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16517 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14852 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=9, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=16, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_2.0.0.0
Processing colorlight_i5.mem_3:
  Properties: ports=3 bits=12256 rports=2 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=12352 efficiency=33
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=26140 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=33034 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=29704 efficiency=4
    Rule for bram type $__ECP5_DP16KD rejected: requirement 'min efficiency 5' not met.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=8, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=16, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=33, cells=2, acells=1
    Selected rule 1.1 with efficiency 33.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_3.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 1>: mem_3.0.0.1
Processing colorlight_i5.mem_4:
  Properties: ports=3 bits=12256 rports=2 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=12352 efficiency=33
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=26140 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=33034 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=29704 efficiency=4
    Rule for bram type $__ECP5_DP16KD rejected: requirement 'min efficiency 5' not met.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=8, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=16, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=33, cells=2, acells=1
    Selected rule 1.1 with efficiency 33.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_4.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 1>: mem_4.0.0.1
Processing colorlight_i5.rom:
  Properties: ports=1 bits=289760 rports=1 wports=0 dbits=32 abits=14 words=9055
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=161 dwaste=4 bwaste=7200 waste=7200 efficiency=87
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=7200 efficiency=87
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=161 dwaste=4 bwaste=7200 waste=7200 efficiency=87
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=161 dwaste=4 bwaste=7200 waste=7200 efficiency=87
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=161 dwaste=4 bwaste=6350 waste=6350 efficiency=87
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6350 efficiency=87
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1185 dwaste=4 bwaste=14117 waste=14117 efficiency=78
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14117 efficiency=78
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3233 dwaste=0 bwaste=12932 waste=12932 efficiency=73
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12932 efficiency=73
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7329 dwaste=0 bwaste=14658 waste=14658 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14658 efficiency=55
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7329 dwaste=0 bwaste=7329 waste=7329 efficiency=55
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=7329 efficiency=55
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=161 dwaste=4 bwaste=6350 waste=6350 efficiency=87
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1185 dwaste=4 bwaste=14117 waste=14117 efficiency=78
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3233 dwaste=0 bwaste=12932 waste=12932 efficiency=73
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7329 dwaste=0 bwaste=14658 waste=14658 efficiency=55
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7329 dwaste=0 bwaste=7329 waste=7329 efficiency=55
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=161 dwaste=4 bwaste=6350 waste=6350 efficiency=87
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1185 dwaste=4 bwaste=14117 waste=14117 efficiency=78
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3233 dwaste=0 bwaste=12932 waste=12932 efficiency=73
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7329 dwaste=0 bwaste=14658 waste=14658 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7329 dwaste=0 bwaste=7329 waste=7329 efficiency=55
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=55, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=55, cells=32, acells=2
    Efficiency for rule 4.3: efficiency=73, cells=24, acells=3
    Efficiency for rule 4.2: efficiency=78, cells=20, acells=5
    Efficiency for rule 4.1: efficiency=87, cells=18, acells=9
    Efficiency for rule 1.1: efficiency=87, cells=18, acells=18
    Selected rule 4.1 with efficiency 87.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <0 1 0>: rom.0.1.0
      Creating $__ECP5_DP16KD cell at grid position <0 2 0>: rom.0.2.0
      Creating $__ECP5_DP16KD cell at grid position <0 3 0>: rom.0.3.0
      Creating $__ECP5_DP16KD cell at grid position <0 4 0>: rom.0.4.0
      Creating $__ECP5_DP16KD cell at grid position <0 5 0>: rom.0.5.0
      Creating $__ECP5_DP16KD cell at grid position <0 6 0>: rom.0.6.0
      Creating $__ECP5_DP16KD cell at grid position <0 7 0>: rom.0.7.0
      Creating $__ECP5_DP16KD cell at grid position <0 8 0>: rom.0.8.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: rom.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 1 0>: rom.1.1.0
      Creating $__ECP5_DP16KD cell at grid position <1 2 0>: rom.1.2.0
      Creating $__ECP5_DP16KD cell at grid position <1 3 0>: rom.1.3.0
      Creating $__ECP5_DP16KD cell at grid position <1 4 0>: rom.1.4.0
      Creating $__ECP5_DP16KD cell at grid position <1 5 0>: rom.1.5.0
      Creating $__ECP5_DP16KD cell at grid position <1 6 0>: rom.1.6.0
      Creating $__ECP5_DP16KD cell at grid position <1 7 0>: rom.1.7.0
      Creating $__ECP5_DP16KD cell at grid position <1 8 0>: rom.1.8.0
Processing colorlight_i5.sram:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: sram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: sram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: sram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: sram.3.0.0
Processing colorlight_i5.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_10:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_2:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_3:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_4:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_5:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_6:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_7:
  Properties: ports=2 bits=60 rports=1 wports=1 dbits=12 abits=3 words=5
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=507 dwaste=24 bwaste=18372 waste=18372 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=507 dwaste=24 bwaste=18372 waste=18372 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=507 dwaste=24 bwaste=18372 waste=18372 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1019 dwaste=6 bwaste=18372 waste=18372 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2043 dwaste=6 bwaste=18417 waste=18417 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4091 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8187 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16379 dwaste=0 bwaste=16379 waste=16379 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1019 dwaste=6 bwaste=18372 waste=18372 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2043 dwaste=6 bwaste=18417 waste=18417 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4091 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8187 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16379 dwaste=0 bwaste=16379 waste=16379 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1019 dwaste=6 bwaste=18372 waste=18372 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2043 dwaste=6 bwaste=18417 waste=18417 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4091 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8187 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16379 dwaste=0 bwaste=16379 waste=16379 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_8:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_9:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.tag_mem:
  Properties: ports=2 bits=12288 rports=1 wports=1 dbits=24 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6144 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=12, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: tag_mem.0.0.0

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$39950a470e6f73f5d15d839ff0f5389a0cc4a664\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c56999ec35a7f72572507b3567b6fcca90814422\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1b5745d8f15a31664e6963fae78335b47b9145ac\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1eb9e73f2cdc25d60b96fab4dbac412242f2c971\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$543b2c11890730b91b74e97de5f18adf9ba2806c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0b705d71bd14ea007f76ca4d7cbbe55520f4d1a0\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$72dd695ce36289e46f7b5dbd5d4f3725c133bb2b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$19629c0c76c8e7e0ca22ee03b68e71fc3efbfdb4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$dac42b5b2e6f213da901ce3eb95e21dbe3b16e03\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$88981ebda98a0738130232d4597d03e4eb5f6a71\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e05aea555c206dd5c18eeb5ccef764bdcba185f2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$dc29af53593f467c42437e30a00e62081f27381b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$008a3acaa4e16066337c9b0d5867a7962227ad18\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$18aa628976c6f7724c230cd4cdd7ae5f499665dc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$7c0aff92f0295b6280d7556b839a28f50ef0e8d7\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$fd103fc752c07b64267b7691b93f5bfa7ccbe987\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bdbd6917ae6572c7085e80451deb8bc8fb275b7e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0ad59aa1443608f26fa7cfd1bf77efc98e551454\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$16fe731b3f50ea0735fe364dd8a4d52003dfcc34\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing colorlight_i5.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted data FF from read port 0 of colorlight_i5.VexRiscv.RegFilePlugin_regFile: $\VexRiscv.RegFilePlugin_regFile$rdreg[0]
Extracted data FF from read port 1 of colorlight_i5.VexRiscv.RegFilePlugin_regFile: $\VexRiscv.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: VexRiscv.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: VexRiscv.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: VexRiscv.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: VexRiscv.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: VexRiscv.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: VexRiscv.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: VexRiscv.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: VexRiscv.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: VexRiscv.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: VexRiscv.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: VexRiscv.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: VexRiscv.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: VexRiscv.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: VexRiscv.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: VexRiscv.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: VexRiscv.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: VexRiscv.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: VexRiscv.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: VexRiscv.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: VexRiscv.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: VexRiscv.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: VexRiscv.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: VexRiscv.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: VexRiscv.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: VexRiscv.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: VexRiscv.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: VexRiscv.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: VexRiscv.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: VexRiscv.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: VexRiscv.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: VexRiscv.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: VexRiscv.RegFilePlugin_regFile.7.1.1
Processing colorlight_i5.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=0 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage.2.0.0
Processing colorlight_i5.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0
Processing colorlight_i5.storage_10:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=10
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=10
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_10.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_10.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_10.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_10.3.0.0
Processing colorlight_i5.storage_2:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_2.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_2.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_2.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_2.5.0.0
Processing colorlight_i5.storage_3:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_3.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_3.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_3.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_3.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_3.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_3.5.0.0
Processing colorlight_i5.storage_4:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_4.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_4.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_4.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_4.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_4.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_4.5.0.0
Processing colorlight_i5.storage_5:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_5.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_5.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_5.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_5.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_5.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_5.5.0.0
Processing colorlight_i5.storage_6:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=95
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \eth_clocks_ref_clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=95
Extracted data FF from read port 0 of colorlight_i5.storage_6: $\storage_6$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_6.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_6.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_6.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_6.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_6.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: storage_6.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_6.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: storage_6.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_6.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: storage_6.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_6.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: storage_6.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_6.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: storage_6.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: storage_6.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: storage_6.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: storage_6.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: storage_6.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: storage_6.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: storage_6.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: storage_6.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: storage_6.10.1.0
Processing colorlight_i5.storage_7:
  Properties: ports=2 bits=60 rports=1 wports=1 dbits=12 abits=3 words=5
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=11 dwaste=0 bwaste=44 waste=44 efficiency=31
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \eth_clocks_ref_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=44 efficiency=31
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_7.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_7.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_7.2.0.0
Processing colorlight_i5.storage_8:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=95
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \eth_clocks_ref_clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=95
Extracted data FF from read port 0 of colorlight_i5.storage_8: $\storage_8$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_8.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_8.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_8.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_8.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_8.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: storage_8.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_8.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: storage_8.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_8.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: storage_8.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_8.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: storage_8.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_8.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: storage_8.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: storage_8.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: storage_8.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: storage_8.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: storage_8.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: storage_8.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: storage_8.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: storage_8.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: storage_8.10.1.0
Processing colorlight_i5.storage_9:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=10
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=10
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_9.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_9.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_9.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_9.3.0.0

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 162 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$15169 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$15332 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$mem.cc:1133:emulate_transparency$15332 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1133:emulate_transparency$15332 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$mem.cc:1133:emulate_transparency$15332 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$mem.cc:1133:emulate_transparency$15332 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15251 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15258 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15265 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15272 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15279 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15286 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15293 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15300 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15307 ($dffe) from module colorlight_i5.
Adding EN signal on $auto$opt_dff.cc:744:run$13319 ($sdffe) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [1:0], Q = \__main___basesoc_ethmac_sram122_length [1:0]).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 17 unused cells and 1959 unused wires.

4.31.5. Rerunning OPT passes. (Removed registers in this run.)

4.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:682:run$13835 ($sdff) from module colorlight_i5 (D = \__main___basesoc_tx_phase [0], Q = \__main___basesoc_tx_phase [0]).
Handling D = Q on $auto$opt_dff.cc:744:run$16424 ($sdffe) from module colorlight_i5 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16424 ($sdffe) from module colorlight_i5.
Adding EN signal on $auto$opt_dff.cc:682:run$13821 ($sdff) from module colorlight_i5 (D = \__main___basesoc_rx_phase [0], Q = \__main___basesoc_rx_phase [0]).
Handling D = Q on $auto$opt_dff.cc:744:run$16427 ($sdffe) from module colorlight_i5 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16427 ($sdffe) from module colorlight_i5.

4.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2 unused cells and 2 unused wires.

4.31.10. Rerunning OPT passes. (Removed registers in this run.)

4.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.31.15. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 40 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$6702: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13653: { $procmux$11381_CMP $procmux$11376_CMP $procmux$11368_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13592: { $procmux$11132_CMP $procmux$11127_CMP $procmux$11119_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13531: { $procmux$10883_CMP $procmux$10878_CMP $procmux$10870_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13470: { $procmux$10634_CMP $procmux$10629_CMP $procmux$10621_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5843:
      Old ports: A={ 2'00 $flatten\VexRiscv.$procmux$5841_Y [1:0] }, B=4'1011, Y=$flatten\VexRiscv.$procmux$5843_Y
      New ports: A={ 1'0 $flatten\VexRiscv.$procmux$5841_Y [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$5843_Y [3] $flatten\VexRiscv.$procmux$5843_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$5843_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6226:
      Old ports: A=0, B={ 29'00000000000000000000000000000 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [2:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_10
      New ports: A=3'000, B=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [2:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_10 [2:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_10 [31:3] = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6271:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6274:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6446:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6616:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6621:
      Old ports: A={ 1'1 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 1'1 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2:0]
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6683:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6744:
      Old ports: A={ $flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3997_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3997_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1348$3727:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1349$3728:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4052:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4052_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4052_Y [19:11] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4052_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4052_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [19:11] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [10:5] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4510:
      Old ports: A={ \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBus_cmd_ready 2'00 }, Y={ \__main___basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4510_Y [1:0] }
      New ports: A=\VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBus_cmd_ready, Y=\__main___basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4510_Y [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$5481:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5507:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$10508:
      Old ports: A=3'100, B=3'010, Y=$procmux$10508_Y
      New ports: A=2'10, B=2'01, Y=$procmux$10508_Y [2:1]
      New connections: $procmux$10508_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7810:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$7810_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7810_Y [10]
      New connections: $procmux$7810_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8180:
      Old ports: A=2'00, B=2'11, Y=$procmux$8180_Y
      New ports: A=1'0, B=1'1, Y=$procmux$8180_Y [0]
      New connections: $procmux$8180_Y [1] = $procmux$8180_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9628:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$14255 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$14255 [2]
      New connections: $auto$wreduce.cc:454:run$14255 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$9633:
      Old ports: A=11'00000000000, B={ $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5751$1524_Y [10:2] 2'xx }, Y=$procmux$9633_Y
      New ports: A=10'0000000000, B={ $add$/home/juan-t/Descargas/my_bios/ETH_SD_SDRAM_litex/build/gateware/colorlight_i5.v:5751$1524_Y [10:2] 1'x }, Y={ $procmux$9633_Y [10:2] $procmux$9633_Y [0] }
      New connections: $procmux$9633_Y [1] = $procmux$9633_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9685:
      Old ports: A=3'100, B=3'011, Y=$procmux$9685_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$9685_Y [2] $procmux$9685_Y [0] }
      New connections: $procmux$9685_Y [1] = $procmux$9685_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9698:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$14256 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$14256 [0]
      New connections: $auto$wreduce.cc:454:run$14256 [1] = $auto$wreduce.cc:454:run$14256 [0]
    Consolidated identical input bits for $mux cell $procmux$9975:
      Old ports: A=8'11010101, B=8'01010101, Y=$procmux$9975_Y
      New ports: A=1'1, B=1'0, Y=$procmux$9975_Y [7]
      New connections: $procmux$9975_Y [6:0] = 7'1010101
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5845:
      Old ports: A=$flatten\VexRiscv.$procmux$5843_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$5845_Y
      New ports: A={ $flatten\VexRiscv.$procmux$5843_Y [3] $flatten\VexRiscv.$procmux$5843_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$5845_Y [3] $flatten\VexRiscv.$procmux$5845_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$5845_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6446:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/juan-t/Descargas/demo_zephyr_litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4213_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6452:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$7812:
      Old ports: A=$procmux$7810_Y, B=11'10000000000, Y=$procmux$7812_Y
      New ports: A=$procmux$7810_Y [10], B=1'1, Y=$procmux$7812_Y [10]
      New connections: $procmux$7812_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $pmux cell $procmux$9631:
      Old ports: A={ 8'00000000 $auto$wreduce.cc:454:run$14255 [2:0] }, B={ $procmux$9633_Y 11'00000000000 }, Y=\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value
      New ports: A={ 8'00000000 $auto$wreduce.cc:454:run$14255 [2] 1'0 }, B={ $procmux$9633_Y [10:2] $procmux$9633_Y [0] 10'0000000000 }, Y={ \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [10:2] \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [0] }
      New connections: \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [1] = \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 33 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 2 cells.

4.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$14187 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5845_Y [2], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2], rval = 1'1).
Handling const CLK on $memory\mem[0]$16428 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[0]$16428 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[1]$16430 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[1]$16430 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[2]$16432 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[2]$16432 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[3]$16434 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[3]$16434 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[4]$16436 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[4]$16436 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[5]$16438 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[5]$16438 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[6]$16440 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[6]$16440 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[7]$16442 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[7]$16442 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[8]$16444 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[8]$16444 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[9]$16446 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[9]$16446 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[10]$16448 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[10]$16448 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[11]$16450 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[11]$16450 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[12]$16452 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[12]$16452 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[13]$16454 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[13]$16454 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[14]$16456 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[14]$16456 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[15]$16458 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[15]$16458 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[16]$16460 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[16]$16460 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[17]$16462 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[17]$16462 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[18]$16464 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[18]$16464 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[19]$16466 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[19]$16466 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[20]$16468 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[20]$16468 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[21]$16470 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[21]$16470 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[22]$16472 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[22]$16472 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[23]$16474 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[23]$16474 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[24]$16476 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[24]$16476 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[25]$16478 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[25]$16478 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[26]$16480 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[26]$16480 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[27]$16482 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[27]$16482 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[28]$16484 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[28]$16484 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[29]$16486 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[29]$16486 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[30]$16488 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[30]$16488 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[31]$16490 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[31]$16490 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[32]$16492 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[32]$16492 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[33]$16494 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[33]$16494 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[34]$16496 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[34]$16496 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[35]$16498 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[35]$16498 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[36]$16500 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[36]$16500 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[37]$16502 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[37]$16502 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[38]$16504 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[38]$16504 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[39]$16506 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[39]$16506 ($dff) from module colorlight_i5.

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 127 unused wires.

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6621:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$16601:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem$rdmux[0][4][0]$a$16554
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$16554 [2] $memory\mem$rdmux[0][4][0]$a$16554 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$16554 [7:3] $memory\mem$rdmux[0][4][0]$a$16554 [1] } = { 2'01 $memory\mem$rdmux[0][4][0]$a$16554 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$16631:
      Old ports: A=8'00110010, B=8'00110000, Y=$memory\mem$rdmux[0][4][5]$a$16569
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$a$16569 [1]
      New connections: { $memory\mem$rdmux[0][4][5]$a$16569 [7:2] $memory\mem$rdmux[0][4][5]$a$16569 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$16634:
      Old ports: A=8'00110010, B=8'00110011, Y=$memory\mem$rdmux[0][4][5]$b$16570
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][5]$b$16570 [0]
      New connections: $memory\mem$rdmux[0][4][5]$b$16570 [7:1] = 7'0011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$16637:
      Old ports: A=8'00101101, B=8'00110000, Y=$memory\mem$rdmux[0][4][6]$a$16572
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][6]$a$16572 [4] $memory\mem$rdmux[0][4][6]$a$16572 [0] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$16572 [7:5] $memory\mem$rdmux[0][4][6]$a$16572 [3:1] } = { 3'001 $memory\mem$rdmux[0][4][6]$a$16572 [0] $memory\mem$rdmux[0][4][6]$a$16572 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$16640:
      Old ports: A=8'00110110, B=8'00101101, Y=$memory\mem$rdmux[0][4][6]$b$16573
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][6]$b$16573 [1:0]
      New connections: $memory\mem$rdmux[0][4][6]$b$16573 [7:2] = { 3'001 $memory\mem$rdmux[0][4][6]$b$16573 [1:0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$16643:
      Old ports: A=8'00110001, B=8'00110101, Y=$memory\mem$rdmux[0][4][7]$a$16575
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$a$16575 [2]
      New connections: { $memory\mem$rdmux[0][4][7]$a$16575 [7:3] $memory\mem$rdmux[0][4][7]$a$16575 [1:0] } = 7'0011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$16646:
      Old ports: A=8'00100000, B=8'00110000, Y=$memory\mem$rdmux[0][4][7]$b$16576
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$b$16576 [4]
      New connections: { $memory\mem$rdmux[0][4][7]$b$16576 [7:5] $memory\mem$rdmux[0][4][7]$b$16576 [3:0] } = 7'0010000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$16649:
      Old ports: A=8'00110011, B=8'00111010, Y=$memory\mem$rdmux[0][4][8]$a$16578
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][8]$a$16578 [3] $memory\mem$rdmux[0][4][8]$a$16578 [0] }
      New connections: { $memory\mem$rdmux[0][4][8]$a$16578 [7:4] $memory\mem$rdmux[0][4][8]$a$16578 [2:1] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$16652:
      Old ports: A=8'00110010, B=8'00110100, Y=$memory\mem$rdmux[0][4][8]$b$16579
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$b$16579 [2:1]
      New connections: { $memory\mem$rdmux[0][4][8]$b$16579 [7:3] $memory\mem$rdmux[0][4][8]$b$16579 [0] } = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$16655:
      Old ports: A=8'00111010, B=8'00110010, Y=$memory\mem$rdmux[0][4][9]$a$16581
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$16581 [3]
      New connections: { $memory\mem$rdmux[0][4][9]$a$16581 [7:4] $memory\mem$rdmux[0][4][9]$a$16581 [2:0] } = 7'0011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$16658:
      Old ports: A=8'00110010, B=8'00000000, Y=$memory\mem$rdmux[0][4][9]$b$16582
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$b$16582 [1]
      New connections: { $memory\mem$rdmux[0][4][9]$b$16582 [7:2] $memory\mem$rdmux[0][4][9]$b$16582 [0] } = { 2'00 $memory\mem$rdmux[0][4][9]$b$16582 [1] $memory\mem$rdmux[0][4][9]$b$16582 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$16604:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem$rdmux[0][4][0]$b$16555
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$16555 [4] $memory\mem$rdmux[0][4][0]$b$16555 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$16555 [7:5] $memory\mem$rdmux[0][4][0]$b$16555 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$16607:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem$rdmux[0][4][1]$a$16557
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$16557 [5] $memory\mem$rdmux[0][4][1]$a$16557 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$16557 [7:6] $memory\mem$rdmux[0][4][1]$a$16557 [4] $memory\mem$rdmux[0][4][1]$a$16557 [2:0] } = { 1'0 $memory\mem$rdmux[0][4][1]$a$16557 [3] $memory\mem$rdmux[0][4][1]$a$16557 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$16610:
      Old ports: A=8'01000011, B=8'01010000, Y=$memory\mem$rdmux[0][4][1]$b$16558
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$b$16558 [4] $memory\mem$rdmux[0][4][1]$b$16558 [0] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$16558 [7:5] $memory\mem$rdmux[0][4][1]$b$16558 [3:1] } = { 5'01000 $memory\mem$rdmux[0][4][1]$b$16558 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$16613:
      Old ports: A=8'01010101, B=8'00100000, Y=$memory\mem$rdmux[0][4][2]$a$16560
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$16560 [5] $memory\mem$rdmux[0][4][2]$a$16560 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$16560 [7:6] $memory\mem$rdmux[0][4][2]$a$16560 [4:1] } = { 1'0 $memory\mem$rdmux[0][4][2]$a$16560 [0] $memory\mem$rdmux[0][4][2]$a$16560 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$16560 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$16616:
      Old ports: A=8'01100011, B=8'01100001, Y=$memory\mem$rdmux[0][4][2]$b$16561
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$16561 [1]
      New connections: { $memory\mem$rdmux[0][4][2]$b$16561 [7:2] $memory\mem$rdmux[0][4][2]$b$16561 [0] } = 7'0110001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$16619:
      Old ports: A=8'01101001, B=8'01101110, Y=$memory\mem$rdmux[0][4][3]$a$16563
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][3]$a$16563 [1:0]
      New connections: $memory\mem$rdmux[0][4][3]$a$16563 [7:2] = { 5'01101 $memory\mem$rdmux[0][4][3]$a$16563 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$16622:
      Old ports: A=8'01011111, B=8'01110100, Y=$memory\mem$rdmux[0][4][3]$b$16564
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][3]$b$16564 [5] $memory\mem$rdmux[0][4][3]$b$16564 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$16564 [7:6] $memory\mem$rdmux[0][4][3]$b$16564 [4:1] } = { 3'011 $memory\mem$rdmux[0][4][3]$b$16564 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$16564 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$16625:
      Old ports: A=8'01100101, B=8'01110011, Y=$memory\mem$rdmux[0][4][4]$a$16566
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][4]$a$16566 [2:1]
      New connections: { $memory\mem$rdmux[0][4][4]$a$16566 [7:3] $memory\mem$rdmux[0][4][4]$a$16566 [0] } = { 3'011 $memory\mem$rdmux[0][4][4]$a$16566 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$16628:
      Old ports: A=8'01110100, B=8'00100000, Y=$memory\mem$rdmux[0][4][4]$b$16567
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][4]$b$16567 [2]
      New connections: { $memory\mem$rdmux[0][4][4]$b$16567 [7:3] $memory\mem$rdmux[0][4][4]$b$16567 [1:0] } = { 1'0 $memory\mem$rdmux[0][4][4]$b$16567 [2] 1'1 $memory\mem$rdmux[0][4][4]$b$16567 [2] 3'000 }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$16553:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$16554, B=$memory\mem$rdmux[0][4][0]$b$16555, Y=$memory\mem$rdmux[0][3][0]$a$16530
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$16554 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$16554 [2] $memory\mem$rdmux[0][4][0]$a$16554 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$16555 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$16555 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$16530 [5:2] $memory\mem$rdmux[0][3][0]$a$16530 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$16530 [7:6] $memory\mem$rdmux[0][3][0]$a$16530 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$16556:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$16557, B=$memory\mem$rdmux[0][4][1]$b$16558, Y=$memory\mem$rdmux[0][3][0]$b$16531
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$16557 [3] $memory\mem$rdmux[0][4][1]$a$16557 [5] $memory\mem$rdmux[0][4][1]$a$16557 [3] $memory\mem$rdmux[0][4][1]$a$16557 [3] 1'0 }, B={ 2'10 $memory\mem$rdmux[0][4][1]$b$16558 [4] 1'0 $memory\mem$rdmux[0][4][1]$b$16558 [0] }, Y={ $memory\mem$rdmux[0][3][0]$b$16531 [6:3] $memory\mem$rdmux[0][3][0]$b$16531 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$b$16531 [7] $memory\mem$rdmux[0][3][0]$b$16531 [2:1] } = { 2'00 $memory\mem$rdmux[0][3][0]$b$16531 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$16559:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$16560, B=$memory\mem$rdmux[0][4][2]$b$16561, Y=$memory\mem$rdmux[0][3][1]$a$16533
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$16560 [5] $memory\mem$rdmux[0][4][2]$a$16560 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$16560 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][2]$b$16561 [1] 1'1 }, Y={ $memory\mem$rdmux[0][3][1]$a$16533 [5] $memory\mem$rdmux[0][3][1]$a$16533 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$16533 [7:6] $memory\mem$rdmux[0][3][1]$a$16533 [4:3] } = { 1'0 $memory\mem$rdmux[0][3][1]$a$16533 [0] $memory\mem$rdmux[0][3][1]$a$16533 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$16562:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$16563, B=$memory\mem$rdmux[0][4][3]$b$16564, Y=$memory\mem$rdmux[0][3][1]$b$16534
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][3]$a$16563 [1] $memory\mem$rdmux[0][4][3]$a$16563 [1:0] }, B={ $memory\mem$rdmux[0][4][3]$b$16564 [5] 1'1 $memory\mem$rdmux[0][4][3]$b$16564 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$16564 [0] $memory\mem$rdmux[0][4][3]$b$16564 [0] }, Y=$memory\mem$rdmux[0][3][1]$b$16534 [5:0]
      New connections: $memory\mem$rdmux[0][3][1]$b$16534 [7:6] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$16565:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$16566, B=$memory\mem$rdmux[0][4][4]$b$16567, Y=$memory\mem$rdmux[0][3][2]$a$16536
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][4]$a$16566 [1] $memory\mem$rdmux[0][4][4]$a$16566 [2:1] 1'1 }, B={ $memory\mem$rdmux[0][4][4]$b$16567 [2] $memory\mem$rdmux[0][4][4]$b$16567 [2] $memory\mem$rdmux[0][4][4]$b$16567 [2] 2'00 }, Y={ $memory\mem$rdmux[0][3][2]$a$16536 [6] $memory\mem$rdmux[0][3][2]$a$16536 [4] $memory\mem$rdmux[0][3][2]$a$16536 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][2]$a$16536 [7] $memory\mem$rdmux[0][3][2]$a$16536 [5] $memory\mem$rdmux[0][3][2]$a$16536 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$16568:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$16569, B=$memory\mem$rdmux[0][4][5]$b$16570, Y=$memory\mem$rdmux[0][3][2]$b$16537
      New ports: A={ $memory\mem$rdmux[0][4][5]$a$16569 [1] 1'0 }, B={ 1'1 $memory\mem$rdmux[0][4][5]$b$16570 [0] }, Y=$memory\mem$rdmux[0][3][2]$b$16537 [1:0]
      New connections: $memory\mem$rdmux[0][3][2]$b$16537 [7:2] = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$16571:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$16572, B=$memory\mem$rdmux[0][4][6]$b$16573, Y=$memory\mem$rdmux[0][3][3]$a$16539
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$16572 [4] $memory\mem$rdmux[0][4][6]$a$16572 [0] 1'0 $memory\mem$rdmux[0][4][6]$a$16572 [0] }, B={ $memory\mem$rdmux[0][4][6]$b$16573 [1] 1'1 $memory\mem$rdmux[0][4][6]$b$16573 [1:0] }, Y={ $memory\mem$rdmux[0][3][3]$a$16539 [4] $memory\mem$rdmux[0][3][3]$a$16539 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$16539 [7:5] $memory\mem$rdmux[0][3][3]$a$16539 [3] } = { 3'001 $memory\mem$rdmux[0][3][3]$a$16539 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$16574:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$16575, B=$memory\mem$rdmux[0][4][7]$b$16576, Y=$memory\mem$rdmux[0][3][3]$b$16540
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][7]$a$16575 [2] 1'1 }, B={ $memory\mem$rdmux[0][4][7]$b$16576 [4] 2'00 }, Y={ $memory\mem$rdmux[0][3][3]$b$16540 [4] $memory\mem$rdmux[0][3][3]$b$16540 [2] $memory\mem$rdmux[0][3][3]$b$16540 [0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$16540 [7:5] $memory\mem$rdmux[0][3][3]$b$16540 [3] $memory\mem$rdmux[0][3][3]$b$16540 [1] } = 5'00100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$16577:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$16578, B=$memory\mem$rdmux[0][4][8]$b$16579, Y=$memory\mem$rdmux[0][3][4]$a$16542
      New ports: A={ $memory\mem$rdmux[0][4][8]$a$16578 [3] 2'01 $memory\mem$rdmux[0][4][8]$a$16578 [0] }, B={ 1'0 $memory\mem$rdmux[0][4][8]$b$16579 [2:1] 1'0 }, Y=$memory\mem$rdmux[0][3][4]$a$16542 [3:0]
      New connections: $memory\mem$rdmux[0][3][4]$a$16542 [7:4] = 4'0011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$16580:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$16581, B=$memory\mem$rdmux[0][4][9]$b$16582, Y=$memory\mem$rdmux[0][3][4]$b$16543
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$16581 [3] 1'1 }, B={ 1'0 $memory\mem$rdmux[0][4][9]$b$16582 [1] }, Y={ $memory\mem$rdmux[0][3][4]$b$16543 [3] $memory\mem$rdmux[0][3][4]$b$16543 [1] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$16543 [7:4] $memory\mem$rdmux[0][3][4]$b$16543 [2] $memory\mem$rdmux[0][3][4]$b$16543 [0] } = { 2'00 $memory\mem$rdmux[0][3][4]$b$16543 [1] $memory\mem$rdmux[0][3][4]$b$16543 [1] 2'00 }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$16529:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$16530, B=$memory\mem$rdmux[0][3][0]$b$16531, Y=$memory\mem$rdmux[0][2][0]$a$16518
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][0]$a$16530 [5:2] 1'0 $memory\mem$rdmux[0][3][0]$a$16530 [0] }, B={ $memory\mem$rdmux[0][3][0]$b$16531 [6:3] 1'0 $memory\mem$rdmux[0][3][0]$b$16531 [0] $memory\mem$rdmux[0][3][0]$b$16531 [0] }, Y=$memory\mem$rdmux[0][2][0]$a$16518 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$a$16518 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$16532:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$16533, B=$memory\mem$rdmux[0][3][1]$b$16534, Y=$memory\mem$rdmux[0][2][0]$b$16519
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$16533 [0] $memory\mem$rdmux[0][3][1]$a$16533 [5] $memory\mem$rdmux[0][3][1]$a$16533 [2] 1'0 $memory\mem$rdmux[0][3][1]$a$16533 [2:0] }, B={ 1'1 $memory\mem$rdmux[0][3][1]$b$16534 [5:0] }, Y=$memory\mem$rdmux[0][2][0]$b$16519 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$b$16519 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$16535:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$16536, B=$memory\mem$rdmux[0][3][2]$b$16537, Y=$memory\mem$rdmux[0][2][1]$a$16521
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$16536 [6] $memory\mem$rdmux[0][3][2]$a$16536 [4] $memory\mem$rdmux[0][3][2]$a$16536 [2:0] }, B={ 3'010 $memory\mem$rdmux[0][3][2]$b$16537 [1:0] }, Y={ $memory\mem$rdmux[0][2][1]$a$16521 [6] $memory\mem$rdmux[0][2][1]$a$16521 [4] $memory\mem$rdmux[0][2][1]$a$16521 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][1]$a$16521 [7] $memory\mem$rdmux[0][2][1]$a$16521 [5] $memory\mem$rdmux[0][2][1]$a$16521 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$16538:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$16539, B=$memory\mem$rdmux[0][3][3]$b$16540, Y=$memory\mem$rdmux[0][2][1]$b$16522
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$16539 [4] $memory\mem$rdmux[0][3][3]$a$16539 [0] $memory\mem$rdmux[0][3][3]$a$16539 [2:0] }, B={ $memory\mem$rdmux[0][3][3]$b$16540 [4] 1'0 $memory\mem$rdmux[0][3][3]$b$16540 [2] 1'0 $memory\mem$rdmux[0][3][3]$b$16540 [0] }, Y=$memory\mem$rdmux[0][2][1]$b$16522 [4:0]
      New connections: $memory\mem$rdmux[0][2][1]$b$16522 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$16541:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$16542, B=$memory\mem$rdmux[0][3][4]$b$16543, Y=$memory\mem$rdmux[0][2][2]$a$16524
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][4]$a$16542 [3:0] }, B={ $memory\mem$rdmux[0][3][4]$b$16543 [1] $memory\mem$rdmux[0][3][4]$b$16543 [3] 1'0 $memory\mem$rdmux[0][3][4]$b$16543 [1] 1'0 }, Y=$memory\mem$rdmux[0][2][2]$a$16524 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$16524 [7:5] = { 2'00 $memory\mem$rdmux[0][2][2]$a$16524 [4] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$16517:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$16518, B=$memory\mem$rdmux[0][2][0]$b$16519, Y=$memory\mem$rdmux[0][1][0]$a$16512
      New ports: A=$memory\mem$rdmux[0][2][0]$a$16518 [6:0], B=$memory\mem$rdmux[0][2][0]$b$16519 [6:0], Y=$memory\mem$rdmux[0][1][0]$a$16512 [6:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$16512 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$16520:
      Old ports: A=$memory\mem$rdmux[0][2][1]$a$16521, B=$memory\mem$rdmux[0][2][1]$b$16522, Y=$memory\mem$rdmux[0][1][0]$b$16513
      New ports: A={ $memory\mem$rdmux[0][2][1]$a$16521 [6] $memory\mem$rdmux[0][2][1]$a$16521 [4] 1'0 $memory\mem$rdmux[0][2][1]$a$16521 [2:0] }, B={ 1'0 $memory\mem$rdmux[0][2][1]$b$16522 [4:0] }, Y={ $memory\mem$rdmux[0][1][0]$b$16513 [6] $memory\mem$rdmux[0][1][0]$b$16513 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][0]$b$16513 [7] $memory\mem$rdmux[0][1][0]$b$16513 [5] } = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$16523:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$16524, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][1][1]$a$16515
      New ports: A={ 1'0 $memory\mem$rdmux[0][2][2]$a$16524 [4:0] }, B=6'xxxxxx, Y={ $memory\mem$rdmux[0][1][1]$a$16515 [6] $memory\mem$rdmux[0][1][1]$a$16515 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][1]$a$16515 [7] $memory\mem$rdmux[0][1][1]$a$16515 [5] } = { $memory\mem$rdmux[0][1][1]$a$16515 [6] $memory\mem$rdmux[0][1][1]$a$16515 [4] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$16511:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$16512, B=$memory\mem$rdmux[0][1][0]$b$16513, Y=$memory\mem$rdmux[0][0][0]$a$16509
      New ports: A=$memory\mem$rdmux[0][1][0]$a$16512 [6:0], B={ $memory\mem$rdmux[0][1][0]$b$16513 [6] 1'1 $memory\mem$rdmux[0][1][0]$b$16513 [4:0] }, Y=$memory\mem$rdmux[0][0][0]$a$16509 [6:0]
      New connections: $memory\mem$rdmux[0][0][0]$a$16509 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$16514:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$16515, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][0][0]$b$16510
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$16515 [6] $memory\mem$rdmux[0][1][1]$a$16515 [4:0] }, B=6'xxxxxx, Y={ $memory\mem$rdmux[0][0][0]$b$16510 [6] $memory\mem$rdmux[0][0][0]$b$16510 [4:0] }
      New connections: { $memory\mem$rdmux[0][0][0]$b$16510 [7] $memory\mem$rdmux[0][0][0]$b$16510 [5] } = { $memory\mem$rdmux[0][0][0]$b$16510 [6] $memory\mem$rdmux[0][0][0]$b$16510 [4] }
  Optimizing cells in module \colorlight_i5.
Performed a total of 41 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 16 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5.

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 23 unused wires.

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.16. Rerunning OPT passes. (Maybe there is more to do..)

4.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$16553:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$16554 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$16554 [2] $memory\mem$rdmux[0][4][0]$a$16554 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$16554 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$16554 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$16530 [5:2] $memory\mem$rdmux[0][3][0]$a$16530 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$16554 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$16554 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$16554 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$16530 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$16530 [0] = $memory\mem$rdmux[0][4][0]$a$16554 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$16562:
      Old ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$16557 [5] $memory\mem$rdmux[0][4][1]$a$16557 [5] $memory\mem$rdmux[0][4][1]$a$16557 [6] }, B={ $memory\mem$rdmux[0][4][1]$a$16557 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$16557 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$16557 [6] $memory\mem$rdmux[0][4][1]$a$16557 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$16534 [5:0]
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$16557 [5] $memory\mem$rdmux[0][4][1]$a$16557 [5] }, B={ $memory\mem$rdmux[0][4][1]$a$16557 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$16557 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$16557 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$16534 [5:1]
      New connections: $memory\mem$rdmux[0][3][1]$b$16534 [0] = $memory\mem$rdmux[0][4][1]$a$16557 [6]
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\mem$rdreg[0] ($dff) from module colorlight_i5 (D = $memory\mem$rdmux[0][0][0]$b$16510 [7], Q = \builder_csr_bankarray_dat_r [7], rval = 1'0).

4.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.23. Rerunning OPT passes. (Maybe there is more to do..)

4.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.27. Executing OPT_DFF pass (perform DFF optimizations).

4.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.30. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$4b9262a0dae372164511f4036fe3017fe4b262a7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$79d78ea488cca2fbe5f2897dddf67cb5fc19c088\_80_ecp5_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ecp5_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6837da67d26869cb319a1ea5b4b0959858e3500f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ecp5_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$a5f0941832cc861549e29ccafffe20bfdf2e5528\_90_pmux for cells of type $pmux.
Using template $paramod$2d5b58af566bf1651d169573bbef9c74e12a97aa\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$f1fc4bc1d42e857fca43ce0fdd0da6ff25c612c4\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c070559f10e13e2e89a61219720e86aa4414a6e9\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$afd5dba8a212c7808f53e3850a5591fb0ed5c622\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 1457 cells.

4.35.3. Executing OPT_DFF pass (perform DFF optimizations).

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1997 unused cells and 9957 unused wires.

4.35.5. Finished fast OPT passes.

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
No more expansions possible.

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 19023 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.

4.45. Executing ABC pass (technology mapping using ABC).

4.45.1. Extracting gate netlist of module `\colorlight_i5' to `<abc-temp-dir>/input.blif'..
Extracted 13437 gates and 18029 wires to a netlist network with 4590 inputs and 2851 outputs.

4.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    3593.
ABC: Participating nodes from both networks       =    8004.
ABC: Participating nodes from the first network   =    3754. (  70.66 % of nodes)
ABC: Participating nodes from the second network  =    4250. (  79.99 % of nodes)
ABC: Node pairs (any polarity)                    =    3754. (  70.66 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3044. (  57.29 % of names can be moved)
ABC: Total runtime =     0.52 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5302
ABC RESULTS:        internal signals:    10588
ABC RESULTS:           input signals:     4590
ABC RESULTS:          output signals:     2851
Removing temp directory.
Removed 0 unused cells and 11000 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/juan-t/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$cd90509c22e1a603f409cb42f9e09a11dea067ca\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$049e45ccc0bd35c773849237703f487c322c3812\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$cfea1bc217ea46f20b0865417d911a6c847edf68\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$30d5dce11fbcff078274ad9d11a801ce082901e9\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$87d03a3adfeb45c31a27a100630b6aa0c98d2f81\$lut for cells of type $lut.
Using template $paramod$f245950a40b247d18307ffba793b693fd902d228\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$1543709b9b502e663238179f736685723f3e3b6f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$f411fb9448021e77bc819837670e23a3f52812b7\$lut for cells of type $lut.
Using template $paramod$afa0ff56af7609ee21fad85960c19b1289619a00\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$83a094b6fe9fb738dfff353a8cb39fb4b34c4f40\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$533dc9e94c023f544e40fec5fa65920849a96681\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$c64f55e82ebd303e41aa38176c9a09c1aff4e7d5\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$e0765eb4480967e57d2934a866066233e526b733\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$fe6b9140fa8badb9aa0c84263397a986020885c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$10e38158c3a3d5d3853992f5be7ec3e16d355c12\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$506e03709b10468255f3d8819b486cd1340ca5e5\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$f29c63d68a7940869c66a595c809adee66a45a40\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$575415f3cca507f0b14c5755a920bd1178c958fb\$lut for cells of type $lut.
Using template $paramod$162eacaa56f6f80a5a27551a5f2071c174364807\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$f6899416e59daf273682e89630b1959866f1fa51\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$6a0b1528d24c2d11f4545c306e43782f2aea729d\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$39a17684f8c6b69cc455a5efe8715f467de3efbe\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$2d07b55acd6c8b0377ed0524bca7bf0f1681bbf8\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$5f48ad649bbcbc331a1133ae5b554b51145bf970\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$9656626f73e6d73c709397c21971e3c0fb7729de\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$fc24c71b99865a32158914ff2ac6cdcf1b6a0cff\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$1389a8ce8f6bec928f82c00860576ac728c85162\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$0b0c7b4c6357aed32eb6e0c26b5bf2b9428803c9\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$4075bdf9fd352c939259236af1c2afecae3c9908\$lut for cells of type $lut.
Using template $paramod$51b3f81f30982f17e4b63099502bfecb18f039a6\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$a1128304cb11e508a48199f7864ccbb82a7d5dc2\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$cb2c426079712a22d90e9c5459fc1762b030e749\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$e54349d9a634ecff5f53629ed023a0262d334efb\$lut for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$b0c7df3c502004db68ab223d871fcf41552e2cd7\$lut for cells of type $lut.
Using template $paramod$ddc1f40e93596e76d4cb772aee0d791363f29ee6\$lut for cells of type $lut.
Using template $paramod$65d914203abbcba47c9c2d726de80021b0ba7656\$lut for cells of type $lut.
Using template $paramod$b28ad0a27059557b01785deaef15357fa5497b9a\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$eae2b49401a5d9cb17149c7df6bd849c10330d24\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$e934450d1f15bbc679ac1acba381bae905452a7f\$lut for cells of type $lut.
Using template $paramod$f8e1bdecd38a1f2a88371fc52b96bff86506a2c7\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod$51d6205441b7d641e242d208aef472b69fd7087e\$lut for cells of type $lut.
Using template $paramod$53c4f58c2afca0de034cc4be4e3ff6f7b4f6e927\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$633ae299df262467973f925d88826d85d4a12fb4\$lut for cells of type $lut.
Using template $paramod$6d1ca4b7b444de3493fee9b55e06e9885566b0b6\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$8ed92e7843cb22ca2c42f03247c267b9da05e8af\$lut for cells of type $lut.
Using template $paramod$ce56cc6bca0132a7bfe03e4a294d17239cd8d1fa\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$1de44515684aa8aea9bdebdc5793069f38e4f9c5\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b6996725d9b9718a150afef3149685bc68462426\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$ef02ea28c4f9766a22068d6502e87f79cf2d9131\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$ac6fd02ae68c8a0de57536eaec5ffb74f1ae8570\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod$5f8edc68c18e38cafe34e9f11986a3aa4fa61b40\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$c6af2d6a77d733aada4ec33ecd1fe0da34adce8b\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$08ab378730ffd1cbf10bf22728542862ea9edf1d\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$36d45b81a385db1288ea7fa1afc7f85ff749786d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$9f2f146893d269900bb68ba0244b254b88c2c459\$lut for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod$5d4bbc547f1862bddcd7181b7e7075c0f4f2cc0b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$1d6d21748ce627ef7b623e61422a9890ab87bc42\$lut for cells of type $lut.
Using template $paramod$469786be7bd8b40efa47d8a6f9422ebb1f464a88\$lut for cells of type $lut.
Using template $paramod$8e0383e91d17a7fabdbf348f7476dc4ca9a49795\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$f1fa79be6816572361f5c70f0ef5162beaa2b748\$lut for cells of type $lut.
Using template $paramod$1defcde2651b9293b25dc8313a52210a02d52398\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$edb82a92dc3321d9bf2f2fccfe9e88bba258d607\$lut for cells of type $lut.
Using template $paramod$e856f6af4132f2ee9d4980afecb67ed58ab1c46f\$lut for cells of type $lut.
Using template $paramod$e248291670c00115763480598e06a874c14498d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$65fad8f067acfc4846c480dcf1490e6eba118496\$lut for cells of type $lut.
Using template $paramod$904f1dc9798e81709aad21bfe77160d17b1ac9e4\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$9415793d11da13e6e31bd5c3185d474de67116f9\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$2bc4db8bd4fb8d056f72dd182e27de9a154d9eee\$lut for cells of type $lut.
Using template $paramod$c9feeab30a55c28e348e95d2143036216aa309a7\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$812d6fc36e110e5dddfe0998e45231ba0e361a1c\$lut for cells of type $lut.
Using template $paramod$287fc40df277be5303029e92cf8599a6aab4ddf0\$lut for cells of type $lut.
Using template $paramod$f2f231183ba9d654dd321b03486d4d721d8c2106\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$8722d7b6fcc1b120cb8ba9bf94b1b3aaa116eac4\$lut for cells of type $lut.
Using template $paramod$c28567469ea66f93bb992c5b70c6e74beb4a0a83\$lut for cells of type $lut.
Using template $paramod$bfe3df1490ce2a67018a37ea7e68a937a820e993\$lut for cells of type $lut.
Using template $paramod$6d14a2e3896cbcc457a092979b1e1ffe8c61e295\$lut for cells of type $lut.
Using template $paramod$6f9324703e8fcc3b6df2bc2bec54ec19a446ae96\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$a0907ee66b3c2950dda59d5b3f510f3508be2138\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$d5bc377b88c0f8ac2d6060dad74e6459119a76c2\$lut for cells of type $lut.
Using template $paramod$e7fa813675354f20c694ab2d4d9ecca5b21f170c\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$61090ad81dea60f9d293b0587a5910e1feb62ffa\$lut for cells of type $lut.
Using template $paramod$5685833deb7a1113d516d214d6ae4bd4024ab19f\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$0d8fccf38796fd6c8e6b01e05e3418fdbf20592d\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$a9b2396415ced20ea14d08f9d7eb90481a54eacf\$lut for cells of type $lut.
Using template $paramod$d82170573638f2b48467106a192389d93195ba1e\$lut for cells of type $lut.
Using template $paramod$846726f4e6e79151412d42508908466767f7aa53\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod$ef8976b97b3b5198dbe3c0741239bec25f17dd3e\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$79d6f3e6eb08d18dd4ba3d4f15460522ccd0803e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$a79afdf1794fe3cedbe94cbfd80a144b169fb64c\$lut for cells of type $lut.
Using template $paramod$e6d292e8a120b103bbc95c1207cef4ffaf5bbea9\$lut for cells of type $lut.
Using template $paramod$0edc01d89022505ca0b72f6b332509c1e10d8aa6\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$5cade78f60282e349e92a5fab479b2b067711aa0\$lut for cells of type $lut.
Using template $paramod$6cb7ed46ee69032d46271316e9c0b5fc5024bb08\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$bce7a2967dbee27a571be27bd222865849844a64\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$e332cff882edd417f410bab5fe07a0f88572cce3\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$7caa042e1299faef928ef59a7e0d21fba4d94ea4\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$1b81d40c115bc498ad5bbae451da47e08fe624df\$lut for cells of type $lut.
Using template $paramod$c99b837b8618b43c63acd6ef6d4a6b609b30b8f6\$lut for cells of type $lut.
Using template $paramod$76897d59d3684a8bad1f7017ba569cfbb6834f22\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$f075b97e698d2342458942e0e678df36c1af7625\$lut for cells of type $lut.
Using template $paramod$b1b880502bfa3fc978e43850c30eddf3ec27e75c\$lut for cells of type $lut.
Using template $paramod$2a996083c6035dc8b680c1e1086962b641fd100a\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$cd4823fe19535352d802406e7a417b84317228a0\$lut for cells of type $lut.
Using template $paramod$fd6a9ac70fc96089511a2eab366d13ec92b537f5\$lut for cells of type $lut.
Using template $paramod$28b69c8558cad1e74c819ceee67e048e0d047e11\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$c39b4ae3eed03ff4e0ef2a41844cc5ea3df00d09\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$03dfc698b8eb3f4d57ddb5ce465d5a94918d434b\$lut for cells of type $lut.
Using template $paramod$2f8392bd8617d58f2aaf56847d0a2b31664a34c2\$lut for cells of type $lut.
Using template $paramod$755342452acf51d641e80f024640ef11a9e40c41\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$772fc6c941786fcec1f4ace22f290d2aeeea4125\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101000 for cells of type $lut.
Using template $paramod$97ff724b2ef897ee5afab2f681d34008092e33ac\$lut for cells of type $lut.
Using template $paramod$332fa40c56aff3007be704dee14bc36042d05721\$lut for cells of type $lut.
Using template $paramod$ace0e3401da1abdc9a7517d111223cceb134e549\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$2d14fa563a843610b55aa8ab84aac80865867ee4\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$7f8c1e083929502ef137736f54435c7ebf8aab7d\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$40eab3620593a3b2f4077e8dd1960b286b13e1b5\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$59e0361c072c72e5fbdb92fcae6fce5dfa6994b7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$ec8f389d3b0c4ac15bc66a5f07b2ffe4e8f89d74\$lut for cells of type $lut.
Using template $paramod$1bd45ba343b20df289b3bdd7338670c3cba77ade\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$aa0b63eebc1f5da2b4b8ab8f00ad4e04f6c83856\$lut for cells of type $lut.
Using template $paramod$dcc48e08dba2ea3d6a65efaf400a53b63ff3b0e5\$lut for cells of type $lut.
Using template $paramod$49d4819a6f72624d2bd9470a77ab4da1701f4a48\$lut for cells of type $lut.
Using template $paramod$b00f453fcf70c4c06b1a678153367d3ddd6cb7fd\$lut for cells of type $lut.
Using template $paramod$04d4a3c4571896e6e69feea04e91bfb8e9706556\$lut for cells of type $lut.
Using template $paramod$30caa5615ac52efdf43dfbf1b1a633232eb131b1\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$1b4aa9bdcce0c6138f6ae34e7b1f8c11d76d238a\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod$b96d148499bd08d4786266747c30c7c2e155261e\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$99b2447133bb40974620a795a53cba1c39001aad\$lut for cells of type $lut.
Using template $paramod$39ec38bdb147d11722a0b901766727864e5e494d\$lut for cells of type $lut.
Using template $paramod$7685c86a1168fa0f55deb7b434018957c380e3df\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$f93e51c9c388b262dfc09811f8cd57dd4d59003e\$lut for cells of type $lut.
Using template $paramod$c4c56f1e4379d7edc5a6376dce11b48e46bee562\$lut for cells of type $lut.
Using template $paramod$395ecdb4502a3bd832331c73924a47c851e8aefe\$lut for cells of type $lut.
Using template $paramod$73cf3a83f5d97e0af4d9a0578fcff8fcd3de915e\$lut for cells of type $lut.
Using template $paramod$8e09ae0f3894a54b87ecb53de820abd774dfdf0d\$lut for cells of type $lut.
Using template $paramod$4d840c4997357eefb0272c5662a47cfa4d767b6f\$lut for cells of type $lut.
Using template $paramod$9157f01e13106daaeca2ba1e383bcf966de25dd6\$lut for cells of type $lut.
Using template $paramod$824dae0896675e5c1b82188e3cb97740bcfee1bb\$lut for cells of type $lut.
Using template $paramod$954f3d6511ef9316d94192dcb7b948f8e3e68d0e\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$ce8ebe32de560df994992fbe82e19f745f923921\$lut for cells of type $lut.
Using template $paramod$16985e1706243a019d93daf9cca618b30aa25f6c\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$642f06228dc15edb0a83881610c99770e671845f\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$e61f54a3601952894dfccf17d8d971ee721aab8e\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$5b824c2b37c4fa9a7da2ea6dfd5ca8125540124b\$lut for cells of type $lut.
Using template $paramod$1c052000e8ad12406adbf80cc38088f95b296a56\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$d0fe7556ef6223c467da0bfe5c6e9cca5c3fc0e5\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$c4f4466a4c376f1224d76daef49eae98bcd84ffc\$lut for cells of type $lut.
Using template $paramod$a2280512f80c783e53ab598de7cc957e97033112\$lut for cells of type $lut.
No more expansions possible.

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57051.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57813.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58924.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58918.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58902.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58048.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58681.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58054.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58891.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58889.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58885.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58883.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58888.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60033.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58892.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58886.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58880.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58663.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60168.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60168.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56913.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58705.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56788.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56885.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56894.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56908.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56927.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56926.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57052.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57297.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57432.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57067.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57505.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57724.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57733.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57813.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57820.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57820.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58034.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57937.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58690.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60868.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58408.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57306.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58605.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58654.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58657.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58672.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58672.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58657.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58687.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58693.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58919.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57741.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60029.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59184.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60063.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60433.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59299.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59303.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59345.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59455.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59184.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59199.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60131.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59572.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59588.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59709.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59744.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59731.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60031.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60032.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$56889.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60031.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60050.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60035.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60047.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60037.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60058.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60075.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60081.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60058.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59564.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60125.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60168.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60168.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60186.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60187.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60190.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60191.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60201.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57739.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57751.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60443.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57045.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60681.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59475.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59499.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59520.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57969.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61044.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61060.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61130.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61130.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61174.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61177.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61296.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61285.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61311.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61344.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61407.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61432.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$59596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$57740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61651.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61651.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58654.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$58648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61678.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$60171.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61718.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$56692$auto$blifparse.cc:515:parse_blif$61754.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
Removed 0 unused cells and 11749 unused wires.

4.48. Executing AUTONAME pass.
Renamed 266246 objects in module colorlight_i5 (129 iterations).

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.49.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.50. Printing statistics.

=== colorlight_i5 ===

   Number of wires:               7905
   Number of wire bits:          38863
   Number of public wires:        7905
   Number of public wire bits:   38863
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12200
     CCU2C                         436
     DP16KD                         44
     EHXPLLL                         1
     L6MUX21                       255
     LUT4                         6565
     MULT18X18D                      4
     ODDRX1F                         1
     PDPW16KD                        9
     PFUMX                        1102
     TRELLIS_DPR16X4               107
     TRELLIS_FF                   3642
     TRELLIS_IO                     34

4.51. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

End of script. Logfile hash: 541d8e872e, CPU: user 39.19s system 0.85s, MEM: 1833.49 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/juan-t/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 22% 8x techmap (10 sec), 17% 32x opt_clean (7 sec), ...
