# End time: 12:56:27 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_addition_3ea30dfc82ce38bba50ad048abd54b9f73f89424/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.sub1_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/sub1_tb/runner_cfg="active python runner : true,enabled_test_cases : test_addition,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.sub1_tb.test_addition_3ea30dfc82ce38bba50ad048abd54b9f73f89424/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:27 on Feb 03,2023
# ** Warning: Design size of 23611 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             0 ps - default              -    INFO - Applaying stimuli (sub1_tb.vhd:105)
#         10000 ps - default              -    INFO - Checking addition (sub1_tb.vhd:68)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
