// Seed: 2122187960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  assign id_2 = id_1;
  always @(posedge 1) begin : LABEL_0
    disable id_7;
  end
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  wand  id_2,
    output tri   id_3,
    input  uwire id_4,
    output uwire id_5,
    output tri1  id_6,
    input  wor   id_7
    , id_10,
    output uwire id_8
);
  wire id_11 = id_10[1];
  xor primCall (id_1, id_11, id_2, id_7, id_0, id_10, id_4);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
