<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/nxp/MKW41Z4/XCVR/fsl_xcvr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_c906d6db83df2060efb38228207fab0d.html">nxp</a></li><li class="navelem"><a class="el" href="dir_8b98d17ccf2fe8cc6adad902cbfd3b46.html">MKW41Z4</a></li><li class="navelem"><a class="el" href="dir_e2509f869830877cd7aa18faaf019976.html">XCVR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fsl_xcvr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fsl__xcvr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015, Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2016-2017 NXP.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *   list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *   other materials provided with the distribution.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *   contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *   software without specific prior written permission.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _FSL_XCVR_H_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* clang-format off */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define _FSL_XCVR_H_</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* clang-format on */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="fsl__device__registers_8h.html">fsl_device_registers.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="fsl__xcvr__trim_8h.html">fsl_xcvr_trim.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if gMWS_UseCoexistence_d</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;MWS.h&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* gMWS_UseCoexistence_d */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * Definitions</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* KW4xZ/KW3xZ/KW2xZ Radio type */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga05fa3015c1897a9ab5cd88c9f800f91a">   52</a></span>&#160;<span class="preprocessor">#define RADIO_IS_GEN_2P0  (1)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* Default RF OSC definition. Allows for compile time clock frequency definition */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef CLOCK_MAIN</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if RF_OSC_26MHZ == 1</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define CLOCK_MAIN (EXT_CLK_26_MHZ) </span><span class="comment">/* See ext_clock_config_t for this value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga70107c55878e8e68c50beb21bfc1de09">   61</a></span>&#160;<span class="preprocessor">#define CLOCK_MAIN (EXT_CLK_32_MHZ) </span><span class="comment">/* See ext_clock_config_t for this value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RF_OSC_26MHZ == 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CLOCK_MAIN */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group__xcvr.html#gad96f0f6e6c744e4461757c14e47cd174">   65</a></span>&#160;<span class="preprocessor">#define TBD_ZERO                (0)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga961f2a8c7c1956975c4ce5f4eb33bf7b">   66</a></span>&#160;<span class="preprocessor">#define FSL_XCVR_DRIVER_VERSION (MAKE_VERSION(0, 1, 0))</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga9e53435dd61e53af6902331976991c03">   68</a></span>&#160;<span class="preprocessor">#define B0(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; 0)) &amp; 0xFFU)</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaa487c38820f9a4753fdd5d9345387d6f">   69</a></span>&#160;<span class="preprocessor">#define B1(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; 8)) &amp; 0xFF00U)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga5d1e5350411322b0c7483df4d40d7dd6">   70</a></span>&#160;<span class="preprocessor">#define B2(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; 16)) &amp; 0xFF0000U)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__xcvr.html#gad36bbcacd0bc887427cca245e6cf90ba">   71</a></span>&#160;<span class="preprocessor">#define B3(x)   (((uint32_t)(((uint32_t)(x)) &lt;&lt; 24)) &amp; 0xFF000000U)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaea7ec693bbfbf2452c387a043ecdca82">   73</a></span>&#160;<span class="preprocessor">#define USE_DEFAULT_PRE_REF             (0)</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga0e1ad2277511b306440da1e1595f88f3">   74</a></span>&#160;<span class="preprocessor">#define TRIM_BBA_DCOC_DAC_AT_INIT       (1)</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga549ab42d9a9e1ffd01ecfabec608b428">   75</a></span>&#160;<span class="preprocessor">#define PRESLOW_ENA                     (1)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* GEN3 TSM defines */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* TSM timings initializations for Gen3 radio */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* NOTE: These timings are stored in 32MHz or 26MHz &quot;baseline&quot; settings, selected by conditional compile below */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* The init structures for 32Mhz and 26MHz are made identical to allow the same code in fsl_xcvr.c to apply the */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* settings for all radio generations. The Gen2 radio init value storage had a different structure so this preserves compatibility */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#if RF_OSC_26MHZ == 1</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define TSM_TIMING00init  (0x6d006f00U) </span><span class="comment">/* (bb_ldo_hf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define TSM_TIMING01init  (0x6d006f00U) </span><span class="comment">/* (bb_ldo_adcdac_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define TSM_TIMING02init  (0x6d00ffffU) </span><span class="comment">/* (bb_ldo_bba_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define TSM_TIMING03init  (0x6d006f00U) </span><span class="comment">/* (bb_ldo_pd_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define TSM_TIMING04init  (0x6d006f00U) </span><span class="comment">/* (bb_ldo_fdbk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define TSM_TIMING05init  (0x6d006f00U) </span><span class="comment">/* (bb_ldo_vcolo_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define TSM_TIMING06init  (0x6d006f00U) </span><span class="comment">/* (bb_ldo_vtref_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define TSM_TIMING07init  (0x05000500U) </span><span class="comment">/* (bb_ldo_fdbk_bleed_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define TSM_TIMING08init  (0x03000300U) </span><span class="comment">/* (bb_ldo_vcolo_bleed_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define TSM_TIMING09init  (0x03000300U) </span><span class="comment">/* (bb_ldo_vcolo_fastcharge_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define TSM_TIMING10init  (0x6d036f03U) </span><span class="comment">/* (bb_xtal_pll_ref_clk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define TSM_TIMING11init  (0xffff6f03U) </span><span class="comment">/* (bb_xtal_dac_ref_clk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define TSM_TIMING12init  (0x6d03ffffU) </span><span class="comment">/* (rxtx_auxpll_vco_ref_clk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define TSM_TIMING13init  (0x18004c00U) </span><span class="comment">/* (sy_vco_autotune_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define TSM_TIMING14init  (0x6d356863U) </span><span class="comment">/* (sy_pd_cycle_slip_ld_ft_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define TSM_TIMING15init  (0x6d036f03U) </span><span class="comment">/* (sy_vco_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define TSM_TIMING16init  (0x6d20ffffU) </span><span class="comment">/* (sy_lo_rx_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define TSM_TIMING17init  (0xffff6f58U) </span><span class="comment">/* (sy_lo_tx_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define TSM_TIMING18init  (0x6d056f05U) </span><span class="comment">/* (sy_divn_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define TSM_TIMING19init  (0x18034c03U) </span><span class="comment">/* (sy_pd_filter_charge_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define TSM_TIMING20init  (0x6d036f03U) </span><span class="comment">/* (sy_pd_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define TSM_TIMING21init  (0x6d046f04U) </span><span class="comment">/* (sy_lo_divn_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define TSM_TIMING22init  (0x6d04ffffU) </span><span class="comment">/* (sy_lo_rx_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define TSM_TIMING23init  (0xffff6f04U) </span><span class="comment">/* (sy_lo_tx_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define TSM_TIMING24init  (0x18004c00U) </span><span class="comment">/* (sy_divn_cal_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define TSM_TIMING25init  (0x6d21ffffU) </span><span class="comment">/* (rx_lna_mixer_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define TSM_TIMING26init  (0xffff6e58U) </span><span class="comment">/* (tx_pa_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define TSM_TIMING27init  (0x6d24ffffU) </span><span class="comment">/* (rx_adc_i_q_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define TSM_TIMING28init  (0x2524ffffU) </span><span class="comment">/* (rx_adc_reset_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define TSM_TIMING29init  (0x6d22ffffU) </span><span class="comment">/* (rx_bba_i_q_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define TSM_TIMING30init  (0x6d24ffffU) </span><span class="comment">/* (rx_bba_pdet_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define TSM_TIMING31init  (0x6d23ffffU) </span><span class="comment">/* (rx_bba_tza_dcoc_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define TSM_TIMING32init  (0x6d21ffffU) </span><span class="comment">/* (rx_tza_i_q_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define TSM_TIMING33init  (0x6d24ffffU) </span><span class="comment">/* (rx_tza_pdet_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define TSM_TIMING34init  (0x6d076f07U) </span><span class="comment">/* (pll_dig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define TSM_TIMING35init  (0xffff6f5fU) </span><span class="comment">/* (tx_dig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define TSM_TIMING36init  (0x6d6affffU) </span><span class="comment">/* (rx_dig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define TSM_TIMING37init  (0x6b6affffU) </span><span class="comment">/* (rx_init) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define TSM_TIMING38init  (0x6d0e6f42U) </span><span class="comment">/* (sigma_delta_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define TSM_TIMING39init  (0x6d6affffU) </span><span class="comment">/* (rx_phy_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define TSM_TIMING40init  (0x6d2affffU) </span><span class="comment">/* (dcoc_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define TSM_TIMING41init  (0x2b2affffU) </span><span class="comment">/* (dcoc_init) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define TSM_TIMING42init  (0xffffffffU) </span><span class="comment">/* (sar_adc_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define TSM_TIMING43init  (0xffffffffU) </span><span class="comment">/* (tsm_spare0_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TSM_TIMING44init  (0xffffffffU) </span><span class="comment">/* (tsm_spare1_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TSM_TIMING45init  (0xffffffffU) </span><span class="comment">/* (tsm_spare2_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define TSM_TIMING46init  (0xffffffffU) </span><span class="comment">/* (tsm_spare3_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define TSM_TIMING47init  (0xffffffffU) </span><span class="comment">/* (gpio0_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define TSM_TIMING48init  (0xffffffffU) </span><span class="comment">/* (gpio1_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define TSM_TIMING49init  (0xffffffffU) </span><span class="comment">/* (gpio2_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define TSM_TIMING50init  (0xffffffffU) </span><span class="comment">/* (gpio3_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define TSM_TIMING51init  (0x6d03ffffU) </span><span class="comment">/* (rxtx_auxpll_bias_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define TSM_TIMING52init  (0x1b06ffffU) </span><span class="comment">/* (rxtx_auxpll_fcal_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define TSM_TIMING53init  (0x6d03ffffU) </span><span class="comment">/* (rxtx_auxpll_lf_pd_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define TSM_TIMING54init  (0x1b03ffffU) </span><span class="comment">/* (rxtx_auxpll_pd_lf_filter_charge_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define TSM_TIMING55init  (0x6d24ffffU) </span><span class="comment">/* (rxtx_auxpll_adc_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define TSM_TIMING56init  (0x6d24ffffU) </span><span class="comment">/* (rxtx_auxpll_dig_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define TSM_TIMING57init  (0x1a03ffffU) </span><span class="comment">/* (rxtx_rccal_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define TSM_TIMING58init  (0xffff6f03U) </span><span class="comment">/* (tx_hpm_dac_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define END_OF_SEQinit    (0x6d6c6f67U) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define TX_RX_ON_DELinit  (0x00008a86U) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define TX_RX_SYNTH_init  (0x00002318U) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define TSM_TIMING00init  (0x69006f00U) </span><span class="comment">/* (bb_ldo_hf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define TSM_TIMING01init  (0x69006f00U) </span><span class="comment">/* (bb_ldo_adcdac_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define TSM_TIMING02init  (0x6900ffffU) </span><span class="comment">/* (bb_ldo_bba_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define TSM_TIMING03init  (0x69006f00U) </span><span class="comment">/* (bb_ldo_pd_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define TSM_TIMING04init  (0x69006f00U) </span><span class="comment">/* (bb_ldo_fdbk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define TSM_TIMING05init  (0x69006f00U) </span><span class="comment">/* (bb_ldo_vcolo_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define TSM_TIMING06init  (0x69006f00U) </span><span class="comment">/* (bb_ldo_vtref_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define TSM_TIMING07init  (0x05000500U) </span><span class="comment">/* (bb_ldo_fdbk_bleed_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define TSM_TIMING08init  (0x03000300U) </span><span class="comment">/* (bb_ldo_vcolo_bleed_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define TSM_TIMING09init  (0x03000300U) </span><span class="comment">/* (bb_ldo_vcolo_fastcharge_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define TSM_TIMING10init  (0x69036f03U) </span><span class="comment">/* (bb_xtal_pll_ref_clk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define TSM_TIMING11init  (0xffff6f03U) </span><span class="comment">/* (bb_xtal_dac_ref_clk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define TSM_TIMING12init  (0x6903ffffU) </span><span class="comment">/* (rxtx_auxpll_vco_ref_clk_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define TSM_TIMING13init  (0x18004c00U) </span><span class="comment">/* (sy_vco_autotune_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define TSM_TIMING14init  (0x69316863U) </span><span class="comment">/* (sy_pd_cycle_slip_ld_ft_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define TSM_TIMING15init  (0x69036f03U) </span><span class="comment">/* (sy_vco_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define TSM_TIMING16init  (0x691cffffU) </span><span class="comment">/* (sy_lo_rx_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define TSM_TIMING17init  (0xffff6f58U) </span><span class="comment">/* (sy_lo_tx_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define TSM_TIMING18init  (0x69056f05U) </span><span class="comment">/* (sy_divn_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define TSM_TIMING19init  (0x18034c03U) </span><span class="comment">/* (sy_pd_filter_charge_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define TSM_TIMING20init  (0x69036f03U) </span><span class="comment">/* (sy_pd_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define TSM_TIMING21init  (0x69046f04U) </span><span class="comment">/* (sy_lo_divn_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define TSM_TIMING22init  (0x6904ffffU) </span><span class="comment">/* (sy_lo_rx_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define TSM_TIMING23init  (0xffff6f04U) </span><span class="comment">/* (sy_lo_tx_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define TSM_TIMING24init  (0x18004c00U) </span><span class="comment">/* (sy_divn_cal_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define TSM_TIMING25init  (0x691dffffU) </span><span class="comment">/* (rx_lna_mixer_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define TSM_TIMING26init  (0xffff6e58U) </span><span class="comment">/* (tx_pa_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define TSM_TIMING27init  (0x6920ffffU) </span><span class="comment">/* (rx_adc_i_q_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define TSM_TIMING28init  (0x2120ffffU) </span><span class="comment">/* (rx_adc_reset_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define TSM_TIMING29init  (0x691effffU) </span><span class="comment">/* (rx_bba_i_q_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define TSM_TIMING30init  (0x6920ffffU) </span><span class="comment">/* (rx_bba_pdet_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define TSM_TIMING31init  (0x691fffffU) </span><span class="comment">/* (rx_bba_tza_dcoc_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define TSM_TIMING32init  (0x691dffffU) </span><span class="comment">/* (rx_tza_i_q_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define TSM_TIMING33init  (0x6920ffffU) </span><span class="comment">/* (rx_tza_pdet_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define TSM_TIMING34init  (0x69076f07U) </span><span class="comment">/* (pll_dig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define TSM_TIMING35init  (0xffff6f5fU) </span><span class="comment">/* (tx_dig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define TSM_TIMING36init  (0x6966ffffU) </span><span class="comment">/* (rx_dig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define TSM_TIMING37init  (0x6766ffffU) </span><span class="comment">/* (rx_init) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define TSM_TIMING38init  (0x690e6f42U) </span><span class="comment">/* (sigma_delta_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define TSM_TIMING39init  (0x6966ffffU) </span><span class="comment">/* (rx_phy_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define TSM_TIMING40init  (0x6926ffffU) </span><span class="comment">/* (dcoc_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define TSM_TIMING41init  (0x2726ffffU) </span><span class="comment">/* (dcoc_init) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define TSM_TIMING42init  (0xffffffffU) </span><span class="comment">/* (sar_adc_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define TSM_TIMING43init  (0xffffffffU) </span><span class="comment">/* (tsm_spare0_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define TSM_TIMING44init  (0xffffffffU) </span><span class="comment">/* (tsm_spare1_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define TSM_TIMING45init  (0xffffffffU) </span><span class="comment">/* (tsm_spare2_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define TSM_TIMING46init  (0xffffffffU) </span><span class="comment">/* (tsm_spare3_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define TSM_TIMING47init  (0xffffffffU) </span><span class="comment">/* (gpio0_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define TSM_TIMING48init  (0xffffffffU) </span><span class="comment">/* (gpio1_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define TSM_TIMING49init  (0xffffffffU) </span><span class="comment">/* (gpio2_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define TSM_TIMING50init  (0xffffffffU) </span><span class="comment">/* (gpio3_trig_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define TSM_TIMING51init  (0x6903ffffU) </span><span class="comment">/* (rxtx_auxpll_bias_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define TSM_TIMING52init  (0x1706ffffU) </span><span class="comment">/* (rxtx_auxpll_fcal_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define TSM_TIMING53init  (0x6903ffffU) </span><span class="comment">/* (rxtx_auxpll_lf_pd_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define TSM_TIMING54init  (0x1703ffffU) </span><span class="comment">/* (rxtx_auxpll_pd_lf_filter_charge_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define TSM_TIMING55init  (0x6920ffffU) </span><span class="comment">/* (rxtx_auxpll_adc_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define TSM_TIMING56init  (0x6920ffffU) </span><span class="comment">/* (rxtx_auxpll_dig_buf_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define TSM_TIMING57init  (0x1a03ffffU) </span><span class="comment">/* (rxtx_rccal_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define TSM_TIMING58init  (0xffff6f03U) </span><span class="comment">/* (tx_hpm_dac_en) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define END_OF_SEQinit    (0x69686f67U) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define TX_RX_ON_DELinit  (0x00008a86U) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define TX_RX_SYNTH_init  (0x00002318U) </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RF_OSC_26MHZ == 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define AUX_PLL_DELAY       (0)</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* TSM bitfield shift and value definitions */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define TX_DIG_EN_ASSERT    (95) </span><span class="comment">/* Assertion time for TX_DIG_EN, used in mode specific settings */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define ZGBE_TX_DIG_EN_ASSERT (TX_DIG_EN_ASSERT - 1) </span><span class="comment">/* Zigbee TX_DIG_EN must assert 1 tick sooner, see adjustment below based on data padding */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* EDIT THIS LINE TO CONTROL PA_RAMP! */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define PA_RAMP_TIME        (2) </span><span class="comment">/* Only allowable values are [0, 1, 2, or 4] in Gen3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_0US     (0)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_1US     (1)</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_2US     (2)</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_4US     (3)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#if !((PA_RAMP_TIME == 0) || (PA_RAMP_TIME == 1) || (PA_RAMP_TIME == 2) || (PA_RAMP_TIME == 4))</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#error &quot;Invalid value for PA_RAMP_TIME macro&quot;</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* Error check of PA RAMP TIME */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define ADD_FOR_26MHZ           (4)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define END_OF_TX_WU_NORAMP     (103) </span><span class="comment">/* NOTE: NORAMP and 2us ramp time behaviors are identical for TX WU and WD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define END_OF_TX_WD_NORAMP     (111) </span><span class="comment">/* NOTE: NORAMP and 2us ramp time behaviors are identical for TX WU and WD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* Redefine the values of END_OF_TX_WU and END_OF_TX_WD based on whether DATA PADDING is enabled and the selection of ramp time */</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* These two constants are then used on both common configuration and mode specific configuration files to define the TSM timing values */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#if ((PA_RAMP_TIME == 0) || (PA_RAMP_TIME == 1) || (PA_RAMP_TIME == 2))</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">    #define END_OF_TX_WU   (END_OF_TX_WU_NORAMP)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">    #define END_OF_TX_WD   (END_OF_TX_WD_NORAMP)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">    #if (PA_RAMP_TIME == 0)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">        #define PA_RAMP_SEL PA_RAMP_SEL_0US</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">        #define DATA_PADDING_EN (0)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">        #define DATA_PADDING_EN (1)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">        #if (PA_RAMP_TIME == 1)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">            #define PA_RAMP_SEL PA_RAMP_SEL_1US</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">        #else</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">            #define PA_RAMP_SEL PA_RAMP_SEL_2US</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">        #endif </span><span class="comment">/* (PA_RAMP_TIME == 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (PA_RAMP_TIME == 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* ((PA_RAMP_TIME == 0) || (PA_RAMP_TIME == 1) || (PA_RAMP_TIME == 2)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">    #if (PA_RAMP_TIME == 4)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">        #define END_OF_TX_WU    (END_OF_TX_WU_NORAMP + 2)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">        #define END_OF_TX_WD    (END_OF_TX_WD_NORAMP + 4)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">        #define PA_RAMP_SEL PA_RAMP_SEL_4US</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">        #define DATA_PADDING_EN (1)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">    #else </span><span class="comment">/* (PA_RAMP_TIME == 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">        #error &quot;Invalid value for PA_RAMP_TIME macro&quot;</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (PA_RAMP_TIME == 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#endif</span><span class="comment">/* (PA_RAMP_TIME == 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define END_OF_RX_WU    (104 + AUX_PLL_DELAY)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#if RF_OSC_26MHZ == 1</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define END_OF_RX_WD    (END_OF_RX_WU + 1 + ADD_FOR_26MHZ) </span><span class="comment">/* Need to handle normal signals extending when 26MHZ warmdown is extended */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define END_OF_RX_WD    (END_OF_RX_WU + 1)</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RF_OSC_26MHZ == 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define END_OF_RX_WU_26MHZ  (END_OF_RX_WU + ADD_FOR_26MHZ)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define END_OF_RX_WD_26MHZ  (END_OF_RX_WU + 1 + ADD_FOR_26MHZ)</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* PA Bias Table - Gen3 version */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define PA_RAMP_0 0x1</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define PA_RAMP_1 0x2</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define PA_RAMP_2 0x4</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define PA_RAMP_3 0x6</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define PA_RAMP_4 0x8</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define PA_RAMP_5 0xc</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define PA_RAMP_6 0x10</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define PA_RAMP_7 0x14</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define PA_RAMP_8 0x18</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define PA_RAMP_9 0x1c</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PA_RAMP_10 0x22</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define PA_RAMP_11 0x28</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PA_RAMP_12 0x2c</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define PA_RAMP_13 0x30</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PA_RAMP_14 0x36</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PA_RAMP_15 0x3c</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* Gen2 TSM definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/* GEN2 TSM defines */</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaf380dab30159620fc1ceafaf0be26d2f">  287</a></span>&#160;<span class="preprocessor">#define AUX_PLL_DELAY       (0)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/* TSM bitfield shift and value definitions */</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga6c7c4124d6d94a8d698ec28df001003b">  289</a></span>&#160;<span class="preprocessor">#define TX_DIG_EN_ASSERT    (95)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaca3bbb8fbcf70bccdfe4a5ef699b55fa">  290</a></span>&#160;<span class="preprocessor">#define ZGBE_TX_DIG_EN_ASSERT (TX_DIG_EN_ASSERT - 1) </span><span class="comment">/* Zigbee TX_DIG_EN must assert 1 tick sooner, see adjustment below based on data padding */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* EDIT THIS LINE TO CONTROL PA_RAMP! */</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga4284fd21f1b0b8209f7e80dbaf29338a">  292</a></span>&#160;<span class="preprocessor">#define PA_RAMP_TIME        (2) </span><span class="comment">/* Only allowable values are [0, 2, 4, or 8] for PA RAMP times in Gen2.0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaec5207c8fc816641679c9c3448058f3c">  293</a></span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_0US     (0)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaff7e6a79641922bc41701fafd45bebd1">  294</a></span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_2US     (1)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__xcvr.html#gafd6785cea064efa50755b6007d590a92">  295</a></span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_4US     (2)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga2670fce71f1e858b116a2e561d42de28">  296</a></span>&#160;<span class="preprocessor">#define PA_RAMP_SEL_8US     (3)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#if !((PA_RAMP_TIME == 0) || (PA_RAMP_TIME == 2) || (PA_RAMP_TIME == 4) || (PA_RAMP_TIME == 8))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#error &quot;Invalid value for PA_RAMP_TIME macro&quot;</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* Error check of PA RAMP TIME */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__xcvr.html#gab6466d164a88508f3e7ec7fc80703d1b">  301</a></span>&#160;<span class="preprocessor">#define ADD_FOR_26MHZ           (4)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga36357ffe3957426b54a12eabc250d311">  302</a></span>&#160;<span class="preprocessor">#define END_OF_TX_WU_NORAMP     (103) </span><span class="comment">/* NOTE: NORAMP and 2us ramp time behaviors are identical for TX WU and WD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__xcvr.html#gadeacc78c2771113fa003c4a1c219f7a5">  303</a></span>&#160;<span class="preprocessor">#define END_OF_TX_WD_NORAMP     (111) </span><span class="comment">/* NOTE: NORAMP and 2us ramp time behaviors are identical for TX WU and WD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* Redefine the values of END_OF_TX_WU and END_OF_TX_WD based on whether DATA PADDING is enabled and the selection of ramp time */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* These two constants are then used on both common configuration and mode specific configuration files to define the TSM timing values */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#if ((PA_RAMP_TIME == 0) || (PA_RAMP_TIME == 2))</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group__xcvr.html#gae555f0708b69ef6dd7ff4f932c98430f">  307</a></span>&#160;<span class="preprocessor">    #define END_OF_TX_WU   (END_OF_TX_WU_NORAMP)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga517ea9b38e20ee3723e6de782f9c89b9">  308</a></span>&#160;<span class="preprocessor">    #define END_OF_TX_WD   (END_OF_TX_WD_NORAMP)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaad8069cd2a8fd9c6a2213e651e8d1410">  309</a></span>&#160;<span class="preprocessor">    #define TX_SYNTH_DELAY_ADJ       (0)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga10f4c7a1f4b8d57ce805c050404b1847">  310</a></span>&#160;<span class="preprocessor">    #define PD_CYCLE_SLIP_TX_HI_ADJ  (0)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga5f6637af1cc5f1d5112745f9161ee258">  311</a></span>&#160;<span class="preprocessor">    #define PD_CYCLE_SLIP_TX_LO_ADJ  (1)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga771207377154e3018ba1e5261280b5dc">  312</a></span>&#160;<span class="preprocessor">    #define ZGBE_TX_DIG_EN_TX_HI_ADJ (-5) </span><span class="comment">/* Only applies to Zigbee mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">    #if (PA_RAMP_TIME == 0)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">        #define PA_RAMP_SEL PA_RAMP_SEL_0US</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">        #define DATA_PADDING_EN     (0)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">        #define TX_DIG_EN_TX_HI_ADJ (-2)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">    #else</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga74ac062a3dedfaa6dbd5729d29af0331">  318</a></span>&#160;<span class="preprocessor">        #define DATA_PADDING_EN     (1)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__xcvr.html#gae38680da9f8dcd48a81f2d69e3544a02">  319</a></span>&#160;<span class="preprocessor">        #define TX_DIG_EN_TX_HI_ADJ (0)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga8a1dffcce8f69684abacbb752b99cf84">  320</a></span>&#160;<span class="preprocessor">        #define PA_RAMP_SEL PA_RAMP_SEL_2US</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (PA_RAMP_TIME == 0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* ((PA_RAMP_TIME == 0) || (PA_RAMP_TIME == 2)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">    #if (PA_RAMP_TIME == 4)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">        #define END_OF_TX_WU    (END_OF_TX_WU_NORAMP + 2)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">        #define END_OF_TX_WD    (END_OF_TX_WD_NORAMP + 4)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">        #define TX_SYNTH_DELAY_ADJ       (2)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">        #define PD_CYCLE_SLIP_TX_HI_ADJ  (2)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">        #define PD_CYCLE_SLIP_TX_LO_ADJ  (1)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">        #define TX_DIG_EN_TX_HI_ADJ      (0)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">        #define ZGBE_TX_DIG_EN_TX_HI_ADJ (-3) </span><span class="comment">/* Only applies to Zigbee mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">        #define PA_RAMP_SEL PA_RAMP_SEL_4US</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">        #define DATA_PADDING_EN (1)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">    #else </span><span class="comment">/* (PA_RAMP_TIME==4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">        #if ((PA_RAMP_TIME == 8) &amp;&amp; (!RADIO_IS_GEN_3P0))</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">            #define END_OF_TX_WU    (END_OF_TX_WU_NORAMP + 6)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">            #define END_OF_TX_WD    (END_OF_TX_WD_NORAMP + 12)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">            #define TX_SYNTH_DELAY_ADJ       (6)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">            #define PD_CYCLE_SLIP_TX_HI_ADJ  (6)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">            #define PD_CYCLE_SLIP_TX_LO_ADJ  (1)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">            #define TX_DIG_EN_TX_HI_ADJ      (4)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">            #define ZGBE_TX_DIG_EN_TX_HI_ADJ (1) </span><span class="comment">/* Only applies to Zigbee mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">            #define PA_RAMP_SEL PA_RAMP_SEL_8US</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">            #define DATA_PADDING_EN (1)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">        #else </span><span class="comment">/* (PA_RAMP_TIME == 8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">            #error &quot;Invalid value for PA_RAMP_TIME macro&quot;</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">        #endif </span><span class="comment">/* (PA_RAMP_TIME == 8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">    #endif</span><span class="comment">/* (PA_RAMP_TIME == 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ((PA_RAMP_TIME == 0) || (PA_RAMP_TIME == 2)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__xcvr.html#gab6469440cbfe2b65831c0950c72b1958">  350</a></span>&#160;<span class="preprocessor">#define TX_DIG_EN_ASSERT_MSK500    (END_OF_TX_WU - 3)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga73f910932d2b5d2f743ca193dbe6d3ca">  352</a></span>&#160;<span class="preprocessor">#define END_OF_RX_WU    (104 + AUX_PLL_DELAY)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#if RF_OSC_26MHZ == 1</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define END_OF_RX_WD    (END_OF_RX_WU + 1 + ADD_FOR_26MHZ)  </span><span class="comment">/* Need to handle normal signals extending when 26MHZ warmdown is extended */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga7956cda04908c1e8b63db6ca52b0acde">  356</a></span>&#160;<span class="preprocessor">#define END_OF_RX_WD    (END_OF_RX_WU + 1)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RF_OSC_26MHZ == 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__xcvr.html#gacb64301dd8406eee2c6859cfee07fa5a">  358</a></span>&#160;<span class="preprocessor">#define END_OF_RX_WU_26MHZ  (END_OF_RX_WU + ADD_FOR_26MHZ)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga9b6a08058371285da69fb10a25526a35">  359</a></span>&#160;<span class="preprocessor">#define END_OF_RX_WD_26MHZ  (END_OF_RX_WU + 1 + ADD_FOR_26MHZ)</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* PA Bias Table */</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga4509c1466f91c6cf0fc9ca5272496458">  362</a></span>&#160;<span class="preprocessor">#define PA_RAMP_0 0x1</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__xcvr.html#gad77400bc6e396e1c4d48a1cabd1a389c">  363</a></span>&#160;<span class="preprocessor">#define PA_RAMP_1 0x2</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga5da6d7ab3c4d77c1fd284b71584fb11e">  364</a></span>&#160;<span class="preprocessor">#define PA_RAMP_2 0x4</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaecd679fe82465b89b6f19d2d6cda03bc">  365</a></span>&#160;<span class="preprocessor">#define PA_RAMP_3 0x8</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga94b79a2aca4fc04b3057d76a7fd7e69b">  366</a></span>&#160;<span class="preprocessor">#define PA_RAMP_4 0xe</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga108e2486cc77cf75248f7d8c164864b9">  367</a></span>&#160;<span class="preprocessor">#define PA_RAMP_5 0x16</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga1d4d4d897230414f87de5f18aee94448">  368</a></span>&#160;<span class="preprocessor">#define PA_RAMP_6 0x22</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga25341eed66f2f2eb91a161d3a392a745">  369</a></span>&#160;<span class="preprocessor">#define PA_RAMP_7 0x2e</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* BLE LL timing definitions */</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__xcvr.html#gab8a70b1df06ee93f8304a10ea502100f">  372</a></span>&#160;<span class="preprocessor">#define TX_ON_DELAY     (0x85) </span><span class="comment">/* Adjusted TX_ON_DELAY to make turnaround time 150usec */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__xcvr.html#gab397f1049f38c961030f6acbc1b63891">  373</a></span>&#160;<span class="preprocessor">#define RX_ON_DELAY     (29 + END_OF_RX_WU)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga14a02fc9138f40f697a225497792921d">  374</a></span>&#160;<span class="preprocessor">#define RX_ON_DELAY_26MHZ     (29 + END_OF_RX_WU_26MHZ)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__xcvr.html#gae0b3901b4498046f83c05cb78ebfb21d">  375</a></span>&#160;<span class="preprocessor">#define TX_RX_ON_DELAY_VAL  (TX_ON_DELAY &lt;&lt; 8 | RX_ON_DELAY)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__xcvr.html#gab8f920ced96490306dd98f46e3bbb604">  376</a></span>&#160;<span class="preprocessor">#define TX_RX_ON_DELAY_VAL_26MHZ  (TX_ON_DELAY &lt;&lt; 8 | RX_ON_DELAY_26MHZ)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__xcvr.html#gacb47e0dec694df10e2c45a8ff6171e2b">  377</a></span>&#160;<span class="preprocessor">#define TX_SYNTH_DELAY  (TX_ON_DELAY - END_OF_TX_WU - TX_SYNTH_DELAY_ADJ) </span><span class="comment">/* Adjustment to TX_SYNTH_DELAY due to DATA_PADDING */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga6682396658f89629f7af6a30a84a01bd">  378</a></span>&#160;<span class="preprocessor">#define RX_SYNTH_DELAY  (0x18)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__xcvr.html#gacc2282b775bd245a2bc474d95d963061">  379</a></span>&#160;<span class="preprocessor">#define TX_RX_SYNTH_DELAY_VAL (TX_SYNTH_DELAY &lt;&lt; 8 | RX_SYNTH_DELAY)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* PHY reference waveform assembly */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga879bd4887dc6ffb1884dc0f9145cd1c3">  382</a></span>&#160;<span class="preprocessor">#define RW0PS(loc, val)      (((val) &amp; 0x1F) &lt;&lt; ((loc) * 5)) </span><span class="comment">/* Ref Word 0 - loc is the phase info symbol number, val is the value of the phase info */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaada149fe5f610caf789a7164b5274e00">  383</a></span>&#160;<span class="preprocessor">#define RW1PS(loc, val)      (((val) &amp; 0x1F) &lt;&lt; (((loc) * 5) - 32)) </span><span class="comment">/* Ref Word 1 - loc is the phase info symbol number, val is the value of the phase info */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaad2df983a04e691a8e6ca941da87b9eb">  384</a></span>&#160;<span class="preprocessor">#define RW2PS(loc, val)      (((val) &amp; 0x1F) &lt;&lt; (((loc) * 5) - 64)) </span><span class="comment">/* Ref Word 2 - loc is the phase info symbol number, val is the value of the phase info */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__xcvr.html#gae57290d17bd961c5be9d25e509e812b8">  388</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#gae57290d17bd961c5be9d25e509e812b8">_xcvrStatus</a></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8a2fdd4145356c3fc1d406772645a737da">  390</a></span>&#160;    <a class="code" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8a2fdd4145356c3fc1d406772645a737da">gXcvrSuccess_c</a> = 0,</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8aee1d0b944cc452605816b68aefed93d4">  391</a></span>&#160;    <a class="code" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8aee1d0b944cc452605816b68aefed93d4">gXcvrInvalidParameters_c</a>,</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8ae01a355e319d23c6cc208ead7d04cb69">  392</a></span>&#160;    <a class="code" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8ae01a355e319d23c6cc208ead7d04cb69">gXcvrUnsupportedOperation_c</a>,</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8a38da89479b5c3fb5a9de080374ee02b7">  393</a></span>&#160;    <a class="code" href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8a38da89479b5c3fb5a9de080374ee02b7">gXcvrTrimFailure_c</a></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;} <a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__xcvr.html#gabdcffecf845af24c0bae861c03b100f6">  397</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#gabdcffecf845af24c0bae861c03b100f6">_healthStatus</a></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;{</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a14820276ae7e4047a53d9b78109f7e2a">  399</a></span>&#160;    <a class="code" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a14820276ae7e4047a53d9b78109f7e2a">NO_ERRORS</a> = 0,</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a02fb25076f37120e4f92482fee27cf50">  400</a></span>&#160;    <a class="code" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a02fb25076f37120e4f92482fee27cf50">PLL_CTUNE_FAIL</a> = 1,</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a372d9dac3c848866a4ec2fee336eb814">  401</a></span>&#160;    <a class="code" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a372d9dac3c848866a4ec2fee336eb814">PLL_CYCLE_SLIP_FAIL</a> = 2,</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6afc0fa516331f17403ec83b4574172bfa">  402</a></span>&#160;    <a class="code" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6afc0fa516331f17403ec83b4574172bfa">PLL_FREQ_TARG_FAIL</a> = 4,</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a19251bb678e9fe47f26321dfb44882a4">  403</a></span>&#160;    <a class="code" href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a19251bb678e9fe47f26321dfb44882a4">PLL_TSM_ABORT_FAIL</a> = 8,</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;} <a class="code" href="group__xcvr.html#ga0a645c3796c48aba1cb08ea5749861d9">healthStatus_t</a>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__xcvr.html#gade8872789ef159605c2e4b06fd3a39b8">  407</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#gade8872789ef159605c2e4b06fd3a39b8">_ext_clock_config</a></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;{</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggade8872789ef159605c2e4b06fd3a39b8abcd6e6c79b6eb44050e74962b1c9369b">  409</a></span>&#160;    <a class="code" href="group__xcvr.html#ggade8872789ef159605c2e4b06fd3a39b8abcd6e6c79b6eb44050e74962b1c9369b">EXT_CLK_32_MHZ</a> = 0,</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggade8872789ef159605c2e4b06fd3a39b8afeb8254e086d8a4b9faec68f7b1c27f8">  410</a></span>&#160;    <a class="code" href="group__xcvr.html#ggade8872789ef159605c2e4b06fd3a39b8afeb8254e086d8a4b9faec68f7b1c27f8">EXT_CLK_26_MHZ</a> = 1,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;} <a class="code" href="group__xcvr.html#ga057329c792c40775af622ae636b9315c">ext_clock_config_t</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga7b606b7db0e5c73bf6be9fab68010b1f">  414</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#ga7b606b7db0e5c73bf6be9fab68010b1f">_radio_mode</a></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;{</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa91e9f2250a641ab76b2421aa34c7a872">  416</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa91e9f2250a641ab76b2421aa34c7a872">BLE_MODE</a> = 0,</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa8c61dbbb524a7d95f01097d83eb4b826">  417</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa8c61dbbb524a7d95f01097d83eb4b826">ZIGBEE_MODE</a> = 1,</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa97575677e51a36b61f48760f56c494ce">  418</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa97575677e51a36b61f48760f56c494ce">ANT_MODE</a> = 2,</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">/* BT=0.5, h=** */</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa8e86cc616bd40341f8352458dc548146">  421</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa8e86cc616bd40341f8352458dc548146">GFSK_BT_0p5_h_0p5</a>  = 3, <span class="comment">/* &lt; BT=0.5, h=0.5 [BLE at 1MBPS data rate; CS4 at 250KBPS data rate] */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa6d2ad218c4ee58bf597680bbeb8de6c6">  422</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa6d2ad218c4ee58bf597680bbeb8de6c6">GFSK_BT_0p5_h_0p32</a> = 4, <span class="comment">/* &lt; BT=0.5, h=0.32*/</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fadad36d4ef9c790e6d401b3bef100269c">  423</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fadad36d4ef9c790e6d401b3bef100269c">GFSK_BT_0p5_h_0p7</a>  = 5, <span class="comment">/* &lt; BT=0.5, h=0.7 [ CS1 at 500KBPS data rate] */</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa46db41764d99b8f90573407d3458e43e">  424</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa46db41764d99b8f90573407d3458e43e">GFSK_BT_0p5_h_1p0</a>  = 6, <span class="comment">/* &lt; BT=0.5, h=1.0 [ CS4 at 250KBPS data rate] */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">/* BT=** h=0.5 */</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa901890573225f57f388c92a3f5578798">  427</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa901890573225f57f388c92a3f5578798">GFSK_BT_0p3_h_0p5</a> = 7, <span class="comment">/* &lt; BT=0.3, h=0.5 [ CS2 at 1MBPS data rate] */</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1faac854327cc651d1c7477da9f1d3fce8f">  428</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1faac854327cc651d1c7477da9f1d3fce8f">GFSK_BT_0p7_h_0p5</a> = 8, <span class="comment">/* &lt; BT=0.7, h=0.5 */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa30d905c9399d82eefcc3c24d6acfd563">  430</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa30d905c9399d82eefcc3c24d6acfd563">MSK</a> = 9,</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa9cf0c3d516df03865233dd86ca19c8a8">  431</a></span>&#160;    <a class="code" href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa9cf0c3d516df03865233dd86ca19c8a8">NUM_RADIO_MODES</a> = 10,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;} <a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga88e31e3d7d0a3246998847dd79e7f8b4">  435</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#ga88e31e3d7d0a3246998847dd79e7f8b4">_link_layer</a></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{</div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a73ee619b362dbd8759071e246ff62771">  437</a></span>&#160;    <a class="code" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a73ee619b362dbd8759071e246ff62771">BLE_LL</a> = 0, <span class="comment">/* Must match bit assignment in RADIO1_IRQ_SEL */</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a47e4cb4af6d3be499411acdfcfdb3294">  438</a></span>&#160;    <a class="code" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a47e4cb4af6d3be499411acdfcfdb3294">ZIGBEE_LL</a> = 1, <span class="comment">/* Must match bit assignment in RADIO1_IRQ_SEL */</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a0bf0752008c89a8cdb7ad3f65f9f0f53">  439</a></span>&#160;    <a class="code" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a0bf0752008c89a8cdb7ad3f65f9f0f53">ANT_LL</a> = 2, <span class="comment">/* Must match bit assignment in RADIO1_IRQ_SEL */</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a8f2662eeb37bb0f78fc30af4ef310372">  440</a></span>&#160;    <a class="code" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a8f2662eeb37bb0f78fc30af4ef310372">GENFSK_LL</a> = 3, <span class="comment">/* Must match bit assignment in RADIO1_IRQ_SEL */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a81d2573a6422daef1fbbcea1c836718e">  441</a></span>&#160;    <a class="code" href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a81d2573a6422daef1fbbcea1c836718e">UNASSIGNED_LL</a> = 4, <span class="comment">/* Must match bit assignment in RADIO1_IRQ_SEL */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;} <a class="code" href="group__xcvr.html#gaba660dbd9279f3dbf12bfea9ad89128f">link_layer_t</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaa588d78ecc6357c6aff70ffb7e3dd7ba">  445</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#gaa588d78ecc6357c6aff70ffb7e3dd7ba">_data_rate</a></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;{</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa0b1e95deaccee7910a9af00759c7eb00">  447</a></span>&#160;    <a class="code" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa0b1e95deaccee7910a9af00759c7eb00">DR_1MBPS</a> = 0, <span class="comment">/* Must match bit assignment in BITRATE field */</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa7893f5548beccd8f3c760036895bd748">  448</a></span>&#160;    <a class="code" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa7893f5548beccd8f3c760036895bd748">DR_500KBPS</a> = 1, <span class="comment">/* Must match bit assignment in BITRATE field */</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa7558aa2340a4964c701624903f8288b4">  449</a></span>&#160;    <a class="code" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa7558aa2340a4964c701624903f8288b4">DR_250KBPS</a> = 2, <span class="comment">/* Must match bit assignment in BITRATE field */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    DR_2MBPS = 3, <span class="comment">/* Must match bit assignment in BITRATE field */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa65b700e06f8be6c1322f284a2f0e27a7">  453</a></span>&#160;    <a class="code" href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa65b700e06f8be6c1322f284a2f0e27a7">DR_UNASSIGNED</a> = 4, <span class="comment">/* Must match bit assignment in BITRATE field */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;} <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga83d9a54ae1896ebd531431965caf1f52">  457</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span>  <a class="code" href="group__xcvr.html#ga83d9a54ae1896ebd531431965caf1f52">_FAD_LPPS_CTRL</a></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;{</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52ac157bdf0b85a40d2619cbc8bc1ae5fe2">  459</a></span>&#160;    <a class="code" href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52ac157bdf0b85a40d2619cbc8bc1ae5fe2">NONE</a> = 0,</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52a761ba4971e599f78aa0cb3206e61a803">  460</a></span>&#160;    <a class="code" href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52a761ba4971e599f78aa0cb3206e61a803">FAD_ENABLED</a> = 1,</div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52a406ad14be05972be01543b790769c86f">  461</a></span>&#160;    <a class="code" href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52a406ad14be05972be01543b790769c86f">LPPS_ENABLED</a> = 2</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;} <a class="code" href="group__xcvr.html#gabaefa6ec10a2b7954a6ce109a87203f7">FAD_LPPS_CTRL_T</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga57b005dcbc0dea0da7b5f5a8d08fbabc">  465</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#ga57b005dcbc0dea0da7b5f5a8d08fbabc">_XCVR_PANIC_ID</a></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;{</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga57b005dcbc0dea0da7b5f5a8d08fbabca748b0396513961f274f4c701a04f5881">  467</a></span>&#160;    <a class="code" href="group__xcvr.html#gga57b005dcbc0dea0da7b5f5a8d08fbabca748b0396513961f274f4c701a04f5881">WRONG_RADIO_ID_DETECTED</a> = 1,</div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga57b005dcbc0dea0da7b5f5a8d08fbabca1633f713d65f8069ca070cfb2cfdf719">  468</a></span>&#160;    <a class="code" href="group__xcvr.html#gga57b005dcbc0dea0da7b5f5a8d08fbabca1633f713d65f8069ca070cfb2cfdf719">CALIBRATION_INVALID</a> = 2,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;} <a class="code" href="group__xcvr.html#ga7258c03bccd865be9478618f116727c5">XCVR_PANIC_ID_T</a>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__xcvr.html#gaf33d25627605e84d7cb7fa94260b5ba2">  472</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#gaf33d25627605e84d7cb7fa94260b5ba2">_XCVR_INIT_MODE_CHG</a></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;{</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggaf33d25627605e84d7cb7fa94260b5ba2a183eb8681ab9c06ead12feb1936b244d">  474</a></span>&#160;    <a class="code" href="group__xcvr.html#ggaf33d25627605e84d7cb7fa94260b5ba2a183eb8681ab9c06ead12feb1936b244d">XCVR_MODE_CHANGE</a> = 0,</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__xcvr.html#ggaf33d25627605e84d7cb7fa94260b5ba2a564b2dbf06cc4b2fcdb9a772e5a9ba9a">  475</a></span>&#160;    <a class="code" href="group__xcvr.html#ggaf33d25627605e84d7cb7fa94260b5ba2a564b2dbf06cc4b2fcdb9a772e5a9ba9a">XCVR_FIRST_INIT</a> = 1,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;} <a class="code" href="group__xcvr.html#gaef129bb2348ba31236cf50f6c8aa60b4">XCVR_INIT_MODE_CHG_T</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga51ddcdedb63c118c04896fc021301599">  478</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__xcvr.html#ga51ddcdedb63c118c04896fc021301599">_XCVR_COEX_PRIORITY</a></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga51ddcdedb63c118c04896fc021301599aff7b7babefe291651ad571299c72ee9c">  480</a></span>&#160;    <a class="code" href="group__xcvr.html#gga51ddcdedb63c118c04896fc021301599aff7b7babefe291651ad571299c72ee9c">XCVR_COEX_LOW_PRIO</a> = 0,</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__xcvr.html#gga51ddcdedb63c118c04896fc021301599a07b80a200a82b5dfa478389bad4c2aa5">  481</a></span>&#160;    <a class="code" href="group__xcvr.html#gga51ddcdedb63c118c04896fc021301599a07b80a200a82b5dfa478389bad4c2aa5">XCVR_COEX_HIGH_PRIO</a> = 1</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;}   <a class="code" href="group__xcvr.html#gaaf63ea41aec22c822c6f8b1da54ae143">XCVR_COEX_PRIORITY_T</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="structxcvr__curr_config__tag.html">  485</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structxcvr__curr_config__tag.html">xcvr_currConfig_tag</a></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;{</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="structxcvr__curr_config__tag.html#ab6e4d017933f5257a0f0ad73407dea96">  487</a></span>&#160;    <a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> <a class="code" href="structxcvr__curr_config__tag.html#ab6e4d017933f5257a0f0ad73407dea96">radio_mode</a>;</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="structxcvr__curr_config__tag.html#a052f7045f7173c1fe051fcb49e476786">  488</a></span>&#160;    <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> <a class="code" href="structxcvr__curr_config__tag.html#a052f7045f7173c1fe051fcb49e476786">data_rate</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;} <a class="code" href="group__xcvr.html#gafa39802e6d3d3b79385c1948a908ba04">xcvr_currConfig_t</a>;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html">  495</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__xcvr__rx__chf__coeffs.html">_xcvr_rx_chf_coeffs</a></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;{</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a4202f3a94b66e0f0cff864fc2ae93fca">  497</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a4202f3a94b66e0f0cff864fc2ae93fca">rx_chf_coef_0</a>; <span class="comment">/* &lt; 6 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a2003c9844a26e6b2c51513a4cc4a7e3a">  498</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a2003c9844a26e6b2c51513a4cc4a7e3a">rx_chf_coef_1</a>; <span class="comment">/* &lt; 6 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a4ac518be29f7be568fcc26af49437073">  499</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a4ac518be29f7be568fcc26af49437073">rx_chf_coef_2</a>; <span class="comment">/* &lt; 7 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#ac4d43b9e3c50b341f50fa33479e14d61">  500</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#ac4d43b9e3c50b341f50fa33479e14d61">rx_chf_coef_3</a>; <span class="comment">/* &lt; 7 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#aba0b6a9d187865f7d9ee66e7f3029d68">  501</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#aba0b6a9d187865f7d9ee66e7f3029d68">rx_chf_coef_4</a>; <span class="comment">/* &lt; 7 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#af900dbc8b5a20f738f76efca431df613">  502</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#af900dbc8b5a20f738f76efca431df613">rx_chf_coef_5</a>; <span class="comment">/* &lt; 7 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a65d7bd323f6a1bf71fe3963aa5a82599">  503</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a65d7bd323f6a1bf71fe3963aa5a82599">rx_chf_coef_6</a>; <span class="comment">/* &lt; 8 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a1ec502c10fdcc04eddef659a2b27e6c4">  504</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a1ec502c10fdcc04eddef659a2b27e6c4">rx_chf_coef_7</a>; <span class="comment">/* &lt; 8 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a8400c3c4ac9924bca8d2c032d329fb6a">  505</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a8400c3c4ac9924bca8d2c032d329fb6a">rx_chf_coef_8</a>; <span class="comment">/* &lt; 9 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a9faa8baf95955730c98c5bfcfa43c363">  506</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a9faa8baf95955730c98c5bfcfa43c363">rx_chf_coef_9</a>; <span class="comment">/* &lt; 9 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a25ebb01bf864bb96bd3e011244500303">  507</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a25ebb01bf864bb96bd3e011244500303">rx_chf_coef_10</a>; <span class="comment">/* &lt; 10 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct__xcvr__rx__chf__coeffs.html#a41c21e6c25cf1b5babce2e0a0cf1dcde">  508</a></span>&#160;    <a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="struct__xcvr__rx__chf__coeffs.html#a41c21e6c25cf1b5babce2e0a0cf1dcde">rx_chf_coef_11</a>; <span class="comment">/* &lt; 10 bit two&#39;s complement stored in a uint16_t */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;} <a class="code" href="group__xcvr.html#gae94ea7d857cee162697bbfb2e4cfc95a">xcvr_rx_chf_coeffs_t</a>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="struct__xcvr__masked__init__32.html">  515</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__xcvr__masked__init__32.html">_xcvr_masked_init_32</a></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;{</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct__xcvr__masked__init__32.html#ad3bee21df6875eeccd25d3c577e0600a">  517</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__masked__init__32.html#ad3bee21df6875eeccd25d3c577e0600a">mask</a>;</div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct__xcvr__masked__init__32.html#a017ea7f073911cb32c353b041656fd5a">  518</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__masked__init__32.html#a017ea7f073911cb32c353b041656fd5a">init</a>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="group__xcvr.html#ga3abdd5a90368c2e60125ada41b02f334">xcvr_masked_init_32_t</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html">  524</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__xcvr__common__config.html">_xcvr_common_config</a></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;{</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="comment">/* XCVR_ANA configs */</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a978ee913a3b77842bc04f9f1af3b96d2">  527</a></span>&#160;    <a class="code" href="struct__xcvr__masked__init__32.html">xcvr_masked_init_32_t</a> <a class="code" href="struct__xcvr__common__config.html#a978ee913a3b77842bc04f9f1af3b96d2">ana_sy_ctrl1</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="comment">/* XCVR_PLL_DIG configs */</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a6f6f7e4027abaeb660dc3f163e311971">  530</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a6f6f7e4027abaeb660dc3f163e311971">pll_hpm_bump</a>;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#acf58c6476573ca22fc0769f8d2b442f2">  531</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#acf58c6476573ca22fc0769f8d2b442f2">pll_mod_ctrl</a>;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aa8c28a7abc488dd47385c314215c3b58">  532</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aa8c28a7abc488dd47385c314215c3b58">pll_chan_map</a>;</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a1c3efefb3e13129d9708e31f862aaf98">  533</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a1c3efefb3e13129d9708e31f862aaf98">pll_lock_detect</a>;</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac3473896f31adb79a58d59306a0a4514">  534</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac3473896f31adb79a58d59306a0a4514">pll_hpm_ctrl</a>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#if !RADIO_IS_GEN_2P1</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a050b89355a05dca6ce25c0363dbb70b3">  536</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a050b89355a05dca6ce25c0363dbb70b3">pll_hpmcal_ctrl</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !RADIO_IS_GEN_2P1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a5dc925f9a91d362e5fc17df3a5324d27">  538</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a5dc925f9a91d362e5fc17df3a5324d27">pll_hpm_sdm_res</a>;</div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a622107dd0d867c2f53b78b8345e5dc09">  539</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a622107dd0d867c2f53b78b8345e5dc09">pll_lpm_ctrl</a>;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a3f7323bf08695e08c8304c147f45f9ea">  540</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a3f7323bf08695e08c8304c147f45f9ea">pll_lpm_sdm_ctrl1</a>;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#adea8af02f8f32365460a0c880851dec0">  541</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#adea8af02f8f32365460a0c880851dec0">pll_delay_match</a>;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#afb09d549704509f94cc6df84c1174de7">  542</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#afb09d549704509f94cc6df84c1174de7">pll_ctune_ctrl</a>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">/* XCVR_RX_DIG configs */</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a60755d884f5e8e86fd5ac1c002587e79">  545</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a60755d884f5e8e86fd5ac1c002587e79">rx_dig_ctrl_init</a>; <span class="comment">/* NOTE: Common init, mode init, and datarate init will be OR&#39;d together for RX_DIG_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ae1b1b83d41f9ba20efeee3aa51b26aae">  546</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ae1b1b83d41f9ba20efeee3aa51b26aae">dcoc_ctrl_0_init_26mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with mode specific init for DCOC_CTRL_0 to form complete register initialization */</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a29a2f63a91b0d0b0dbef77d1c440e190">  547</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a29a2f63a91b0d0b0dbef77d1c440e190">dcoc_ctrl_0_init_32mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with mode specific init for DCOC_CTRL_0 to form complete register initialization */</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a3ad39baf14f2f594a53799fc5f14c0af">  548</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a3ad39baf14f2f594a53799fc5f14c0af">dcoc_ctrl_1_init</a>;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9577f7cc61cd3ac0b9aace7768649cc3">  549</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9577f7cc61cd3ac0b9aace7768649cc3">dcoc_cal_gain_init</a>;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#af8fa1191fdec2f587636dfb9c3cc5bee">  550</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#af8fa1191fdec2f587636dfb9c3cc5bee">dc_resid_ctrl_init</a>; <span class="comment">/* NOTE: This will be OR&#39;d with datarate specific init for DCOC_RESID_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9d59ac2e652bdfca9bb489673a0306bd">  551</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9d59ac2e652bdfca9bb489673a0306bd">dcoc_cal_rcp_init</a>;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9040e3e41e10cf1500fa94e3dffcc8bf">  552</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9040e3e41e10cf1500fa94e3dffcc8bf">lna_gain_val_3_0</a>;</div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a412c40fd50f389017a40e1be85d000ec">  553</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a412c40fd50f389017a40e1be85d000ec">lna_gain_val_7_4</a>;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a0d4000d9e205fc0bfb8c4c5251df6ff1">  554</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a0d4000d9e205fc0bfb8c4c5251df6ff1">lna_gain_val_8</a>;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a60816ae4e4079dbda236aa152793a274">  555</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a60816ae4e4079dbda236aa152793a274">bba_res_tune_val_7_0</a>;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a5d31214f5f5d538648342c5be03b67b7">  556</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a5d31214f5f5d538648342c5be03b67b7">bba_res_tune_val_10_8</a>;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#abfb3943ddad085f19a1683c0d8f35895">  557</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#abfb3943ddad085f19a1683c0d8f35895">lna_gain_lin_val_2_0_init</a>;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a1a2f5916128dc71ced4f79f692d2ff60">  558</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a1a2f5916128dc71ced4f79f692d2ff60">lna_gain_lin_val_5_3_init</a>;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ae2de1595047bd2a1455311c3661efaa0">  559</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ae2de1595047bd2a1455311c3661efaa0">lna_gain_lin_val_8_6_init</a>;</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a5208d1a269312661ef2a7987a81fe2f1">  560</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a5208d1a269312661ef2a7987a81fe2f1">lna_gain_lin_val_9_init</a>;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a41914a630c84056bd3bad5299fcc3642">  561</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a41914a630c84056bd3bad5299fcc3642">bba_res_tune_lin_val_3_0_init</a>;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9bc9070364838dbd31a2424229982536">  562</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9bc9070364838dbd31a2424229982536">bba_res_tune_lin_val_7_4_init</a>;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a0ad1f24ddb9a53966095cfc2e975cc2a">  563</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a0ad1f24ddb9a53966095cfc2e975cc2a">bba_res_tune_lin_val_10_8_init</a>;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#adddb05faebd250c96fa4aae11a2852ea">  564</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#adddb05faebd250c96fa4aae11a2852ea">dcoc_bba_step_init</a>;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#af60135c69d31219b54fda656c364ee38">  565</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#af60135c69d31219b54fda656c364ee38">dcoc_tza_step_00_init</a>;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aae7cb2dec48d55eb90bb082150b520ae">  566</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aae7cb2dec48d55eb90bb082150b520ae">dcoc_tza_step_01_init</a>;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a8b3653c1b99f70695c9a18ebc0d16eaa">  567</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a8b3653c1b99f70695c9a18ebc0d16eaa">dcoc_tza_step_02_init</a>;</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aae59e6e676fce13574acd86c56c90e22">  568</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aae59e6e676fce13574acd86c56c90e22">dcoc_tza_step_03_init</a>;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a712f73d09dae1ddec9b1b42c00c4b0ae">  569</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a712f73d09dae1ddec9b1b42c00c4b0ae">dcoc_tza_step_04_init</a>;</div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a8a5245e53f7b17f9c1f7499ffdb4e245">  570</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a8a5245e53f7b17f9c1f7499ffdb4e245">dcoc_tza_step_05_init</a>;</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#af9a65b6261ce070b2e6f08b753410173">  571</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#af9a65b6261ce070b2e6f08b753410173">dcoc_tza_step_06_init</a>;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ab2bf6f80d60cbf386e6285ae7028197d">  572</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ab2bf6f80d60cbf386e6285ae7028197d">dcoc_tza_step_07_init</a>;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a0547284380eee488e225410915d663c4">  573</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a0547284380eee488e225410915d663c4">dcoc_tza_step_08_init</a>;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac606bca3726d338d069a008da2bbb9a7">  574</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac606bca3726d338d069a008da2bbb9a7">dcoc_tza_step_09_init</a>;</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ab7e98ece4d1bc2cccb383f51c9d56b83">  575</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ab7e98ece4d1bc2cccb383f51c9d56b83">dcoc_tza_step_10_init</a>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#if (RADIO_IS_GEN_3P0 || RADIO_IS_GEN_2P1)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dcoc_cal_fail_th_init;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dcoc_cal_pass_th_init;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (RADIO_IS_GEN_3P0 || RADIO_IS_GEN_2P1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a00659ef34283de2d6b1febffd043b513">  580</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a00659ef34283de2d6b1febffd043b513">agc_ctrl_0_init</a>; <span class="comment">/* NOTE: Common init and mode init will be OR&#39;d together for AGC_CTRL_0 to form complete register initialization */</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ade0e5da3f654c903b4af66d45d49f31c">  581</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ade0e5da3f654c903b4af66d45d49f31c">agc_ctrl_1_init_26mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with datarate specific init to form complete register initialization */</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a5b4a257964de487695f0841fcc18c064">  582</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a5b4a257964de487695f0841fcc18c064">agc_ctrl_1_init_32mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with datarate specific init to form complete register initialization */</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9a1300f9763cf46e95ff069199e0d370">  583</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9a1300f9763cf46e95ff069199e0d370">agc_ctrl_3_init</a>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="comment">/* Other agc config inits moved to modeXdatarate config table */</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9ee0aed35dc236eaea4c2d274a4759b0">  585</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9ee0aed35dc236eaea4c2d274a4759b0">agc_gain_tbl_03_00_init</a>;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a90bb1a251d2a0ce48723971fcf2f46e9">  586</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a90bb1a251d2a0ce48723971fcf2f46e9">agc_gain_tbl_07_04_init</a>;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aa5d2ce2c70aabc1ee946330892012d87">  587</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aa5d2ce2c70aabc1ee946330892012d87">agc_gain_tbl_11_08_init</a>;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9c072283929f7e47e295fc09ea67cdcd">  588</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9c072283929f7e47e295fc09ea67cdcd">agc_gain_tbl_15_12_init</a>;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a5a2408a61d2e278a55db848d8d054bed">  589</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a5a2408a61d2e278a55db848d8d054bed">agc_gain_tbl_19_16_init</a>;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a26b88e170add845e4a9c509d911e1ac3">  590</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a26b88e170add845e4a9c509d911e1ac3">agc_gain_tbl_23_20_init</a>;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a3beabb72e6c57c9fbef6293ba8717cb9">  591</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a3beabb72e6c57c9fbef6293ba8717cb9">agc_gain_tbl_26_24_init</a>;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a09402f400d1b303b06b66505338d5815">  592</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a09402f400d1b303b06b66505338d5815">rssi_ctrl_0_init</a>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> rssi_ctrl_1_init;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a37b1bc935558600ca917500081fe3709">  596</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a37b1bc935558600ca917500081fe3709">cca_ed_lqi_ctrl_0_init</a>;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a9697e930ef3dfebd7011ed34ab3ab95f">  597</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a9697e930ef3dfebd7011ed34ab3ab95f">cca_ed_lqi_ctrl_1_init</a>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="comment">/* XCVR_TSM configs */</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a706272c46f65b202ac192fbff74b05a3">  600</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a706272c46f65b202ac192fbff74b05a3">tsm_ctrl</a>;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a6e73ca6207b62e662b40f1b61cae4e29">  601</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a6e73ca6207b62e662b40f1b61cae4e29">tsm_ovrd2_init</a>;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a0f3f4d2b4eb4f6affa056bb06a80cd22">  602</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a0f3f4d2b4eb4f6affa056bb06a80cd22">end_of_seq_init_26mhz</a>;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aed7339486338deda653d3fff62a0400e">  603</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aed7339486338deda653d3fff62a0400e">end_of_seq_init_32mhz</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#if !RADIO_IS_GEN_2P1</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a6e191abb900ffc6a2fe55e0a862acdda">  605</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a6e191abb900ffc6a2fe55e0a862acdda">lpps_ctrl_init</a>;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !RADIO_IS_GEN_2P1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ad6ea23e217c4abca81f382fba77eea25">  607</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ad6ea23e217c4abca81f382fba77eea25">tsm_fast_ctrl2_init_26mhz</a>;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a82a00661ae65415b86fdfd5a5fd01ba0">  608</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a82a00661ae65415b86fdfd5a5fd01ba0">tsm_fast_ctrl2_init_32mhz</a>;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a6c32a601edbaa7d0d44476a4891f580e">  609</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a6c32a601edbaa7d0d44476a4891f580e">recycle_count_init_26mhz</a>;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a817d148a6e9405e2b36d65f3b46b2916">  610</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a817d148a6e9405e2b36d65f3b46b2916">recycle_count_init_32mhz</a>;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#af469a5bf4ce4f53c8866af20118d7a9d">  611</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#af469a5bf4ce4f53c8866af20118d7a9d">pa_ramp_tbl_0_init</a>;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a5f28abf82a6ed224a50c470a44c98225">  612</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a5f28abf82a6ed224a50c470a44c98225">pa_ramp_tbl_1_init</a>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> pa_ramp_tbl_2_init;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> pa_ramp_tbl_3_init;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a373ad43f1aa6ceb615463c43e04463e4">  617</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a373ad43f1aa6ceb615463c43e04463e4">tsm_timing_00_init</a>;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a09df504e1cbf99f95949c1050e9005c5">  618</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a09df504e1cbf99f95949c1050e9005c5">tsm_timing_01_init</a>;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ad7804ae37f348bc236160b6cc196f09d">  619</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ad7804ae37f348bc236160b6cc196f09d">tsm_timing_02_init</a>;</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a324aa0b08bc72b95b412d1cbe998b592">  620</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a324aa0b08bc72b95b412d1cbe998b592">tsm_timing_03_init</a>;</div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a557e59ec0fbfcb4f76e42158e5487cf7">  621</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a557e59ec0fbfcb4f76e42158e5487cf7">tsm_timing_04_init</a>;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#af6f1b6fe26c2b58a80a43a9907535739">  622</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#af6f1b6fe26c2b58a80a43a9907535739">tsm_timing_05_init</a>;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aadce0cfe5cdcaf2c96fe43aac3802888">  623</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aadce0cfe5cdcaf2c96fe43aac3802888">tsm_timing_06_init</a>;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac04de73e70213d22ab81e24ee2ef68d5">  624</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac04de73e70213d22ab81e24ee2ef68d5">tsm_timing_07_init</a>;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ae57287749032fc2d8cad788d2309a0de">  625</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ae57287749032fc2d8cad788d2309a0de">tsm_timing_08_init</a>;</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#abf1e3075d5a1052a973c8975f3a90b30">  626</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#abf1e3075d5a1052a973c8975f3a90b30">tsm_timing_09_init</a>;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ab322676b7678a84bc3d180e23a9fd69e">  627</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ab322676b7678a84bc3d180e23a9fd69e">tsm_timing_10_init</a>;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#acb64f17919e1df3d12f97242f88f8040">  628</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#acb64f17919e1df3d12f97242f88f8040">tsm_timing_11_init</a>;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a04e184a5ac1ec5e36c9fe9f2ed8c6602">  629</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a04e184a5ac1ec5e36c9fe9f2ed8c6602">tsm_timing_12_init</a>;</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a22ab065fb5729c5b7cc5591abe129e49">  630</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a22ab065fb5729c5b7cc5591abe129e49">tsm_timing_13_init</a>;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#accc67360912d1d59b5ea2a0be85c1ef8">  631</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#accc67360912d1d59b5ea2a0be85c1ef8">tsm_timing_14_init_26mhz</a>; <span class="comment">/* tsm_timing_14 has mode specific LSbyte (both LS bytes) */</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a115eb5a8c0e61996c1ed5a8d76822df6">  632</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a115eb5a8c0e61996c1ed5a8d76822df6">tsm_timing_14_init_32mhz</a>; <span class="comment">/* tsm_timing_14 has mode specific LSbyte (both LS bytes) */</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a8404cf81481ce0f6526b1985d58fef8e">  633</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a8404cf81481ce0f6526b1985d58fef8e">tsm_timing_15_init</a>;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#abc8f053f8c8704b3a34c7f08db6380fa">  634</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#abc8f053f8c8704b3a34c7f08db6380fa">tsm_timing_16_init_26mhz</a>;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a64c8c84d8a845776288081652e80711d">  635</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a64c8c84d8a845776288081652e80711d">tsm_timing_16_init_32mhz</a>;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a6134a771701b09fbc2fdc6228cd14912">  636</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a6134a771701b09fbc2fdc6228cd14912">tsm_timing_17_init</a>;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#afbabcbad438aad5bc303725a485bc627">  637</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#afbabcbad438aad5bc303725a485bc627">tsm_timing_18_init</a>;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a1c4d8b40a950219b678b80cf097717a0">  638</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a1c4d8b40a950219b678b80cf097717a0">tsm_timing_19_init</a>;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aa6ef43b245283634f367af63933ee480">  639</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aa6ef43b245283634f367af63933ee480">tsm_timing_20_init</a>;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ab774685bdf902474ee04fa4ab45b9312">  640</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ab774685bdf902474ee04fa4ab45b9312">tsm_timing_21_init</a>;</div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a2af48041a386774691651dccd5ee051f">  641</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a2af48041a386774691651dccd5ee051f">tsm_timing_22_init</a>;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a2aa5eeea6f329f315242efb505eddc38">  642</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a2aa5eeea6f329f315242efb505eddc38">tsm_timing_23_init</a>;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ad4d3387e803543eee2159b8b59fe715d">  643</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ad4d3387e803543eee2159b8b59fe715d">tsm_timing_24_init</a>;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aa70d53771778248b8c90400c8edc2750">  644</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aa70d53771778248b8c90400c8edc2750">tsm_timing_25_init_26mhz</a>;</div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a4865851944740605ab83853040596568">  645</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a4865851944740605ab83853040596568">tsm_timing_25_init_32mhz</a>;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a4946f54e0d12cd2a41da3440bb6c8d04">  646</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a4946f54e0d12cd2a41da3440bb6c8d04">tsm_timing_26_init</a>;</div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a217791179a73f14f5be5184c236f53d7">  647</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a217791179a73f14f5be5184c236f53d7">tsm_timing_27_init_26mhz</a>;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac21602217e5fd2dc3915a5b3d75238f2">  648</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac21602217e5fd2dc3915a5b3d75238f2">tsm_timing_27_init_32mhz</a>;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a54c3cf3e01b16fd79de94d238afc4e5d">  649</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a54c3cf3e01b16fd79de94d238afc4e5d">tsm_timing_28_init_26mhz</a>;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a8d926c24322aa70d535bbaeb67ca27c2">  650</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a8d926c24322aa70d535bbaeb67ca27c2">tsm_timing_28_init_32mhz</a>;</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a68cd68860caa3524aecc822a8606f10b">  651</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a68cd68860caa3524aecc822a8606f10b">tsm_timing_29_init_26mhz</a>;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a27abfd2809734a00265304993675b26e">  652</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a27abfd2809734a00265304993675b26e">tsm_timing_29_init_32mhz</a>;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a37228355829345621fa2b518e95b35b6">  653</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a37228355829345621fa2b518e95b35b6">tsm_timing_30_init_26mhz</a>;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ab9f4a5b8a7dd8f594a38c1f76455fb5b">  654</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ab9f4a5b8a7dd8f594a38c1f76455fb5b">tsm_timing_30_init_32mhz</a>;</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a042190e998388c40675e62c9a02cb713">  655</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a042190e998388c40675e62c9a02cb713">tsm_timing_31_init_26mhz</a>;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a81662d5f0cd1501e266ec31e45592a5a">  656</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a81662d5f0cd1501e266ec31e45592a5a">tsm_timing_31_init_32mhz</a>;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac23de702ab83c4a3c1fa00268b238c2b">  657</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac23de702ab83c4a3c1fa00268b238c2b">tsm_timing_32_init_26mhz</a>;</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a61e8d613036b1e6daea7671b8e876776">  658</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a61e8d613036b1e6daea7671b8e876776">tsm_timing_32_init_32mhz</a>;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a3041df8843191b9e20911bdcdacc85cd">  659</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a3041df8843191b9e20911bdcdacc85cd">tsm_timing_33_init_26mhz</a>;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aa525649259f5dbe05080dcb1ece9cc8c">  660</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aa525649259f5dbe05080dcb1ece9cc8c">tsm_timing_33_init_32mhz</a>;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a6f22af25458b00c3bd1bed38c06ebd75">  661</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a6f22af25458b00c3bd1bed38c06ebd75">tsm_timing_34_init</a>;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac9289eccc1e1cfd021781503b56d2d1c">  662</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac9289eccc1e1cfd021781503b56d2d1c">tsm_timing_35_init</a>; <span class="comment">/* tsm_timing_35 has a mode specific LSbyte*/</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a55829f8cff59e13d9b797d6323f54767">  663</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a55829f8cff59e13d9b797d6323f54767">tsm_timing_36_init_26mhz</a>;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a27a01bb159a4231c4b73e8eb0a1d394b">  664</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a27a01bb159a4231c4b73e8eb0a1d394b">tsm_timing_36_init_32mhz</a>;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aa34b79b0604ddf2627496a0aa02f2f40">  665</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aa34b79b0604ddf2627496a0aa02f2f40">tsm_timing_37_init_26mhz</a>;</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a7ba8d4b3c20faeacd25453129e953d1f">  666</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a7ba8d4b3c20faeacd25453129e953d1f">tsm_timing_37_init_32mhz</a>;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#affa41540e79d24bf15b4371429c826b1">  667</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#affa41540e79d24bf15b4371429c826b1">tsm_timing_38_init</a>;</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a2433e8ddc6ffc97895d9c1105fd13bae">  668</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a2433e8ddc6ffc97895d9c1105fd13bae">tsm_timing_39_init_26mhz</a>;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aa830a19d49d736d8fcea7d705fd8834e">  669</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aa830a19d49d736d8fcea7d705fd8834e">tsm_timing_39_init_32mhz</a>;</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ae04a7b27ed1ff965b6eaeea8c94facde">  670</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ae04a7b27ed1ff965b6eaeea8c94facde">tsm_timing_40_init_26mhz</a>;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ab65fceb6b41f55028ff086f7cbcc0339">  671</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ab65fceb6b41f55028ff086f7cbcc0339">tsm_timing_40_init_32mhz</a>;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#add8432fc2e7a5f3b3e02e3eab98f094d">  672</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#add8432fc2e7a5f3b3e02e3eab98f094d">tsm_timing_41_init_26mhz</a>;</div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aecb4ba4f513d64552c5cf141dc81f45f">  673</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aecb4ba4f513d64552c5cf141dc81f45f">tsm_timing_41_init_32mhz</a>;</div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a70143ad7999318a2c8f37274cac0ee61">  674</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a70143ad7999318a2c8f37274cac0ee61">tsm_timing_51_init</a>;</div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#af08c68563a35633bf79e1145b0b9afbc">  675</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#af08c68563a35633bf79e1145b0b9afbc">tsm_timing_52_init_26mhz</a>;</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ab91c19f00f7dd762086145769d5c002e">  676</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ab91c19f00f7dd762086145769d5c002e">tsm_timing_52_init_32mhz</a>;</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a4e9b44cdd1f891a9ae37e7847cf2af53">  677</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a4e9b44cdd1f891a9ae37e7847cf2af53">tsm_timing_53_init</a>;</div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a79c0d98ecdfccf4ec3175d9d23538f5b">  678</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a79c0d98ecdfccf4ec3175d9d23538f5b">tsm_timing_54_init_26mhz</a>;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac9a583ded1f86b43de642cf309ee50d8">  679</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac9a583ded1f86b43de642cf309ee50d8">tsm_timing_54_init_32mhz</a>;</div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a45ce9ce554ddf0e2db2a3917bfd74970">  680</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a45ce9ce554ddf0e2db2a3917bfd74970">tsm_timing_55_init_26mhz</a>;</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ae55d980f24950e1e4d6f4be71d272eb4">  681</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ae55d980f24950e1e4d6f4be71d272eb4">tsm_timing_55_init_32mhz</a>;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a0edfabea8bddd99f47bd268a5e1c0f49">  682</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a0edfabea8bddd99f47bd268a5e1c0f49">tsm_timing_56_init_26mhz</a>;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#ac6fe17a4990ffbdc9c3f54461b130e66">  683</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#ac6fe17a4990ffbdc9c3f54461b130e66">tsm_timing_56_init_32mhz</a>;</div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a8f51242968aa4de96c86ef75d92794f8">  684</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a8f51242968aa4de96c86ef75d92794f8">tsm_timing_57_init</a>;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a5c8a4e2189fba452c6165bbaa3257ed5">  685</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a5c8a4e2189fba452c6165bbaa3257ed5">tsm_timing_58_init</a>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="comment">/* XCVR_TX_DIG configs */</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a2551713cfba32f4ae53796e547003f75">  688</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a2551713cfba32f4ae53796e547003f75">tx_ctrl</a>;</div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a8c3a4559453448e002358d2bb845cfa9">  689</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a8c3a4559453448e002358d2bb845cfa9">tx_data_padding</a>;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a81a4dcd0a46261d19e58d7ee68aa25e5">  690</a></span>&#160;     <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a81a4dcd0a46261d19e58d7ee68aa25e5">tx_dft_pattern</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#if !RADIO_IS_GEN_2P1</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#aed9fcc153d3bd25b2d3a86e20ad4b513">  692</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#aed9fcc153d3bd25b2d3a86e20ad4b513">rf_dft_bist_1</a>;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct__xcvr__common__config.html#a487fe1f1d0a64b519c91f31115183a34">  693</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__common__config.html#a487fe1f1d0a64b519c91f31115183a34">rf_dft_bist_2</a>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !RADIO_IS_GEN_2P1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;} <a class="code" href="group__xcvr.html#ga70cd9d6806cfa38e33ac0ed99215b5d1">xcvr_common_config_t</a>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html">  698</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__xcvr__mode__config.html">_xcvr_mode_config</a></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;{</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#ab6e4d017933f5257a0f0ad73407dea96">  700</a></span>&#160;    <a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> <a class="code" href="struct__xcvr__mode__config.html#ab6e4d017933f5257a0f0ad73407dea96">radio_mode</a>;</div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#adf8eb7d369342c4b9ce2b5bc3c243907">  701</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#adf8eb7d369342c4b9ce2b5bc3c243907">scgc5_clock_ena_bits</a>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">/* XCVR_MISC configs */</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a26513ae10e9ef0a96617e508f565bce6">  704</a></span>&#160;    <a class="code" href="struct__xcvr__masked__init__32.html">xcvr_masked_init_32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a26513ae10e9ef0a96617e508f565bce6">xcvr_ctrl</a>;  </div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="comment">/* XCVR_PHY configs */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> phy_fsk_pd_cfg0;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> phy_fsk_pd_cfg1;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> phy_fsk_cfg;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> phy_fsk_misc;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> phy_fad_ctrl;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#aa9d4110284840dba34f81b5d29b42531">  714</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#aa9d4110284840dba34f81b5d29b42531">phy_pre_ref0_init</a>;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a516a7230b17e455fb8f303436d729006">  715</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a516a7230b17e455fb8f303436d729006">phy_pre_ref1_init</a>;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a40c94fbe902050a7b1a716e2c1019a31">  716</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a40c94fbe902050a7b1a716e2c1019a31">phy_pre_ref2_init</a>;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a1ee799ff72b2248fdf153145d406c09c">  717</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a1ee799ff72b2248fdf153145d406c09c">phy_cfg1_init</a>;</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a5acb37331a5286ea8ecfe73062394dc9">  718</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a5acb37331a5286ea8ecfe73062394dc9">phy_el_cfg_init</a>; <span class="comment">/* Should leave EL_WIN_SIZE and EL_INTERVAL to the data_rate specific configuration */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">/* XCVR_RX_DIG configs */</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a13027d2e0df2baf00846f48ba66a3f52">  722</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a13027d2e0df2baf00846f48ba66a3f52">rx_dig_ctrl_init_26mhz</a>; <span class="comment">/* NOTE: Common init, mode init, and datarate init will be OR&#39;d together for RX_DIG_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#abb374de9605bfd4eddf80c608a025507">  723</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#abb374de9605bfd4eddf80c608a025507">rx_dig_ctrl_init_32mhz</a>; <span class="comment">/* NOTE: Common init, mode init, and datarate init will be OR&#39;d together for RX_DIG_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a00659ef34283de2d6b1febffd043b513">  724</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a00659ef34283de2d6b1febffd043b513">agc_ctrl_0_init</a>; <span class="comment">/* NOTE:  Common init and mode init will be OR&#39;d together for AGC_CTRL_0 to form complete register initialization */</span> </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">/* XCVR_TSM configs */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#if (RADIO_IS_GEN_2P0 || RADIO_IS_GEN_2P1)</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#ac9289eccc1e1cfd021781503b56d2d1c">  728</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#ac9289eccc1e1cfd021781503b56d2d1c">tsm_timing_35_init</a>; <span class="comment">/* Only the LSbyte is mode specific */</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (RADIO_IS_GEN_2P0 || RADIO_IS_GEN_2P1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="comment">/* XCVR_TX_DIG configs */</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#abb63d28b07de9c5ccbcb610b22a29770">  732</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#abb63d28b07de9c5ccbcb610b22a29770">tx_gfsk_ctrl</a>;</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a7de4f115040ef6ac328f0be5823151e1">  733</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a7de4f115040ef6ac328f0be5823151e1">tx_gfsk_coeff1_26mhz</a>;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#ae39f140f742823e2f9721bb5593a82ed">  734</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#ae39f140f742823e2f9721bb5593a82ed">tx_gfsk_coeff2_26mhz</a>;</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a162d7308884959ecc820857f1a43604f">  735</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a162d7308884959ecc820857f1a43604f">tx_gfsk_coeff1_32mhz</a>;</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__config.html#a7017fe6fbefaa6d12635cecde6fed3dc">  736</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__config.html#a7017fe6fbefaa6d12635cecde6fed3dc">tx_gfsk_coeff2_32mhz</a>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;} <a class="code" href="group__xcvr.html#ga9485ec157551e535939c01c5765392d9">xcvr_mode_config_t</a>;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html">  744</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__xcvr__mode__datarate__config.html">_xcvr_mode_datarate_config</a></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;{</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#ab6e4d017933f5257a0f0ad73407dea96">  746</a></span>&#160;    <a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#ab6e4d017933f5257a0f0ad73407dea96">radio_mode</a>;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a052f7045f7173c1fe051fcb49e476786">  747</a></span>&#160;    <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a052f7045f7173c1fe051fcb49e476786">data_rate</a>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="comment">/* XCVR_ANA configs */</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#aca8dc83db4fa99e0c3c13dd3ed65ea07">  750</a></span>&#160;    <a class="code" href="struct__xcvr__masked__init__32.html">xcvr_masked_init_32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#aca8dc83db4fa99e0c3c13dd3ed65ea07">ana_sy_ctrl2</a>;</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a01827194b68b1d3c5b06c514dbc3141a">  751</a></span>&#160;    <a class="code" href="struct__xcvr__masked__init__32.html">xcvr_masked_init_32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a01827194b68b1d3c5b06c514dbc3141a">ana_rx_bba</a>;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#ac37371b6c3cd7e7097d0dfe42c0bdd0a">  752</a></span>&#160;    <a class="code" href="struct__xcvr__masked__init__32.html">xcvr_masked_init_32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#ac37371b6c3cd7e7097d0dfe42c0bdd0a">ana_rx_tza</a>;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="comment">/* XCVR_PHY configs */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> phy_fsk_misc_mode_datarate;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a202109a45263c5cd94a802a83780b496">  758</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a202109a45263c5cd94a802a83780b496">phy_cfg2_init</a>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a08b62ae1ab4590492ee1a56a822916c8">  761</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a08b62ae1ab4590492ee1a56a822916c8">agc_ctrl_2_init_26mhz</a>;</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#ab9a825bd0d9a51dc3032e862bee79507">  762</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#ab9a825bd0d9a51dc3032e862bee79507">agc_ctrl_2_init_32mhz</a>;</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#af9f3232373b2ea505e9b3d90b143da03">  763</a></span>&#160;    <a class="code" href="struct__xcvr__rx__chf__coeffs.html">xcvr_rx_chf_coeffs_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#af9f3232373b2ea505e9b3d90b143da03">rx_chf_coeffs_26mhz</a>; <span class="comment">/* 26MHz ext clk */</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a05cadf5d6b5b8e40666ef4aa1f783ffc">  764</a></span>&#160;    <a class="code" href="struct__xcvr__rx__chf__coeffs.html">xcvr_rx_chf_coeffs_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a05cadf5d6b5b8e40666ef4aa1f783ffc">rx_chf_coeffs_32mhz</a>; <span class="comment">/* 32MHz ext clk */</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a55dbee36efad1f316ed4203bd9b3d7bc">  765</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a55dbee36efad1f316ed4203bd9b3d7bc">rx_rccal_ctrl_0</a>;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a46f19f61a62528f3f55e97ff120b9369">  766</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a46f19f61a62528f3f55e97ff120b9369">rx_rccal_ctrl_1</a>;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">/* XCVR_TX_DIG configs */</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a2bc96c25c01c7798d7622e682379b8f6">  769</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a2bc96c25c01c7798d7622e682379b8f6">tx_fsk_scale_26mhz</a>; <span class="comment">/* Only used by MSK mode, but dependent on datarate */</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="struct__xcvr__mode__datarate__config.html#a8e6018909f99e910e28130a1bbe7c368">  770</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__mode__datarate__config.html#a8e6018909f99e910e28130a1bbe7c368">tx_fsk_scale_32mhz</a>; <span class="comment">/* Only used by MSK mode, but dependent on datarate */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;} <a class="code" href="group__xcvr.html#ga5c9eeb24e09f1d86902d192d671010ea">xcvr_mode_datarate_config_t</a>;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html">  778</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__xcvr__datarate__config.html">_xcvr_datarate_config</a></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;{</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a052f7045f7173c1fe051fcb49e476786">  780</a></span>&#160;    <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a052f7045f7173c1fe051fcb49e476786">data_rate</a>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <span class="comment">/* XCVR_PHY configs */</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a5acb37331a5286ea8ecfe73062394dc9">  783</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a5acb37331a5286ea8ecfe73062394dc9">phy_el_cfg_init</a>; <span class="comment">/* Note: EL_ENABLE  is set in xcvr_mode_config_t settings */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="comment">/* XCVR_RX_DIG configs */</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a13027d2e0df2baf00846f48ba66a3f52">  786</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a13027d2e0df2baf00846f48ba66a3f52">rx_dig_ctrl_init_26mhz</a>; <span class="comment">/* NOTE: Common init, mode init, and datarate init will be OR&#39;d together for RX_DIG_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#abb374de9605bfd4eddf80c608a025507">  787</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#abb374de9605bfd4eddf80c608a025507">rx_dig_ctrl_init_32mhz</a>; <span class="comment">/* NOTE: Common init, mode init, and datarate init will be OR&#39;d together for RX_DIG_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#ade0e5da3f654c903b4af66d45d49f31c">  788</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#ade0e5da3f654c903b4af66d45d49f31c">agc_ctrl_1_init_26mhz</a>;</div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a5b4a257964de487695f0841fcc18c064">  789</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a5b4a257964de487695f0841fcc18c064">agc_ctrl_1_init_32mhz</a>;</div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#ae1b1b83d41f9ba20efeee3aa51b26aae">  790</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#ae1b1b83d41f9ba20efeee3aa51b26aae">dcoc_ctrl_0_init_26mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with common init for DCOC_CTRL_0 to form complete register initialization */</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a29a2f63a91b0d0b0dbef77d1c440e190">  791</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a29a2f63a91b0d0b0dbef77d1c440e190">dcoc_ctrl_0_init_32mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with common init for DCOC_CTRL_0 to form complete register initialization */</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a33524aa015b28cf47e2e2dea26bf221d">  792</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a33524aa015b28cf47e2e2dea26bf221d">dcoc_ctrl_1_init_26mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with common init for DCOC_CTRL_1 to form complete register initialization */</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a79fcc9fce854a2bfd173eab48044d82d">  793</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a79fcc9fce854a2bfd173eab48044d82d">dcoc_ctrl_1_init_32mhz</a>; <span class="comment">/* NOTE: This will be OR&#39;d with common init for DCOC_CTRL_1 to form complete register initialization */</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a308dab85c3e5ce1caf84fad4eaa1aae7">  794</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a308dab85c3e5ce1caf84fad4eaa1aae7">dcoc_ctrl_2_init_26mhz</a>;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a6eeb79d5edfa90ef5a93d8b7d1a9820f">  795</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a6eeb79d5edfa90ef5a93d8b7d1a9820f">dcoc_ctrl_2_init_32mhz</a>;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a4284565205c9d095decc02f642d618d2">  796</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a4284565205c9d095decc02f642d618d2">dcoc_cal_iir_init_26mhz</a>;</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a52d228b611428bb2ef7ee6e692155cde">  797</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a52d228b611428bb2ef7ee6e692155cde">dcoc_cal_iir_init_32mhz</a>;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#aa59c8e8c9e78597ac22b425e931dce37">  798</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#aa59c8e8c9e78597ac22b425e931dce37">dc_resid_ctrl_26mhz</a>;<span class="comment">/* NOTE: This will be OR&#39;d with common init for DCOC_RESID_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="struct__xcvr__datarate__config.html#a7172b6a18d5cd8ae93c37b8537ac4fc2">  799</a></span>&#160;    <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="struct__xcvr__datarate__config.html#a7172b6a18d5cd8ae93c37b8537ac4fc2">dc_resid_ctrl_32mhz</a>;<span class="comment">/* NOTE: This will be OR&#39;d with common init for DCOC_RESID_CTRL to form complete register initialization */</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;} <a class="code" href="group__xcvr.html#gafdb2d584d491a699356ed6fd502f5f62">xcvr_datarate_config_t</a>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__xcvr.html#ga60e13c6e2a003a65b1de88e3464e0f78">  808</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__xcvr.html#ga60e13c6e2a003a65b1de88e3464e0f78">panic_fptr</a>)(<a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> panic_id, <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> location, <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> extra1, <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> extra2);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/* Make available const structures from config files */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__common__config.html">xcvr_common_config_t</a> <a class="code" href="group__xcvr.html#gad8838256c7fbbafd8d5c2653243a7783">xcvr_common_config</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#gaa0287583164aad15a46a0cb6b615dfa3">zgbe_mode_config</a>;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga6f0bb1f724aa14995728c4f7028a2b13">ble_mode_config</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga97b80680596df64d35d421642cd9fe74">ant_mode_config</a>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#gac7a782387000d407f743756ba5dadbb4">gfsk_bt_0p5_h_0p5_mode_config</a>;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga4e001282c0634d396a9dab129d521381">gfsk_bt_0p5_h_0p7_mode_config</a>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga4dfbf13d15e618a10c307885e304ed4b">gfsk_bt_0p5_h_0p32_mode_config</a>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga32cb9579aeba00d39963f8d8375cbc7b">gfsk_bt_0p5_h_1p0_mode_config</a>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga840d337a2c8c9f9b8157367309d98e86">gfsk_bt_0p3_h_0p5_mode_config</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga3b4cc2940eb9958c8e4907f118ff5315">gfsk_bt_0p7_h_0p5_mode_config</a>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> <a class="code" href="group__xcvr.html#ga099e5eebdca684c701051245c47a38d7">msk_mode_config</a>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__datarate__config.html">xcvr_datarate_config_t</a> xcvr_2mbps_config;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__datarate__config.html">xcvr_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga358041f809befa75d97e4b072b56aa85">xcvr_1mbps_config</a>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__datarate__config.html">xcvr_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga8e41ebc61a8b04e56d09f9d4a3a7117b">xcvr_500kbps_config</a>;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__datarate__config.html">xcvr_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga4555f2ddba47881bc306ef58d8b499e2">xcvr_250kbps_config</a>;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__datarate__config.html">xcvr_datarate_config_t</a> <a class="code" href="group__xcvr.html#gac3723e75040f6c0b02b35044f8995550">xcvr_802_15_4_500kbps_config</a>; <span class="comment">/* Custom datarate settings for 802.15.4 since it is 2MChips/sec */</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> xcvr_GFSK_BT_0p5_h_0p5_2mbps_config;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> xcvr_GFSK_BT_0p5_h_0p32_2mbps_config;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> xcvr_GFSK_BT_0p3_h_0p5_2mbps_config;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> xcvr_GFSK_BT_0p7_h_0p5_2mbps_config;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> xcvr_MSK_2mbps_config;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga53754a3448956ff044898711ef137f80">xcvr_BLE_1mbps_config</a>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga56d19761832ce6ee7c897b17af495c7d">xcvr_ZIGBEE_500kbps_config</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga41ca249f2d8a53cbddab9da335fa51af">xcvr_ANT_1mbps_config</a>;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gaf48b0d32d062548b84e1a187f195c8c1">xcvr_GFSK_BT_0p5_h_0p5_1mbps_config</a>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga612e73c4f34bed529d3d54f556e483f9">xcvr_GFSK_BT_0p5_h_0p5_500kbps_config</a>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gadb8dd54d87d1686deb750bebf3fdadf5">xcvr_GFSK_BT_0p5_h_0p5_250kbps_config</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gafd2b037473f7cb1c3d29b5d363f64a4e">xcvr_GFSK_BT_0p5_h_0p32_1mbps_config</a>;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga64e678cb9141eaf01a6c03afa9e06a1c">xcvr_GFSK_BT_0p5_h_0p32_500kbps_config</a>;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gaf7eff7bd5d8ebb53011130701932ea2f">xcvr_GFSK_BT_0p5_h_0p32_250kbps_config</a>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gaaf20582d8f48022bff7386856e82f4f3">xcvr_GFSK_BT_0p5_h_0p7_1mbps_config</a>;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga2128c987699324f83ce0649b9a6607de">xcvr_GFSK_BT_0p5_h_0p7_500kbps_config</a>;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gabdb68b565cc83eebd4f18a0114be75b7">xcvr_GFSK_BT_0p5_h_0p7_250kbps_config</a>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gaa3990db76ba3dad85f3e6aca2d42e622">xcvr_GFSK_BT_0p5_h_1p0_1mbps_config</a>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga95374ea265c1ed4fa5f1b728ebfaf59d">xcvr_GFSK_BT_0p5_h_1p0_500kbps_config</a>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga2dd76872af56aedb252f8504a6c38beb">xcvr_GFSK_BT_0p5_h_1p0_250kbps_config</a>;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gaf73cefe92144918e6b57d3fada0cb352">xcvr_GFSK_BT_0p3_h_0p5_1mbps_config</a>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga1712e06203e60028b3934b5fec3a1893">xcvr_GFSK_BT_0p3_h_0p5_500kbps_config</a>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga8de0d794e47c73d5ca5c4a447efa3330">xcvr_GFSK_BT_0p3_h_0p5_250kbps_config</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gaa0efc02cadc7d6d16b030d6716396842">xcvr_GFSK_BT_0p7_h_0p5_1mbps_config</a>;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gae026674c00d72f049a7c1f9349a2548f">xcvr_GFSK_BT_0p7_h_0p5_500kbps_config</a>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga2ac81fc58e2c50c09c0716703572a316">xcvr_GFSK_BT_0p7_h_0p5_250kbps_config</a>;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga9f941f02c706b7c6f87451191a7356ce">xcvr_MSK_1mbps_config</a>;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#ga57dd1e2cc29b8ce19b75a47eaf18611b">xcvr_MSK_500kbps_config</a>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> <a class="code" href="group__xcvr.html#gad8dd48e8aa088a6ffa72cec44dc9ce2a">xcvr_MSK_250kbps_config</a>;</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"> * API</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga20083faaba0cd71e5eae72e3959b091e">XCVR_Init</a>(<a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> radio_mode, <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> data_rate);</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#gaca1e6862f147598e19aba03a256d560a">XCVR_Deinit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga3194af74e8e3b7a358a1c378d5391d66">XCVR_GetDefaultConfig</a>(<a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> radio_mode, </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                                   <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> data_rate, </div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="struct__xcvr__common__config.html">xcvr_common_config_t</a> ** com_config, </div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> ** mode_config, </div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> ** mode_datarate_config, </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="struct__xcvr__datarate__config.html">xcvr_datarate_config_t</a> ** datarate_config);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga61bd6f4ad60e5c8775dc01b60f5f4467">XCVR_Configure</a>(<span class="keyword">const</span> <a class="code" href="struct__xcvr__common__config.html">xcvr_common_config_t</a> *com_config, </div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                            <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__config.html">xcvr_mode_config_t</a> *mode_config, </div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                            <span class="keyword">const</span> <a class="code" href="struct__xcvr__mode__datarate__config.html">xcvr_mode_datarate_config_t</a> *mode_datarate_config, </div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                            <span class="keyword">const</span> <a class="code" href="struct__xcvr__datarate__config.html">xcvr_datarate_config_t</a> *datarate_config, </div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;                            <a class="code" href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> tempDegC, </div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                            <a class="code" href="group__xcvr.html#gaef129bb2348ba31236cf50f6c8aa60b4">XCVR_INIT_MODE_CHG_T</a> first_init);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#ga8a19a7a047ab53e082e887030befe495">XCVR_Reset</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160; <a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga93fb6edbacdde525399448009144aa71">XCVR_ChangeMode</a>(<a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> new_radio_mode, <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> new_data_rate);</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#ga9223186588e107cdf7ce7bba2d44dafc">XCVR_EnaNBRSSIMeas</a>(<a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> IIRnbEnable);</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160; <a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#gace5d99e431bf305b068e0e49746efd85">XCVR_OverrideFrequency</a>(<a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> freq, <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> refOsc);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#gaa0e6eb4307a3f397b35b93b194ab4ea1">XCVR_RegisterPanicCb</a>(<a class="code" href="group__xcvr.html#ga60e13c6e2a003a65b1de88e3464e0f78">panic_fptr</a> fptr); <span class="comment">/* allow upper layers to provide PANIC callback */</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<a class="code" href="group__xcvr.html#ga0a645c3796c48aba1cb08ea5749861d9">healthStatus_t</a> <a class="code" href="group__xcvr.html#ga67168b491f242e6aeabb07aabeb4f892">XCVR_HealthCheck</a>(<span class="keywordtype">void</span>); <span class="comment">/* allow upper layers to poll the radio health */</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160; <span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#gabcaf6fa511cd85d238b510ac87b6932f">XCVR_FadLppsControl</a>(<a class="code" href="group__xcvr.html#gabaefa6ec10a2b7954a6ce109a87203f7">FAD_LPPS_CTRL_T</a> control);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160; <a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga959e3c24ffd31303ec3d1f085cf1ac0d">XCVR_SetIRQMapping</a>(<a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> irq0_mapping, <a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> irq1_mapping);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#if RADIO_IS_GEN_3P0</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="keywordtype">void</span> XCVR_SetBSM_NTW_Address(<a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> bsm_ntw_address);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> XCVR_GetBSM_NTW_Address(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RADIO_IS_GEN_3P0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160; <a class="code" href="group__xcvr.html#gaba660dbd9279f3dbf12bfea9ad89128f">link_layer_t</a> <a class="code" href="group__xcvr.html#gae9d94a0973d4a561ec0be1ccb7c6da85">XCVR_GetIRQMapping</a>(<a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> int_num);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga64e941caddbb03b9ca69110a3bc0d800">XCVR_GetCurrentConfig</a>(<a class="code" href="structxcvr__curr_config__tag.html">xcvr_currConfig_t</a> * curr_config);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"> * Customer level trim functions</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga195abba7bb63c6b472ddcb3148fb0da3">XCVR_SetXtalTrim</a>(<a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> xtalTrim);</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>  <a class="code" href="group__xcvr.html#gad150e8c8f137622a7c46e952016cc713">XCVR_GetXtalTrim</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga667828a204358f2a0b9075d3ab5bbed9">XCVR_SetRssiAdjustment</a>(<a class="code" href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a> adj);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<a class="code" href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a>  <a class="code" href="group__xcvr.html#ga64b260bdf89bed484ca043e6b5e42853">XCVR_GetRssiAdjustment</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga0b87166406bb2a03cda2f2e8025d00db">XCVR_OverrideChannel</a>(<a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> channel, <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> useMappedChannel);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="group__xcvr.html#gaf3393cdaebe73af2aa3cf7c9db74e9fc">XCVR_GetFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#ga7f5cb6fe683cc29f5c4b01ce5ab2ad0e">XCVR_ForceRxWu</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160; <span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#ga14077ec49650e547905eea27ed081395">XCVR_ForceRxWd</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#ga6fea44131dd1bb5bdb099d217968e67d">XCVR_ForceTxWu</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#ga00e5402ba7bf3265024770e44559c295">XCVR_ForceTxWd</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga97704c762ac203e9392cd9e966d5627f">XCVR_DftTxPatternReg</a>(<a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> <a class="code" href="fsl__xcvr__common__config_8c.html#a10e2231ae5c5ed055b93e992a7cff199">channel_num</a>, <a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> radio_mode, <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> data_rate, <a class="code" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> tx_pattern);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga5cb59e4c70728759b101826830535b01">XCVR_DftTxLfsrReg</a>(<a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> channel_num, <a class="code" href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a> radio_mode, <a class="code" href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a> data_rate, <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="fsl__xcvr__common__config_8c.html#a2ebac14ecac360da185ed3f1b08dcb61">lfsr_length</a>);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__xcvr.html#gaab7fbca7b95b701d95cfaaae6e9cc8c8">XCVR_DftTxOff</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#gad8548964432320ffff8e45b5429d6212">XCVR_ForcePAPower</a>(<a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> pa_power);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga6c77a4ee10baf464acc2c3190b9543c3">XCVR_DftTxCW</a>(<a class="code" href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> rf_channel_freq, <a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> protocol);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga6d7cf47363a7a80dd4cead9682c350ef">XCVR_CoexistenceInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#ga94fbc3bbda8215444b540f3327a67437">XCVR_CoexistenceSetPriority</a>(<a class="code" href="group__xcvr.html#gaaf63ea41aec22c822c6f8b1da54ae143">XCVR_COEX_PRIORITY_T</a> rxPriority, <a class="code" href="group__xcvr.html#gaaf63ea41aec22c822c6f8b1da54ae143">XCVR_COEX_PRIORITY_T</a> txPriority);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<a class="code" href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a> <a class="code" href="group__xcvr.html#gafc93d47e88d816323f0ee4bcf0f6db6d">XCVR_CoexistenceSaveRestoreTimings</a>(<a class="code" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> saveTimings);</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* @} */</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#if defined(__cplusplus)</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;}</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _FSL_XCVR_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="ttc" id="struct__xcvr__common__config_html_a8a5245e53f7b17f9c1f7499ffdb4e245"><div class="ttname"><a href="struct__xcvr__common__config.html#a8a5245e53f7b17f9c1f7499ffdb4e245">_xcvr_common_config::dcoc_tza_step_05_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_05_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:570</div></div>
<div class="ttc" id="group__xcvr_html_ga7f5cb6fe683cc29f5c4b01ce5ab2ad0e"><div class="ttname"><a href="group__xcvr.html#ga7f5cb6fe683cc29f5c4b01ce5ab2ad0e">XCVR_ForceRxWu</a></div><div class="ttdeci">void XCVR_ForceRxWu(void)</div><div class="ttdoc">Force receiver warmup. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1513</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a706272c46f65b202ac192fbff74b05a3"><div class="ttname"><a href="struct__xcvr__common__config.html#a706272c46f65b202ac192fbff74b05a3">_xcvr_common_config::tsm_ctrl</a></div><div class="ttdeci">uint32_t tsm_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:600</div></div>
<div class="ttc" id="group__xcvr_html_ga4dfbf13d15e618a10c307885e304ed4b"><div class="ttname"><a href="group__xcvr.html#ga4dfbf13d15e618a10c307885e304ed4b">gfsk_bt_0p5_h_0p32_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t gfsk_bt_0p5_h_0p32_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p32_config.c:48</div></div>
<div class="ttc" id="group__xcvr_html_ga4e001282c0634d396a9dab129d521381"><div class="ttname"><a href="group__xcvr.html#ga4e001282c0634d396a9dab129d521381">gfsk_bt_0p5_h_0p7_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t gfsk_bt_0p5_h_0p7_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p7_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a3beabb72e6c57c9fbef6293ba8717cb9"><div class="ttname"><a href="struct__xcvr__common__config.html#a3beabb72e6c57c9fbef6293ba8717cb9">_xcvr_common_config::agc_gain_tbl_26_24_init</a></div><div class="ttdeci">uint32_t agc_gain_tbl_26_24_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:591</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_acf58c6476573ca22fc0769f8d2b442f2"><div class="ttname"><a href="struct__xcvr__common__config.html#acf58c6476573ca22fc0769f8d2b442f2">_xcvr_common_config::pll_mod_ctrl</a></div><div class="ttdeci">uint32_t pll_mod_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:531</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a52d228b611428bb2ef7ee6e692155cde"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a52d228b611428bb2ef7ee6e692155cde">_xcvr_datarate_config::dcoc_cal_iir_init_32mhz</a></div><div class="ttdeci">uint32_t dcoc_cal_iir_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:797</div></div>
<div class="ttc" id="group__xcvr_html_ga4555f2ddba47881bc306ef58d8b499e2"><div class="ttname"><a href="group__xcvr.html#ga4555f2ddba47881bc306ef58d8b499e2">xcvr_250kbps_config</a></div><div class="ttdeci">const xcvr_datarate_config_t xcvr_250kbps_config</div><div class="ttdoc">XCVR 250K bps DATA RATE specific configure structure. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr_mode_datarate_config.c:161</div></div>
<div class="ttc" id="group__xcvr_html_ga974bd74e99962f2d70c7541414c5dd8b"><div class="ttname"><a href="group__xcvr.html#ga974bd74e99962f2d70c7541414c5dd8b">data_rate_t</a></div><div class="ttdeci">enum _data_rate data_rate_t</div><div class="ttdoc">Data rate selections. </div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa901890573225f57f388c92a3f5578798"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa901890573225f57f388c92a3f5578798">GFSK_BT_0p3_h_0p5</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:427</div></div>
<div class="ttc" id="group__xcvr_html_gaba660dbd9279f3dbf12bfea9ad89128f"><div class="ttname"><a href="group__xcvr.html#gaba660dbd9279f3dbf12bfea9ad89128f">link_layer_t</a></div><div class="ttdeci">enum _link_layer link_layer_t</div><div class="ttdoc">Link layer types. </div></div>
<div class="ttc" id="group__xcvr_html_gabdcffecf845af24c0bae861c03b100f6"><div class="ttname"><a href="group__xcvr.html#gabdcffecf845af24c0bae861c03b100f6">_healthStatus</a></div><div class="ttdeci">_healthStatus</div><div class="ttdoc">Health status returned from PHY upon status check function return. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:397</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a7172b6a18d5cd8ae93c37b8537ac4fc2"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a7172b6a18d5cd8ae93c37b8537ac4fc2">_xcvr_datarate_config::dc_resid_ctrl_32mhz</a></div><div class="ttdeci">uint32_t dc_resid_ctrl_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:799</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a13027d2e0df2baf00846f48ba66a3f52"><div class="ttname"><a href="struct__xcvr__mode__config.html#a13027d2e0df2baf00846f48ba66a3f52">_xcvr_mode_config::rx_dig_ctrl_init_26mhz</a></div><div class="ttdeci">uint32_t rx_dig_ctrl_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:722</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_af900dbc8b5a20f738f76efca431df613"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#af900dbc8b5a20f738f76efca431df613">_xcvr_rx_chf_coeffs::rx_chf_coef_5</a></div><div class="ttdeci">uint16_t rx_chf_coef_5</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:502</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a40c94fbe902050a7b1a716e2c1019a31"><div class="ttname"><a href="struct__xcvr__mode__config.html#a40c94fbe902050a7b1a716e2c1019a31">_xcvr_mode_config::phy_pre_ref2_init</a></div><div class="ttdeci">uint32_t phy_pre_ref2_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:716</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a5b4a257964de487695f0841fcc18c064"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a5b4a257964de487695f0841fcc18c064">_xcvr_datarate_config::agc_ctrl_1_init_32mhz</a></div><div class="ttdeci">uint32_t agc_ctrl_1_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:789</div></div>
<div class="ttc" id="group__xcvr_html_ggabdcffecf845af24c0bae861c03b100f6a14820276ae7e4047a53d9b78109f7e2a"><div class="ttname"><a href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a14820276ae7e4047a53d9b78109f7e2a">NO_ERRORS</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:399</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9040e3e41e10cf1500fa94e3dffcc8bf"><div class="ttname"><a href="struct__xcvr__common__config.html#a9040e3e41e10cf1500fa94e3dffcc8bf">_xcvr_common_config::lna_gain_val_3_0</a></div><div class="ttdeci">uint32_t lna_gain_val_3_0</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:552</div></div>
<div class="ttc" id="group__xcvr_html_ga60e13c6e2a003a65b1de88e3464e0f78"><div class="ttname"><a href="group__xcvr.html#ga60e13c6e2a003a65b1de88e3464e0f78">panic_fptr</a></div><div class="ttdeci">void(* panic_fptr)(uint32_t panic_id, uint32_t location, uint32_t extra1, uint32_t extra2)</div><div class="ttdoc">LPUART callback function type. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:808</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a81a4dcd0a46261d19e58d7ee68aa25e5"><div class="ttname"><a href="struct__xcvr__common__config.html#a81a4dcd0a46261d19e58d7ee68aa25e5">_xcvr_common_config::tx_dft_pattern</a></div><div class="ttdeci">uint32_t tx_dft_pattern</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:690</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_abfb3943ddad085f19a1683c0d8f35895"><div class="ttname"><a href="struct__xcvr__common__config.html#abfb3943ddad085f19a1683c0d8f35895">_xcvr_common_config::lna_gain_lin_val_2_0_init</a></div><div class="ttdeci">uint32_t lna_gain_lin_val_2_0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:557</div></div>
<div class="ttc" id="group__xcvr_html_ga7258c03bccd865be9478618f116727c5"><div class="ttname"><a href="group__xcvr.html#ga7258c03bccd865be9478618f116727c5">XCVR_PANIC_ID_T</a></div><div class="ttdeci">enum _XCVR_PANIC_ID XCVR_PANIC_ID_T</div><div class="ttdoc">XCVR XCVR Panic codes for indicating panic reason. </div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aae59e6e676fce13574acd86c56c90e22"><div class="ttname"><a href="struct__xcvr__common__config.html#aae59e6e676fce13574acd86c56c90e22">_xcvr_common_config::dcoc_tza_step_03_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_03_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:568</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fadad36d4ef9c790e6d401b3bef100269c"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fadad36d4ef9c790e6d401b3bef100269c">GFSK_BT_0p5_h_0p7</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:423</div></div>
<div class="ttc" id="group__xcvr_html_gaa588d78ecc6357c6aff70ffb7e3dd7ba"><div class="ttname"><a href="group__xcvr.html#gaa588d78ecc6357c6aff70ffb7e3dd7ba">_data_rate</a></div><div class="ttdeci">_data_rate</div><div class="ttdoc">Data rate selections. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:445</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ab9f4a5b8a7dd8f594a38c1f76455fb5b"><div class="ttname"><a href="struct__xcvr__common__config.html#ab9f4a5b8a7dd8f594a38c1f76455fb5b">_xcvr_common_config::tsm_timing_30_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_30_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:654</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a54c3cf3e01b16fd79de94d238afc4e5d"><div class="ttname"><a href="struct__xcvr__common__config.html#a54c3cf3e01b16fd79de94d238afc4e5d">_xcvr_common_config::tsm_timing_28_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_28_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:649</div></div>
<div class="ttc" id="stdint_8h_html_aa343fa3b3d06292b959ffdd4c4703b06"><div class="ttname"><a href="stdint_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a></div><div class="ttdeci">short int16_t</div><div class="ttdef"><b>Definition:</b> stdint.h:33</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_ab9a825bd0d9a51dc3032e862bee79507"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#ab9a825bd0d9a51dc3032e862bee79507">_xcvr_mode_datarate_config::agc_ctrl_2_init_32mhz</a></div><div class="ttdeci">uint32_t agc_ctrl_2_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:762</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_abc8f053f8c8704b3a34c7f08db6380fa"><div class="ttname"><a href="struct__xcvr__common__config.html#abc8f053f8c8704b3a34c7f08db6380fa">_xcvr_common_config::tsm_timing_16_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_16_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:634</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a7de4f115040ef6ac328f0be5823151e1"><div class="ttname"><a href="struct__xcvr__mode__config.html#a7de4f115040ef6ac328f0be5823151e1">_xcvr_mode_config::tx_gfsk_coeff1_26mhz</a></div><div class="ttdeci">uint32_t tx_gfsk_coeff1_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:733</div></div>
<div class="ttc" id="group__xcvr_html_gade8872789ef159605c2e4b06fd3a39b8"><div class="ttname"><a href="group__xcvr.html#gade8872789ef159605c2e4b06fd3a39b8">_ext_clock_config</a></div><div class="ttdeci">_ext_clock_config</div><div class="ttdoc">Health status returned from PHY upon status check function return. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:407</div></div>
<div class="ttc" id="group__xcvr_html_gae57290d17bd961c5be9d25e509e812b8"><div class="ttname"><a href="group__xcvr.html#gae57290d17bd961c5be9d25e509e812b8">_xcvrStatus</a></div><div class="ttdeci">_xcvrStatus</div><div class="ttdoc">Error codes for the XCVR driver. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:388</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aa525649259f5dbe05080dcb1ece9cc8c"><div class="ttname"><a href="struct__xcvr__common__config.html#aa525649259f5dbe05080dcb1ece9cc8c">_xcvr_common_config::tsm_timing_33_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_33_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:660</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a4284565205c9d095decc02f642d618d2"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a4284565205c9d095decc02f642d618d2">_xcvr_datarate_config::dcoc_cal_iir_init_26mhz</a></div><div class="ttdeci">uint32_t dcoc_cal_iir_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:796</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a00659ef34283de2d6b1febffd043b513"><div class="ttname"><a href="struct__xcvr__mode__config.html#a00659ef34283de2d6b1febffd043b513">_xcvr_mode_config::agc_ctrl_0_init</a></div><div class="ttdeci">uint32_t agc_ctrl_0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:724</div></div>
<div class="ttc" id="group__xcvr_html_gga83d9a54ae1896ebd531431965caf1f52a406ad14be05972be01543b790769c86f"><div class="ttname"><a href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52a406ad14be05972be01543b790769c86f">LPPS_ENABLED</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:461</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a81662d5f0cd1501e266ec31e45592a5a"><div class="ttname"><a href="struct__xcvr__common__config.html#a81662d5f0cd1501e266ec31e45592a5a">_xcvr_common_config::tsm_timing_31_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_31_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:656</div></div>
<div class="ttc" id="group__xcvr_html_ggabdcffecf845af24c0bae861c03b100f6afc0fa516331f17403ec83b4574172bfa"><div class="ttname"><a href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6afc0fa516331f17403ec83b4574172bfa">PLL_FREQ_TARG_FAIL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:402</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9bc9070364838dbd31a2424229982536"><div class="ttname"><a href="struct__xcvr__common__config.html#a9bc9070364838dbd31a2424229982536">_xcvr_common_config::bba_res_tune_lin_val_7_4_init</a></div><div class="ttdeci">uint32_t bba_res_tune_lin_val_7_4_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:562</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9697e930ef3dfebd7011ed34ab3ab95f"><div class="ttname"><a href="struct__xcvr__common__config.html#a9697e930ef3dfebd7011ed34ab3ab95f">_xcvr_common_config::cca_ed_lqi_ctrl_1_init</a></div><div class="ttdeci">uint32_t cca_ed_lqi_ctrl_1_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:597</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a0d4000d9e205fc0bfb8c4c5251df6ff1"><div class="ttname"><a href="struct__xcvr__common__config.html#a0d4000d9e205fc0bfb8c4c5251df6ff1">_xcvr_common_config::lna_gain_val_8</a></div><div class="ttdeci">uint32_t lna_gain_val_8</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:554</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a1a2f5916128dc71ced4f79f692d2ff60"><div class="ttname"><a href="struct__xcvr__common__config.html#a1a2f5916128dc71ced4f79f692d2ff60">_xcvr_common_config::lna_gain_lin_val_5_3_init</a></div><div class="ttdeci">uint32_t lna_gain_lin_val_5_3_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:558</div></div>
<div class="ttc" id="group__xcvr_html_gga88e31e3d7d0a3246998847dd79e7f8b4a47e4cb4af6d3be499411acdfcfdb3294"><div class="ttname"><a href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a47e4cb4af6d3be499411acdfcfdb3294">ZIGBEE_LL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:438</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_ae39f140f742823e2f9721bb5593a82ed"><div class="ttname"><a href="struct__xcvr__mode__config.html#ae39f140f742823e2f9721bb5593a82ed">_xcvr_mode_config::tx_gfsk_coeff2_26mhz</a></div><div class="ttdeci">uint32_t tx_gfsk_coeff2_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:734</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a9faa8baf95955730c98c5bfcfa43c363"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a9faa8baf95955730c98c5bfcfa43c363">_xcvr_rx_chf_coeffs::rx_chf_coef_9</a></div><div class="ttdeci">uint16_t rx_chf_coef_9</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:506</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9a1300f9763cf46e95ff069199e0d370"><div class="ttname"><a href="struct__xcvr__common__config.html#a9a1300f9763cf46e95ff069199e0d370">_xcvr_common_config::agc_ctrl_3_init</a></div><div class="ttdeci">uint32_t agc_ctrl_3_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:583</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a0547284380eee488e225410915d663c4"><div class="ttname"><a href="struct__xcvr__common__config.html#a0547284380eee488e225410915d663c4">_xcvr_common_config::dcoc_tza_step_08_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_08_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:573</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a5b4a257964de487695f0841fcc18c064"><div class="ttname"><a href="struct__xcvr__common__config.html#a5b4a257964de487695f0841fcc18c064">_xcvr_common_config::agc_ctrl_1_init_32mhz</a></div><div class="ttdeci">uint32_t agc_ctrl_1_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:582</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a37b1bc935558600ca917500081fe3709"><div class="ttname"><a href="struct__xcvr__common__config.html#a37b1bc935558600ca917500081fe3709">_xcvr_common_config::cca_ed_lqi_ctrl_0_init</a></div><div class="ttdeci">uint32_t cca_ed_lqi_ctrl_0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:596</div></div>
<div class="ttc" id="group__xcvr_html_ga3194af74e8e3b7a358a1c378d5391d66"><div class="ttname"><a href="group__xcvr.html#ga3194af74e8e3b7a358a1c378d5391d66">XCVR_GetDefaultConfig</a></div><div class="ttdeci">xcvrStatus_t XCVR_GetDefaultConfig(radio_mode_t radio_mode, data_rate_t data_rate, const xcvr_common_config_t **com_config, const xcvr_mode_config_t **mode_config, const xcvr_mode_datarate_config_t **mode_datarate_config, const xcvr_datarate_config_t **datarate_config)</div><div class="ttdoc">Initializes XCVR configure structure. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:424</div></div>
<div class="ttc" id="group__xcvr_html_gabdb68b565cc83eebd4f18a0114be75b7"><div class="ttname"><a href="group__xcvr.html#gabdb68b565cc83eebd4f18a0114be75b7">xcvr_GFSK_BT_0p5_h_0p7_250kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p7_250kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p7_config.c:266</div></div>
<div class="ttc" id="structxcvr__curr_config__tag_html_a052f7045f7173c1fe051fcb49e476786"><div class="ttname"><a href="structxcvr__curr_config__tag.html#a052f7045f7173c1fe051fcb49e476786">xcvr_currConfig_tag::data_rate</a></div><div class="ttdeci">data_rate_t data_rate</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:488</div></div>
<div class="ttc" id="group__xcvr_html_ga61bd6f4ad60e5c8775dc01b60f5f4467"><div class="ttname"><a href="group__xcvr.html#ga61bd6f4ad60e5c8775dc01b60f5f4467">XCVR_Configure</a></div><div class="ttdeci">xcvrStatus_t XCVR_Configure(const xcvr_common_config_t *com_config, const xcvr_mode_config_t *mode_config, const xcvr_mode_datarate_config_t *mode_datarate_config, const xcvr_datarate_config_t *datarate_config, int16_t tempDegC, XCVR_INIT_MODE_CHG_T first_init)</div><div class="ttdoc">Initializes an XCVR instance. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:524</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a6eeb79d5edfa90ef5a93d8b7d1a9820f"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a6eeb79d5edfa90ef5a93d8b7d1a9820f">_xcvr_datarate_config::dcoc_ctrl_2_init_32mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_2_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:795</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a516a7230b17e455fb8f303436d729006"><div class="ttname"><a href="struct__xcvr__mode__config.html#a516a7230b17e455fb8f303436d729006">_xcvr_mode_config::phy_pre_ref1_init</a></div><div class="ttdeci">uint32_t phy_pre_ref1_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:715</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a27a01bb159a4231c4b73e8eb0a1d394b"><div class="ttname"><a href="struct__xcvr__common__config.html#a27a01bb159a4231c4b73e8eb0a1d394b">_xcvr_common_config::tsm_timing_36_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_36_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:664</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a2aa5eeea6f329f315242efb505eddc38"><div class="ttname"><a href="struct__xcvr__common__config.html#a2aa5eeea6f329f315242efb505eddc38">_xcvr_common_config::tsm_timing_23_init</a></div><div class="ttdeci">uint32_t tsm_timing_23_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:642</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_abb374de9605bfd4eddf80c608a025507"><div class="ttname"><a href="struct__xcvr__mode__config.html#abb374de9605bfd4eddf80c608a025507">_xcvr_mode_config::rx_dig_ctrl_init_32mhz</a></div><div class="ttdeci">uint32_t rx_dig_ctrl_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:723</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a8400c3c4ac9924bca8d2c032d329fb6a"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a8400c3c4ac9924bca8d2c032d329fb6a">_xcvr_rx_chf_coeffs::rx_chf_coef_8</a></div><div class="ttdeci">uint16_t rx_chf_coef_8</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:505</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aed9fcc153d3bd25b2d3a86e20ad4b513"><div class="ttname"><a href="struct__xcvr__common__config.html#aed9fcc153d3bd25b2d3a86e20ad4b513">_xcvr_common_config::rf_dft_bist_1</a></div><div class="ttdeci">uint32_t rf_dft_bist_1</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:692</div></div>
<div class="ttc" id="group__xcvr_html_ga1712e06203e60028b3934b5fec3a1893"><div class="ttname"><a href="group__xcvr.html#ga1712e06203e60028b3934b5fec3a1893">xcvr_GFSK_BT_0p3_h_0p5_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p3_h_0p5_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p3_h_0p5_config.c:202</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a0edfabea8bddd99f47bd268a5e1c0f49"><div class="ttname"><a href="struct__xcvr__common__config.html#a0edfabea8bddd99f47bd268a5e1c0f49">_xcvr_common_config::tsm_timing_56_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_56_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:682</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aa34b79b0604ddf2627496a0aa02f2f40"><div class="ttname"><a href="struct__xcvr__common__config.html#aa34b79b0604ddf2627496a0aa02f2f40">_xcvr_common_config::tsm_timing_37_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_37_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:665</div></div>
<div class="ttc" id="structxcvr__curr_config__tag_html"><div class="ttname"><a href="structxcvr__curr_config__tag.html">xcvr_currConfig_tag</a></div><div class="ttdoc">Current configuration of the radio. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:485</div></div>
<div class="ttc" id="group__xcvr_html_ggade8872789ef159605c2e4b06fd3a39b8afeb8254e086d8a4b9faec68f7b1c27f8"><div class="ttname"><a href="group__xcvr.html#ggade8872789ef159605c2e4b06fd3a39b8afeb8254e086d8a4b9faec68f7b1c27f8">EXT_CLK_26_MHZ</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:410</div></div>
<div class="ttc" id="group__xcvr_html_gafc93d47e88d816323f0ee4bcf0f6db6d"><div class="ttname"><a href="group__xcvr.html#gafc93d47e88d816323f0ee4bcf0f6db6d">XCVR_CoexistenceSaveRestoreTimings</a></div><div class="ttdeci">xcvrStatus_t XCVR_CoexistenceSaveRestoreTimings(uint8_t saveTimings)</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:2085</div></div>
<div class="ttc" id="group__xcvr_html_ggade8872789ef159605c2e4b06fd3a39b8abcd6e6c79b6eb44050e74962b1c9369b"><div class="ttname"><a href="group__xcvr.html#ggade8872789ef159605c2e4b06fd3a39b8abcd6e6c79b6eb44050e74962b1c9369b">EXT_CLK_32_MHZ</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:409</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aa70d53771778248b8c90400c8edc2750"><div class="ttname"><a href="struct__xcvr__common__config.html#aa70d53771778248b8c90400c8edc2750">_xcvr_common_config::tsm_timing_25_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_25_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:644</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a0ad1f24ddb9a53966095cfc2e975cc2a"><div class="ttname"><a href="struct__xcvr__common__config.html#a0ad1f24ddb9a53966095cfc2e975cc2a">_xcvr_common_config::bba_res_tune_lin_val_10_8_init</a></div><div class="ttdeci">uint32_t bba_res_tune_lin_val_10_8_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:563</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a26b88e170add845e4a9c509d911e1ac3"><div class="ttname"><a href="struct__xcvr__common__config.html#a26b88e170add845e4a9c509d911e1ac3">_xcvr_common_config::agc_gain_tbl_23_20_init</a></div><div class="ttdeci">uint32_t agc_gain_tbl_23_20_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:590</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aecb4ba4f513d64552c5cf141dc81f45f"><div class="ttname"><a href="struct__xcvr__common__config.html#aecb4ba4f513d64552c5cf141dc81f45f">_xcvr_common_config::tsm_timing_41_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_41_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:673</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa91e9f2250a641ab76b2421aa34c7a872"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa91e9f2250a641ab76b2421aa34c7a872">BLE_MODE</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:416</div></div>
<div class="ttc" id="group__xcvr_html_gaf48b0d32d062548b84e1a187f195c8c1"><div class="ttname"><a href="group__xcvr.html#gaf48b0d32d062548b84e1a187f195c8c1">xcvr_GFSK_BT_0p5_h_0p5_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p5_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p5_config.c:128</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a3041df8843191b9e20911bdcdacc85cd"><div class="ttname"><a href="struct__xcvr__common__config.html#a3041df8843191b9e20911bdcdacc85cd">_xcvr_common_config::tsm_timing_33_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_33_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:659</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a79c0d98ecdfccf4ec3175d9d23538f5b"><div class="ttname"><a href="struct__xcvr__common__config.html#a79c0d98ecdfccf4ec3175d9d23538f5b">_xcvr_common_config::tsm_timing_54_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_54_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:678</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_acb64f17919e1df3d12f97242f88f8040"><div class="ttname"><a href="struct__xcvr__common__config.html#acb64f17919e1df3d12f97242f88f8040">_xcvr_common_config::tsm_timing_11_init</a></div><div class="ttdeci">uint32_t tsm_timing_11_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:628</div></div>
<div class="ttc" id="group__xcvr_html_gaf3393cdaebe73af2aa3cf7c9db74e9fc"><div class="ttname"><a href="group__xcvr.html#gaf3393cdaebe73af2aa3cf7c9db74e9fc">XCVR_GetFreq</a></div><div class="ttdeci">uint32_t XCVR_GetFreq(void)</div><div class="ttdoc">Reads the current frequency for RX and TX for the radio. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1458</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a82a00661ae65415b86fdfd5a5fd01ba0"><div class="ttname"><a href="struct__xcvr__common__config.html#a82a00661ae65415b86fdfd5a5fd01ba0">_xcvr_common_config::tsm_fast_ctrl2_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_fast_ctrl2_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:608</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ae2de1595047bd2a1455311c3661efaa0"><div class="ttname"><a href="struct__xcvr__common__config.html#ae2de1595047bd2a1455311c3661efaa0">_xcvr_common_config::lna_gain_lin_val_8_6_init</a></div><div class="ttdeci">uint32_t lna_gain_lin_val_8_6_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:559</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ab65fceb6b41f55028ff086f7cbcc0339"><div class="ttname"><a href="struct__xcvr__common__config.html#ab65fceb6b41f55028ff086f7cbcc0339">_xcvr_common_config::tsm_timing_40_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_40_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:671</div></div>
<div class="ttc" id="fsl__xcvr__common__config_8c_html_a2ebac14ecac360da185ed3f1b08dcb61"><div class="ttname"><a href="fsl__xcvr__common__config_8c.html#a2ebac14ecac360da185ed3f1b08dcb61">lfsr_length</a></div><div class="ttdeci">#define lfsr_length</div></div>
<div class="ttc" id="group__xcvr_html_gga88e31e3d7d0a3246998847dd79e7f8b4a0bf0752008c89a8cdb7ad3f65f9f0f53"><div class="ttname"><a href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a0bf0752008c89a8cdb7ad3f65f9f0f53">ANT_LL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:439</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a217791179a73f14f5be5184c236f53d7"><div class="ttname"><a href="struct__xcvr__common__config.html#a217791179a73f14f5be5184c236f53d7">_xcvr_common_config::tsm_timing_27_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_27_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:647</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a61e8d613036b1e6daea7671b8e876776"><div class="ttname"><a href="struct__xcvr__common__config.html#a61e8d613036b1e6daea7671b8e876776">_xcvr_common_config::tsm_timing_32_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_32_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:658</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a41c21e6c25cf1b5babce2e0a0cf1dcde"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a41c21e6c25cf1b5babce2e0a0cf1dcde">_xcvr_rx_chf_coeffs::rx_chf_coef_11</a></div><div class="ttdeci">uint16_t rx_chf_coef_11</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:508</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_ae1b1b83d41f9ba20efeee3aa51b26aae"><div class="ttname"><a href="struct__xcvr__datarate__config.html#ae1b1b83d41f9ba20efeee3aa51b26aae">_xcvr_datarate_config::dcoc_ctrl_0_init_26mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_0_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:790</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac3473896f31adb79a58d59306a0a4514"><div class="ttname"><a href="struct__xcvr__common__config.html#ac3473896f31adb79a58d59306a0a4514">_xcvr_common_config::pll_hpm_ctrl</a></div><div class="ttdeci">uint32_t pll_hpm_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:534</div></div>
<div class="ttc" id="struct__xcvr__masked__init__32_html_ad3bee21df6875eeccd25d3c577e0600a"><div class="ttname"><a href="struct__xcvr__masked__init__32.html#ad3bee21df6875eeccd25d3c577e0600a">_xcvr_masked_init_32::mask</a></div><div class="ttdeci">uint32_t mask</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:517</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a4946f54e0d12cd2a41da3440bb6c8d04"><div class="ttname"><a href="struct__xcvr__common__config.html#a4946f54e0d12cd2a41da3440bb6c8d04">_xcvr_common_config::tsm_timing_26_init</a></div><div class="ttdeci">uint32_t tsm_timing_26_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:646</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a2551713cfba32f4ae53796e547003f75"><div class="ttname"><a href="struct__xcvr__common__config.html#a2551713cfba32f4ae53796e547003f75">_xcvr_common_config::tx_ctrl</a></div><div class="ttdeci">uint32_t tx_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:688</div></div>
<div class="ttc" id="group__xcvr_html_gaa0efc02cadc7d6d16b030d6716396842"><div class="ttname"><a href="group__xcvr.html#gaa0efc02cadc7d6d16b030d6716396842">xcvr_GFSK_BT_0p7_h_0p5_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p7_h_0p5_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p7_h_0p5_config.c:126</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a050b89355a05dca6ce25c0363dbb70b3"><div class="ttname"><a href="struct__xcvr__common__config.html#a050b89355a05dca6ce25c0363dbb70b3">_xcvr_common_config::pll_hpmcal_ctrl</a></div><div class="ttdeci">uint32_t pll_hpmcal_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:536</div></div>
<div class="ttc" id="group__xcvr_html_gad150e8c8f137622a7c46e952016cc713"><div class="ttname"><a href="group__xcvr.html#gad150e8c8f137622a7c46e952016cc713">XCVR_GetXtalTrim</a></div><div class="ttdeci">uint8_t XCVR_GetXtalTrim(void)</div><div class="ttdoc">Controls getting the XTAL trim value.. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1351</div></div>
<div class="ttc" id="group__xcvr_html_ggaf33d25627605e84d7cb7fa94260b5ba2a564b2dbf06cc4b2fcdb9a772e5a9ba9a"><div class="ttname"><a href="group__xcvr.html#ggaf33d25627605e84d7cb7fa94260b5ba2a564b2dbf06cc4b2fcdb9a772e5a9ba9a">XCVR_FIRST_INIT</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:475</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aa6ef43b245283634f367af63933ee480"><div class="ttname"><a href="struct__xcvr__common__config.html#aa6ef43b245283634f367af63933ee480">_xcvr_common_config::tsm_timing_20_init</a></div><div class="ttdeci">uint32_t tsm_timing_20_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:639</div></div>
<div class="ttc" id="stdint_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="stdint_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> stdint.h:37</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_afb09d549704509f94cc6df84c1174de7"><div class="ttname"><a href="struct__xcvr__common__config.html#afb09d549704509f94cc6df84c1174de7">_xcvr_common_config::pll_ctune_ctrl</a></div><div class="ttdeci">uint32_t pll_ctune_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:542</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa97575677e51a36b61f48760f56c494ce"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa97575677e51a36b61f48760f56c494ce">ANT_MODE</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:418</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a60755d884f5e8e86fd5ac1c002587e79"><div class="ttname"><a href="struct__xcvr__common__config.html#a60755d884f5e8e86fd5ac1c002587e79">_xcvr_common_config::rx_dig_ctrl_init</a></div><div class="ttdeci">uint32_t rx_dig_ctrl_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:545</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a6e191abb900ffc6a2fe55e0a862acdda"><div class="ttname"><a href="struct__xcvr__common__config.html#a6e191abb900ffc6a2fe55e0a862acdda">_xcvr_common_config::lpps_ctrl_init</a></div><div class="ttdeci">uint32_t lpps_ctrl_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:605</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa8e86cc616bd40341f8352458dc548146"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa8e86cc616bd40341f8352458dc548146">GFSK_BT_0p5_h_0p5</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:421</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ab91c19f00f7dd762086145769d5c002e"><div class="ttname"><a href="struct__xcvr__common__config.html#ab91c19f00f7dd762086145769d5c002e">_xcvr_common_config::tsm_timing_52_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_52_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:676</div></div>
<div class="ttc" id="group__xcvr_html_ga8de0d794e47c73d5ca5c4a447efa3330"><div class="ttname"><a href="group__xcvr.html#ga8de0d794e47c73d5ca5c4a447efa3330">xcvr_GFSK_BT_0p3_h_0p5_250kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p3_h_0p5_250kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p3_h_0p5_config.c:278</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a00659ef34283de2d6b1febffd043b513"><div class="ttname"><a href="struct__xcvr__common__config.html#a00659ef34283de2d6b1febffd043b513">_xcvr_common_config::agc_ctrl_0_init</a></div><div class="ttdeci">uint32_t agc_ctrl_0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:580</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a5c8a4e2189fba452c6165bbaa3257ed5"><div class="ttname"><a href="struct__xcvr__common__config.html#a5c8a4e2189fba452c6165bbaa3257ed5">_xcvr_common_config::tsm_timing_58_init</a></div><div class="ttdeci">uint32_t tsm_timing_58_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:685</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a1c4d8b40a950219b678b80cf097717a0"><div class="ttname"><a href="struct__xcvr__common__config.html#a1c4d8b40a950219b678b80cf097717a0">_xcvr_common_config::tsm_timing_19_init</a></div><div class="ttdeci">uint32_t tsm_timing_19_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:638</div></div>
<div class="ttc" id="group__xcvr_html_ga6c77a4ee10baf464acc2c3190b9543c3"><div class="ttname"><a href="group__xcvr.html#ga6c77a4ee10baf464acc2c3190b9543c3">XCVR_DftTxCW</a></div><div class="ttdeci">xcvrStatus_t XCVR_DftTxCW(uint16_t rf_channel_freq, uint8_t protocol)</div><div class="ttdoc">Starts CW TX. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1533</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a5208d1a269312661ef2a7987a81fe2f1"><div class="ttname"><a href="struct__xcvr__common__config.html#a5208d1a269312661ef2a7987a81fe2f1">_xcvr_common_config::lna_gain_lin_val_9_init</a></div><div class="ttdeci">uint32_t lna_gain_lin_val_9_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:560</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a8c3a4559453448e002358d2bb845cfa9"><div class="ttname"><a href="struct__xcvr__common__config.html#a8c3a4559453448e002358d2bb845cfa9">_xcvr_common_config::tx_data_padding</a></div><div class="ttdeci">uint32_t tx_data_padding</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:689</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_af6f1b6fe26c2b58a80a43a9907535739"><div class="ttname"><a href="struct__xcvr__common__config.html#af6f1b6fe26c2b58a80a43a9907535739">_xcvr_common_config::tsm_timing_05_init</a></div><div class="ttdeci">uint32_t tsm_timing_05_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:622</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a6134a771701b09fbc2fdc6228cd14912"><div class="ttname"><a href="struct__xcvr__common__config.html#a6134a771701b09fbc2fdc6228cd14912">_xcvr_common_config::tsm_timing_17_init</a></div><div class="ttdeci">uint32_t tsm_timing_17_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:636</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a162d7308884959ecc820857f1a43604f"><div class="ttname"><a href="struct__xcvr__mode__config.html#a162d7308884959ecc820857f1a43604f">_xcvr_mode_config::tx_gfsk_coeff1_32mhz</a></div><div class="ttdeci">uint32_t tx_gfsk_coeff1_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:735</div></div>
<div class="ttc" id="stdint_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> stdint.h:36</div></div>
<div class="ttc" id="group__xcvr_html_ggabdcffecf845af24c0bae861c03b100f6a372d9dac3c848866a4ec2fee336eb814"><div class="ttname"><a href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a372d9dac3c848866a4ec2fee336eb814">PLL_CYCLE_SLIP_FAIL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:401</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a79fcc9fce854a2bfd173eab48044d82d"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a79fcc9fce854a2bfd173eab48044d82d">_xcvr_datarate_config::dcoc_ctrl_1_init_32mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_1_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:793</div></div>
<div class="ttc" id="group__xcvr_html_ga057329c792c40775af622ae636b9315c"><div class="ttname"><a href="group__xcvr.html#ga057329c792c40775af622ae636b9315c">ext_clock_config_t</a></div><div class="ttdeci">enum _ext_clock_config ext_clock_config_t</div><div class="ttdoc">Health status returned from PHY upon status check function return. </div></div>
<div class="ttc" id="struct__xcvr__common__config_html_accc67360912d1d59b5ea2a0be85c1ef8"><div class="ttname"><a href="struct__xcvr__common__config.html#accc67360912d1d59b5ea2a0be85c1ef8">_xcvr_common_config::tsm_timing_14_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_14_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:631</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_ab6e4d017933f5257a0f0ad73407dea96"><div class="ttname"><a href="struct__xcvr__mode__config.html#ab6e4d017933f5257a0f0ad73407dea96">_xcvr_mode_config::radio_mode</a></div><div class="ttdeci">radio_mode_t radio_mode</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:700</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_afbabcbad438aad5bc303725a485bc627"><div class="ttname"><a href="struct__xcvr__common__config.html#afbabcbad438aad5bc303725a485bc627">_xcvr_common_config::tsm_timing_18_init</a></div><div class="ttdeci">uint32_t tsm_timing_18_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:637</div></div>
<div class="ttc" id="group__xcvr_html_ga8a19a7a047ab53e082e887030befe495"><div class="ttname"><a href="group__xcvr.html#ga8a19a7a047ab53e082e887030befe495">XCVR_Reset</a></div><div class="ttdeci">void XCVR_Reset(void)</div><div class="ttdoc">Set XCVR register to reset value. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1097</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ae57287749032fc2d8cad788d2309a0de"><div class="ttname"><a href="struct__xcvr__common__config.html#ae57287749032fc2d8cad788d2309a0de">_xcvr_common_config::tsm_timing_08_init</a></div><div class="ttdeci">uint32_t tsm_timing_08_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:625</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9577f7cc61cd3ac0b9aace7768649cc3"><div class="ttname"><a href="struct__xcvr__common__config.html#a9577f7cc61cd3ac0b9aace7768649cc3">_xcvr_common_config::dcoc_cal_gain_init</a></div><div class="ttdeci">uint32_t dcoc_cal_gain_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:549</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a1c3efefb3e13129d9708e31f862aaf98"><div class="ttname"><a href="struct__xcvr__common__config.html#a1c3efefb3e13129d9708e31f862aaf98">_xcvr_common_config::pll_lock_detect</a></div><div class="ttdeci">uint32_t pll_lock_detect</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:533</div></div>
<div class="ttc" id="group__xcvr_html_gaf7eff7bd5d8ebb53011130701932ea2f"><div class="ttname"><a href="group__xcvr.html#gaf7eff7bd5d8ebb53011130701932ea2f">xcvr_GFSK_BT_0p5_h_0p32_250kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p32_250kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p32_config.c:266</div></div>
<div class="ttc" id="group__xcvr_html_gae1f6be47c5ea717c4aba4589d3165afc"><div class="ttname"><a href="group__xcvr.html#gae1f6be47c5ea717c4aba4589d3165afc">radio_mode_t</a></div><div class="ttdeci">enum _radio_mode radio_mode_t</div><div class="ttdoc">Radio operating mode setting types. </div></div>
<div class="ttc" id="struct__xcvr__common__config_html_af08c68563a35633bf79e1145b0b9afbc"><div class="ttname"><a href="struct__xcvr__common__config.html#af08c68563a35633bf79e1145b0b9afbc">_xcvr_common_config::tsm_timing_52_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_52_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:675</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ae04a7b27ed1ff965b6eaeea8c94facde"><div class="ttname"><a href="struct__xcvr__common__config.html#ae04a7b27ed1ff965b6eaeea8c94facde">_xcvr_common_config::tsm_timing_40_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_40_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:670</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aa8c28a7abc488dd47385c314215c3b58"><div class="ttname"><a href="struct__xcvr__common__config.html#aa8c28a7abc488dd47385c314215c3b58">_xcvr_common_config::pll_chan_map</a></div><div class="ttdeci">uint32_t pll_chan_map</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:532</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a68cd68860caa3524aecc822a8606f10b"><div class="ttname"><a href="struct__xcvr__common__config.html#a68cd68860caa3524aecc822a8606f10b">_xcvr_common_config::tsm_timing_29_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_29_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:651</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a8f51242968aa4de96c86ef75d92794f8"><div class="ttname"><a href="struct__xcvr__common__config.html#a8f51242968aa4de96c86ef75d92794f8">_xcvr_common_config::tsm_timing_57_init</a></div><div class="ttdeci">uint32_t tsm_timing_57_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:684</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a04e184a5ac1ec5e36c9fe9f2ed8c6602"><div class="ttname"><a href="struct__xcvr__common__config.html#a04e184a5ac1ec5e36c9fe9f2ed8c6602">_xcvr_common_config::tsm_timing_12_init</a></div><div class="ttdeci">uint32_t tsm_timing_12_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:629</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a2bc96c25c01c7798d7622e682379b8f6"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a2bc96c25c01c7798d7622e682379b8f6">_xcvr_mode_datarate_config::tx_fsk_scale_26mhz</a></div><div class="ttdeci">uint32_t tx_fsk_scale_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:769</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ab2bf6f80d60cbf386e6285ae7028197d"><div class="ttname"><a href="struct__xcvr__common__config.html#ab2bf6f80d60cbf386e6285ae7028197d">_xcvr_common_config::dcoc_tza_step_07_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_07_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:572</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_adf8eb7d369342c4b9ce2b5bc3c243907"><div class="ttname"><a href="struct__xcvr__mode__config.html#adf8eb7d369342c4b9ce2b5bc3c243907">_xcvr_mode_config::scgc5_clock_ena_bits</a></div><div class="ttdeci">uint32_t scgc5_clock_ena_bits</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:701</div></div>
<div class="ttc" id="group__xcvr_html_ga00e5402ba7bf3265024770e44559c295"><div class="ttname"><a href="group__xcvr.html#ga00e5402ba7bf3265024770e44559c295">XCVR_ForceTxWd</a></div><div class="ttdeci">void XCVR_ForceTxWd(void)</div><div class="ttdoc">Force transmitter warmdown. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1528</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_aca8dc83db4fa99e0c3c13dd3ed65ea07"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#aca8dc83db4fa99e0c3c13dd3ed65ea07">_xcvr_mode_datarate_config::ana_sy_ctrl2</a></div><div class="ttdeci">xcvr_masked_init_32_t ana_sy_ctrl2</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:750</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a052f7045f7173c1fe051fcb49e476786"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a052f7045f7173c1fe051fcb49e476786">_xcvr_mode_datarate_config::data_rate</a></div><div class="ttdeci">data_rate_t data_rate</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:747</div></div>
<div class="ttc" id="group__xcvr_html_ga88e31e3d7d0a3246998847dd79e7f8b4"><div class="ttname"><a href="group__xcvr.html#ga88e31e3d7d0a3246998847dd79e7f8b4">_link_layer</a></div><div class="ttdeci">_link_layer</div><div class="ttdoc">Link layer types. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:435</div></div>
<div class="ttc" id="group__xcvr_html_gga83d9a54ae1896ebd531431965caf1f52ac157bdf0b85a40d2619cbc8bc1ae5fe2"><div class="ttname"><a href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52ac157bdf0b85a40d2619cbc8bc1ae5fe2">NONE</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:459</div></div>
<div class="ttc" id="struct__xcvr__common__config_html"><div class="ttname"><a href="struct__xcvr__common__config.html">_xcvr_common_config</a></div><div class="ttdoc">XCVR common configure structure. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:524</div></div>
<div class="ttc" id="group__xcvr_html_gace5d99e431bf305b068e0e49746efd85"><div class="ttname"><a href="group__xcvr.html#gace5d99e431bf305b068e0e49746efd85">XCVR_OverrideFrequency</a></div><div class="ttdeci">xcvrStatus_t XCVR_OverrideFrequency(uint32_t freq, uint32_t refOsc)</div><div class="ttdoc">Set an arbitrary frequency for RX and TX for the radio. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1142</div></div>
<div class="ttc" id="struct__xcvr__masked__init__32_html"><div class="ttname"><a href="struct__xcvr__masked__init__32.html">_xcvr_masked_init_32</a></div><div class="ttdoc">XCVR masked init type for 32 bit registers Initialization uses the mask to clear selected fields of t...</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:515</div></div>
<div class="ttc" id="group__xcvr_html_ggaf33d25627605e84d7cb7fa94260b5ba2a183eb8681ab9c06ead12feb1936b244d"><div class="ttname"><a href="group__xcvr.html#ggaf33d25627605e84d7cb7fa94260b5ba2a183eb8681ab9c06ead12feb1936b244d">XCVR_MODE_CHANGE</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:474</div></div>
<div class="ttc" id="group__xcvr_html_ga97704c762ac203e9392cd9e966d5627f"><div class="ttname"><a href="group__xcvr.html#ga97704c762ac203e9392cd9e966d5627f">XCVR_DftTxPatternReg</a></div><div class="ttdeci">xcvrStatus_t XCVR_DftTxPatternReg(uint16_t channel_num, radio_mode_t radio_mode, data_rate_t data_rate, uint32_t tx_pattern)</div><div class="ttdoc">Starts transmit with a TX pattern register data sequence. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1567</div></div>
<div class="ttc" id="group__xcvr_html_gaf33d25627605e84d7cb7fa94260b5ba2"><div class="ttname"><a href="group__xcvr.html#gaf33d25627605e84d7cb7fa94260b5ba2">_XCVR_INIT_MODE_CHG</a></div><div class="ttdeci">_XCVR_INIT_MODE_CHG</div><div class="ttdoc">Initialization or mode change selection for config routine. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:472</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ab322676b7678a84bc3d180e23a9fd69e"><div class="ttname"><a href="struct__xcvr__common__config.html#ab322676b7678a84bc3d180e23a9fd69e">_xcvr_common_config::tsm_timing_10_init</a></div><div class="ttdeci">uint32_t tsm_timing_10_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:627</div></div>
<div class="ttc" id="group__xcvr_html_gabcaf6fa511cd85d238b510ac87b6932f"><div class="ttname"><a href="group__xcvr.html#gabcaf6fa511cd85d238b510ac87b6932f">XCVR_FadLppsControl</a></div><div class="ttdeci">void XCVR_FadLppsControl(FAD_LPPS_CTRL_T control)</div><div class="ttdoc">Control FAD and LPPS features. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1238</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a55829f8cff59e13d9b797d6323f54767"><div class="ttname"><a href="struct__xcvr__common__config.html#a55829f8cff59e13d9b797d6323f54767">_xcvr_common_config::tsm_timing_36_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_36_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:663</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a26513ae10e9ef0a96617e508f565bce6"><div class="ttname"><a href="struct__xcvr__mode__config.html#a26513ae10e9ef0a96617e508f565bce6">_xcvr_mode_config::xcvr_ctrl</a></div><div class="ttdeci">xcvr_masked_init_32_t xcvr_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:704</div></div>
<div class="ttc" id="group__xcvr_html_gac3723e75040f6c0b02b35044f8995550"><div class="ttname"><a href="group__xcvr.html#gac3723e75040f6c0b02b35044f8995550">xcvr_802_15_4_500kbps_config</a></div><div class="ttdeci">const xcvr_datarate_config_t xcvr_802_15_4_500kbps_config</div><div class="ttdoc">XCVR 500K bps DATA RATE specific configure structure. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr_zgbe_config.c:195</div></div>
<div class="ttc" id="group__xcvr_html_gad8548964432320ffff8e45b5429d6212"><div class="ttname"><a href="group__xcvr.html#gad8548964432320ffff8e45b5429d6212">XCVR_ForcePAPower</a></div><div class="ttdeci">xcvrStatus_t XCVR_ForcePAPower(uint8_t pa_power)</div><div class="ttdoc">Controls setting the PA power level. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1741</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a052f7045f7173c1fe051fcb49e476786"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a052f7045f7173c1fe051fcb49e476786">_xcvr_datarate_config::data_rate</a></div><div class="ttdeci">data_rate_t data_rate</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:780</div></div>
<div class="ttc" id="group__xcvr_html_gga88e31e3d7d0a3246998847dd79e7f8b4a73ee619b362dbd8759071e246ff62771"><div class="ttname"><a href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a73ee619b362dbd8759071e246ff62771">BLE_LL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:437</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_ac4d43b9e3c50b341f50fa33479e14d61"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#ac4d43b9e3c50b341f50fa33479e14d61">_xcvr_rx_chf_coeffs::rx_chf_coef_3</a></div><div class="ttdeci">uint16_t rx_chf_coef_3</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:500</div></div>
<div class="ttc" id="group__xcvr_html_gga57b005dcbc0dea0da7b5f5a8d08fbabca1633f713d65f8069ca070cfb2cfdf719"><div class="ttname"><a href="group__xcvr.html#gga57b005dcbc0dea0da7b5f5a8d08fbabca1633f713d65f8069ca070cfb2cfdf719">CALIBRATION_INVALID</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:468</div></div>
<div class="ttc" id="group__xcvr_html_ga0b87166406bb2a03cda2f2e8025d00db"><div class="ttname"><a href="group__xcvr.html#ga0b87166406bb2a03cda2f2e8025d00db">XCVR_OverrideChannel</a></div><div class="ttdeci">xcvrStatus_t XCVR_OverrideChannel(uint8_t channel, uint8_t useMappedChannel)</div><div class="ttdoc">Controls setting the PLL to a particular channel. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1374</div></div>
<div class="ttc" id="group__xcvr_html_ga358041f809befa75d97e4b072b56aa85"><div class="ttname"><a href="group__xcvr.html#ga358041f809befa75d97e4b072b56aa85">xcvr_1mbps_config</a></div><div class="ttdeci">const xcvr_datarate_config_t xcvr_1mbps_config</div><div class="ttdoc">XCVR 1Mbps DATA RATE specific configure structure. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr_mode_datarate_config.c:51</div></div>
<div class="ttc" id="group__xcvr_html_ga3abdd5a90368c2e60125ada41b02f334"><div class="ttname"><a href="group__xcvr.html#ga3abdd5a90368c2e60125ada41b02f334">xcvr_masked_init_32_t</a></div><div class="ttdeci">struct _xcvr_masked_init_32 xcvr_masked_init_32_t</div><div class="ttdoc">XCVR masked init type for 32 bit registers Initialization uses the mask to clear selected fields of t...</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a2433e8ddc6ffc97895d9c1105fd13bae"><div class="ttname"><a href="struct__xcvr__common__config.html#a2433e8ddc6ffc97895d9c1105fd13bae">_xcvr_common_config::tsm_timing_39_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_39_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:668</div></div>
<div class="ttc" id="group__xcvr_html_ga2ac81fc58e2c50c09c0716703572a316"><div class="ttname"><a href="group__xcvr.html#ga2ac81fc58e2c50c09c0716703572a316">xcvr_GFSK_BT_0p7_h_0p5_250kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p7_h_0p5_250kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p7_h_0p5_config.c:278</div></div>
<div class="ttc" id="group__xcvr_html_ga67168b491f242e6aeabb07aabeb4f892"><div class="ttname"><a href="group__xcvr.html#ga67168b491f242e6aeabb07aabeb4f892">XCVR_HealthCheck</a></div><div class="ttdeci">healthStatus_t XCVR_HealthCheck(void)</div><div class="ttdoc">Read the health status of the XCVR to detect errors. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1233</div></div>
<div class="ttc" id="group__xcvr_html_gad8838256c7fbbafd8d5c2653243a7783"><div class="ttname"><a href="group__xcvr.html#gad8838256c7fbbafd8d5c2653243a7783">xcvr_common_config</a></div><div class="ttdeci">const xcvr_common_config_t xcvr_common_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_common_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_ade0e5da3f654c903b4af66d45d49f31c"><div class="ttname"><a href="struct__xcvr__datarate__config.html#ade0e5da3f654c903b4af66d45d49f31c">_xcvr_datarate_config::agc_ctrl_1_init_26mhz</a></div><div class="ttdeci">uint32_t agc_ctrl_1_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:788</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a90bb1a251d2a0ce48723971fcf2f46e9"><div class="ttname"><a href="struct__xcvr__common__config.html#a90bb1a251d2a0ce48723971fcf2f46e9">_xcvr_common_config::agc_gain_tbl_07_04_init</a></div><div class="ttdeci">uint32_t agc_gain_tbl_07_04_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:586</div></div>
<div class="ttc" id="group__xcvr_html_ga57b005dcbc0dea0da7b5f5a8d08fbabc"><div class="ttname"><a href="group__xcvr.html#ga57b005dcbc0dea0da7b5f5a8d08fbabc">_XCVR_PANIC_ID</a></div><div class="ttdeci">_XCVR_PANIC_ID</div><div class="ttdoc">XCVR XCVR Panic codes for indicating panic reason. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:465</div></div>
<div class="ttc" id="group__xcvr_html_ga9223186588e107cdf7ce7bba2d44dafc"><div class="ttname"><a href="group__xcvr.html#ga9223186588e107cdf7ce7bba2d44dafc">XCVR_EnaNBRSSIMeas</a></div><div class="ttdeci">void XCVR_EnaNBRSSIMeas(uint8_t IIRnbEnable)</div><div class="ttdoc">Enable Narrowband RSSI measurement. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1130</div></div>
<div class="ttc" id="group__xcvr_html_ga94fbc3bbda8215444b540f3327a67437"><div class="ttname"><a href="group__xcvr.html#ga94fbc3bbda8215444b540f3327a67437">XCVR_CoexistenceSetPriority</a></div><div class="ttdeci">xcvrStatus_t XCVR_CoexistenceSetPriority(XCVR_COEX_PRIORITY_T rxPriority, XCVR_COEX_PRIORITY_T txPriority)</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1956</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a7017fe6fbefaa6d12635cecde6fed3dc"><div class="ttname"><a href="struct__xcvr__mode__config.html#a7017fe6fbefaa6d12635cecde6fed3dc">_xcvr_mode_config::tx_gfsk_coeff2_32mhz</a></div><div class="ttdeci">uint32_t tx_gfsk_coeff2_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:736</div></div>
<div class="ttc" id="group__xcvr_html_ga6d7cf47363a7a80dd4cead9682c350ef"><div class="ttname"><a href="group__xcvr.html#ga6d7cf47363a7a80dd4cead9682c350ef">XCVR_CoexistenceInit</a></div><div class="ttdeci">xcvrStatus_t XCVR_CoexistenceInit(void)</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1759</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a60816ae4e4079dbda236aa152793a274"><div class="ttname"><a href="struct__xcvr__common__config.html#a60816ae4e4079dbda236aa152793a274">_xcvr_common_config::bba_res_tune_val_7_0</a></div><div class="ttdeci">uint32_t bba_res_tune_val_7_0</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:555</div></div>
<div class="ttc" id="group__xcvr_html_ga840d337a2c8c9f9b8157367309d98e86"><div class="ttname"><a href="group__xcvr.html#ga840d337a2c8c9f9b8157367309d98e86">gfsk_bt_0p3_h_0p5_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t gfsk_bt_0p3_h_0p5_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p3_h_0p5_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a373ad43f1aa6ceb615463c43e04463e4"><div class="ttname"><a href="struct__xcvr__common__config.html#a373ad43f1aa6ceb615463c43e04463e4">_xcvr_common_config::tsm_timing_00_init</a></div><div class="ttdeci">uint32_t tsm_timing_00_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:617</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa30d905c9399d82eefcc3c24d6acfd563"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa30d905c9399d82eefcc3c24d6acfd563">MSK</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:430</div></div>
<div class="ttc" id="group__xcvr_html_ggae57290d17bd961c5be9d25e509e812b8a38da89479b5c3fb5a9de080374ee02b7"><div class="ttname"><a href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8a38da89479b5c3fb5a9de080374ee02b7">gXcvrTrimFailure_c</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:393</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a4e9b44cdd1f891a9ae37e7847cf2af53"><div class="ttname"><a href="struct__xcvr__common__config.html#a4e9b44cdd1f891a9ae37e7847cf2af53">_xcvr_common_config::tsm_timing_53_init</a></div><div class="ttdeci">uint32_t tsm_timing_53_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:677</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_aba0b6a9d187865f7d9ee66e7f3029d68"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#aba0b6a9d187865f7d9ee66e7f3029d68">_xcvr_rx_chf_coeffs::rx_chf_coef_4</a></div><div class="ttdeci">uint16_t rx_chf_coef_4</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:501</div></div>
<div class="ttc" id="group__xcvr_html_ggaa588d78ecc6357c6aff70ffb7e3dd7baa65b700e06f8be6c1322f284a2f0e27a7"><div class="ttname"><a href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa65b700e06f8be6c1322f284a2f0e27a7">DR_UNASSIGNED</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:453</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_af9f3232373b2ea505e9b3d90b143da03"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#af9f3232373b2ea505e9b3d90b143da03">_xcvr_mode_datarate_config::rx_chf_coeffs_26mhz</a></div><div class="ttdeci">xcvr_rx_chf_coeffs_t rx_chf_coeffs_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:763</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a308dab85c3e5ce1caf84fad4eaa1aae7"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a308dab85c3e5ce1caf84fad4eaa1aae7">_xcvr_datarate_config::dcoc_ctrl_2_init_26mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_2_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:794</div></div>
<div class="ttc" id="stdint_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> stdint.h:38</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a3ad39baf14f2f594a53799fc5f14c0af"><div class="ttname"><a href="struct__xcvr__common__config.html#a3ad39baf14f2f594a53799fc5f14c0af">_xcvr_common_config::dcoc_ctrl_1_init</a></div><div class="ttdeci">uint32_t dcoc_ctrl_1_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:548</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_abb374de9605bfd4eddf80c608a025507"><div class="ttname"><a href="struct__xcvr__datarate__config.html#abb374de9605bfd4eddf80c608a025507">_xcvr_datarate_config::rx_dig_ctrl_init_32mhz</a></div><div class="ttdeci">uint32_t rx_dig_ctrl_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:787</div></div>
<div class="ttc" id="group__xcvr_html_ga667828a204358f2a0b9075d3ab5bbed9"><div class="ttname"><a href="group__xcvr.html#ga667828a204358f2a0b9075d3ab5bbed9">XCVR_SetRssiAdjustment</a></div><div class="ttdeci">xcvrStatus_t XCVR_SetRssiAdjustment(int8_t adj)</div><div class="ttdoc">Controls setting the RSSI adjustment.. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1359</div></div>
<div class="ttc" id="group__xcvr_html_ga612e73c4f34bed529d3d54f556e483f9"><div class="ttname"><a href="group__xcvr.html#ga612e73c4f34bed529d3d54f556e483f9">xcvr_GFSK_BT_0p5_h_0p5_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p5_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p5_config.c:205</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a37228355829345621fa2b518e95b35b6"><div class="ttname"><a href="struct__xcvr__common__config.html#a37228355829345621fa2b518e95b35b6">_xcvr_common_config::tsm_timing_30_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_30_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:653</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1faac854327cc651d1c7477da9f1d3fce8f"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1faac854327cc651d1c7477da9f1d3fce8f">GFSK_BT_0p7_h_0p5</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:428</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac23de702ab83c4a3c1fa00268b238c2b"><div class="ttname"><a href="struct__xcvr__common__config.html#ac23de702ab83c4a3c1fa00268b238c2b">_xcvr_common_config::tsm_timing_32_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_32_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:657</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ad7804ae37f348bc236160b6cc196f09d"><div class="ttname"><a href="struct__xcvr__common__config.html#ad7804ae37f348bc236160b6cc196f09d">_xcvr_common_config::tsm_timing_02_init</a></div><div class="ttdeci">uint32_t tsm_timing_02_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:619</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ade0e5da3f654c903b4af66d45d49f31c"><div class="ttname"><a href="struct__xcvr__common__config.html#ade0e5da3f654c903b4af66d45d49f31c">_xcvr_common_config::agc_ctrl_1_init_26mhz</a></div><div class="ttdeci">uint32_t agc_ctrl_1_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:581</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_ab6e4d017933f5257a0f0ad73407dea96"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#ab6e4d017933f5257a0f0ad73407dea96">_xcvr_mode_datarate_config::radio_mode</a></div><div class="ttdeci">radio_mode_t radio_mode</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:746</div></div>
<div class="ttc" id="group__xcvr_html_ga3b4cc2940eb9958c8e4907f118ff5315"><div class="ttname"><a href="group__xcvr.html#ga3b4cc2940eb9958c8e4907f118ff5315">gfsk_bt_0p7_h_0p5_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t gfsk_bt_0p7_h_0p5_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p7_h_0p5_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_adddb05faebd250c96fa4aae11a2852ea"><div class="ttname"><a href="struct__xcvr__common__config.html#adddb05faebd250c96fa4aae11a2852ea">_xcvr_common_config::dcoc_bba_step_init</a></div><div class="ttdeci">uint32_t dcoc_bba_step_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:564</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9d59ac2e652bdfca9bb489673a0306bd"><div class="ttname"><a href="struct__xcvr__common__config.html#a9d59ac2e652bdfca9bb489673a0306bd">_xcvr_common_config::dcoc_cal_rcp_init</a></div><div class="ttdeci">uint32_t dcoc_cal_rcp_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:551</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa8c61dbbb524a7d95f01097d83eb4b826"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa8c61dbbb524a7d95f01097d83eb4b826">ZIGBEE_MODE</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:417</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a6f6f7e4027abaeb660dc3f163e311971"><div class="ttname"><a href="struct__xcvr__common__config.html#a6f6f7e4027abaeb660dc3f163e311971">_xcvr_common_config::pll_hpm_bump</a></div><div class="ttdeci">uint32_t pll_hpm_bump</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:530</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a202109a45263c5cd94a802a83780b496"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a202109a45263c5cd94a802a83780b496">_xcvr_mode_datarate_config::phy_cfg2_init</a></div><div class="ttdeci">uint32_t phy_cfg2_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:758</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a33524aa015b28cf47e2e2dea26bf221d"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a33524aa015b28cf47e2e2dea26bf221d">_xcvr_datarate_config::dcoc_ctrl_1_init_26mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_1_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:792</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a29a2f63a91b0d0b0dbef77d1c440e190"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a29a2f63a91b0d0b0dbef77d1c440e190">_xcvr_datarate_config::dcoc_ctrl_0_init_32mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_0_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:791</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a817d148a6e9405e2b36d65f3b46b2916"><div class="ttname"><a href="struct__xcvr__common__config.html#a817d148a6e9405e2b36d65f3b46b2916">_xcvr_common_config::recycle_count_init_32mhz</a></div><div class="ttdeci">uint32_t recycle_count_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:610</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a5acb37331a5286ea8ecfe73062394dc9"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a5acb37331a5286ea8ecfe73062394dc9">_xcvr_datarate_config::phy_el_cfg_init</a></div><div class="ttdeci">uint32_t phy_el_cfg_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:783</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a22ab065fb5729c5b7cc5591abe129e49"><div class="ttname"><a href="struct__xcvr__common__config.html#a22ab065fb5729c5b7cc5591abe129e49">_xcvr_common_config::tsm_timing_13_init</a></div><div class="ttdeci">uint32_t tsm_timing_13_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:630</div></div>
<div class="ttc" id="group__xcvr_html_ga0a645c3796c48aba1cb08ea5749861d9"><div class="ttname"><a href="group__xcvr.html#ga0a645c3796c48aba1cb08ea5749861d9">healthStatus_t</a></div><div class="ttdeci">enum _healthStatus healthStatus_t</div><div class="ttdoc">Health status returned from PHY upon status check function return. </div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aae7cb2dec48d55eb90bb082150b520ae"><div class="ttname"><a href="struct__xcvr__common__config.html#aae7cb2dec48d55eb90bb082150b520ae">_xcvr_common_config::dcoc_tza_step_01_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_01_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:566</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a70143ad7999318a2c8f37274cac0ee61"><div class="ttname"><a href="struct__xcvr__common__config.html#a70143ad7999318a2c8f37274cac0ee61">_xcvr_common_config::tsm_timing_51_init</a></div><div class="ttdeci">uint32_t tsm_timing_51_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:674</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a8404cf81481ce0f6526b1985d58fef8e"><div class="ttname"><a href="struct__xcvr__common__config.html#a8404cf81481ce0f6526b1985d58fef8e">_xcvr_common_config::tsm_timing_15_init</a></div><div class="ttdeci">uint32_t tsm_timing_15_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:633</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ab7e98ece4d1bc2cccb383f51c9d56b83"><div class="ttname"><a href="struct__xcvr__common__config.html#ab7e98ece4d1bc2cccb383f51c9d56b83">_xcvr_common_config::dcoc_tza_step_10_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_10_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:575</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac606bca3726d338d069a008da2bbb9a7"><div class="ttname"><a href="struct__xcvr__common__config.html#ac606bca3726d338d069a008da2bbb9a7">_xcvr_common_config::dcoc_tza_step_09_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_09_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:574</div></div>
<div class="ttc" id="group__xcvr_html_gadb8dd54d87d1686deb750bebf3fdadf5"><div class="ttname"><a href="group__xcvr.html#gadb8dd54d87d1686deb750bebf3fdadf5">xcvr_GFSK_BT_0p5_h_0p5_250kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p5_250kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p5_config.c:281</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a557e59ec0fbfcb4f76e42158e5487cf7"><div class="ttname"><a href="struct__xcvr__common__config.html#a557e59ec0fbfcb4f76e42158e5487cf7">_xcvr_common_config::tsm_timing_04_init</a></div><div class="ttdeci">uint32_t tsm_timing_04_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:621</div></div>
<div class="ttc" id="group__xcvr_html_ggae57290d17bd961c5be9d25e509e812b8aee1d0b944cc452605816b68aefed93d4"><div class="ttname"><a href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8aee1d0b944cc452605816b68aefed93d4">gXcvrInvalidParameters_c</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:391</div></div>
<div class="ttc" id="group__xcvr_html_gafd2b037473f7cb1c3d29b5d363f64a4e"><div class="ttname"><a href="group__xcvr.html#gafd2b037473f7cb1c3d29b5d363f64a4e">xcvr_GFSK_BT_0p5_h_0p32_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p32_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p32_config.c:114</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a8d926c24322aa70d535bbaeb67ca27c2"><div class="ttname"><a href="struct__xcvr__common__config.html#a8d926c24322aa70d535bbaeb67ca27c2">_xcvr_common_config::tsm_timing_28_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_28_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:650</div></div>
<div class="ttc" id="group__xcvr_html_ga9485ec157551e535939c01c5765392d9"><div class="ttname"><a href="group__xcvr.html#ga9485ec157551e535939c01c5765392d9">xcvr_mode_config_t</a></div><div class="ttdeci">struct _xcvr_mode_config xcvr_mode_config_t</div><div class="ttdoc">XCVR mode specific configure structure (varies by radio mode) </div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_ac37371b6c3cd7e7097d0dfe42c0bdd0a"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#ac37371b6c3cd7e7097d0dfe42c0bdd0a">_xcvr_mode_datarate_config::ana_rx_tza</a></div><div class="ttdeci">xcvr_masked_init_32_t ana_rx_tza</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:752</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa9cf0c3d516df03865233dd86ca19c8a8"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa9cf0c3d516df03865233dd86ca19c8a8">NUM_RADIO_MODES</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:431</div></div>
<div class="ttc" id="group__xcvr_html_ga7b606b7db0e5c73bf6be9fab68010b1f"><div class="ttname"><a href="group__xcvr.html#ga7b606b7db0e5c73bf6be9fab68010b1f">_radio_mode</a></div><div class="ttdeci">_radio_mode</div><div class="ttdoc">Radio operating mode setting types. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:414</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a55dbee36efad1f316ed4203bd9b3d7bc"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a55dbee36efad1f316ed4203bd9b3d7bc">_xcvr_mode_datarate_config::rx_rccal_ctrl_0</a></div><div class="ttdeci">uint32_t rx_rccal_ctrl_0</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:765</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a09402f400d1b303b06b66505338d5815"><div class="ttname"><a href="struct__xcvr__common__config.html#a09402f400d1b303b06b66505338d5815">_xcvr_common_config::rssi_ctrl_0_init</a></div><div class="ttdeci">uint32_t rssi_ctrl_0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:592</div></div>
<div class="ttc" id="group__xcvr_html_gaef129bb2348ba31236cf50f6c8aa60b4"><div class="ttname"><a href="group__xcvr.html#gaef129bb2348ba31236cf50f6c8aa60b4">XCVR_INIT_MODE_CHG_T</a></div><div class="ttdeci">enum _XCVR_INIT_MODE_CHG XCVR_INIT_MODE_CHG_T</div><div class="ttdoc">Initialization or mode change selection for config routine. </div></div>
<div class="ttc" id="struct__xcvr__common__config_html_af469a5bf4ce4f53c8866af20118d7a9d"><div class="ttname"><a href="struct__xcvr__common__config.html#af469a5bf4ce4f53c8866af20118d7a9d">_xcvr_common_config::pa_ramp_tbl_0_init</a></div><div class="ttdeci">uint32_t pa_ramp_tbl_0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:611</div></div>
<div class="ttc" id="stdint_8h_html_aef44329758059c91c76d334e8fc09700"><div class="ttname"><a href="stdint_8h.html#aef44329758059c91c76d334e8fc09700">int8_t</a></div><div class="ttdeci">signed char int8_t</div><div class="ttdef"><b>Definition:</b> stdint.h:32</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aa830a19d49d736d8fcea7d705fd8834e"><div class="ttname"><a href="struct__xcvr__common__config.html#aa830a19d49d736d8fcea7d705fd8834e">_xcvr_common_config::tsm_timing_39_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_39_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:669</div></div>
<div class="ttc" id="group__xcvr_html_gafa39802e6d3d3b79385c1948a908ba04"><div class="ttname"><a href="group__xcvr.html#gafa39802e6d3d3b79385c1948a908ba04">xcvr_currConfig_t</a></div><div class="ttdeci">struct xcvr_currConfig_tag xcvr_currConfig_t</div><div class="ttdoc">Current configuration of the radio. </div></div>
<div class="ttc" id="group__xcvr_html_ga32cb9579aeba00d39963f8d8375cbc7b"><div class="ttname"><a href="group__xcvr.html#ga32cb9579aeba00d39963f8d8375cbc7b">gfsk_bt_0p5_h_1p0_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t gfsk_bt_0p5_h_1p0_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_1p0_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a29a2f63a91b0d0b0dbef77d1c440e190"><div class="ttname"><a href="struct__xcvr__common__config.html#a29a2f63a91b0d0b0dbef77d1c440e190">_xcvr_common_config::dcoc_ctrl_0_init_32mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_0_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:547</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html">_xcvr_rx_chf_coeffs</a></div><div class="ttdoc">XCVR RX_DIG channel filter coefficient storage Storage of the coefficients varies from 6 bits to 10 b...</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:495</div></div>
<div class="ttc" id="group__xcvr_html_ga9f941f02c706b7c6f87451191a7356ce"><div class="ttname"><a href="group__xcvr.html#ga9f941f02c706b7c6f87451191a7356ce">xcvr_MSK_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_MSK_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_msk_config.c:114</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a042190e998388c40675e62c9a02cb713"><div class="ttname"><a href="struct__xcvr__common__config.html#a042190e998388c40675e62c9a02cb713">_xcvr_common_config::tsm_timing_31_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_31_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:655</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9ee0aed35dc236eaea4c2d274a4759b0"><div class="ttname"><a href="struct__xcvr__common__config.html#a9ee0aed35dc236eaea4c2d274a4759b0">_xcvr_common_config::agc_gain_tbl_03_00_init</a></div><div class="ttdeci">uint32_t agc_gain_tbl_03_00_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:585</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_ac9289eccc1e1cfd021781503b56d2d1c"><div class="ttname"><a href="struct__xcvr__mode__config.html#ac9289eccc1e1cfd021781503b56d2d1c">_xcvr_mode_config::tsm_timing_35_init</a></div><div class="ttdeci">uint32_t tsm_timing_35_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:728</div></div>
<div class="ttc" id="group__xcvr_html_ga41ca249f2d8a53cbddab9da335fa51af"><div class="ttname"><a href="group__xcvr.html#ga41ca249f2d8a53cbddab9da335fa51af">xcvr_ANT_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_ANT_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_ant_config.c:132</div></div>
<div class="ttc" id="group__xcvr_html_ga97b80680596df64d35d421642cd9fe74"><div class="ttname"><a href="group__xcvr.html#ga97b80680596df64d35d421642cd9fe74">ant_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t ant_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_ant_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a622107dd0d867c2f53b78b8345e5dc09"><div class="ttname"><a href="struct__xcvr__common__config.html#a622107dd0d867c2f53b78b8345e5dc09">_xcvr_common_config::pll_lpm_ctrl</a></div><div class="ttdeci">uint32_t pll_lpm_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:539</div></div>
<div class="ttc" id="group__xcvr_html_ggae57290d17bd961c5be9d25e509e812b8a2fdd4145356c3fc1d406772645a737da"><div class="ttname"><a href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8a2fdd4145356c3fc1d406772645a737da">gXcvrSuccess_c</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:390</div></div>
<div class="ttc" id="group__xcvr_html_gaa3990db76ba3dad85f3e6aca2d42e622"><div class="ttname"><a href="group__xcvr.html#gaa3990db76ba3dad85f3e6aca2d42e622">xcvr_GFSK_BT_0p5_h_1p0_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_1p0_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_1p0_config.c:113</div></div>
<div class="ttc" id="group__xcvr_html_ga2128c987699324f83ce0649b9a6607de"><div class="ttname"><a href="group__xcvr.html#ga2128c987699324f83ce0649b9a6607de">xcvr_GFSK_BT_0p5_h_0p7_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p7_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p7_config.c:190</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_abb63d28b07de9c5ccbcb610b22a29770"><div class="ttname"><a href="struct__xcvr__mode__config.html#abb63d28b07de9c5ccbcb610b22a29770">_xcvr_mode_config::tx_gfsk_ctrl</a></div><div class="ttdeci">uint32_t tx_gfsk_ctrl</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:732</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_aa59c8e8c9e78597ac22b425e931dce37"><div class="ttname"><a href="struct__xcvr__datarate__config.html#aa59c8e8c9e78597ac22b425e931dce37">_xcvr_datarate_config::dc_resid_ctrl_26mhz</a></div><div class="ttdeci">uint32_t dc_resid_ctrl_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:798</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac21602217e5fd2dc3915a5b3d75238f2"><div class="ttname"><a href="struct__xcvr__common__config.html#ac21602217e5fd2dc3915a5b3d75238f2">_xcvr_common_config::tsm_timing_27_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_27_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:648</div></div>
<div class="ttc" id="group__xcvr_html_gae94ea7d857cee162697bbfb2e4cfc95a"><div class="ttname"><a href="group__xcvr.html#gae94ea7d857cee162697bbfb2e4cfc95a">xcvr_rx_chf_coeffs_t</a></div><div class="ttdeci">struct _xcvr_rx_chf_coeffs xcvr_rx_chf_coeffs_t</div><div class="ttdoc">XCVR RX_DIG channel filter coefficient storage Storage of the coefficients varies from 6 bits to 10 b...</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a9c072283929f7e47e295fc09ea67cdcd"><div class="ttname"><a href="struct__xcvr__common__config.html#a9c072283929f7e47e295fc09ea67cdcd">_xcvr_common_config::agc_gain_tbl_15_12_init</a></div><div class="ttdeci">uint32_t agc_gain_tbl_15_12_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:588</div></div>
<div class="ttc" id="group__xcvr_html_ga53754a3448956ff044898711ef137f80"><div class="ttname"><a href="group__xcvr.html#ga53754a3448956ff044898711ef137f80">xcvr_BLE_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_BLE_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_ble_config.c:128</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a08b62ae1ab4590492ee1a56a822916c8"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a08b62ae1ab4590492ee1a56a822916c8">_xcvr_mode_datarate_config::agc_ctrl_2_init_26mhz</a></div><div class="ttdeci">uint32_t agc_ctrl_2_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:761</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_af8fa1191fdec2f587636dfb9c3cc5bee"><div class="ttname"><a href="struct__xcvr__common__config.html#af8fa1191fdec2f587636dfb9c3cc5bee">_xcvr_common_config::dc_resid_ctrl_init</a></div><div class="ttdeci">uint32_t dc_resid_ctrl_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:550</div></div>
<div class="ttc" id="structxcvr__curr_config__tag_html_ab6e4d017933f5257a0f0ad73407dea96"><div class="ttname"><a href="structxcvr__curr_config__tag.html#ab6e4d017933f5257a0f0ad73407dea96">xcvr_currConfig_tag::radio_mode</a></div><div class="ttdeci">radio_mode_t radio_mode</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:487</div></div>
<div class="ttc" id="group__xcvr_html_ga57dd1e2cc29b8ce19b75a47eaf18611b"><div class="ttname"><a href="group__xcvr.html#ga57dd1e2cc29b8ce19b75a47eaf18611b">xcvr_MSK_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_MSK_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_msk_config.c:191</div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa46db41764d99b8f90573407d3458e43e"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa46db41764d99b8f90573407d3458e43e">GFSK_BT_0p5_h_1p0</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:424</div></div>
<div class="ttc" id="struct__xcvr__masked__init__32_html_a017ea7f073911cb32c353b041656fd5a"><div class="ttname"><a href="struct__xcvr__masked__init__32.html#a017ea7f073911cb32c353b041656fd5a">_xcvr_masked_init_32::init</a></div><div class="ttdeci">uint32_t init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:518</div></div>
<div class="ttc" id="group__xcvr_html_gaaf63ea41aec22c822c6f8b1da54ae143"><div class="ttname"><a href="group__xcvr.html#gaaf63ea41aec22c822c6f8b1da54ae143">XCVR_COEX_PRIORITY_T</a></div><div class="ttdeci">enum _XCVR_COEX_PRIORITY XCVR_COEX_PRIORITY_T</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac9a583ded1f86b43de642cf309ee50d8"><div class="ttname"><a href="struct__xcvr__common__config.html#ac9a583ded1f86b43de642cf309ee50d8">_xcvr_common_config::tsm_timing_54_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_54_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:679</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ae55d980f24950e1e4d6f4be71d272eb4"><div class="ttname"><a href="struct__xcvr__common__config.html#ae55d980f24950e1e4d6f4be71d272eb4">_xcvr_common_config::tsm_timing_55_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_55_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:681</div></div>
<div class="ttc" id="group__xcvr_html_gaab7fbca7b95b701d95cfaaae6e9cc8c8"><div class="ttname"><a href="group__xcvr.html#gaab7fbca7b95b701d95cfaaae6e9cc8c8">XCVR_DftTxOff</a></div><div class="ttdeci">void XCVR_DftTxOff(void)</div><div class="ttdoc">Controls clearing all TX DFT settings. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1729</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a324aa0b08bc72b95b412d1cbe998b592"><div class="ttname"><a href="struct__xcvr__common__config.html#a324aa0b08bc72b95b412d1cbe998b592">_xcvr_common_config::tsm_timing_03_init</a></div><div class="ttdeci">uint32_t tsm_timing_03_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:620</div></div>
<div class="ttc" id="group__xcvr_html_ga195abba7bb63c6b472ddcb3148fb0da3"><div class="ttname"><a href="group__xcvr.html#ga195abba7bb63c6b472ddcb3148fb0da3">XCVR_SetXtalTrim</a></div><div class="ttdeci">xcvrStatus_t XCVR_SetXtalTrim(uint8_t xtalTrim)</div><div class="ttdoc">Controls setting the XTAL trim value.. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1336</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ad6ea23e217c4abca81f382fba77eea25"><div class="ttname"><a href="struct__xcvr__common__config.html#ad6ea23e217c4abca81f382fba77eea25">_xcvr_common_config::tsm_fast_ctrl2_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_fast_ctrl2_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:607</div></div>
<div class="ttc" id="group__xcvr_html_gabaefa6ec10a2b7954a6ce109a87203f7"><div class="ttname"><a href="group__xcvr.html#gabaefa6ec10a2b7954a6ce109a87203f7">FAD_LPPS_CTRL_T</a></div><div class="ttdeci">enum _FAD_LPPS_CTRL FAD_LPPS_CTRL_T</div><div class="ttdoc">Control settings for Fast Antenna Diversity. </div></div>
<div class="ttc" id="group__xcvr_html_ga83d9a54ae1896ebd531431965caf1f52"><div class="ttname"><a href="group__xcvr.html#ga83d9a54ae1896ebd531431965caf1f52">_FAD_LPPS_CTRL</a></div><div class="ttdeci">_FAD_LPPS_CTRL</div><div class="ttdoc">Control settings for Fast Antenna Diversity. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:457</div></div>
<div class="ttc" id="group__xcvr_html_ggaa588d78ecc6357c6aff70ffb7e3dd7baa7558aa2340a4964c701624903f8288b4"><div class="ttname"><a href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa7558aa2340a4964c701624903f8288b4">DR_250KBPS</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:449</div></div>
<div class="ttc" id="group__xcvr_html_ga51ddcdedb63c118c04896fc021301599"><div class="ttname"><a href="group__xcvr.html#ga51ddcdedb63c118c04896fc021301599">_XCVR_COEX_PRIORITY</a></div><div class="ttdeci">_XCVR_COEX_PRIORITY</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:478</div></div>
<div class="ttc" id="group__xcvr_html_ga2dd76872af56aedb252f8504a6c38beb"><div class="ttname"><a href="group__xcvr.html#ga2dd76872af56aedb252f8504a6c38beb">xcvr_GFSK_BT_0p5_h_1p0_250kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_1p0_250kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_1p0_config.c:265</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a01827194b68b1d3c5b06c514dbc3141a"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a01827194b68b1d3c5b06c514dbc3141a">_xcvr_mode_datarate_config::ana_rx_bba</a></div><div class="ttdeci">xcvr_masked_init_32_t ana_rx_bba</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:751</div></div>
<div class="ttc" id="group__xcvr_html_ga93fb6edbacdde525399448009144aa71"><div class="ttname"><a href="group__xcvr.html#ga93fb6edbacdde525399448009144aa71">XCVR_ChangeMode</a></div><div class="ttdeci">xcvrStatus_t XCVR_ChangeMode(radio_mode_t new_radio_mode, data_rate_t new_data_rate)</div><div class="ttdoc">Change the operating mode of the radio. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1107</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a5dc925f9a91d362e5fc17df3a5324d27"><div class="ttname"><a href="struct__xcvr__common__config.html#a5dc925f9a91d362e5fc17df3a5324d27">_xcvr_common_config::pll_hpm_sdm_res</a></div><div class="ttdeci">uint32_t pll_hpm_sdm_res</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:538</div></div>
<div class="ttc" id="group__xcvr_html_gga88e31e3d7d0a3246998847dd79e7f8b4a8f2662eeb37bb0f78fc30af4ef310372"><div class="ttname"><a href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a8f2662eeb37bb0f78fc30af4ef310372">GENFSK_LL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:440</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a2003c9844a26e6b2c51513a4cc4a7e3a"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a2003c9844a26e6b2c51513a4cc4a7e3a">_xcvr_rx_chf_coeffs::rx_chf_coef_1</a></div><div class="ttdeci">uint16_t rx_chf_coef_1</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:498</div></div>
<div class="ttc" id="group__xcvr_html_gaa0287583164aad15a46a0cb6b615dfa3"><div class="ttname"><a href="group__xcvr.html#gaa0287583164aad15a46a0cb6b615dfa3">zgbe_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t zgbe_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_zgbe_config.c:48</div></div>
<div class="ttc" id="group__xcvr_html_gae026674c00d72f049a7c1f9349a2548f"><div class="ttname"><a href="group__xcvr.html#gae026674c00d72f049a7c1f9349a2548f">xcvr_GFSK_BT_0p7_h_0p5_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p7_h_0p5_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p7_h_0p5_config.c:202</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a3f7323bf08695e08c8304c147f45f9ea"><div class="ttname"><a href="struct__xcvr__common__config.html#a3f7323bf08695e08c8304c147f45f9ea">_xcvr_common_config::pll_lpm_sdm_ctrl1</a></div><div class="ttdeci">uint32_t pll_lpm_sdm_ctrl1</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:540</div></div>
<div class="ttc" id="group__xcvr_html_gafdb2d584d491a699356ed6fd502f5f62"><div class="ttname"><a href="group__xcvr.html#gafdb2d584d491a699356ed6fd502f5f62">xcvr_datarate_config_t</a></div><div class="ttdeci">struct _xcvr_datarate_config xcvr_datarate_config_t</div><div class="ttdoc">XCVR datarate specific configure structure (varies by data rate) This structure is used to store all ...</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a5d31214f5f5d538648342c5be03b67b7"><div class="ttname"><a href="struct__xcvr__common__config.html#a5d31214f5f5d538648342c5be03b67b7">_xcvr_common_config::bba_res_tune_val_10_8</a></div><div class="ttdeci">uint32_t bba_res_tune_val_10_8</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:556</div></div>
<div class="ttc" id="group__xcvr_html_gac7a782387000d407f743756ba5dadbb4"><div class="ttname"><a href="group__xcvr.html#gac7a782387000d407f743756ba5dadbb4">gfsk_bt_0p5_h_0p5_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t gfsk_bt_0p5_h_0p5_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p5_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a7ba8d4b3c20faeacd25453129e953d1f"><div class="ttname"><a href="struct__xcvr__common__config.html#a7ba8d4b3c20faeacd25453129e953d1f">_xcvr_common_config::tsm_timing_37_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_37_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:666</div></div>
<div class="ttc" id="group__xcvr_html_ga959e3c24ffd31303ec3d1f085cf1ac0d"><div class="ttname"><a href="group__xcvr.html#ga959e3c24ffd31303ec3d1f085cf1ac0d">XCVR_SetIRQMapping</a></div><div class="ttdeci">xcvrStatus_t XCVR_SetIRQMapping(radio_mode_t irq0_mapping, radio_mode_t irq1_mapping)</div><div class="ttdoc">Change the mapping of the radio IRQs. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1287</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aadce0cfe5cdcaf2c96fe43aac3802888"><div class="ttname"><a href="struct__xcvr__common__config.html#aadce0cfe5cdcaf2c96fe43aac3802888">_xcvr_common_config::tsm_timing_06_init</a></div><div class="ttdeci">uint32_t tsm_timing_06_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:623</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a4202f3a94b66e0f0cff864fc2ae93fca"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a4202f3a94b66e0f0cff864fc2ae93fca">_xcvr_rx_chf_coeffs::rx_chf_coef_0</a></div><div class="ttdeci">uint16_t rx_chf_coef_0</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:497</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a25ebb01bf864bb96bd3e011244500303"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a25ebb01bf864bb96bd3e011244500303">_xcvr_rx_chf_coeffs::rx_chf_coef_10</a></div><div class="ttdeci">uint16_t rx_chf_coef_10</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:507</div></div>
<div class="ttc" id="group__xcvr_html_ggae57290d17bd961c5be9d25e509e812b8ae01a355e319d23c6cc208ead7d04cb69"><div class="ttname"><a href="group__xcvr.html#ggae57290d17bd961c5be9d25e509e812b8ae01a355e319d23c6cc208ead7d04cb69">gXcvrUnsupportedOperation_c</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:392</div></div>
<div class="ttc" id="fsl__device__registers_8h_html"><div class="ttname"><a href="fsl__device__registers_8h.html">fsl_device_registers.h</a></div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a27abfd2809734a00265304993675b26e"><div class="ttname"><a href="struct__xcvr__common__config.html#a27abfd2809734a00265304993675b26e">_xcvr_common_config::tsm_timing_29_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_29_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:652</div></div>
<div class="ttc" id="group__xcvr_html_ggaa588d78ecc6357c6aff70ffb7e3dd7baa0b1e95deaccee7910a9af00759c7eb00"><div class="ttname"><a href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa0b1e95deaccee7910a9af00759c7eb00">DR_1MBPS</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:447</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ad4d3387e803543eee2159b8b59fe715d"><div class="ttname"><a href="struct__xcvr__common__config.html#ad4d3387e803543eee2159b8b59fe715d">_xcvr_common_config::tsm_timing_24_init</a></div><div class="ttdeci">uint32_t tsm_timing_24_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:643</div></div>
<div class="ttc" id="group__xcvr_html_ga099e5eebdca684c701051245c47a38d7"><div class="ttname"><a href="group__xcvr.html#ga099e5eebdca684c701051245c47a38d7">msk_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t msk_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_msk_config.c:48</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html"><div class="ttname"><a href="struct__xcvr__datarate__config.html">_xcvr_datarate_config</a></div><div class="ttdoc">XCVR datarate specific configure structure (varies by data rate) This structure is used to store all ...</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:778</div></div>
<div class="ttc" id="fsl__xcvr__trim_8h_html"><div class="ttname"><a href="fsl__xcvr__trim_8h.html">fsl_xcvr_trim.h</a></div></div>
<div class="ttc" id="fsl__xcvr__common__config_8c_html_a10e2231ae5c5ed055b93e992a7cff199"><div class="ttname"><a href="fsl__xcvr__common__config_8c.html#a10e2231ae5c5ed055b93e992a7cff199">channel_num</a></div><div class="ttdeci">#define channel_num</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac9289eccc1e1cfd021781503b56d2d1c"><div class="ttname"><a href="struct__xcvr__common__config.html#ac9289eccc1e1cfd021781503b56d2d1c">_xcvr_common_config::tsm_timing_35_init</a></div><div class="ttdeci">uint32_t tsm_timing_35_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:662</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ae1b1b83d41f9ba20efeee3aa51b26aae"><div class="ttname"><a href="struct__xcvr__common__config.html#ae1b1b83d41f9ba20efeee3aa51b26aae">_xcvr_common_config::dcoc_ctrl_0_init_26mhz</a></div><div class="ttdeci">uint32_t dcoc_ctrl_0_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:546</div></div>
<div class="ttc" id="group__xcvr_html_ga5cb59e4c70728759b101826830535b01"><div class="ttname"><a href="group__xcvr.html#ga5cb59e4c70728759b101826830535b01">XCVR_DftTxLfsrReg</a></div><div class="ttdeci">xcvrStatus_t XCVR_DftTxLfsrReg(uint16_t channel_num, radio_mode_t radio_mode, data_rate_t data_rate, uint8_t lfsr_length)</div><div class="ttdoc">Starts transmit with a TX LFSR register data sequence. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1640</div></div>
<div class="ttc" id="group__xcvr_html_ga8e41ebc61a8b04e56d09f9d4a3a7117b"><div class="ttname"><a href="group__xcvr.html#ga8e41ebc61a8b04e56d09f9d4a3a7117b">xcvr_500kbps_config</a></div><div class="ttdeci">const xcvr_datarate_config_t xcvr_500kbps_config</div><div class="ttdoc">XCVR 500K bps DATA RATE specific configure structure. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr_mode_datarate_config.c:106</div></div>
<div class="ttc" id="group__xcvr_html_gga88e31e3d7d0a3246998847dd79e7f8b4a81d2573a6422daef1fbbcea1c836718e"><div class="ttname"><a href="group__xcvr.html#gga88e31e3d7d0a3246998847dd79e7f8b4a81d2573a6422daef1fbbcea1c836718e">UNASSIGNED_LL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:441</div></div>
<div class="ttc" id="group__xcvr_html_ga56d19761832ce6ee7c897b17af495c7d"><div class="ttname"><a href="group__xcvr.html#ga56d19761832ce6ee7c897b17af495c7d">xcvr_ZIGBEE_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_ZIGBEE_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_zgbe_config.c:114</div></div>
<div class="ttc" id="group__xcvr_html_ga6fea44131dd1bb5bdb099d217968e67d"><div class="ttname"><a href="group__xcvr.html#ga6fea44131dd1bb5bdb099d217968e67d">XCVR_ForceTxWu</a></div><div class="ttdeci">void XCVR_ForceTxWu(void)</div><div class="ttdoc">Force transmitter warmup. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1523</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a65d7bd323f6a1bf71fe3963aa5a82599"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a65d7bd323f6a1bf71fe3963aa5a82599">_xcvr_rx_chf_coeffs::rx_chf_coef_6</a></div><div class="ttdeci">uint16_t rx_chf_coef_6</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:503</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a978ee913a3b77842bc04f9f1af3b96d2"><div class="ttname"><a href="struct__xcvr__common__config.html#a978ee913a3b77842bc04f9f1af3b96d2">_xcvr_common_config::ana_sy_ctrl1</a></div><div class="ttdeci">xcvr_masked_init_32_t ana_sy_ctrl1</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:527</div></div>
<div class="ttc" id="group__xcvr_html_gaa0e6eb4307a3f397b35b93b194ab4ea1"><div class="ttname"><a href="group__xcvr.html#gaa0e6eb4307a3f397b35b93b194ab4ea1">XCVR_RegisterPanicCb</a></div><div class="ttdeci">void XCVR_RegisterPanicCb(panic_fptr fptr)</div><div class="ttdoc">Register a callback from upper layers. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1211</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a487fe1f1d0a64b519c91f31115183a34"><div class="ttname"><a href="struct__xcvr__common__config.html#a487fe1f1d0a64b519c91f31115183a34">_xcvr_common_config::rf_dft_bist_2</a></div><div class="ttdeci">uint32_t rf_dft_bist_2</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:693</div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a4ac518be29f7be568fcc26af49437073"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a4ac518be29f7be568fcc26af49437073">_xcvr_rx_chf_coeffs::rx_chf_coef_2</a></div><div class="ttdeci">uint16_t rx_chf_coef_2</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:499</div></div>
<div class="ttc" id="group__xcvr_html_gga51ddcdedb63c118c04896fc021301599a07b80a200a82b5dfa478389bad4c2aa5"><div class="ttname"><a href="group__xcvr.html#gga51ddcdedb63c118c04896fc021301599a07b80a200a82b5dfa478389bad4c2aa5">XCVR_COEX_HIGH_PRIO</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:481</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ab774685bdf902474ee04fa4ab45b9312"><div class="ttname"><a href="struct__xcvr__common__config.html#ab774685bdf902474ee04fa4ab45b9312">_xcvr_common_config::tsm_timing_21_init</a></div><div class="ttdeci">uint32_t tsm_timing_21_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:640</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a5acb37331a5286ea8ecfe73062394dc9"><div class="ttname"><a href="struct__xcvr__mode__config.html#a5acb37331a5286ea8ecfe73062394dc9">_xcvr_mode_config::phy_el_cfg_init</a></div><div class="ttdeci">uint32_t phy_el_cfg_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:718</div></div>
<div class="ttc" id="group__xcvr_html_gae9d94a0973d4a561ec0be1ccb7c6da85"><div class="ttname"><a href="group__xcvr.html#gae9d94a0973d4a561ec0be1ccb7c6da85">XCVR_GetIRQMapping</a></div><div class="ttdeci">link_layer_t XCVR_GetIRQMapping(uint8_t int_num)</div><div class="ttdoc">Get the mapping of the one of the radio IRQs. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1310</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_af60135c69d31219b54fda656c364ee38"><div class="ttname"><a href="struct__xcvr__common__config.html#af60135c69d31219b54fda656c364ee38">_xcvr_common_config::dcoc_tza_step_00_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_00_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:565</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a115eb5a8c0e61996c1ed5a8d76822df6"><div class="ttname"><a href="struct__xcvr__common__config.html#a115eb5a8c0e61996c1ed5a8d76822df6">_xcvr_common_config::tsm_timing_14_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_14_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:632</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a5f28abf82a6ed224a50c470a44c98225"><div class="ttname"><a href="struct__xcvr__common__config.html#a5f28abf82a6ed224a50c470a44c98225">_xcvr_common_config::pa_ramp_tbl_1_init</a></div><div class="ttdeci">uint32_t pa_ramp_tbl_1_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:612</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a41914a630c84056bd3bad5299fcc3642"><div class="ttname"><a href="struct__xcvr__common__config.html#a41914a630c84056bd3bad5299fcc3642">_xcvr_common_config::bba_res_tune_lin_val_3_0_init</a></div><div class="ttdeci">uint32_t bba_res_tune_lin_val_3_0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:561</div></div>
<div class="ttc" id="group__xcvr_html_ggabdcffecf845af24c0bae861c03b100f6a19251bb678e9fe47f26321dfb44882a4"><div class="ttname"><a href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a19251bb678e9fe47f26321dfb44882a4">PLL_TSM_ABORT_FAIL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:403</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a712f73d09dae1ddec9b1b42c00c4b0ae"><div class="ttname"><a href="struct__xcvr__common__config.html#a712f73d09dae1ddec9b1b42c00c4b0ae">_xcvr_common_config::dcoc_tza_step_04_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_04_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:569</div></div>
<div class="ttc" id="group__xcvr_html_ggaa588d78ecc6357c6aff70ffb7e3dd7baa7893f5548beccd8f3c760036895bd748"><div class="ttname"><a href="group__xcvr.html#ggaa588d78ecc6357c6aff70ffb7e3dd7baa7893f5548beccd8f3c760036895bd748">DR_500KBPS</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:448</div></div>
<div class="ttc" id="struct__xcvr__datarate__config_html_a13027d2e0df2baf00846f48ba66a3f52"><div class="ttname"><a href="struct__xcvr__datarate__config.html#a13027d2e0df2baf00846f48ba66a3f52">_xcvr_datarate_config::rx_dig_ctrl_init_26mhz</a></div><div class="ttdeci">uint32_t rx_dig_ctrl_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:786</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a46f19f61a62528f3f55e97ff120b9369"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a46f19f61a62528f3f55e97ff120b9369">_xcvr_mode_datarate_config::rx_rccal_ctrl_1</a></div><div class="ttdeci">uint32_t rx_rccal_ctrl_1</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:766</div></div>
<div class="ttc" id="group__xcvr_html_gga51ddcdedb63c118c04896fc021301599aff7b7babefe291651ad571299c72ee9c"><div class="ttname"><a href="group__xcvr.html#gga51ddcdedb63c118c04896fc021301599aff7b7babefe291651ad571299c72ee9c">XCVR_COEX_LOW_PRIO</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:480</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_affa41540e79d24bf15b4371429c826b1"><div class="ttname"><a href="struct__xcvr__common__config.html#affa41540e79d24bf15b4371429c826b1">_xcvr_common_config::tsm_timing_38_init</a></div><div class="ttdeci">uint32_t tsm_timing_38_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:667</div></div>
<div class="ttc" id="group__xcvr_html_ga3a3607ed9fecccf74c41e47ac5221ab3"><div class="ttname"><a href="group__xcvr.html#ga3a3607ed9fecccf74c41e47ac5221ab3">xcvrStatus_t</a></div><div class="ttdeci">enum _xcvrStatus xcvrStatus_t</div><div class="ttdoc">Error codes for the XCVR driver. </div></div>
<div class="ttc" id="group__xcvr_html_gga7b606b7db0e5c73bf6be9fab68010b1fa6d2ad218c4ee58bf597680bbeb8de6c6"><div class="ttname"><a href="group__xcvr.html#gga7b606b7db0e5c73bf6be9fab68010b1fa6d2ad218c4ee58bf597680bbeb8de6c6">GFSK_BT_0p5_h_0p32</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:422</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a5a2408a61d2e278a55db848d8d054bed"><div class="ttname"><a href="struct__xcvr__common__config.html#a5a2408a61d2e278a55db848d8d054bed">_xcvr_common_config::agc_gain_tbl_19_16_init</a></div><div class="ttdeci">uint32_t agc_gain_tbl_19_16_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:589</div></div>
<div class="ttc" id="group__xcvr_html_gaaf20582d8f48022bff7386856e82f4f3"><div class="ttname"><a href="group__xcvr.html#gaaf20582d8f48022bff7386856e82f4f3">xcvr_GFSK_BT_0p5_h_0p7_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p7_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p7_config.c:114</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html"><div class="ttname"><a href="struct__xcvr__mode__config.html">_xcvr_mode_config</a></div><div class="ttdoc">XCVR mode specific configure structure (varies by radio mode) </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:698</div></div>
<div class="ttc" id="group__xcvr_html_ga20083faaba0cd71e5eae72e3959b091e"><div class="ttname"><a href="group__xcvr.html#ga20083faaba0cd71e5eae72e3959b091e">XCVR_Init</a></div><div class="ttdeci">xcvrStatus_t XCVR_Init(radio_mode_t radio_mode, data_rate_t data_rate)</div><div class="ttdoc">Initializes an XCVR instance. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:330</div></div>
<div class="ttc" id="group__xcvr_html_gaf73cefe92144918e6b57d3fada0cb352"><div class="ttname"><a href="group__xcvr.html#gaf73cefe92144918e6b57d3fada0cb352">xcvr_GFSK_BT_0p3_h_0p5_1mbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p3_h_0p5_1mbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p3_h_0p5_config.c:126</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a64c8c84d8a845776288081652e80711d"><div class="ttname"><a href="struct__xcvr__common__config.html#a64c8c84d8a845776288081652e80711d">_xcvr_common_config::tsm_timing_16_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_16_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:635</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a4865851944740605ab83853040596568"><div class="ttname"><a href="struct__xcvr__common__config.html#a4865851944740605ab83853040596568">_xcvr_common_config::tsm_timing_25_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_25_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:645</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a2af48041a386774691651dccd5ee051f"><div class="ttname"><a href="struct__xcvr__common__config.html#a2af48041a386774691651dccd5ee051f">_xcvr_common_config::tsm_timing_22_init</a></div><div class="ttdeci">uint32_t tsm_timing_22_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:641</div></div>
<div class="ttc" id="group__xcvr_html_ga70cd9d6806cfa38e33ac0ed99215b5d1"><div class="ttname"><a href="group__xcvr.html#ga70cd9d6806cfa38e33ac0ed99215b5d1">xcvr_common_config_t</a></div><div class="ttdeci">struct _xcvr_common_config xcvr_common_config_t</div><div class="ttdoc">XCVR common configure structure. </div></div>
<div class="ttc" id="struct__xcvr__rx__chf__coeffs_html_a1ec502c10fdcc04eddef659a2b27e6c4"><div class="ttname"><a href="struct__xcvr__rx__chf__coeffs.html#a1ec502c10fdcc04eddef659a2b27e6c4">_xcvr_rx_chf_coeffs::rx_chf_coef_7</a></div><div class="ttdeci">uint16_t rx_chf_coef_7</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:504</div></div>
<div class="ttc" id="group__xcvr_html_ga5c9eeb24e09f1d86902d192d671010ea"><div class="ttname"><a href="group__xcvr.html#ga5c9eeb24e09f1d86902d192d671010ea">xcvr_mode_datarate_config_t</a></div><div class="ttdeci">struct _xcvr_mode_datarate_config xcvr_mode_datarate_config_t</div><div class="ttdoc">XCVR modeXdatarate specific configure structure (varies by radio mode AND data rate) This structure i...</div></div>
<div class="ttc" id="group__xcvr_html_ga6f0bb1f724aa14995728c4f7028a2b13"><div class="ttname"><a href="group__xcvr.html#ga6f0bb1f724aa14995728c4f7028a2b13">ble_mode_config</a></div><div class="ttdeci">const xcvr_mode_config_t ble_mode_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_ble_config.c:48</div></div>
<div class="ttc" id="group__xcvr_html_ga64e941caddbb03b9ca69110a3bc0d800"><div class="ttname"><a href="group__xcvr.html#ga64e941caddbb03b9ca69110a3bc0d800">XCVR_GetCurrentConfig</a></div><div class="ttdeci">xcvrStatus_t XCVR_GetCurrentConfig(xcvr_currConfig_t *curr_config)</div><div class="ttdoc">Get the current configuration of the XCVR. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1323</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a6c32a601edbaa7d0d44476a4891f580e"><div class="ttname"><a href="struct__xcvr__common__config.html#a6c32a601edbaa7d0d44476a4891f580e">_xcvr_common_config::recycle_count_init_26mhz</a></div><div class="ttdeci">uint32_t recycle_count_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:609</div></div>
<div class="ttc" id="group__xcvr_html_ga64b260bdf89bed484ca043e6b5e42853"><div class="ttname"><a href="group__xcvr.html#ga64b260bdf89bed484ca043e6b5e42853">XCVR_GetRssiAdjustment</a></div><div class="ttdeci">int8_t XCVR_GetRssiAdjustment(void)</div><div class="ttdoc">Controls getting the RSSI adjustment.. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1366</div></div>
<div class="ttc" id="group__xcvr_html_gad8dd48e8aa088a6ffa72cec44dc9ce2a"><div class="ttname"><a href="group__xcvr.html#gad8dd48e8aa088a6ffa72cec44dc9ce2a">xcvr_MSK_250kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_MSK_250kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_msk_config.c:268</div></div>
<div class="ttc" id="group__xcvr_html_ga14077ec49650e547905eea27ed081395"><div class="ttname"><a href="group__xcvr.html#ga14077ec49650e547905eea27ed081395">XCVR_ForceRxWd</a></div><div class="ttdeci">void XCVR_ForceRxWd(void)</div><div class="ttdoc">Force receiver warmdown. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:1518</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a412c40fd50f389017a40e1be85d000ec"><div class="ttname"><a href="struct__xcvr__common__config.html#a412c40fd50f389017a40e1be85d000ec">_xcvr_common_config::lna_gain_val_7_4</a></div><div class="ttdeci">uint32_t lna_gain_val_7_4</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:553</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac6fe17a4990ffbdc9c3f54461b130e66"><div class="ttname"><a href="struct__xcvr__common__config.html#ac6fe17a4990ffbdc9c3f54461b130e66">_xcvr_common_config::tsm_timing_56_init_32mhz</a></div><div class="ttdeci">uint32_t tsm_timing_56_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:683</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_a1ee799ff72b2248fdf153145d406c09c"><div class="ttname"><a href="struct__xcvr__mode__config.html#a1ee799ff72b2248fdf153145d406c09c">_xcvr_mode_config::phy_cfg1_init</a></div><div class="ttdeci">uint32_t phy_cfg1_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:717</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a6f22af25458b00c3bd1bed38c06ebd75"><div class="ttname"><a href="struct__xcvr__common__config.html#a6f22af25458b00c3bd1bed38c06ebd75">_xcvr_common_config::tsm_timing_34_init</a></div><div class="ttdeci">uint32_t tsm_timing_34_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:661</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_adea8af02f8f32365460a0c880851dec0"><div class="ttname"><a href="struct__xcvr__common__config.html#adea8af02f8f32365460a0c880851dec0">_xcvr_common_config::pll_delay_match</a></div><div class="ttdeci">uint32_t pll_delay_match</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:541</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a09df504e1cbf99f95949c1050e9005c5"><div class="ttname"><a href="struct__xcvr__common__config.html#a09df504e1cbf99f95949c1050e9005c5">_xcvr_common_config::tsm_timing_01_init</a></div><div class="ttdeci">uint32_t tsm_timing_01_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:618</div></div>
<div class="ttc" id="group__xcvr_html_ga64e678cb9141eaf01a6c03afa9e06a1c"><div class="ttname"><a href="group__xcvr.html#ga64e678cb9141eaf01a6c03afa9e06a1c">xcvr_GFSK_BT_0p5_h_0p32_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_0p32_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_0p32_config.c:190</div></div>
<div class="ttc" id="group__xcvr_html_ggabdcffecf845af24c0bae861c03b100f6a02fb25076f37120e4f92482fee27cf50"><div class="ttname"><a href="group__xcvr.html#ggabdcffecf845af24c0bae861c03b100f6a02fb25076f37120e4f92482fee27cf50">PLL_CTUNE_FAIL</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:400</div></div>
<div class="ttc" id="group__xcvr_html_gga57b005dcbc0dea0da7b5f5a8d08fbabca748b0396513961f274f4c701a04f5881"><div class="ttname"><a href="group__xcvr.html#gga57b005dcbc0dea0da7b5f5a8d08fbabca748b0396513961f274f4c701a04f5881">WRONG_RADIO_ID_DETECTED</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:467</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_abf1e3075d5a1052a973c8975f3a90b30"><div class="ttname"><a href="struct__xcvr__common__config.html#abf1e3075d5a1052a973c8975f3a90b30">_xcvr_common_config::tsm_timing_09_init</a></div><div class="ttdeci">uint32_t tsm_timing_09_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:626</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a8b3653c1b99f70695c9a18ebc0d16eaa"><div class="ttname"><a href="struct__xcvr__common__config.html#a8b3653c1b99f70695c9a18ebc0d16eaa">_xcvr_common_config::dcoc_tza_step_02_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_02_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:567</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html">_xcvr_mode_datarate_config</a></div><div class="ttdoc">XCVR modeXdatarate specific configure structure (varies by radio mode AND data rate) This structure i...</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:744</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_af9a65b6261ce070b2e6f08b753410173"><div class="ttname"><a href="struct__xcvr__common__config.html#af9a65b6261ce070b2e6f08b753410173">_xcvr_common_config::dcoc_tza_step_06_init</a></div><div class="ttdeci">uint32_t dcoc_tza_step_06_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:571</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_add8432fc2e7a5f3b3e02e3eab98f094d"><div class="ttname"><a href="struct__xcvr__common__config.html#add8432fc2e7a5f3b3e02e3eab98f094d">_xcvr_common_config::tsm_timing_41_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_41_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:672</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a45ce9ce554ddf0e2db2a3917bfd74970"><div class="ttname"><a href="struct__xcvr__common__config.html#a45ce9ce554ddf0e2db2a3917bfd74970">_xcvr_common_config::tsm_timing_55_init_26mhz</a></div><div class="ttdeci">uint32_t tsm_timing_55_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:680</div></div>
<div class="ttc" id="group__xcvr_html_ga95374ea265c1ed4fa5f1b728ebfaf59d"><div class="ttname"><a href="group__xcvr.html#ga95374ea265c1ed4fa5f1b728ebfaf59d">xcvr_GFSK_BT_0p5_h_1p0_500kbps_config</a></div><div class="ttdeci">const xcvr_mode_datarate_config_t xcvr_GFSK_BT_0p5_h_1p0_500kbps_config</div><div class="ttdef"><b>Definition:</b> fsl_xcvr_gfsk_bt_0p5_h_1p0_config.c:189</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aa5d2ce2c70aabc1ee946330892012d87"><div class="ttname"><a href="struct__xcvr__common__config.html#aa5d2ce2c70aabc1ee946330892012d87">_xcvr_common_config::agc_gain_tbl_11_08_init</a></div><div class="ttdeci">uint32_t agc_gain_tbl_11_08_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:587</div></div>
<div class="ttc" id="group__xcvr_html_gga83d9a54ae1896ebd531431965caf1f52a761ba4971e599f78aa0cb3206e61a803"><div class="ttname"><a href="group__xcvr.html#gga83d9a54ae1896ebd531431965caf1f52a761ba4971e599f78aa0cb3206e61a803">FAD_ENABLED</a></div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:460</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a0f3f4d2b4eb4f6affa056bb06a80cd22"><div class="ttname"><a href="struct__xcvr__common__config.html#a0f3f4d2b4eb4f6affa056bb06a80cd22">_xcvr_common_config::end_of_seq_init_26mhz</a></div><div class="ttdeci">uint32_t end_of_seq_init_26mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:602</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a8e6018909f99e910e28130a1bbe7c368"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a8e6018909f99e910e28130a1bbe7c368">_xcvr_mode_datarate_config::tx_fsk_scale_32mhz</a></div><div class="ttdeci">uint32_t tx_fsk_scale_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:770</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_a6e73ca6207b62e662b40f1b61cae4e29"><div class="ttname"><a href="struct__xcvr__common__config.html#a6e73ca6207b62e662b40f1b61cae4e29">_xcvr_common_config::tsm_ovrd2_init</a></div><div class="ttdeci">uint32_t tsm_ovrd2_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:601</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_ac04de73e70213d22ab81e24ee2ef68d5"><div class="ttname"><a href="struct__xcvr__common__config.html#ac04de73e70213d22ab81e24ee2ef68d5">_xcvr_common_config::tsm_timing_07_init</a></div><div class="ttdeci">uint32_t tsm_timing_07_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:624</div></div>
<div class="ttc" id="group__xcvr_html_gaca1e6862f147598e19aba03a256d560a"><div class="ttname"><a href="group__xcvr.html#gaca1e6862f147598e19aba03a256d560a">XCVR_Deinit</a></div><div class="ttdeci">void XCVR_Deinit(void)</div><div class="ttdoc">Deinitializes an XCVR instance. </div><div class="ttdef"><b>Definition:</b> fsl_xcvr.c:413</div></div>
<div class="ttc" id="struct__xcvr__mode__datarate__config_html_a05cadf5d6b5b8e40666ef4aa1f783ffc"><div class="ttname"><a href="struct__xcvr__mode__datarate__config.html#a05cadf5d6b5b8e40666ef4aa1f783ffc">_xcvr_mode_datarate_config::rx_chf_coeffs_32mhz</a></div><div class="ttdeci">xcvr_rx_chf_coeffs_t rx_chf_coeffs_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:764</div></div>
<div class="ttc" id="struct__xcvr__common__config_html_aed7339486338deda653d3fff62a0400e"><div class="ttname"><a href="struct__xcvr__common__config.html#aed7339486338deda653d3fff62a0400e">_xcvr_common_config::end_of_seq_init_32mhz</a></div><div class="ttdeci">uint32_t end_of_seq_init_32mhz</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:603</div></div>
<div class="ttc" id="struct__xcvr__mode__config_html_aa9d4110284840dba34f81b5d29b42531"><div class="ttname"><a href="struct__xcvr__mode__config.html#aa9d4110284840dba34f81b5d29b42531">_xcvr_mode_config::phy_pre_ref0_init</a></div><div class="ttdeci">uint32_t phy_pre_ref0_init</div><div class="ttdef"><b>Definition:</b> fsl_xcvr.h:714</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:57:59 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
