// Seed: 3167321022
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output wand id_14
    , id_17,
    output wire id_15
);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  always @(id_3 == -1'b0 or posedge id_5) id_0 = -1;
  logic id_18;
endmodule
