****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : multi-scenario design
Version: O-2018.06
Date   : Thu May 25 14:56:21 2023
****************************************


Start of Master/Slave Task Processing
-------------------------------------
Started    : Command execution in scenario 'test_best'
Started    : Command execution in scenario 'func_slowfast'
Started    : Command execution in scenario 'func_max'
Started    : Command execution in scenario 'test_slowfast'
Started    : Command execution in scenario 'test_fastslow'
Started    : Command execution in scenario 'at_speed_cap'
Started    : Command execution in scenario 'at_speed_shift'
Started    : Command execution in scenario 'test_worst'
Succeeded  : Command execution in scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'test_best'
Succeeded  : Command execution in scenario 'at_speed_cap'
Succeeded  : Command execution in scenario 'test_slowfast'
Succeeded  : Command execution in scenario 'test_worst'
Saving     : Current image for scenario 'test_best'
Saving     : Current image for scenario 'test_fastslow'
Succeeded  : Command execution in scenario 'func_max'
Succeeded  : Command execution in scenario 'func_slowfast'
Succeeded  : Command execution in scenario 'at_speed_shift'
Saving     : Current image for scenario 'test_slowfast'
Saving     : Current image for scenario 'at_speed_cap'
Restoring  : Current image for scenario 'func_fastslow'
Restoring  : Current image for scenario 'func_bestc'
Restoring  : Current image for scenario 'func_min'
Restoring  : Current image for scenario 'func_worstc'
Started    : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_min'
Started    : Command execution in scenario 'func_bestc'
Saving     : Current image for scenario 'test_worst'
Saving     : Current image for scenario 'func_max'
Succeeded  : Command execution in scenario 'func_fastslow'
Succeeded  : Command execution in scenario 'func_bestc'
Started    : Command execution in scenario 'func_worstc'
Succeeded  : Command execution in scenario 'func_worstc'
Restoring  : Current image for scenario 'stuck_at_cap'
Restoring  : Current image for scenario 'stuck_at_shift'
Started    : Command execution in scenario 'stuck_at_cap'
Succeeded  : Command execution in scenario 'stuck_at_cap'
Started    : Command execution in scenario 'stuck_at_shift'
Succeeded  : Command execution in scenario 'stuck_at_shift'
-----------------------------------
End of Master/Slave Task Processing


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: occ_int2/cts_buf_701957683/Y
  Path Group: group_sys2x
  Path Type: max
  Scenario: at_speed_cap
  Min Clock Paths Derating Factor : 0.95

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (propagated)                        1.60       1.60
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFX2_HVT)
                                                          0.00       1.60 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFX2_HVT)
                                                          1.29 &     2.89 r
  I_RISC_CORE/U296/Y (NAND2X0_HVT)                        0.54 &     3.43 f
  I_RISC_CORE/U298/Y (OR2X4_HVT)                          1.08 &     4.50 f
  I_RISC_CORE/U1263/Y (INVX2_HVT)                         0.41 &     4.92 r
  I_RISC_CORE/U303/Y (NAND2X0_HVT)                        0.74 &     5.65 f
  I_RISC_CORE/U347/Y (OA21X1_HVT)                         1.14 &     6.79 f
  I_RISC_CORE/U349/Y (MUX21X1_HVT)                        0.84 &     7.64 f
  I_RISC_CORE/U361/Y (AND4X1_HVT)                         0.74 &     8.38 f
  I_RISC_CORE/U369/Y (AND4X2_HVT)                         1.05 &     9.42 f
  I_RISC_CORE/U370/Y (NOR2X1_HVT)                         0.66 &    10.09 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/D (SDFFX2_HVT)
                                                          0.04 &    10.13 r
  data arrival time                                                 10.13

  clock SYS_2x_CLK (rise edge)                            2.40       2.40
  clock network delay (propagated)                        1.43       3.83
  clock reconvergence pessimism                           0.10       3.93
  clock uncertainty                                      -0.10       3.83
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX2_HVT)             3.83 r
  library setup time                                     -1.22       2.61
  data required time                                                 2.61
  ------------------------------------------------------------------------------
  data required time                                                 2.61
  data arrival time                                                -10.13
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.52


1
