@FORMAT: 3 
#$Id: //depot/sw/branches/AV_dev/src/hal/ar5513/falcon1_0.cfg#6 $
#-----------------------------------------------------------------------------
@dev_id: 0x0020
#-----------------------------------------------------------------------------
#
#  mac/bb registers                rf registers field definition
#  -----------------------         -------------------------
#  1 - field name                  same
#  2 - value (common mode)         same
#  3 - register name               same
#  4 - address offset              rf register number
#  5 - bit range                   same
#  6 - value is signed             shift data bit
#  7 - writable                    same
#  8 - readable                    same
#  9 - hoffman encoded column      same
#        0 - don't write
#        1 - modal reg
#        2 - common (non-modal)
#        3 - bb gain table
#        4..9 analog banks 0..7 excluding banks 4 & 5
# 10 - reserved for Atheros use    same
#-----------------------------------------------------------------------------
#
#------------------------------------------------------------------------------
# @MODE: common  don't really need this, will assume it, can add it back if needed
#------------------------------------------------------------------------------
# 1                          2  3           4       5        6 7 8 9 0
#--------------------        -  -----       -----   -----    - - - - -
#
# Reset registers
#
mc_ahb_cold_reset            0  RSTCOLDCTL  0x14000 3        0 1 1 0 1
mc_apb_cold_reset            0  RSTCOLDCTL  0x14000 2        0 1 1 0 1
mc_cpu_cold_reset            0  RSTCOLDCTL  0x14000 1        0 1 1 0 1
mc_cpu_warm_reset            0  RSTCOLDCTL  0x14000 0        0 1 1 0 1
mc_uart_warm_reset           0  RSTWARMCTL  0x14004 8        0 1 1 0 1
mc_spi_warm_reset            0  RSTWARMCTL  0x14004 7        0 1 1 0 1
mc_i2c_warm_reset            0  RSTWARMCTL  0x14004 6        0 1 1 0 1
mc_local_bus_warm_reset      0  RSTWARMCTL  0x14004 5        0 1 1 0 1
mc_mem_ctl_warm_reset        0  RSTWARMCTL  0x14004 4        0 1 1 0 1
mc_pci_interface_warm_reset  0  RSTWARMCTL  0x14004 3        0 1 1 0 1
mc_mpeg_ts_warm_reset        0  RSTWARMCTL  0x14004 2        0 1 1 0 1
mc_wbb_warm_reset            0  RSTWARMCTL  0x14004 1        0 1 1 0 1
mc_wmac_warm_reset           0  RSTWARMCTL  0x14004 0        0 1 1 0 1
mc_pci_ahb_arb               1  AHB_ARB_CTL 0x14008 4        0 1 1 0 1
mc_local_bus_ahb_arb         0  AHB_ARB_CTL 0x14008 3        0 1 1 0 1
mc_mpeg_ts_ahb_arb           0  AHB_ARB_CTL 0x14008 2        0 1 1 0 1
mc_wmac_ahb_arb              1  AHB_ARB_CTL 0x14008 1        0 1 1 0 1
#mc_cpu_ahb_arb               1  AHB_ARB_CTL 0x14008 0        0 1 1 0 1

mc_cpu_mmr_byteswap          0  ENDIAN_CTL  0x1400c 18       0 1 1 0 1
mc_cpu_pci_byteswap          0  ENDIAN_CTL  0x1400c 17       0 1 1 0 1
mc_cpu_sdram_byteswap        1  ENDIAN_CTL  0x1400c 16       0 1 1 0 1
mc_cpu_spi_byteswap          1  ENDIAN_CTL  0x1400c 15       0 1 1 0 1
mc_pci2ahb_byteswap          0  ENDIAN_CTL  0x1400c 12       0 1 1 0 1
mc_pci_target_byteswap       0  ENDIAN_CTL  0x1400c 11       0 1 1 0 1
mc_cpu_endian                1  ENDIAN_CTL  0x1400c 10       0 1 1 0 1
mc_cpu_write_buffer_merge    0  ENDIAN_CTL  0x1400c 9        0 1 1 0 1
mc_local_bus_byteswap        1  ENDIAN_CTL  0x1400c 5        0 1 1 0 1
mc_mem_ctl_byteswap          0  ENDIAN_CTL  0x1400c 4        0 1 1 0 1
mc_pci_byteswap              1  ENDIAN_CTL  0x1400c 3        0 1 1 0 1
mc_mpeg_ts_byteswap          1  ENDIAN_CTL  0x1400c 2        0 1 1 0 1
mc_wmac_byteswap             1  ENDIAN_CTL  0x1400c 1        0 1 1 0 1
mc_cpu_byteswap              0  ENDIAN_CTL  0x1400c 0        0 1 1 0 1
mc_cpu_nmi                   0  NMI         0x14010 0        0 1 1 0 1
mc_pci_interrupt_en          0  RST_IF_CTL  0x14018 5        0 1 1 0 1
mc_pci_host_mode             0  RST_IF_CTL  0x14018 4        0 1 1 0 1
mc_interface_en_ctl          1  RST_IF_CTL  0x14018 2:0      0 1 1 0 1
mc_watchdog_timer_intr_mask  0  RST_MIMR    0x14024 7        0 1 1 0 1
mc_gpio_intr_mask            0  RST_MIMR    0x14024 6        0 1 1 0 1
mc_timer_intr_mask           0  RST_MIMR    0x14024 5        0 1 1 0 1
mc_apb_err_intr_mask         0  RST_MIMR    0x14024 4        0 1 1 0 1
mc_ahb_err_intr_mask         0  RST_MIMR    0x14024 3        0 1 1 0 1
mc_spi_intr_mask             0  RST_MIMR    0x14024 2        0 1 1 0 1
mc_i2c_intr_mask             0  RST_MIMR    0x14024 1        0 1 1 0 1
mc_uart_intr_mask            0  RST_MIMR    0x14024 0        0 1 1 0 1
mc_general_timer             0  RST_GTIME   0x14030 31:0     0 1 1 0 1
mc_general_timer_reload      0  GTIMER_RLD  0x14034 31:0     0 1 1 0 1
mc_watchdog_timer            0  RST_WDOG    0x14038 31:0     0 1 1 0 1
mc_enable_sysrst_watchdog    0  RST_WDOGCTL 0x1403c 1        0 1 1 0 1
mc_enable_nmi_watchdog       0  RST_WDOGCTL 0x1403c 0        0 1 1 0 1
#mc_cpu_timer_intr_mask       0  RST_CIMR    0x140b8 5        0 1 1 0 1
mc_rst_gpiodir0_gpio11       0  RST_GPIODIR0 0x14090 11        0 1 1 0 1
mc_rst_gpioout0_gpio11       1  RST_GPIOOUT0 0x14098 11        0 1 1 0 1


#
# dma registers
#
mc_software_interrupt        0  CR          0x0008  6        0 1 1 0 1
mc_receive_disable           0  CR          0x0008  5        0 1 1 0 1
mc_receive_enable            0  CR          0x0008  2        0 1 1 0 1
mc_rxdp                      0  RXDP        0x000c  31:2     0 1 1 2 1
mc_pci_master_req_q_thr      0  CFG         0x0014  18:17    0 1 1 0 1
mc_disable_dynamic_clock     0  CFG         0x0014  10       0 1 1 0 1
mc_eeprom_busy               0  CFG         0x0014  9        0 1 1 0 1
mc_phy_ok                    0  CFG         0x0014  8        0 1 1 0 1
mc_ap_adhoc_indication       0  CFG         0x0014  5        0 1 1 0 1
mc_byteswap_reg_access       0  CFG         0x0014  4        0 1 1 0 1
mc_byteswap_rx_data          1  CFG         0x0014  3        0 1 1 0 1
mc_byteswap_rx_desc          1  CFG         0x0014  2        0 1 1 0 1
mc_byteswap_tx_data          1  CFG         0x0014  1        0 1 1 0 1
mc_byteswap_tx_desc          1  CFG         0x0014  0        0 1 1 0 1
mc_interrupt_en              0  CFG         0x0024  0        0 1 1 0 1
mc_max_dma_size_rd           5  TXCFG       0x0030  2:0      0 1 1 1 1
mc_trig_level                1  TXCFG       0x0030  9:4      0 1 1 1 1
mc_tx_jumbo_desc_en          0  TXCFG       0x0030  10       0 1 1 1 1
mc_adhoc_beacon_atim_policy  0  TXCFG       0x0030  11       0 1 1 1 1
mc_atim_window_defer_dis     0  TXCFG       0x0030  12       0 1 1 1 1
mc_rdytime_cbr_dis           0  TXCFG       0x0030  14       0 1 1 1 1
mc_jumbo_frame_mode          0  TXCFG       0x0030  15       0 1 1 2 1 
mc_dcu_caching_dis           0  TXCFG       0x0030  16       0 1 1 2 1 
mc_sleep_entry_policy        0  RXCFG       0x0034  7        0 1 1 2 1
mc_rx_jumbo_desc_wrap_mode   0  RXCFG       0x0034  6        0 1 1 2 1
mc_rx_jumbo_desc_en          0  RXCFG       0x0034  5        0 1 1 2 1
mc_dma_zero_len_frame_en     0  RXCFG       0x0034  4:3      0 1 1 2 1
mc_max_dma_size_wr           5  RXCFG       0x0034  2:0      0 1 1 2 1
mc_rx_jumbo_desc_last_adr    0  RXJLA       0x0038  31:0     0 0 1 0 1
mc_mib_cnt_strobe            0  MIBC        0x0040  3        0 1 1 2 1
mc_clr_all_counters          0  MIBC        0x0040  2        0 1 1 2 1
mc_freeze_all_counters       0  MIBC        0x0040  1        0 1 1 2 1
mc_warn_test_indicator       0  MIBC        0x0040  0        0 1 1 2 1
mc_timeout_prescale_cnt      8  TOPS        0x0044  15:0     0 1 1 2 1
mc_rx_timeout                8  RXNF        0x0048  9:0      0 1 1 2 1
mc_tx_qcu_mask               0  TXNF        0x004c  19:10    0 1 1 2 1
mc_tx_timeout               16  TXNF        0x004c  9:0      0 1 1 2 1
mc_rx_packet_gap_timeout     0  RPGTO       0x0050  9:0      0 1 1 2 1
mc_rx_packet_count          31  RFCNT       0x0054  4:0      0 1 1 2 1
mc_mac_obs_bits_17_to_9      0  MACMISC     0x0058  17:15    0 1 1 0 0
mc_mac_obs_bits_8_to_0       0  MACMISC     0x0058  14:12    0 1 1 0 0
mc_misc_obs_sel              0  MACMISC     0x0058  11:9     0 1 1 0 0
mc_dma_obs_mux_sel           0  MACMISC     0x0058  8:5      0 1 1 0 0
mc_sleep_perf_ctr0           0  SLPC_0      0x005c  23:0     0 0 1 0 0
mc_sleep_perf_ctr1           0  SLPC_1      0x005c  23:0     0 0 1 0 0
mc_isrp_qtrig                0  ISR_P       0x0080  27       0 1 1 0 1
mc_isrp_qcbrurn              0  ISR_P       0x0080  26       0 1 1 0 1
mc_isrp_qcbrovf              0  ISR_P       0x0080  25       0 1 1 0 1
mc_isrp_gpio                 0  ISR_P       0x0080  24       0 1 1 0 1
mc_isrp_bcnmisc              0  ISR_P       0x0080  23       0 1 1 0 1
mc_isrp_rxchirp              0  ISR_P       0x0080  21       0 1 1 0 1
mc_isrp_bnr                  0  ISR_P       0x0080  20       0 1 1 0 1
mc_isrp_hiuerr               0  ISR_P       0x0080  19       0 1 1 0 1
mc_isrp_bmiss                0  ISR_P       0x0080  18       0 1 1 0 1
mc_isrp_brssi                0  ISR_P       0x0080  17       0 1 1 0 1
mc_isrp_swba                 0  ISR_P       0x0080  16       0 1 1 0 1
mc_isrp_rxkcm                0  ISR_P       0x0080  15       0 1 1 0 1
mc_isrp_rxphy                0  ISR_P       0x0080  14       0 1 1 0 1
mc_isrp_swi                  0  ISR_P       0x0080  13       0 1 1 0 1
mc_isrp_mib                  0  ISR_P       0x0080  12       0 1 1 0 1
mc_isrp_txurn                0  ISR_P       0x0080  11       0 1 1 0 1
mc_isrp_txeol                0  ISR_P       0x0080  10       0 1 1 0 1
mc_isrp_txnofr               0  ISR_P       0x0080  9        0 1 1 0 1
mc_isrp_txerr                0  ISR_P       0x0080  8        0 1 1 0 1
mc_isrp_txdesc               0  ISR_P       0x0080  7        0 1 1 0 1
mc_isrp_txok                 0  ISR_P       0x0080  6        0 1 1 0 1
mc_isrp_rxorn                0  ISR_P       0x0080  5        0 1 1 0 1
mc_isrp_rxeol                0  ISR_P       0x0080  4        0 1 1 0 1
mc_isrp_rxnorf               1  ISR_P       0x0080  3        0 1 1 0 1
mc_isrp_rxerr                0  ISR_P       0x0080  2        0 1 1 0 1
mc_isrp_rxdesc               0  ISR_P       0x0080  1        0 1 1 0 1
mc_isrp_rxok                 0  ISR_P       0x0080  0        0 1 1 0 1
mc_isrs0_txdesc_9to0         0  ISR_S0      0x0084  25:16    0 1 1 0 1
mc_isrs0_txok_9to0           0  ISR_S0      0x0084  9:0      0 1 1 0 1
mc_isrs1_txeol_9to0          0  ISR_S1      0x0088  25:16    0 1 1 0 1
mc_isrs1_txerr_9to0          0  ISR_S1      0x0088  9:0      0 1 1 0 1
mc_isrs2_cab_timeout         0  ISR_S2      0x008c  28       0 1 1 0 1
mc_isrs2_beacon_timeout      0  ISR_S2      0x008c  27       0 1 1 0 1
mc_isrs2_dtim_sync_lost      0  ISR_S2      0x008c  26       0 1 1 0 1
mc_isrs2_cab_end             0  ISR_S2      0x008c  25       0 1 1 0 1
mc_isrs2_tim                 0  ISR_S2      0x008c  24       0 1 1 0 1
mc_isrs2_det_par_err         0  ISR_S2      0x008c  18       0 1 1 0 1
mc_isrs2_signalled_sys_err   0  ISR_S2      0x008c  17       0 1 1 0 1
mc_isrs2_master_cycle_abort  0  ISR_S2      0x008c  16       0 1 1 0 1
mc_isrs2_txurn_9to0          0  ISR_S2      0x008c  9:0      0 1 1 0 1
mc_isrs3_qcbrurn_9to0        0  ISR_S3      0x0090  25:16    0 1 1 0 1
mc_isrs3_qcbrovf_9to0        0  ISR_S3      0x0090  9:0      0 1 1 0 1
mc_isrs4_qtrig_9to0          0  ISR_S4      0x0094  9:0      0 1 1 0 1

mc_imr_qtrig                 0  IMR_P       0x00a0  27       0 1 1 0 1
mc_imr_qcbrurn               0  IMR_P       0x00a0  26       0 1 1 0 1
mc_imr_qcbrovf               0  IMR_P       0x00a0  25       0 1 1 0 1
mc_imr_gpio                  0  IMR_P       0x00a0  24       0 1 1 0 1
mc_imr_bncmisc               0  IMR_P       0x00a0  23       0 1 1 0 1
mc_imr_chirp                 0  IMR_P       0x00a0  21       0 1 1 0 1
mc_imr_bnr                   0  IMR_P       0x00a0  20       0 1 1 0 1
mc_imr_hiuerr                0  IMR_P       0x00a0  19       0 1 1 0 1
mc_imr_bmiss                 0  IMR_P       0x00a0  18       0 1 1 0 1
mc_imr_brssi                 0  IMR_P       0x00a0  17       0 1 1 0 1
mc_imr_swba                  0  IMR_P       0x00a0  16       0 1 1 0 1
mc_imr_rxkcm                 0  IMR_P       0x00a0  15       0 1 1 0 1
mc_imr_rxphy                 0  IMR_P       0x00a0  14       0 1 1 0 1
mc_imr_swi                   0  IMR_P       0x00a0  13       0 1 1 0 1
mc_imr_mib                   0  IMR_P       0x00a0  12       0 1 1 0 1
mc_imr_txurn                 0  IMR_P       0x00a0  11       0 1 1 0 1
mc_imr_txeol                 0  IMR_P       0x00a0  10       0 1 1 0 1
mc_imr_txnopkt               0  IMR_P       0x00a0  9        0 1 1 0 1
mc_imr_txerr                 0  IMR_P       0x00a0  8        0 1 1 0 1
mc_imr_txdesc                0  IMR_P       0x00a0  7        0 1 1 0 1
mc_imr_txok                  0  IMR_P       0x00a0  6        0 1 1 0 1
mc_imr_rxorn                 0  IMR_P       0x00a0  5        0 1 1 0 1
mc_imr_rxeol                 0  IMR_P       0x00a0  4        0 1 1 0 1
mc_imr_rxnopkt               0  IMR_P       0x00a0  3        0 1 1 0 1
mc_imr_rxerr                 0  IMR_P       0x00a0  2        0 1 1 0 1
mc_imr_rxdesc                0  IMR_P       0x00a0  1        0 1 1 0 1
mc_imr_rxok                  0  IMR_P       0x00a0  0        0 1 1 0 1
mc_imrs0_txdesc_9to0         0  IMR_S0      0x00a4  25:16    0 1 1 0 1
mc_imrs0_txok_9to0           0  IMR_S0      0x00a4  9:0      0 1 1 0 1
mc_imrs1_txeol_9to0          0  IMR_S1      0x00a8  25:16    0 1 1 0 1
mc_imrs1_txerr_9to0          0  IMR_S1      0x00a8  9:0      0 1 1 0 1
mc_imrs2_cab_timeout         0  IMR_S2      0x00ac  28       0 1 1 0 1
mc_imrs2_beacon_timeout      0  IMR_S2      0x00ac  27       0 1 1 0 1
mc_imrs2_dtim_sync_lost      0  IMR_S2      0x00ac  26       0 1 1 0 1
mc_imrs2_cab_end             0  IMR_S2      0x00ac  25       0 1 1 0 1
mc_imrs2_tim                 0  IMR_S2      0x00ac  24       0 1 1 0 1
mc_imrs2_det_par_err         0  IMR_S2      0x00ac  18       0 1 1 0 1
mc_imrs2_signalled_sys_err   0  IMR_S2      0x00ac  17       0 1 1 0 1
mc_imrs2_master_cycle_abort  0  IMR_S2      0x00ac  16       0 1 1 0 1
mc_imrs2_txurn_9to0          0  IMR_S2      0x00ac  9:0      0 1 1 0 1
mc_imrs0_qcbrurn_9to0        0  IMR_S3      0x00b0  25:16    0 1 1 0 1
mc_imrs0_qcbrovf_9to0        0  IMR_S3      0x00b0  9:0      0 1 1 0 1
mc_imrs0_qtrig_9to0          0  IMR_S4      0x00b4  9:0      0 1 1 0 1
mc_isrp_rd_and_clr           0  ISRPRAC     0x00c0  31:0     0 0 1 0 1
mc_isrp_s0_s                 0  ISR_S0_S    0x00c4  31:0     0 0 1 0 1
mc_isrp_s1_s                 0  ISR_S1_S    0x00c8  31:0     0 0 1 0 1
mc_isrp_s2_s                 0  ISR_S2_S    0x00cc  31:0     0 0 1 0 1
mc_isrp_s3_s                 0  ISR_S3_S    0x00d0  31:0     0 0 1 0 1
mc_isrp_s4_s                 0  ISR_S4_S    0x00d4  31:0     0 0 1 0 1
mc_dma_dbg_0                 0  DMADBG_0    0x00e0  31:0     0 0 1 0 1
mc_dma_dbg_1                 0  DMADBG_1    0x00e4  31:0     0 0 1 0 1
mc_dma_dbg_2                 0  DMADBG_2    0x00e8  31:0     0 0 1 0 1
mc_dma_dbg_3                 0  DMADBG_3    0x00ec  31:0     0 0 1 0 1
mc_dma_dbg_4                 0  DMADBG_4    0x00f0  31:0     0 0 1 0 1
mc_dma_dbg_5                 0  DMADBG_5    0x00f4  31:0     0 0 1 0 1
mc_dma_dbg_6                 0  DMADBG_6    0x00f8  31:0     0 0 1 0 1
mc_dma_dbg_7                 0  DMADBG_7    0x00fc  31:0     0 0 1 0 1

mc_dcmp_mask_index           0  DCM_A       0x0400  6:0      0 1 1 0 1
mc_dcmp_mask_data            0  DCM_D       0x0404  1:0      0 1 1 0 1
mc_wow_pattern_match_enable  0  WOW_PCFG    0x0410  0        0 1 1 0 1
mc_wow_long_frame_policy     0  WOW_PCFG    0x0410  1        0 1 1 0 1
mc_wow_wake_on_missed_bea    0  WOW_PCFG    0x0410  2        0 1 1 0 1
mc_wow_pattern0_enable       0  WOW_PCFG    0x0410  8        0 1 1 0 1
mc_wow_pattern1_enable       0  WOW_PCFG    0x0410  9        0 1 1 0 1
mc_wow_pattern2_enable       0  WOW_PCFG    0x0410  10       0 1 1 0 1
mc_wow_pattern3_enable       0  WOW_PCFG    0x0410  11       0 1 1 0 1
mc_wow_pattern4_enable       0  WOW_PCFG    0x0410  12       0 1 1 0 1
mc_wow_pattern5_enable       0  WOW_PCFG    0x0410  13       0 1 1 0 1
mc_wow_pattern_index         0  WOW_PA      0x0414  9:0      0 1 1 0 1
mc_wow_pattern_0_3_value     0  WOW_PD      0x0418  7:0      0 1 1 0 1
mc_wow_pattern_1_4_value     0  WOW_PD      0x0418  15:8     0 1 1 0 1
mc_wow_pattern_2_5_value     0  WOW_PD      0x0418  23:16    0 1 1 0 1
mc_wow_pattern_0_3_mask      0  WOW_PD      0x0418  25:24    0 1 1 0 1
mc_wow_pattern_1_4_mask      0  WOW_PD      0x0418  27:26    0 1 1 0 1
mc_wow_pattern_2_5_mask      0  WOW_PD      0x0418  29:28    0 1 1 0 1
mc_dcmp_mcast_en             0  DCCFG       0x0420  5:3      0 1 1 0 1
mc_dcmp_bcast_en             0  DCCFG       0x0420  2        0 1 1 0 1
mc_dcmp_bypass_en            0  DCCFG       0x0420  1        0 1 1 0 1
mc_dcmp_global_en            0  DCCFG       0x0420  0        0 1 1 0 1
mc_cmp_perf_cnt_en           0  CCFG        0x0600  3        0 1 1 0 1
mc_cmp_window_size           0  CCFG        0x0600  2:0      0 1 1 0 1
mc_ccu_catchup_lit_cnt       0  CCUCFG      0x0604  21:16    0 1 1 0 1
mc_ccu_cyc_debt_thresh       0  CCUCFG      0x0604  15:7     0 1 1 0 1
mc_ccu_credit                0  CCUCFG      0x0604  6:1      0 1 1 0 1
mc_ccu_catchup_en            0  CCUCFG      0x0604  0        0 1 1 0 1
mc_cmp_perf_cnt0             0  CPC_0       0x0610  31:0     0 1 1 0 1
mc_cmp_perf_cnt1             0  CPC_1       0x0614  31:0     0 1 1 0 1
mc_cmp_perf_cnt2             0  CPC_2       0x0618  31:0     0 1 1 0 1
mc_cmp_perf_cnt3             0  CPC_3       0x061c  31:0     0 1 1 0 1
mc_cmp_cnt_overflow          0  CPCOVF      0x0620  31:0     0 1 1 0 1

mc_txdp_qcu0                 0  Q0_TXDP     0x0800  31:2     0 1 1 2 1
mc_txdp_qcu1                 0  Q1_TXDP     0x0804  31:2     0 1 1 2 1
mc_txdp_qcu2                 0  Q2_TXDP     0x0808  31:2     0 1 1 2 1
mc_txdp_qcu3                 0  Q3_TXDP     0x080c  31:2     0 1 1 2 1
mc_txdp_qcu4                 0  Q4_TXDP     0x0810  31:2     0 1 1 2 1
mc_txdp_qcu5                 0  Q5_TXDP     0x0814  31:2     0 1 1 2 1
mc_txdp_qcu6                 0  Q6_TXDP     0x0818  31:2     0 1 1 2 1
mc_txdp_qcu7                 0  Q7_TXDP     0x081c  31:2     0 1 1 2 1
mc_txdp_qcu8                 0  Q8_TXDP     0x0820  31:2     0 1 1 2 1
mc_txdp_qcu9                 0  Q9_TXDP     0x0824  31:2     0 1 1 2 1
mc_txe_qcu9to0               0  Q_TXE       0x0840  9:0      0 1 1 0 1
mc_txd_qcu9to0               0  Q_TXD       0x0880  9:0      0 1 1 0 1
mc_cbr_ovf_thresh_qcu0       0  Q0_CBRCFG   0x08c0  31:24    0 1 1 0 1
mc_cbr_interval_qcu0         0  Q0_CBRCFG   0x08c0  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu1       0  Q1_CBRCFG   0x08c4  31:24    0 1 1 0 1
mc_cbr_interval_qcu1         0  Q1_CBRCFG   0x08c4  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu2       0  Q2_CBRCFG   0x08c8  31:24    0 1 1 0 1
mc_cbr_interval_qcu2         0  Q2_CBRCFG   0x08c8  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu3       0  Q3_CBRCFG   0x08cc  31:24    0 1 1 0 1
mc_cbr_interval_qcu3         0  Q3_CBRCFG   0x08cc  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu4       0  Q4_CBRCFG   0x08d0  31:24    0 1 1 0 1
mc_cbr_interval_qcu4         0  Q4_CBRCFG   0x08d0  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu5       0  Q5_CBRCFG   0x08d4  31:24    0 1 1 0 1
mc_cbr_interval_qcu5         0  Q5_CBRCFG   0x08d4  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu6       0  Q6_CBRCFG   0x08d8  31:24    0 1 1 0 1
mc_cbr_interval_qcu6         0  Q6_CBRCFG   0x08d8  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu7       0  Q7_CBRCFG   0x08dc  31:24    0 1 1 0 1
mc_cbr_interval_qcu7         0  Q7_CBRCFG   0x08dc  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu8       0  Q8_CBRCFG   0x08e0  31:24    0 1 1 0 1
mc_cbr_interval_qcu8         0  Q8_CBRCFG   0x08e0  23:0     0 1 1 0 1
mc_cbr_ovf_thresh_qcu9       0  Q9_CBRCFG   0x08e4  31:24    0 1 1 0 1
mc_cbr_interval_qcu9         0  Q9_CBRCFG   0x08e4  23:0     0 1 1 0 1
mc_rdy_time_en_qcu0          0  Q0_RDYCFG   0x0900  24       0 1 1 0 1
mc_rdy_time_duration_qcu0    0  Q0_RDYCFG   0x0900  23:0     0 1 1 0 1
mc_rdy_time_en_qcu1          0  Q1_RDYCFG   0x0904  24       0 1 1 0 1
mc_rdy_time_duration_qcu1    0  Q1_RDYCFG   0x0904  23:0     0 1 1 0 1
mc_rdy_time_en_qcu2          0  Q2_RDYCFG   0x0908  24       0 1 1 0 1
mc_rdy_time_duration_qcu2    0  Q2_RDYCFG   0x0908  23:0     0 1 1 0 1
mc_rdy_time_en_qcu3          0  Q3_RDYCFG   0x090c  24       0 1 1 0 1
mc_rdy_time_duration_qcu3    0  Q3_RDYCFG   0x090c  23:0     0 1 1 0 1
mc_rdy_time_en_qcu4          0  Q4_RDYCFG   0x0910  24       0 1 1 0 1
mc_rdy_time_duration_qcu4    0  Q4_RDYCFG   0x0910  23:0     0 1 1 0 1
mc_rdy_time_en_qcu5          0  Q5_RDYCFG   0x0914  24       0 1 1 0 1
mc_rdy_time_duration_qcu5    0  Q5_RDYCFG   0x0914  23:0     0 1 1 0 1
mc_rdy_time_en_qcu6          0  Q6_RDYCFG   0x0918  24       0 1 1 0 1
mc_rdy_time_duration_qcu6    0  Q6_RDYCFG   0x0918  23:0     0 1 1 0 1
mc_rdy_time_en_qcu7          0  Q7_RDYCFG   0x091c  24       0 1 1 0 1
mc_rdy_time_duration_qcu7    0  Q7_RDYCFG   0x091c  23:0     0 1 1 0 1
mc_rdy_time_en_qcu8          0  Q8_RDYCFG   0x0920  24       0 1 1 0 1
mc_rdy_time_duration_qcu8    0  Q8_RDYCFG   0x0920  23:0     0 1 1 0 1
mc_rdy_time_en_qcu9          0  Q9_RDYCFG   0x0924  24       0 1 1 0 1
mc_rdy_time_duration_qcu9    0  Q9_RDYCFG   0x0924  23:0     0 1 1 0 1
mc_set_oneshot_arm_qcu9      0  Q9_1_SH_S   0x0940  9        0 1 0 0 1
mc_set_oneshot_arm_qcu8      0  Q8_1_SH_S   0x0940  8        0 1 0 0 1
mc_set_oneshot_arm_qcu7      0  Q7_1_SH_S   0x0940  7        0 1 0 0 1
mc_set_oneshot_arm_qcu6      0  Q6_1_SH_S   0x0940  6        0 1 0 0 1
mc_set_oneshot_arm_qcu5      0  Q5_1_SH_S   0x0940  5        0 1 0 0 1
mc_set_oneshot_arm_qcu4      0  Q4_1_SH_S   0x0940  4        0 1 0 0 1
mc_set_oneshot_arm_qcu3      0  Q3_1_SH_S   0x0940  3        0 1 0 0 1
mc_set_oneshot_arm_qcu2      0  Q2_1_SH_S   0x0940  2        0 1 0 0 1
mc_set_oneshot_arm_qcu1      0  Q1_1_SH_S   0x0940  1        0 1 0 0 1
mc_set_oneshot_arm_qcu0      0  Q0_1_SH_S   0x0940  0        0 1 0 0 1
mc_clr_oneshot_arm_qcu9      0  Q9_1_SH_C   0x0980  9        0 1 0 0 1
mc_clr_oneshot_arm_qcu8      0  Q8_1_SH_C   0x0980  8        0 1 0 0 1
mc_clr_oneshot_arm_qcu7      0  Q7_1_SH_C   0x0980  7        0 1 0 0 1
mc_clr_oneshot_arm_qcu6      0  Q6_1_SH_C   0x0980  6        0 1 0 0 1
mc_clr_oneshot_arm_qcu5      0  Q5_1_SH_C   0x0980  5        0 1 0 0 1
mc_clr_oneshot_arm_qcu4      0  Q4_1_SH_C   0x0980  4        0 1 0 0 1
mc_clr_oneshot_arm_qcu3      0  Q3_1_SH_C   0x0980  3        0 1 0 0 1
mc_clr_oneshot_arm_qcu2      0  Q2_1_SH_C   0x0980  2        0 1 0 0 1
mc_clr_oneshot_arm_qcu1      0  Q1_1_SH_C   0x0980  1        0 1 0 0 1
mc_clr_oneshot_arm_qcu0      0  Q0_1_SH_C   0x0980  0        0 1 0 0 1
mc_qcu_frame_comp_en         0  Q0_MISC     0x09c0  12       0 1 1 0 1
mc_dcu_early_term_q0         0  Q0_MISC     0x09c0  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q0        0  Q0_MISC     0x09c0  10       0 1 1 0 1
mc_rdy_veol_policy_q0        0  Q0_MISC     0x09c0  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q0     0  Q0_MISC     0x09c0  8        0 1 1 0 1
mc_beacon_use_qcu0           0  Q0_MISC     0x09c0  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu0        0  Q0_MISC     0x09c0  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu0        0  Q0_MISC     0x09c0  5        0 1 1 0 1
mc_one_shot_en_qcu0          0  Q0_MISC     0x09c0  4        0 1 1 0 1
mc_fsp_qcu0                  0  Q0_MISC     0x09c0  3:0      0 1 1 0 1
mc_dcu_early_term_q1         0  Q1_MISC     0x09c4  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q1        0  Q1_MISC     0x09c4  10       0 1 1 0 1
mc_rdy_veol_policy_q1        0  Q1_MISC     0x09c4  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q1     0  Q1_MISC     0x09c4  8        0 1 1 0 1
mc_beacon_use_qcu1           0  Q1_MISC     0x09c4  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu1        0  Q1_MISC     0x09c4  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu1        0  Q1_MISC     0x09c4  5        0 1 1 0 1
mc_one_shot_en_qcu1          0  Q1_MISC     0x09c4  4        0 1 1 0 1
mc_fsp_qcu1                  0  Q1_MISC     0x09c4  3:0      0 1 1 0 1
mc_dcu_early_term_q2         0  Q2_MISC     0x09c8  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q2        0  Q2_MISC     0x09c8  10       0 1 1 0 1
mc_rdy_veol_policy_q2        0  Q2_MISC     0x09c8  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q2     0  Q2_MISC     0x09c8  8        0 1 1 0 1
mc_beacon_use_qcu2           0  Q2_MISC     0x09c8  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu2        0  Q2_MISC     0x09c8  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu2        0  Q2_MISC     0x09c8  5        0 1 1 0 1
mc_one_shot_en_qcu2          0  Q2_MISC     0x09c8  4        0 1 1 0 1
mc_fsp_qcu2                  0  Q2_MISC     0x09c8  3:0      0 1 1 0 1
mc_dcu_early_term_q3         0  Q3_MISC     0x09cc  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q3        0  Q3_MISC     0x09cc  10       0 1 1 0 1
mc_rdy_veol_policy_q3        0  Q3_MISC     0x09cc  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q3     0  Q3_MISC     0x09cc  8        0 1 1 0 1
mc_beacon_use_qcu3           0  Q3_MISC     0x09cc  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu3        0  Q3_MISC     0x09cc  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu3        0  Q3_MISC     0x09cc  5        0 1 1 0 1
mc_one_shot_en_qcu3          0  Q3_MISC     0x09cc  4        0 1 1 0 1
mc_fsp_qcu3                  0  Q3_MISC     0x09cc  3:0      0 1 1 0 1
mc_dcu_early_term_q4         0  Q4_MISC     0x09d0  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q4        0  Q4_MISC     0x09d0  10       0 1 1 0 1
mc_rdy_veol_policy_q4        0  Q4_MISC     0x09d0  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q4     0  Q4_MISC     0x09d0  8        0 1 1 0 1
mc_beacon_use_qcu4           0  Q4_MISC     0x09d0  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu4        0  Q4_MISC     0x09d0  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu4        0  Q4_MISC     0x09d0  5        0 1 1 0 1
mc_one_shot_en_qcu4          0  Q4_MISC     0x09d0  4        0 1 1 0 1
mc_fsp_qcu4                  0  Q4_MISC     0x09d0  3:0      0 1 1 0 1
mc_dcu_early_term_q5         0  Q5_MISC     0x09d4  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q5        0  Q5_MISC     0x09d4  10       0 1 1 0 1
mc_rdy_veol_policy_q5        0  Q5_MISC     0x09d4  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q5     0  Q5_MISC     0x09d4  8        0 1 1 0 1
mc_beacon_use_qcu5           0  Q5_MISC     0x09d4  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu5        0  Q5_MISC     0x09d4  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu5        0  Q5_MISC     0x09d4  5        0 1 1 0 1
mc_one_shot_en_qcu5          0  Q5_MISC     0x09d4  4        0 1 1 0 1
mc_fsp_qcu5                  0  Q5_MISC     0x09d4  3:0      0 1 1 0 1
mc_dcu_early_term_q6         0  Q6_MISC     0x09d8  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q6        0  Q6_MISC     0x09d8  10       0 1 1 0 1
mc_rdy_veol_policy_q6        0  Q6_MISC     0x09d8  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q6     0  Q6_MISC     0x09d8  8        0 1 1 0 1
mc_beacon_use_qcu6           0  Q6_MISC     0x09d8  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu6        0  Q6_MISC     0x09d8  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu6        0  Q6_MISC     0x09d8  5        0 1 1 0 1
mc_one_shot_en_qcu6          0  Q6_MISC     0x09d8  4        0 1 1 0 1
mc_fsp_qcu6                  0  Q6_MISC     0x09d8  3:0      0 1 1 0 1
mc_dcu_early_term_q7         0  Q7_MISC     0x09dc  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q7        0  Q7_MISC     0x09dc  10       0 1 1 0 1
mc_rdy_veol_policy_q7        0  Q7_MISC     0x09dc  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q7     0  Q7_MISC     0x09dc  8        0 1 1 0 1
mc_beacon_use_qcu7           0  Q7_MISC     0x09dc  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu7        0  Q7_MISC     0x09dc  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu7        0  Q7_MISC     0x09dc  5        0 1 1 0 1
mc_one_shot_en_qcu7          0  Q7_MISC     0x09dc  4        0 1 1 0 1
mc_fsp_qcu7                  0  Q7_MISC     0x09dc  3:0      0 1 1 0 1
mc_dcu_early_term_q8         0  Q8_MISC     0x09e0  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q8        0  Q8_MISC     0x09e0  10       0 1 1 0 1
mc_rdy_veol_policy_q8        0  Q8_MISC     0x09e0  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q8     0  Q8_MISC     0x09e0  8        0 1 1 0 1
mc_beacon_use_qcu8           0  Q8_MISC     0x09e0  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu8        0  Q8_MISC     0x09e0  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu8        0  Q8_MISC     0x09e0  5        0 1 1 0 1
mc_one_shot_en_qcu8          0  Q8_MISC     0x09e0  4        0 1 1 0 1
mc_fsp_qcu8                  0  Q8_MISC     0x09e0  3:0      0 1 1 0 1
mc_dcu_early_term_q9         0  Q9_MISC     0x09e4  11       0 1 1 0 1
mc_rst_cbr_exp_cnt_q9        0  Q9_MISC     0x09e4  10       0 1 1 0 1
mc_rdy_veol_policy_q9        0  Q9_MISC     0x09e4  9        0 1 1 0 1
mc_cbr_exp_cntr_limit_q9     0  Q9_MISC     0x09e4  8        0 1 1 0 1
mc_beacon_use_qcu9           0  Q9_MISC     0x09e4  7        0 1 1 0 1
mc_cbr_incr_dis0_qcu9        0  Q9_MISC     0x09e4  6        0 1 1 0 1
mc_cbr_incr_dis1_qcu9        0  Q9_MISC     0x09e4  5        0 1 1 0 1
mc_one_shot_en_qcu9          0  Q9_MISC     0x09e4  4        0 1 1 0 1
mc_fsp_qcu9                  0  Q9_MISC     0x09e4  3:0      0 1 1 0 1
mc_pend_fr_cnt_qcu0          0  Q0_STS      0x0a00  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu0          0  Q0_STS      0x0a00  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu1          0  Q1_STS      0x0a04  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu1          0  Q1_STS      0x0a04  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu2          0  Q2_STS      0x0a08  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu2          0  Q2_STS      0x0a08  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu3          0  Q3_STS      0x0a0c  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu3          0  Q3_STS      0x0a0c  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu4          0  Q4_STS      0x0a10  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu4          0  Q4_STS      0x0a10  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu5          0  Q5_STS      0x0a14  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu5          0  Q5_STS      0x0a14  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu6          0  Q6_STS      0x0a18  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu6          0  Q6_STS      0x0a18  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu7          0  Q7_STS      0x0a1c  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu7          0  Q7_STS      0x0a1c  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu8          0  Q8_STS      0x0a20  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu8          0  Q8_STS      0x0a20  15:8     0 1 1 0 1
mc_pend_fr_cnt_qcu9          0  Q9_STS      0x0a24  1:0      0 1 1 0 1
mc_cbr_exp_cnt_qcu9          0  Q9_STS      0x0a24  15:8     0 1 1 0 1
mc_rdytime_shdn_qcu9to0      0  Q_RDYSHDN   0x0a40  9:0      0 1 1 0 1
mc_cmp_buf_base_addr_sel     0  Q_CBBS      0x0b00  6:0      0 1 1 0 1
mc_cmp_buf_base_addr         0  Q_CBBA      0x0b04  31:9     0 1 1 0 1
mc_cmp_buf_size              0  Q_CBC       0x0b08  3:0      0 1 1 0 1
#
# dcu registers
#
mc_qcu_mask_dcu0             0  D0_QCUMSK   0x1000  15:0     0 1 1 0 1
mc_qcu_mask_dcu1             0  D1_QCUMSK   0x1004  15:0     0 1 1 0 1
mc_qcu_mask_dcu2             0  D2_QCUMSK   0x1008  15:0     0 1 1 0 1
mc_qcu_mask_dcu3             0  D3_QCUMSK   0x100c  15:0     0 1 1 0 1
mc_qcu_mask_dcu4             0  D4_QCUMSK   0x1010  15:0     0 1 1 0 1
mc_qcu_mask_dcu5             0  D5_QCUMSK   0x1014  15:0     0 1 1 0 1
mc_qcu_mask_dcu6             0  D6_QCUMSK   0x1018  15:0     0 1 1 0 1
mc_qcu_mask_dcu7             0  D7_QCUMSK   0x101c  15:0     0 1 1 0 1
mc_qcu_mask_dcu8             0  D8_QCUMSK   0x1020  15:0     0 1 1 0 1
mc_qcu_mask_dcu9             0  D9_QCUMSK   0x1024  15:0     0 1 1 0 1
mc_aifs_dcu0               0x2  D0_LCLIFS   0x1040  27:20    0 1 1 1 1
mc_cwmax_dcu0            0x3ff  D0_LCLIFS   0x1040  19:10    0 1 1 1 1
*mc_cwmin_dcu0             0xf  D0_LCLIFS   0x1040  9:0      0 1 1 1 1
mc_aifs_dcu1               0x2  D1_LCLIFS   0x1044  27:20    0 1 1 1 1
mc_cwmax_dcu1            0x3ff  D1_LCLIFS   0x1044  19:10    0 1 1 1 1
*mc_cwmin_dcu1             0xf  D1_LCLIFS   0x1044  9:0      0 1 1 1 1
mc_aifs_dcu2               0x2  D2_LCLIFS   0x1048  27:20    0 1 1 1 1
mc_cwmax_dcu2            0x3ff  D2_LCLIFS   0x1048  19:10    0 1 1 1 1
*mc_cwmin_dcu2             0xf  D2_LCLIFS   0x1048  9:0      0 1 1 1 1
mc_aifs_dcu3               0x2  D3_LCLIFS   0x104c  27:20    0 1 1 1 1
mc_cwmax_dcu3            0x3ff  D3_LCLIFS   0x104c  19:10    0 1 1 1 1
*mc_cwmin_dcu3             0xf  D3_LCLIFS   0x104c  9:0      0 1 1 1 1
mc_aifs_dcu4               0x0  D4_LCLIFS   0x1050  27:20    0 1 1 1 1
mc_cwmax_dcu4              0x0  D4_LCLIFS   0x1050  19:10    0 1 1 1 1
*mc_cwmin_dcu4             0x0  D4_LCLIFS   0x1050  9:0      0 1 1 1 1
mc_aifs_dcu5               0x2  D5_LCLIFS   0x1054  27:20    0 1 1 1 1
mc_cwmax_dcu5            0x3ff  D5_LCLIFS   0x1054  19:10    0 1 1 1 1
*mc_cwmin_dcu5             0xf  D5_LCLIFS   0x1054  9:0      0 1 1 1 1
mc_aifs_dcu6               0x2  D6_LCLIFS   0x1058  27:20    0 1 1 1 1
mc_cwmax_dcu6            0x3ff  D6_LCLIFS   0x1058  19:10    0 1 1 1 1
*mc_cwmin_dcu6             0xf  D6_LCLIFS   0x1058  9:0      0 1 1 1 1
mc_aifs_dcu7               0x2  D7_LCLIFS   0x105c  27:20    0 1 1 1 1
mc_cwmax_dcu7            0x3ff  D7_LCLIFS   0x105c  19:10    0 1 1 1 1
*mc_cwmin_dcu7             0xf  D7_LCLIFS   0x105c  9:0      0 1 1 1 1
mc_aifs_dcu8               0x2  D8_LCLIFS   0x1060  27:20    0 1 1 1 1
mc_cwmax_dcu8            0x3ff  D8_LCLIFS   0x1060  19:10    0 1 1 1 1
*mc_cwmin_dcu8             0xf  D8_LCLIFS   0x1060  9:0      0 1 1 1 1
mc_aifs_dcu9               0x2  D9_LCLIFS   0x1064  27:20    0 1 1 1 1
mc_cwmax_dcu9            0x3ff  D9_LCLIFS   0x1064  19:10    0 1 1 1 1
*mc_cwmin_dcu9             0xf  D9_LCLIFS   0x1064  9:0      0 1 1 1 1
mc_sta_lg_retry_dcu0         4  D0_RETLMT   0x1080  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu0         0  D0_RETLMT   0x1080  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu0          8  D0_RETLMT   0x1080  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu0          8  D0_RETLMT   0x1080  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu1         4  D1_RETLMT   0x1084  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu1         0  D1_RETLMT   0x1084  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu1          8  D1_RETLMT   0x1084  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu1          8  D1_RETLMT   0x1084  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu2         4  D2_RETLMT   0x1088  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu2         0  D2_RETLMT   0x1088  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu2          8  D2_RETLMT   0x1088  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu2          8  D2_RETLMT   0x1088  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu3         4  D3_RETLMT   0x108c  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu3         0  D3_RETLMT   0x108c  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu3          8  D3_RETLMT   0x108c  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu3          8  D3_RETLMT   0x108c  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu4         4  D4_RETLMT   0x1090  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu4         0  D4_RETLMT   0x1090  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu4          8  D4_RETLMT   0x1090  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu4          8  D4_RETLMT   0x1090  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu5         4  D5_RETLMT   0x1094  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu5         0  D5_RETLMT   0x1094  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu5          8  D5_RETLMT   0x1094  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu5          8  D5_RETLMT   0x1094  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu6         4  D6_RETLMT   0x1098  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu6         0  D6_RETLMT   0x1098  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu6          8  D6_RETLMT   0x1098  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu6          8  D6_RETLMT   0x1098  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu7         4  D7_RETLMT   0x109c  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu7         0  D7_RETLMT   0x109c  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu7          8  D7_RETLMT   0x109c  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu7          8  D7_RETLMT   0x109c  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu8         4  D8_RETLMT   0x10a0  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu8         0  D8_RETLMT   0x10a0  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu8          8  D8_RETLMT   0x10a0  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu8          8  D8_RETLMT   0x10a0  19:14    0 1 1 0 1
mc_sta_lg_retry_dcu9         4  D9_RETLMT   0x10a4  3:0      0 1 1 0 1
mc_sta_sh_retry_dcu9         0  D9_RETLMT   0x10a4  7:4      0 1 1 0 1
mc_fr_lg_retry_dcu9          8  D9_RETLMT   0x10a4  13:8     0 1 1 0 1
mc_fr_sh_retry_dcu9          8  D9_RETLMT   0x10a4  19:14    0 1 1 0 1
mc_chan_time_en_dcu0         0  D0_CHLTIM   0x10c0  20       0 1 1 0 1
mc_chan_time_dur_dcu0        0  D0_CHLTIM   0x10c0  19:0     0 1 1 0 1
mc_chan_time_en_dcu1         0  D1_CHLTIM   0x10c4  20       0 1 1 0 1
mc_chan_time_dur_dcu1        0  D1_CHLTIM   0x10c4  19:0     0 1 1 0 1
mc_chan_time_en_dcu2         0  D2_CHLTIM   0x10c8  20       0 1 1 0 1
mc_chan_time_dur_dcu2        0  D2_CHLTIM   0x10c8  19:0     0 1 1 0 1
mc_chan_time_en_dcu3         0  D3_CHLTIM   0x10cc  20       0 1 1 0 1
mc_chan_time_dur_dcu3        0  D3_CHLTIM   0x10cc  19:0     0 1 1 0 1
mc_chan_time_en_dcu4         0  D4_CHLTIM   0x10d0  20       0 1 1 0 1
mc_chan_time_dur_dcu4        0  D4_CHLTIM   0x10d0  19:0     0 1 1 0 1
mc_chan_time_en_dcu5         0  D5_CHLTIM   0x10d4  20       0 1 1 0 1
mc_chan_time_dur_dcu5        0  D5_CHLTIM   0x10d4  19:0     0 1 1 0 1
mc_chan_time_en_dcu6         0  D6_CHLTIM   0x10d8  20       0 1 1 0 1
mc_chan_time_dur_dcu6        0  D6_CHLTIM   0x10d8  19:0     0 1 1 0 1
mc_chan_time_en_dcu7         0  D7_CHLTIM   0x10dc  20       0 1 1 0 1
mc_chan_time_dur_dcu7        0  D7_CHLTIM   0x10dc  19:0     0 1 1 0 1
mc_chan_time_en_dcu8         0  D8_CHLTIM   0x10e0  20       0 1 1 0 1
mc_chan_time_dur_dcu8        0  D8_CHLTIM   0x10e0  19:0     0 1 1 0 1
mc_chan_time_en_dcu9         0  D9_CHLTIM   0x10e4  20       0 1 1 0 1
mc_chan_time_dur_dcu9        0  D9_CHLTIM   0x10e4  19:0     0 1 1 0 1
mc_blown_ifs_pol_dcu0        0  D0_MISC     0x1100  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu0     0  D0_MISC     0x1100  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu0    0  D0_MISC     0x1100  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu0     0  D0_MISC     0x1100  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu0   0  D0_MISC     0x1100  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu0    0  D0_MISC     0x1100  18:17    0 1 1 0 1
mc_beacon_use_dcu0           0  D0_MISC     0x1100  16       0 1 1 0 1
mc_vir_col_handling_dcu0     0  D0_MISC     0x1100  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu0       0  D0_MISC     0x1100  13       0 1 1 0 1
mc_bkoff_persistence_dcu0    1  D0_MISC     0x1100  12       0 1 1 0 1
mc_hcf_poll_en_dcu0          0  D0_MISC     0x1100  11       0 1 1 0 1
mc_bkoff_thresh_dcu0         2  D0_MISC     0x1100  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu1        0  D0_MISC     0x1104  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu1     0  D0_MISC     0x1104  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu1    0  D1_MISC     0x1104  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu1     0  D1_MISC     0x1104  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu1   0  D1_MISC     0x1104  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu1    0  D1_MISC     0x1104  18:17    0 1 1 0 1
mc_beacon_use_dcu1           0  D1_MISC     0x1104  16       0 1 1 0 1
mc_vir_col_handling_dcu1     0  D1_MISC     0x1104  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu1       0  D1_MISC     0x1104  13       0 1 1 0 1
mc_bkoff_persistence_dcu1    1  D1_MISC     0x1104  12       0 1 1 0 1
mc_hcf_poll_en_dcu1          0  D1_MISC     0x1104  11       0 1 1 0 1
mc_bkoff_thresh_dcu1         2  D1_MISC     0x1104  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu2        0  D0_MISC     0x1108  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu2     0  D0_MISC     0x1108  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu2    0  D2_MISC     0x1108  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu2     0  D2_MISC     0x1108  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu2   0  D2_MISC     0x1108  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu2    0  D2_MISC     0x1108  18:17    0 1 1 0 1
mc_beacon_use_dcu2           0  D2_MISC     0x1108  16       0 1 1 0 1
mc_vir_col_handling_dcu2     0  D2_MISC     0x1108  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu2       0  D2_MISC     0x1108  13       0 1 1 0 1
mc_bkoff_persistence_dcu2    1  D2_MISC     0x1108  12       0 1 1 0 1
mc_hcf_poll_en_dcu2          0  D2_MISC     0x1108  11       0 1 1 0 1
mc_bkoff_thresh_dcu2         2  D2_MISC     0x1108  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu3        0  D0_MISC     0x110c  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu3     0  D0_MISC     0x110c  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu3    0  D3_MISC     0x110c  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu3     0  D3_MISC     0x110c  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu3   0  D3_MISC     0x110c  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu3    0  D3_MISC     0x110c  18:17    0 1 1 0 1
mc_beacon_use_dcu3           0  D3_MISC     0x110c  16       0 1 1 0 1
mc_vir_col_handling_dcu3     0  D3_MISC     0x110c  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu3       0  D3_MISC     0x110c  13       0 1 1 0 1
mc_bkoff_persistence_dcu3    1  D3_MISC     0x110c  12       0 1 1 0 1
mc_hcf_poll_en_dcu3          0  D3_MISC     0x110c  11       0 1 1 0 1
mc_bkoff_thresh_dcu3         2  D3_MISC     0x110c  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu4        0  D0_MISC     0x1110  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu4     0  D0_MISC     0x1110  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu4    0  D4_MISC     0x1110  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu4     0  D4_MISC     0x1110  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu4   0  D4_MISC     0x1110  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu4    0  D4_MISC     0x1110  18:17    0 1 1 0 1
mc_beacon_use_dcu4           0  D4_MISC     0x1110  16       0 1 1 0 1
mc_vir_col_handling_dcu4     0  D4_MISC     0x1110  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu4       0  D4_MISC     0x1110  13       0 1 1 0 1
mc_bkoff_persistence_dcu4    1  D4_MISC     0x1110  12       0 1 1 0 1
mc_hcf_poll_en_dcu4          0  D4_MISC     0x1110  11       0 1 1 0 1
mc_bkoff_thresh_dcu4         2  D4_MISC     0x1110  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu5        0  D0_MISC     0x1114  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu5     0  D0_MISC     0x1114  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu5    0  D5_MISC     0x1114  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu5     0  D5_MISC     0x1114  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu5   0  D5_MISC     0x1114  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu5    0  D5_MISC     0x1114  18:17    0 1 1 0 1
mc_beacon_use_dcu5           0  D5_MISC     0x1114  16       0 1 1 0 1
mc_vir_col_handling_dcu5     0  D5_MISC     0x1114  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu5       0  D5_MISC     0x1114  13       0 1 1 0 1
mc_bkoff_persistence_dcu5    1  D5_MISC     0x1114  12       0 1 1 0 1
mc_hcf_poll_en_dcu5          0  D5_MISC     0x1114  11       0 1 1 0 1
mc_bkoff_thresh_dcu5         2  D5_MISC     0x1114  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu6        0  D0_MISC     0x1118  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu6     0  D0_MISC     0x1118  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu6    0  D6_MISC     0x1118  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu6     0  D6_MISC     0x1118  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu6   0  D6_MISC     0x1118  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu6    0  D6_MISC     0x1118  18:17    0 1 1 0 1
mc_beacon_use_dcu6           0  D6_MISC     0x1118  16       0 1 1 0 1
mc_vir_col_handling_dcu6     0  D6_MISC     0x1118  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu6       0  D6_MISC     0x1118  13       0 1 1 0 1
mc_bkoff_persistence_dcu6    1  D6_MISC     0x1118  12       0 1 1 0 1
mc_hcf_poll_en_dcu6          0  D6_MISC     0x1118  11       0 1 1 0 1
mc_bkoff_thresh_dcu6         2  D6_MISC     0x1118  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu7        0  D0_MISC     0x111c  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu7     0  D0_MISC     0x111c  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu7    0  D7_MISC     0x111c  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu7     0  D7_MISC     0x111c  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu7   0  D7_MISC     0x111c  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu7    0  D7_MISC     0x111c  18:17    0 1 1 0 1
mc_beacon_use_dcu7           0  D7_MISC     0x111c  16       0 1 1 0 1
mc_vir_col_handling_dcu7     0  D7_MISC     0x111c  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu7       0  D7_MISC     0x111c  13       0 1 1 0 1
mc_bkoff_persistence_dcu7    1  D7_MISC     0x111c  12       0 1 1 0 1
mc_hcf_poll_en_dcu7          0  D7_MISC     0x111c  11       0 1 1 0 1
mc_bkoff_thresh_dcu7         2  D7_MISC     0x111c  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu8        0  D0_MISC     0x1120  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu8     0  D0_MISC     0x1120  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu8    0  D8_MISC     0x1120  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu8     0  D8_MISC     0x1120  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu8   0  D8_MISC     0x1120  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu8    0  D8_MISC     0x1120  18:17    0 1 1 0 1
mc_beacon_use_dcu8           0  D8_MISC     0x1120  16       0 1 1 0 1
mc_vir_col_handling_dcu8     0  D8_MISC     0x1120  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu8       0  D8_MISC     0x1120  13       0 1 1 0 1
mc_bkoff_persistence_dcu8    1  D8_MISC     0x1120  12       0 1 1 0 1
mc_hcf_poll_en_dcu8          0  D8_MISC     0x1120  11       0 1 1 0 1
mc_bkoff_thresh_dcu8         2  D8_MISC     0x1120  10:0     0 1 1 0 1
mc_blown_ifs_pol_dcu9        0  D0_MISC     0x1124  23       0 1 1 0 1
mc_virt_coll_cw_pol_dcu9     0  D0_MISC     0x1124  22       0 1 1 0 1
mc_post_fr_bkoff_dis_dcu9    0  D9_MISC     0x1124  21       0 1 1 0 1
mc_seq_num_incr_dis_dcu9     0  D9_MISC     0x1124  20       0 1 1 0 1
mc_arb_lockout_ignore_dcu9   0  D9_MISC     0x1124  19       0 1 1 0 1
mc_arb_lockout_cntrl_dcu9    0  D9_MISC     0x1124  18:17    0 1 1 0 1
mc_beacon_use_dcu9           0  D9_MISC     0x1124  16       0 1 1 0 1
mc_vir_col_handling_dcu9     0  D9_MISC     0x1124  15:14    0 1 1 0 1
mc_fr_prefetch_en_dcu9       0  D9_MISC     0x1124  13       0 1 1 0 1
mc_bkoff_persistence_dcu9    1  D9_MISC     0x1124  12       0 1 1 0 1
mc_hcf_poll_en_dcu9          0  D9_MISC     0x1124  11       0 1 1 0 1
mc_bkoff_thresh_dcu9         2  D9_MISC     0x1124  10:0     0 1 1 0 1
mc_seq_num                   0  D0_SEQNUM   0x1140  11:0     0 1 1 0 1
*mc_sifs_dcu               560  D_SIFS      0x1030  15:0     0 1 1 1 1
*mc_slot_dcu               360  D_SLOT      0x1070  15:0     0 1 1 1 1
*mc_eifs_dcu              3520  D_EIFS      0x10b0  15:0     0 1 1 1 1
mc_random_lfsr_slice_dis     0  D_IFS_MISC  0x10f0  24       0 1 1 1 1
mc_aifs_cnt_rst_pol          0  D_IFS_MISC  0x10f0  23       0 1 1 1 1
mc_sifs_cnt_rst_pol          0  D_IFS_MISC  0x10f0  22       0 1 1 1 1
mc_dcu_arbiter_dly           0  D_IFS_MISC  0x10f0  21:20    0 1 1 1 1
*mc_usec_duration           40  D_IFS_MISC  0x10f0  19:10    0 1 1 1 1
*mc_sifs_duration_usec      16  D_IFS_MISC  0x10f0  9:4      0 1 1 1 1
*mc_turbo_mode               0  D_IFS_MISC  0x10f0  3        0 1 1 1 1
mc_lfsr_slice_sel            0  D_IFS_MISC  0x10f0  2:0      0 1 1 1 1
mc_burst_prefetch_en_dcu     0  D_FPCTL     0x1230  14:5     0 1 1 2 1
mc_nonburst_prefetch_en      0  D_FPCTL     0x1230  4        0 1 1 2 1
mc_nonburst_pfetch_en_dcu    0  D_FPCTL     0x1230  3:0      0 1 1 2 1
mc_dcu_pause_9to0            0  D_TXPSE     0x1270  9:0      0 1 1 2 1
mc_dcu_pause_status          0  D_TXPSE     0x1270  16       0 1 1 2 1

mc_tx_filter_0               0  D_TXBLK0    0x1038  31:0     0 1 1 2 1
mc_tx_filter_1               0  D_TXBLK1    0x1078  31:0     0 1 1 2 1
mc_tx_filter_2               0  D_TXBLK2    0x10b8  31:0     0 1 1 2 1
mc_tx_filter_3               0  D_TXBLK3    0x10f8  31:0     0 1 1 2 1
mc_tx_filter_4               0  D_TXBLK4    0x1138  31:0     0 1 1 2 1
mc_tx_filter_5               0  D_TXBLK5    0x1178  31:0     0 1 1 2 1
mc_tx_filter_6               0  D_TXBLK6    0x11b8  31:0     0 1 1 2 1
mc_tx_filter_7               0  D_TXBLK7    0x11f8  31:0     0 1 1 2 1
mc_tx_filter_8               0  D_TXBLK8    0x1238  31:0     0 1 1 2 1
mc_tx_filter_9               0  D_TXBLK9    0x1278  31:0     0 1 1 2 1
mc_tx_filter_10              0  D_TXBLK10   0x12b8  31:0     0 1 1 2 1
mc_tx_filter_11              0  D_TXBLK11   0x12f8  31:0     0 1 1 2 1
mc_tx_filter_12              0  D_TXBLK12   0x1338  31:0     0 1 1 2 1
mc_tx_filter_13              0  D_TXBLK13   0x1378  31:0     0 1 1 2 1
mc_tx_filter_14              0  D_TXBLK14   0x13b8  31:0     0 1 1 2 1
mc_tx_filter_15              0  D_TXBLK15   0x13f8  31:0     0 1 1 2 1
mc_tx_filter_16              0  D_TXBLK16   0x1438  31:0     0 1 1 2 1
mc_tx_filter_17              0  D_TXBLK17   0x1478  31:0     0 1 1 2 1
mc_tx_filter_18              0  D_TXBLK18   0x14b8  31:0     0 1 1 2 1
mc_tx_filter_19              0  D_TXBLK19   0x14f8  31:0     0 1 1 2 1
mc_tx_filter_20              0  D_TXBLK20   0x1538  31:0     0 1 1 2 1
mc_tx_filter_21              0  D_TXBLK21   0x1578  31:0     0 1 1 2 1
mc_tx_filter_22              0  D_TXBLK22   0x15b8  31:0     0 1 1 2 1
mc_tx_filter_23              0  D_TXBLK23   0x15f8  31:0     0 1 1 2 1
mc_tx_filter_24              0  D_TXBLK24   0x1638  31:0     0 1 1 2 1
mc_tx_filter_25              0  D_TXBLK25   0x1678  31:0     0 1 1 2 1
mc_tx_filter_26              0  D_TXBLK26   0x16b8  31:0     0 1 1 2 1
mc_tx_filter_27              0  D_TXBLK27   0x16f8  31:0     0 1 1 2 1
mc_tx_filter_28              0  D_TXBLK28   0x1738  31:0     0 1 1 2 1
mc_tx_filter_29              0  D_TXBLK29   0x1778  31:0     0 1 1 2 1
mc_tx_filter_30              0  D_TXBLK30   0x17b8  31:0     0 1 1 2 1
mc_tx_filter_31              0  D_TXBLK31   0x17f8  31:0     0 1 1 2 1
mc_tx_filter_32              0  D_TXBLK32   0x103c  31:0     0 1 1 2 1
mc_tx_filter_33              0  D_TXBLK33   0x107c  31:0     0 1 1 2 1
mc_tx_filter_34              0  D_TXBLK34   0x10bc  31:0     0 1 1 2 1
mc_tx_filter_35              0  D_TXBLK35   0x10fc  31:0     0 1 1 2 1
mc_tx_filter_36              0  D_TXBLK36   0x113c  31:0     0 1 1 2 1
mc_tx_filter_37              0  D_TXBLK37   0x117c  31:0     0 1 1 2 1
mc_tx_filter_38              0  D_TXBLK38   0x11bc  31:0     0 1 1 2 1
mc_tx_filter_39              0  D_TXBLK39   0x11fc  31:0     0 1 1 2 1
mc_tx_filter_40              0  D_TXBLK40   0x123c  31:0     0 1 1 2 1
mc_tx_filter_41              0  D_TXBLK41   0x127c  31:0     0 1 1 2 1
mc_tx_filter_42              0  D_TXBLK42   0x12bc  31:0     0 1 1 2 1
mc_tx_filter_43              0  D_TXBLK43   0x12fc  31:0     0 1 1 2 1
mc_tx_filter_44              0  D_TXBLK44   0x133c  31:0     0 1 1 2 1
mc_tx_filter_45              0  D_TXBLK45   0x137c  31:0     0 1 1 2 1
mc_tx_filter_46              0  D_TXBLK46   0x13bc  31:0     0 1 1 2 1
mc_tx_filter_47              0  D_TXBLK47   0x13fc  31:0     0 1 1 2 1
mc_tx_filter_48              0  D_TXBLK48   0x143c  31:0     0 1 1 2 1
mc_tx_filter_49              0  D_TXBLK49   0x147c  31:0     0 1 1 2 1
#
# mac registers
#
mc_warm_rst_pci              0  RC          0x4000  4        0 1 1 0 1
mc_warm_rst_bb               0  RC          0x4000  1        0 1 1 0 1
mc_warm_rst_mac              0  RC          0x4000  0        0 1 1 0 1
mc_sleep_perf_cnt_mib_int_en 0  SCR         0x4004  21       0 1 1 0 1
mc_sleep_policy_mode         0  SCR         0x4004  20       0 1 1 0 1
mc_sleep_dur_wr_hand_policy  0  SCR         0x4004  19       0 1 1 0 1
mc_sleep_dur_tim_policy      0  SCR         0x4004  18       0 1 1 0 1
mc_sleep_en                  0  SCR         0x4004  17:16    0 1 1 0 1
mc_sleep_duration            0  SCR         0x4004  15:0     0 1 1 0 1
mc_interrup_pending          0  SFR         0x4008  0        0 1 1 0 1
mc_force_sleep_exit          0  SFR         0x400c  1        0 1 1 0 1
mc_force_sleep_enter         0  SFR         0x400c  0        0 1 1 0 1
mc_sleep_clk_rate_indication 0  PCICFG      0x4010  25:24    0 1 1 0 1
mc_led_blink_mode            0  PCICFG      0x4010  23       0 1 1 0 1
mc_led_blink_thresh          0  PCICFG      0x4010  22:20    0 1 1 0 1
mc_led_mode_sel              2  PCICFG      0x4010  19:17    0 1 1 0 1
mc_sleep_indication          0  PCICFG      0x4010  16       0 1 1 0 1
mc_forc_awake_intr_dis       0  PCICFG      0x4010  13       0 1 1 0 1
mc_interrupt_en_in_sleep     0  PCICFG      0x4010  11       0 1 1 0 1
mc_cbe_fix_disable           0  PCICFG      0x4010  10       0 1 1 0 1
mc_pci_obs_mux_sel           0  PCICFG      0x4010  9:7      0 1 1 0 1
mc_association_status        2  PCICFG      0x4010  6:5      0 1 1 0 1
mc_auto_eeprom_size          0  PCICFG      0x4010  4:3      0 0 1 0 1
mc_clkrun_en                 0  PCICFG      0x4010  2        0 1 1 0 1
mc_sleep_clk_sel             0  PCICFG      0x4010  1        0 1 1 0 1
mc_interrupt_level           0  GPIOCR      0x4014  16       0 1 1 0 1
mc_interrupt_en_gpio         0  GPIOCR      0x4014  15       0 1 1 0 1
mc_interrupt_pin_sel         0  GPIOCR      0x4014  14:12    0 1 1 0 1
mc_gpio_5                    0  GPIOCR      0x4014  11:10    0 1 1 0 1
mc_gpio_4                    0  GPIOCR      0x4014  9:8      0 1 1 0 1
mc_gpio_3                    0  GPIOCR      0x4014  7:6      0 1 1 0 1
mc_gpio_2                    0  GPIOCR      0x4014  5:4      0 1 1 0 1
mc_gpio_1                    0  GPIOCR      0x4014  3:2      0 1 1 0 1
mc_gpio_0                    0  GPIOCR      0x4014  1:0      0 1 1 0 1
mc_gpio_data_out_5           0  GPIODO      0x4018  5        0 1 1 0 1
mc_gpio_data_out_4           0  GPIODO      0x4018  4        0 1 1 0 1
mc_gpio_data_out_3           0  GPIODO      0x4018  3        0 1 1 0 1
mc_gpio_data_out_2           0  GPIODO      0x4018  2        0 1 1 0 1
mc_gpio_data_out_1           0  GPIODO      0x4018  1        0 1 1 0 1
mc_gpio_data_out_0           0  GPIODO      0x4018  0        0 1 1 0 1
mc_gpio_data_in_5            0  GPIODI      0x401c  5        0 0 1 0 1
mc_gpio_data_in_4            0  GPIODI      0x401c  4        0 0 1 0 1
mc_gpio_data_in_3            0  GPIODI      0x401c  3        0 0 1 0 1
mc_gpio_data_in_2            0  GPIODI      0x401c  2        0 0 1 0 1
mc_gpio_data_in_1            0  GPIODI      0x401c  1        0 0 1 0 1
mc_gpio_data_in_0            0  GPIODI      0x401c  0        0 0 1 0 1
mc_chip_version              0  SREV        0x4020  7:4      0 0 1 0 1
mc_chip_rev                  0  SREV        0x4020  3:0      0 0 1 0 1
mc_sle_sleep_en              0  SLE         0x4024  17:16    0 1 1 0 1
mc_txe_bits                  0  TXEPOST     0x4028  16       0 1 1 0 1
mc_txe_valid                 0  TXEPOST     0x4028  9:0      0 1 1 0 1
mc_qcu_sleep_mask        0x3ff  QSM         0x402c  9:0      0 1 1 0 1
mc_mac_sleep_coord           0  PCIDBG0     0x4030  5:3      0 0 1 0 1
mc_mac_sleep_state           0  PCIDBG0     0x4030  2:0      0 0 1 0 1
mc_pm_signal_polarity        0  PMCFG       0x4038  0        0 1 1 0 1
mc_pm_drive_control          0  PMCFG       0x4038  2:1      0 1 1 0 1
mc_pm_scheme_select          0  PMCFG       0x4038  3        0 1 1 0 1
mc_pm_handling_policy        0  PMCFG       0x4038  4        0 1 1 0 1
mc_general_wake_indication   0  CSTSCHG_FE  0x4040  4        0 1 1 0 1
mc_general_wake_mask         0  CSTSCHG_FEM 0x4044  4        0 1 1 0 1
mc_wake_mask                 0  CSTSCHG_FEM 0x4044  14       0 1 1 0 1
mc_fps_write_protect         0  CSTSCHG_FPS 0x4048  0        0 0 1 0 1
mc_fps_ready                 0  CSTSCHG_FPS 0x4048  1        0 0 1 0 1
mc_fps_battery_volt_det      0  CSTSCHG_FPS 0x4048  3:2      0 0 1 0 1
mc_fps_general_wake          0  CSTSCHG_FPS 0x4048  4        0 0 1 0 1
mc_general_wake_force        0  CSTSCHG_FFE 0x404c  4        0 1 1 0 1
mc_pci_sleep_perf_ctr0       0  SPC_ROA_0   0x4060  23:0     0 0 1 0 0
mc_pci_sleep_perf_ctr1       0  SPC_ROA_1   0x4064  23:0     0 0 1 0 0

mc_eeprom_addr               0  EP_ADDR     0x6000  9:0      0 1 1 0 1
mc_eeprom_data               0  EP_DATA     0x6004  15:0     0 1 1 0 1
mc_eeprom_cmd                0  EP_CMD      0x6008  2:0      0 1 1 0 1
mc_eeprom_status             0  EP_STS      0x600c  3:0      0 1 1 0 1
mc_eeprom_eeprom_en_l_ind    0  EP_CFG      0x6010  24       0 1 1 0 1
mc_eeprom_prot_key           0  EP_CFG      0x6010  23:8     0 1 1 0 1
mc_eeprom_clk_rate           0  EP_CFG      0x6010  4:3      0 1 1 0 1
mc_eeprom_dis_wait_wr        0  EP_CFG      0x6010  2        0 1 1 0 1
mc_eeprom_size_ovr           0  EP_CFG      0x6010  1:0      0 1 1 0 1

#
# pcu registers
#
mc_sta_addr_l32            0x0  STA_ID0     0x8000  31:0     0 1 1 0 1
mc_preserve_seq_num          0  STA_ID1     0x8004  29       0 1 1 2 1
mc_ksrch_mode                0  STA_ID1     0x8004  28       0 1 1 2 1
mc_crpt_mic_enable           0  STA_ID1     0x8004  27       0 1 1 2 1
mc_sectore_self_gen          0  STA_ID1     0x8004  26       0 1 1 2 1
mc_bsrate_11mb               0  STA_ID1     0x8004  25       0 1 1 2 1
mc_pcu_ackcts_6mb            0  STA_ID1     0x8004  24       0 1 1 2 1
mc_rts_use_def_ant           0  STA_ID1     0x8004  23       0 1 1 2 1
mc_def_antenna_update        0  STA_ID1     0x8004  22       0 1 1 2 1
mc_use_def_antenna           0  STA_ID1     0x8004  21       0 1 1 2 1
mc_pcf                       0  STA_ID1     0x8004  20       0 1 1 2 1
mc_keysrch_dis               0  STA_ID1     0x8004  19       0 1 1 2 1
mc_pw_save                   0  STA_ID1     0x8004  18       0 1 1 2 1
mc_adhoc                     0  STA_ID1     0x8004  17       0 1 1 2 1
mc_sta_ap                    0  STA_ID1     0x8004  16       0 1 1 2 1
mc_sta_addr_u16            0x0  STA_ID1     0x8004  15:0     0 1 1 2 1
mc_bssid_l32               0x0  BSS_ID0     0x8008  31:0     0 1 1 2 1
mc_aid                       0  BSS_ID1     0x800c  31:16    0 1 1 2 1
mc_bssid_u16               0x0  BSS_ID1     0x800c  15:0     0 1 1 2 1
*mc_cts_timeout           1000  TIME_OUT    0x8014  29:16    0 1 1 1 1
*mc_ack_timeout           1000  TIME_OUT    0x8014  13:0     0 1 1 1 1
mc_beacon_missed_thresh      0  RSSI_THR    0x8018  15:8     0 1 1 2 1
mc_beacon_rssi_thresh        0  RSSI_THR    0x8018  7:0      0 1 1 2 1
*mc_rx_latency              29  USEC        0x801c  28:23    0 1 1 1 1
*mc_tx_latency              54  USEC        0x801c  22:14    0 1 1 1 1
*mc_usec_32                 31  USEC        0x801c  13:7     0 1 1 1 1
*mc_usec                    39  USEC        0x801c  6:0      0 1 1 1 1
mc_reset_tsf                 0  BEACON      0x8020  24       0 1 1 2 1
mc_beacon_en                 0  BEACON      0x8020  23       0 1 1 2 1
mc_tim_offset                0  BEACON      0x8020  22:16    0 1 1 2 1
mc_beacon_period             0  BEACON      0x8020  15:0     0 1 1 2 1
mc_cfp_period                0  CFP_PERIOD  0x8024  21:0     0 1 1 2 1
mc_next_beacon          0x0030  TIMER0      0x8028  15:0     0 1 1 2 1
mc_dma_bcon_alert      0x7ffff  TIMER1      0x802c  18:0     0 1 1 2 1
mc_sw_bcon_alert     0x1ffffff  TIMER2      0x8030  24:0     0 1 1 2 1
mc_atim_win             0x0031  TIMER3      0x8034  15:0     0 1 1 2 1
mc_max_cfp_dur               0  CFP_DUR     0x8038  15:0     0 1 1 2 1
mc_rx_filter_radar           0  RX_FILTER   0x803c  7        0 1 1 2 1
mc_rx_filter_phyerr          0  RX_FILTER   0x803c  6        0 1 1 2 1
mc_rx_filter_promiscuous     0  RX_FILTER   0x803c  5        0 1 1 2 1
mc_rx_filter_beacon          0  RX_FILTER   0x803c  4        0 1 1 2 1
mc_rx_filter_control         0  RX_FILTER   0x803c  3        0 1 1 2 1
mc_rx_filter_broadcast       0  RX_FILTER   0x803c  2        0 1 1 2 1
mc_rx_filter_multicast       0  RX_FILTER   0x803c  1        0 1 1 2 1
mc_rx_filter_unicast         0  RX_FILTER   0x803c  0        0 1 1 2 1
mc_mcast_filter0             0  MCAST_FIL0  0x8040  31:0     0 1 1 0 1
mc_mcast_filter1             0  MCAST_FIL1  0x8044  31:0     0 1 1 0 1
mc_pcu_obs_sel               0  DIAG_SW     0x8048  19:18    0 1 1 2 0
mc_accept_frames             0  DIAG_SW     0x8048  17       0 1 1 2 0
mc_fixed_scrambler_seed      0  DIAG_SW     0x8048  16:10    0 1 1 2 0
mc_use_fixed_scrambler       0  DIAG_SW     0x8048  9        0 1 1 2 0
mc_dump_chan_info            0  DIAG_SW     0x8048  8        0 1 1 2 0
mc_corrupt_fcs               0  DIAG_SW     0x8048  7        0 1 1 2 0
mc_loopback_en               0  DIAG_SW     0x8048  6        0 1 1 2 0
mc_rx_block                  0  DIAG_SW     0x8048  5        0 1 1 2 0
mc_dis_decription            0  DIAG_SW     0x8048  4        0 1 1 2 0
mc_dis_encription            0  DIAG_SW     0x8048  3        0 1 1 2 0
mc_dis_cts                   0  DIAG_SW     0x8048  2        0 1 1 2 0
mc_dis_ack                   0  DIAG_SW     0x8048  1        0 1 1 2 0
mc_dis_ack_no_val_key        0  DIAG_SW     0x8048  0        0 1 1 2 0
mc_clock_l32                 0  TSF_L32     0x804c  31:0     0 1 1 0 1
mc_clock_u32                 0  TSF_U32     0x8050  31:0     0 1 1 0 1
mc_tst_arm                   0  TST_ADDAC   0x8054  20       0 1 1 2 1
mc_tst_begin_capture         0  TST_ADDAC   0x8054  19       0 1 1 2 1
mc_tst_cont_capture          0  TST_ADDAC   0x8054  18       0 1 1 2 1
mc_tst_trig_polarity         0  TST_ADDAC   0x8054  17       0 1 1 2 1
mc_tst_trig_select           0  TST_ADDAC   0x8054  16       0 1 1 2 1
mc_tst_state_of_msb          0  TST_ADDAC   0x8054  15       0 1 1 2 1
mc_tst_use_upper8            0  TST_ADDAC   0x8054  14       0 1 1 2 1
mc_tst_loop_length           0  TST_ADDAC   0x8054  13:3     0 1 1 2 1
mc_tst_loop_en               0  TST_ADDAC   0x8054  2        0 1 1 2 1
mc_tst_test_mode             0  TST_ADDAC   0x8054  1        0 1 1 2 1
mc_tst_cont_tx               0  TST_ADDAC   0x8054  0        0 1 1 2 1
mc_default_antenna           0  DEF_ANT     0x8058  2:0      0 1 1 2 1
mc_fc_qos_mask      0xffffc7ff  FC_QOS      0x805c  31:0     0 1 1 2 1
mc_seq_mask                0x0  MASK_SEQ    0x8060  15:0     0 1 1 2 1
mc_last_tstp                 0  LAST_TSTP   0x8080  31:0     0 0 1 2 1
mc_nav                       0  NAV         0x8084  25:0     0 0 1 2 1
mc_rts_success_cnt           0  RTS_GOOD    0x8088  15:0     0 0 1 2 1
mc_rts_fail_cnt              0  RTS_FAIL    0x808c  15:0     0 0 1 2 1
mc_ack_fail_cnt              0  ACK_FAIL    0x8090  15:0     0 0 1 2 1
mc_fcs_fail_cnt              0  FCS_FAIL    0x8094  15:0     0 0 1 2 1
mc_beacon_cnt                0  BCON_CNT    0x8098  15:0     0 0 1 2 1

mc_xr_frame_hold           680  XRMODE      0x80c0  31:20    0 1 1 2 1
mc_xr_sifs_delay           560  XRMODE      0x80c0  19:8     0 1 1 2 1
mc_xr_wait_for_poll          0  XRMODE      0x80c0  7        0 1 1 2 1
mc_xr_poll_type           0x1a  XRMODE      0x80c0  5:0      0 1 1 2 1
mc_xr_chirp_data_delay    1500  XRDEL       0x80c4  31:16    0 1 1 2 1
mc_xr_slot_delay           480  XRDEL       0x80c4  15:0     0 1 1 2 1
mc_xr_poll_timeout        8000  XRTO        0x80c8  31:16    0 1 1 2 1
mc_xr_chirp_timeout      10000  XRTO        0x80c8  15:0     0 1 1 2 1
mc_xr_send_chirp             0  XRCRP       0x80cc  0        0 1 1 2 1
mc_xr_chirp_gap            500  XRCRP       0x80cc  31:16    0 1 1 2 1
mc_xr_rssi_thr_field        30  XRSTMP      0x80d0  15:8     0 1 1 2 1
mc_xr_tx_stomp_data          0  XRSTMP      0x80d0  4        0 1 1 2 1
mc_xr_tx_stomp_bssid         0  XRSTMP      0x80d0  3        0 1 1 2 1
mc_xr_tx_stomp_rssi          0  XRSTMP      0x80d0  2        0 1 1 2 1
mc_xr_rx_stomp               0  XRSTMP      0x80d0  1        0 1 1 2 1
mc_slp_cab_timeout           0  SLP1        0x80d4  31:24    0 1 1 2 1
mc_slp_enh_sleep_enable      0  SLP1        0x80d4  20       0 1 1 2 1
mc_slp_assume_dtim           0  SLP1        0x80d4  19       0 1 1 2 1
mc_slp_next_dtim       0x2aaaa  SLP1        0x80d4  18:0     0 1 1 2 1
mc_slp_beacon_timeout        2  SLP2        0x80d8  31:24    0 1 1 2 1
mc_slp_next_tim         0x5555  SLP2        0x80d8  17:0     0 1 1 2 1
mc_slp_dtim_period           0  SLP3        0x80dc  31:16    0 1 1 2 1
mc_slp_tim_period            0  SLP3        0x80dc  15:0     0 1 1 2 1
mc_bss_mask_low     0xffffffff  BCCMSKL     0x80e0  31:0     0 1 1 2 1
mc_bss_mask_high        0xffff  BCCMSKH     0x80e4  31:0     0 1 1 2 1
mc_tpc_ack_pwr               0  TPC         0x80e8  21:16    0 1 1 2 1
mc_tpc_cts_pwr               0  TPC         0x80e8  13:8     0 1 1 2 1
mc_tpc_chirp_pwr             0  TPC         0x80e8  5:0      0 1 1 2 1
mc_tfc_tx_frame_cnt          0  TFC         0x80ec  31:0     0 1 1 2 1
mc_tfc_rx_frame_cnt          0  RFC         0x80f0  31:0     0 1 1 2 1
mc_rrc_rx_clear_cnt          0  RRC         0x80f4  31:0     0 1 1 2 1
mc_cc_cycle_cnt              0  CC          0x80f8  31:0     0 1 1 2 1
mc_qt1_quiet_enable          0  QT1         0x80fc  16       0 1 1 2 1
mc_qt1_next_quiet         0x88  QT1         0x80fc  15:0     0 1 1 2 1

mc_rate_dur_0                0  RATE2DUR0   0x8700  15:0     0 1 1 2 1
mc_rate_dur_1              140  RATE2DUR0   0x8704  15:0     0 1 1 2 1
mc_rate_dur_2              228  RATE2DUR1   0x8708  15:0     0 1 1 2 1
mc_rate_dur_3              725  RATE2DUR1   0x870c  15:0     0 1 1 2 1
mc_rate_dur_4                0  RATE2DUR2   0x8710  15:0     0 1 1 2 1
mc_rate_dur_5                0  RATE2DUR2   0x8714  15:0     0 1 1 2 1
mc_rate_dur_6              160  RATE2DUR3   0x8718  15:0     0 1 1 2 1
mc_rate_dur_7              457  RATE2DUR3   0x871c  15:0     0 1 1 2 1
mc_rate_dur_8               44  RATE2DUR4   0x8720  15:0     0 1 1 2 1
mc_rate_dur_9               44  RATE2DUR4   0x8724  15:0     0 1 1 2 1
mc_rate_dur_10              48  RATE2DUR5   0x8728  15:0     0 1 1 2 1
mc_rate_dur_11              60  RATE2DUR5   0x872c  15:0     0 1 1 2 1
mc_rate_dur_12              44  RATE2DUR6   0x8730  15:0     0 1 1 2 1
mc_rate_dur_13              44  RATE2DUR6   0x8734  15:0     0 1 1 2 1
mc_rate_dur_14              48  RATE2DUR7   0x8738  15:0     0 1 1 2 1
mc_rate_dur_15              60  RATE2DUR7   0x873c  15:0     0 1 1 2 1
mc_rate_dur_16               0  RATE2DUR8   0x8740  15:0     0 1 1 2 1
mc_rate_dur_17               0  RATE2DUR8   0x8744  15:0     0 1 1 2 1
mc_rate_dur_18               0  RATE2DUR9   0x8748  15:0     0 1 1 2 1
mc_rate_dur_19               0  RATE2DUR9   0x874c  15:0     0 1 1 2 1
mc_rate_dur_20               0  RATE2DUR10  0x8750  15:0     0 1 1 2 1
mc_rate_dur_21               0  RATE2DUR10  0x8754  15:0     0 1 1 2 1
mc_rate_dur_22               0  RATE2DUR11  0x8758  15:0     0 1 1 2 1
mc_rate_dur_23               0  RATE2DUR11  0x875c  15:0     0 1 1 2 1
mc_rate_dur_24             213  RATE2DUR12  0x8760  15:0     0 1 1 2 1
mc_rate_dur_25             223  RATE2DUR12  0x8764  15:0     0 1 1 2 1
mc_rate_dur_26             258  RATE2DUR13  0x8768  15:0     0 1 1 2 1
mc_rate_dur_27             314  RATE2DUR13  0x876c  15:0     0 1 1 2 1
mc_rate_dur_28             117  RATE2DUR14  0x8770  15:0     0 1 1 2 1
mc_rate_dur_29             127  RATE2DUR14  0x8774  15:0     0 1 1 2 1
mc_rate_dur_30             162  RATE2DUR15  0x8778  15:0     0 1 1 2 1
mc_rate_dur_31               0  RATE2DUR15  0x877c  15:0     0 1 1 2 1

mc_qt2_quiet_duration        1  QT2         0x8100  31:16    0 1 1 2 1
mc_qt2_quiet_period          2  QT2         0x8100  15:0     0 1 1 2 1
mc_tsf_increment             1  TSF         0x8104  7:0      0 1 1 2 1
mc_qos_noack_byte_offset     1  QOS         0x8108  8:7      0 1 1 2 1
mc_qos_noack_bit_offset      2  QOS         0x8108  6:5      0 1 1 2 1
mc_qos_noack_2_bit_values    0  QOS         0x8108  3:0      0 1 1 2 1
mc_phy_err_mask              0  PHYERR      0x810c  31:0     0 1 1 2 1
mc_xr_tx_delay           0x168  XRLAT       0x8110  11:0     0 1 1 2 1
mc_acksifs_increment         0  ACKSIFS     0x8114  3:0      0 1 1 2 1
mc_mic_qos_control_0         0  MICQOSCTL   0x8118  1:0      0 1 1 2 1
mc_mic_qos_control_1         0  MICQOSCTL   0x8118  3:2      0 1 1 2 1
mc_mic_qos_control_2         0  MICQOSCTL   0x8118  5:4      0 1 1 2 1
mc_mic_qos_control_3         0  MICQOSCTL   0x8118  7:6      0 1 1 2 1
mc_mic_qos_control_4         0  MICQOSCTL   0x8118  9:8      0 1 1 2 1
mc_mic_qos_control_5         0  MICQOSCTL   0x8118  11:10    0 1 1 2 1
mc_mic_qos_control_6         0  MICQOSCTL   0x8118  13:12    0 1 1 2 1
mc_mic_qos_control_7         0  MICQOSCTL   0x8118  15:14    0 1 1 2 1
mc_mic_qos_enable            0  MICQOSCTL   0x8118  16       0 1 1 2 1
mc_mic_qos_select_0          0  MICQOSSEL   0x811c  3:0      0 1 1 2 1
mc_mic_qos_select_1          0  MICQOSSEL   0x811c  7:4      0 1 1 2 1
mc_mic_qos_select_2          0  MICQOSSEL   0x811c  11:8     0 1 1 2 1
mc_mic_qos_select_3          0  MICQOSSEL   0x811c  15:12    0 1 1 2 1
mc_mic_qos_select_4          0  MICQOSSEL   0x811c  19:16    0 1 1 2 1
mc_mic_qos_select_5          0  MICQOSSEL   0x811c  23:20    0 1 1 2 1
mc_mic_qos_select_6          0  MICQOSSEL   0x811c  27:24    0 1 1 2 1
mc_mic_qos_select_7          0  MICQOSSEL   0x811c  31:28    0 1 1 2 1
mc_bssid_match_force         0  MISCMODE    0x8120  0        0 1 1 2 1
mc_mic_new_location_enable   0  MISCMODE    0x8120  2        0 1 1 2 1
mc_tx_add_tsf                0  MISCMODE    0x8120  3        0 1 1 2 1
mc_bfcoef_enable             1  MISCMODE    0x8120  6        0 1 1 2 1
mc_bfcoef_update_self_gen    1  MISCMODE    0x8120  7        0 1 1 2 1
mc_bfcoef_mcast              0  MISCMODE    0x8120  8        0 1 1 2 1
mc_dual_chain_ant_mode       1  MISCMODE    0x8120  9        0 1 1 2 1
mc_falcon_desc_mode          1  MISCMODE    0x8120  10       0 1 1 2 1
mc_kc_rx_ant_update          1  MISCMODE    0x8120  11       0 1 1 2 1
mc_txop_tbtt_limit_enable    0  MISCMODE    0x8120  12       0 1 1 2 1
mc_falcon_bb_interface       1  MISCMODE    0x8120  13       0 1 1 2 1
mc_miss_beacon_in_sleep      0  MISCMODE    0x8120  14       0 1 1 2 1
mc_filter_ofdm_cnt           0  FILTOFDM    0x8124  23:0     0 1 1 2 1
mc_filter_cck_cnt            0  FILTCCK     0x8128  23:0     0 1 1 2 1
mc_phy_err_cnt1              0  PHYCNT1     0x812c  23:0     0 1 1 2 1
mc_phy_err_cnt_mask1         0  PHYCNTMASK1 0x8130  31:0     0 1 1 2 1
mc_phy_err_cnt2              0  PHYCNT2     0x8134  23:0     0 1 1 2 1
mc_phy_err_cnt_mask2         0  PHYCNTMASK2 0x8138  31:0     0 1 1 2 1
mc_tsf_threshold             0  TSFTHRESH   0x813c  15:0     0 1 1 2 1

mc_bfcoeff_thresh           50  BFCOEF2     0x81c0  22:0     0 1 1 0 1

mc_normal_0                  0  RATE2ACKSIFS_0  0x8680  9:0     0 1 1 2 1
mc_turbo_0                   0  RATE2ACKSIFS_0  0x8680  19:10   0 1 1 2 1
mc_normal_1                  0  RATE2ACKSIFS_1  0x8684  9:0     0 1 1 2 1
mc_turbo_1                   0  RATE2ACKSIFS_1  0x8684  19:10   0 1 1 2 1
mc_normal_2                  0  RATE2ACKSIFS_2  0x8688  9:0     0 1 1 2 1
mc_turbo_2                   0  RATE2ACKSIFS_2  0x8688  19:10   0 1 1 2 1
mc_normal_3                  0  RATE2ACKSIFS_3  0x868c  9:0     0 1 1 2 1
mc_turbo_3                   0  RATE2ACKSIFS_3  0x868c  19:10   0 1 1 2 1
mc_normal_4                  0  RATE2ACKSIFS_4  0x8690  9:0     0 1 1 2 1
mc_turbo_4                   0  RATE2ACKSIFS_4  0x8690  19:10   0 1 1 2 1
mc_normal_5                  0  RATE2ACKSIFS_5  0x8694  9:0     0 1 1 2 1
mc_turbo_5                   0  RATE2ACKSIFS_5  0x8694  19:10   0 1 1 2 1
mc_normal_6                  0  RATE2ACKSIFS_6  0x8698  9:0     0 1 1 2 1
mc_turbo_6                   0  RATE2ACKSIFS_6  0x8698  19:10   0 1 1 2 1
mc_normal_7                  0  RATE2ACKSIFS_7  0x869c  9:0     0 1 1 2 1
mc_turbo_7                   0  RATE2ACKSIFS_7  0x869c  19:10   0 1 1 2 1
mc_normal_8                  0  RATE2ACKSIFS_8  0x86a0  9:0     0 1 1 2 1
mc_turbo_8                   0  RATE2ACKSIFS_8  0x86a0  19:10   0 1 1 2 1
mc_normal_9                  0  RATE2ACKSIFS_9  0x86a4  9:0     0 1 1 2 1
mc_turbo_9                   0  RATE2ACKSIFS_9  0x86a4  19:10   0 1 1 2 1
mc_normal_10                 0  RATE2ACKSIFS_10 0x86a8  9:0     0 1 1 2 1
mc_turbo_10                  0  RATE2ACKSIFS_10 0x86a8  19:10   0 1 1 2 1
mc_normal_11                 0  RATE2ACKSIFS_11 0x86ac  9:0     0 1 1 2 1
mc_turbo_11                  0  RATE2ACKSIFS_11 0x86ac  19:10   0 1 1 2 1
mc_normal_12                 0  RATE2ACKSIFS_12 0x86b0  9:0     0 1 1 2 1
mc_turbo_12                  0  RATE2ACKSIFS_12 0x86b0  19:10   0 1 1 2 1
mc_normal_13                 0  RATE2ACKSIFS_13 0x86b4  9:0     0 1 1 2 1
mc_turbo_13                  0  RATE2ACKSIFS_13 0x86b4  19:10   0 1 1 2 1
mc_normal_14                 0  RATE2ACKSIFS_14 0x86b8  9:0     0 1 1 2 1
mc_turbo_14                  0  RATE2ACKSIFS_14 0x86b8  19:10   0 1 1 2 1
mc_normal_15                 0  RATE2ACKSIFS_15 0x86bc  9:0     0 1 1 2 1
mc_turbo_15                  0  RATE2ACKSIFS_15 0x86bc  19:10   0 1 1 2 1
mc_normal_16                 0  RATE2ACKSIFS_16 0x86c0  9:0     0 1 1 2 1
mc_turbo_16                  0  RATE2ACKSIFS_16 0x86c0  19:10   0 1 1 2 1
mc_normal_17                 0  RATE2ACKSIFS_17 0x86c4  9:0     0 1 1 2 1
mc_turbo_17                  0  RATE2ACKSIFS_17 0x86c4  19:10   0 1 1 2 1
mc_normal_18                 0  RATE2ACKSIFS_18 0x86c8  9:0     0 1 1 2 1
mc_turbo_18                  0  RATE2ACKSIFS_18 0x86c8  19:10   0 1 1 2 1
mc_normal_19                 0  RATE2ACKSIFS_19 0x86cc  9:0     0 1 1 2 1
mc_turbo_19                  0  RATE2ACKSIFS_19 0x86cc  19:10   0 1 1 2 1
mc_normal_20                 0  RATE2ACKSIFS_20 0x86d0  9:0     0 1 1 2 1
mc_turbo_20                  0  RATE2ACKSIFS_20 0x86d0  19:10   0 1 1 2 1
mc_normal_21                 0  RATE2ACKSIFS_21 0x86d4  9:0     0 1 1 2 1
mc_turbo_21                  0  RATE2ACKSIFS_21 0x86d4  19:10   0 1 1 2 1
mc_normal_22                 0  RATE2ACKSIFS_22 0x86d8  9:0     0 1 1 2 1
mc_turbo_22                  0  RATE2ACKSIFS_22 0x86d8  19:10   0 1 1 2 1
mc_normal_23                 0  RATE2ACKSIFS_23 0x86dc  9:0     0 1 1 2 1
mc_turbo_23                  0  RATE2ACKSIFS_23 0x86dc  19:10   0 1 1 2 1
mc_normal_24                 0  RATE2ACKSIFS_24 0x86e0  9:0     0 1 1 2 1
mc_turbo_24                  0  RATE2ACKSIFS_24 0x86e0  19:10   0 1 1 2 1
mc_normal_25                 0  RATE2ACKSIFS_25 0x86e4  9:0     0 1 1 2 1
mc_turbo_25                  0  RATE2ACKSIFS_25 0x86e4  19:10   0 1 1 2 1
mc_normal_26                 0  RATE2ACKSIFS_26 0x86e8  9:0     0 1 1 2 1
mc_turbo_26                  0  RATE2ACKSIFS_26 0x86e8  19:10   0 1 1 2 1
mc_normal_27                 0  RATE2ACKSIFS_27 0x86ec  9:0     0 1 1 2 1
mc_turbo_27                  0  RATE2ACKSIFS_27 0x86ec  19:10   0 1 1 2 1
mc_normal_28                 0  RATE2ACKSIFS_28 0x86f0  9:0     0 1 1 2 1
mc_turbo_28                  0  RATE2ACKSIFS_28 0x86f0  19:10   0 1 1 2 1
mc_normal_29                 0  RATE2ACKSIFS_29 0x86f4  9:0     0 1 1 2 1
mc_turbo_29                  0  RATE2ACKSIFS_29 0x86f4  19:10   0 1 1 2 1
mc_normal_30                 0  RATE2ACKSIFS_30 0x86f8  9:0     0 1 1 2 1
mc_turbo_30                  0  RATE2ACKSIFS_30 0x86f8  19:10   0 1 1 2 1
mc_normal_31                 0  RATE2ACKSIFS_31 0x86fc  9:0     0 1 1 2 1
mc_turbo_31                  0  RATE2ACKSIFS_31 0x86fc  19:10   0 1 1 2 1

mc_rate_to_db_0              0  RATE2DB1    0x87c0  4:0      0 1 1 2 1
mc_rate_to_db_1              1  RATE2DB1    0x87c0  12:8     0 1 1 2 1
mc_rate_to_db_2              2  RATE2DB1    0x87c0  20:16    0 1 1 2 1
mc_rate_to_db_3              3  RATE2DB1    0x87c0  28:24    0 1 1 2 1
mc_rate_to_db_4              4  RATE2DB2    0x87c4  4:0      0 1 1 2 1
mc_rate_to_db_5              5  RATE2DB2    0x87c4  12:8     0 1 1 2 1
mc_rate_to_db_6              6  RATE2DB2    0x87c4  20:16    0 1 1 2 1
mc_rate_to_db_7              7  RATE2DB2    0x87c4  28:24    0 1 1 2 1
mc_rate_to_db_8              8  RATE2DB3    0x87c8  4:0      0 1 1 2 1
mc_rate_to_db_9              9  RATE2DB3    0x87c8  12:8     0 1 1 2 1
mc_rate_to_db_10            10  RATE2DB3    0x87c8  20:16    0 1 1 2 1
mc_rate_to_db_11            11  RATE2DB3    0x87c8  28:24    0 1 1 2 1
mc_rate_to_db_12            12  RATE2DB4    0x87cc  4:0      0 1 1 2 1
mc_rate_to_db_13            13  RATE2DB4    0x87cc  12:8     0 1 1 2 1
mc_rate_to_db_14            14  RATE2DB4    0x87cc  20:16    0 1 1 2 1
mc_rate_to_db_15            15  RATE2DB4    0x87cc  28:24    0 1 1 2 1
mc_rate_to_db_16            16  RATE2DB5    0x87d0  4:0      0 1 1 2 1
mc_rate_to_db_17            17  RATE2DB5    0x87d0  12:8     0 1 1 2 1
mc_rate_to_db_18            18  RATE2DB5    0x87d0  20:16    0 1 1 2 1
mc_rate_to_db_19            19  RATE2DB5    0x87d0  28:24    0 1 1 2 1
mc_rate_to_db_20            20  RATE2DB6    0x87d4  4:0      0 1 1 2 1
mc_rate_to_db_21            21  RATE2DB6    0x87d4  12:8     0 1 1 2 1
mc_rate_to_db_22            22  RATE2DB6    0x87d4  20:16    0 1 1 2 1
mc_rate_to_db_23            23  RATE2DB6    0x87d4  28:24    0 1 1 2 1
mc_rate_to_db_24            24  RATE2DB7    0x87d8  4:0      0 1 1 2 1
mc_rate_to_db_25            25  RATE2DB7    0x87d8  12:8     0 1 1 2 1
mc_rate_to_db_26            26  RATE2DB7    0x87d8  20:16    0 1 1 2 1
mc_rate_to_db_27            27  RATE2DB7    0x87d8  28:24    0 1 1 2 1
mc_rate_to_db_28            28  RATE2DB8    0x87dc  4:0      0 1 1 2 1
mc_rate_to_db_29            29  RATE2DB8    0x87dc  12:8     0 1 1 2 1
mc_rate_to_db_30            30  RATE2DB8    0x87dc  20:16    0 1 1 2 1
mc_rate_to_db_31            31  RATE2DB8    0x87dc  28:24    0 1 1 2 1

mc_db_to_rate_0              0  DB2RATE1    0x87e0  4:0      0 1 1 2 1
mc_db_to_rate_1              1  DB2RATE1    0x87e0  12:8     0 1 1 2 1
mc_db_to_rate_2              2  DB2RATE1    0x87e0  20:16    0 1 1 2 1
mc_db_to_rate_3              3  DB2RATE1    0x87e0  28:24    0 1 1 2 1
mc_db_to_rate_4              4  DB2RATE2    0x87e4  4:0      0 1 1 2 1
mc_db_to_rate_5              5  DB2RATE2    0x87e4  12:8     0 1 1 2 1
mc_db_to_rate_6              6  DB2RATE2    0x87e4  20:16    0 1 1 2 1
mc_db_to_rate_7              7  DB2RATE2    0x87e4  28:24    0 1 1 2 1
mc_db_to_rate_8              8  DB2RATE3    0x87e8  4:0      0 1 1 2 1
mc_db_to_rate_9              9  DB2RATE3    0x87e8  12:8     0 1 1 2 1
mc_db_to_rate_10            10  DB2RATE3    0x87e8  20:16    0 1 1 2 1
mc_db_to_rate_11            11  DB2RATE3    0x87e8  28:24    0 1 1 2 1
mc_db_to_rate_12            12  DB2RATE4    0x87ec  4:0      0 1 1 2 1
mc_db_to_rate_13            13  DB2RATE4    0x87ec  12:8     0 1 1 2 1
mc_db_to_rate_14            14  DB2RATE4    0x87ec  20:16    0 1 1 2 1
mc_db_to_rate_15            15  DB2RATE4    0x87ec  28:24    0 1 1 2 1
mc_db_to_rate_16            16  DB2RATE5    0x87f0  4:0      0 1 1 2 1
mc_db_to_rate_17            17  DB2RATE5    0x87f0  12:8     0 1 1 2 1
mc_db_to_rate_18            18  DB2RATE5    0x87f0  20:16    0 1 1 2 1
mc_db_to_rate_19            19  DB2RATE5    0x87f0  28:24    0 1 1 2 1
mc_db_to_rate_20            20  DB2RATE6    0x87f4  4:0      0 1 1 2 1
mc_db_to_rate_21            21  DB2RATE6    0x87f4  12:8     0 1 1 2 1
mc_db_to_rate_22            22  DB2RATE6    0x87f4  20:16    0 1 1 2 1
mc_db_to_rate_23            23  DB2RATE6    0x87f4  28:24    0 1 1 2 1
mc_db_to_rate_24            24  DB2RATE7    0x87f8  4:0      0 1 1 2 1
mc_db_to_rate_25            25  DB2RATE7    0x87f8  12:8     0 1 1 2 1
mc_db_to_rate_26            26  DB2RATE7    0x87f8  20:16    0 1 1 2 1
mc_db_to_rate_27            27  DB2RATE7    0x87f8  28:24    0 1 1 2 1
mc_db_to_rate_28            28  DB2RATE8    0x87fc  4:0      0 1 1 2 1
mc_db_to_rate_29            29  DB2RATE8    0x87fc  12:8     0 1 1 2 1
mc_db_to_rate_30            30  DB2RATE8    0x87fc  20:16    0 1 1 2 1
mc_db_to_rate_31            31  DB2RATE8    0x87fc  28:24    0 1 1 2 1

#mc_key_cache_start           0  KEY_B       0x8800  31:0     0 1 1 0 1
#mc_key_cache_end             0  KEY_E       0x97fc  31:0     0 1 1 0 1

bb_enable_xr                 0  MODE        0xa200  4        0 1 1 0 1
bb_analog_version            1  MODE        0xa200  3        0 1 1 0 0
*bb_dyn_ofdm_cck_mode        0  MODE        0xa200  2        0 1 1 0 1
*bb_rf2ghz_mode              0  MODE        0xa200  1        0 1 1 0 1
*bb_cck_mode                 0  MODE        0xa200  0        0 1 1 0 1

bb_force_agc_clear           0  TST_2       0x9800  28       0 1 1 0 1
bb_bbb_obs_sel               0  TST_2       0x9800  22:19    0 1 1 0 1
bb_agc_obs_sel_3             0  TST_2       0x9800  18       0 1 1 0 1
*bb_slow_clk160              0  TST_2       0x9800  17       0 1 1 0 1
bb_rx2_is_rx5_inv            0  TST_2       0x9800  16       0 1 1 0 1
bb_enable_mini_obs           0  TST_2       0x9800  15       0 1 1 0 1
bb_alt_rfdata                0  TST_2       0x9800  14       0 1 1 0 1
bb_enable_rfsilent_bb        0  TST_2       0x9800  13       0 1 1 0 1
bb_even_chancor_dump         0  TST_2       0x9800  12       0 1 1 0 1
bb_enable_chancor_dump       0  TST_2       0x9800  11       0 1 1 0 1
bb_clkout_is_clk32           0  TST_2       0x9800  10       0 1 1 0 1
bb_cardbus_mode              0  TST_2       0x9800  9:8      0 1 1 0 1
bb_rfshift_select            0  TST_2       0x9800  6:5      0 1 1 0 0
bb_trig                      0  TST_2       0x9800  4        0 1 1 0 1
bb_trig_sel                0x7  TST_2       0x9800  2:0      0 1 1 0 1
*bb_short20                  0  TURBO       0x9804  1        0 1 1 1 1
*bb_turbo                    0  TURBO       0x9804  0        0 1 1 1 1
bb_manual_rfcntl_mode        0  TST_1       0x9808  31       0 1 1 2 0
bb_debugport_sel             0  TST_1       0x9808  30:29    0 1 1 2 0
bb_debugport_en              0  TST_1       0x9808  28       0 1 1 2 0
bb_disable_agc_to_a2         0  TST_1       0x9808  27       0 1 1 2 1
bb_clk_obs_delay             0  TST_1       0x9808  26:24    0 1 1 2 0
bb_debugport_in              0  TST_1       0x9808  23       0 1 1 2 0
bb_clk_obs_select            0  TST_1       0x9808  22:20    0 1 1 2 0
bb_enable_fft_dump           0  TST_1       0x9808  19       0 1 1 2 0
bb_agc_obs_sel               0  TST_1       0x9808  18:16    0 1 1 2 0
bb_reset_a2                  0  TST_1       0x9808  15       0 1 1 2 0
bb_disable_a2_warm_reset     0  TST_1       0x9808  14       0 1 1 2 0
bb_rx_obs_sel                0  TST_1       0x9808  13:10    0 1 1 2 0
bb_rx_src_is_tstadc          0  TST_1       0x9808  09       0 1 1 2 0
bb_tstadc_en                 0  TST_1       0x9808  08       0 1 1 2 0
bb_tx_src_alternate          0  TST_1       0x9808  07       0 1 1 2 0
bb_tx_obs_mux_sel            0  TST_1       0x9808  06:05    0 1 1 2 0
bb_tx_obs_sel                0  TST_1       0x9808  04:02    0 1 1 2 0
bb_tx_src_is_tstdac          0  TST_1       0x9808  01       0 1 1 2 0
bb_tstdac_en                 0  TST_1       0x9808  00       0 1 1 2 0
bb_use_predicted_slope       1  TIMING1     0x980c  31       0 1 1 2 0
bb_coarse_ppm_select         1  TIMING1     0x980c  30:29    0 1 1 2 0
bb_timing_leak_enable        0  TIMING1     0x980c  28       0 1 1 2 0
bb_enable_long_rescale       1  TIMING1     0x980c  27       0 1 1 2 0
bb_false_alarm             0x2  TIMING1     0x980c  26:25    0 1 1 2 0
bb_enable_channel_filter     1  TIMING1     0x980c  24       0 1 1 2 0
bb_pilot_wrap_threshold    0x8  TIMING1     0x980c  23:20    0 1 1 2 0
bb_pilot_power_threshold   0x2  TIMING1     0x980c  19:17    0 1 1 2 0
bb_timing_backoff          0x4  TIMING1     0x980c  16:13    0 1 1 2 0
bb_ste_to_long1             28  TIMING1     0x980c  12:7     0 1 1 2 0
bb_ste_thr                  25  TIMING1     0x980c  06:00    0 1 1 2 0
bb_traceback128              1  TIMING2     0x9810  30       0 1 1 2 0
bb_enable_weighting          1  TIMING2     0x9810  29       0 1 1 2 0
bb_enable_dc_offset_track    1  TIMING2     0x9810  28       0 1 1 2 0
bb_enable_dc_offset          1  TIMING2     0x9810  27       0 1 1 2 0
bb_dc_off_tim_const        0x5  TIMING2     0x9810  26:24    0 1 1 2 0
bb_dc_off_deltaf_thres      40  TIMING2     0x9810  22:16    0 1 1 2 0
bb_enable_offset_filter      1  TIMING2     0x9810  15       0 1 1 2 0
bb_enable_slope_filter       1  TIMING2     0x9810  14       0 1 1 2 0
bb_enable_magnitude_track    1  TIMING2     0x9810  13       0 1 1 2 0
bb_force_delta_phi_symbol    0  TIMING2     0x9810  12       0 1 1 2 0
bb_forced_delta_phi_symbol   0  TIMING2     0x9810  11:0     0 1 1 2 0
bb_delta_slope_coef_man  19973  TIMING3     0x9814  31:17    0 1 1 2 0
bb_delta_slope_coef_exp      4  TIMING3     0x9814  16:13    0 1 1 2 0
bb_enable_df_chanest         1  TIMING3     0x9814  12       0 1 1 2 0
bb_continuous_ppm_rescue     1  TIMING3     0x9814  11       0 1 1 2 0
bb_enable_fine_interp        1  TIMING3     0x9814  10       0 1 1 2 0
bb_enable_fine_ppm           1  TIMING3     0x9814  9        0 1 1 2 0
bb_enable_ppm_rescue         1  TIMING3     0x9814  8        0 1 1 2 0
bb_ppm_rescue_interval    0x6b  TIMING3     0x9814  07:00    0 1 1 2 0
#bb_rev_id                    0  BB_REV_ID   0x9818  7:0      0 0 1 0 1
bb_active                    0  ACTIVE      0x981c  0        0 1 1 2 1
*bb_tx_frame_to_a2_tx_on     5  RF_CTL1     0x9820  31:24    0 1 1 1 0
*bb_tx_frame_to_dac_on       4  RF_CTL1     0x9820  23:16    0 1 1 1 0
*bb_tx_frame_to_a2_rx_off    5  RF_CTL1     0x9820  15:8     0 1 1 1 0
*bb_tx_frame_to_adc_off      2  RF_CTL1     0x9820  7:0      0 1 1 1 0
*bb_tx_end_to_a2_tx_off      0  RF_CTL2     0x9824  31:24    0 1 1 1 0
*bb_tx_end_to_pa_off         0  RF_CTL2     0x9824  23:16    0 1 1 1 0
*bb_tx_frame_to_pa_on     0x0e  RF_CTL2     0x9824  15:8     0 1 1 1 0
*bb_tx_frame_to_tx_d_start 0x0e  RF_CTL2     0x9824  7:0      0 1 1 1 1
*bb_tx_end_to_adc_on      0x0a  RF_CTL3     0x9828  31:24    0 1 1 1 0
*bb_tx_end_to_a2_rx_on       2  RF_CTL3     0x9828  23:16    0 1 1 1 0
*bb_tx_end_to_xlna_on        2  RF_CTL3     0x9828  15:8     0 1 1 1 1
*bb_tx_end_to_dac_off        1  RF_CTL3     0x9828  7:0      0 1 1 1 0
bb_on_pwdAdc                 0  ADC_CTL     0x982c  31       0 1 1 2 0
bb_on_pwdDac                 0  ADC_CTL     0x982c  29       0 1 1 2 0
bb_on_daclpmode              0  ADC_CTL     0x982c  28       0 1 1 2 0
bb_on_inbufGain            0x2  ADC_CTL     0x982c  17:16    0 1 1 2 0
bb_off_pwdAdc                1  ADC_CTL     0x982c  15       0 1 1 2 0
bb_off_pwdDac                1  ADC_CTL     0x982c  13       0 1 1 2 0
bb_off_daclpmode             0  ADC_CTL     0x982c  12       0 1 1 2 0
bb_off_inbufGain           0x2  ADC_CTL     0x982c  1:0      0 1 1 2 0
#bb_adc_ser_load              0  ADC_SHIFT   0x9830  2        0 1 1 2 0
#bb_adc_ser_shift             0  ADC_SHIFT   0x9830  1        0 1 1 2 0
#bb_adc_ser_data              0  ADC_SHIFT   0x9830  0        0 1 1 2 0
*bb_tx_end_to_xpab_off       0  RF_CTL4     0x9834  31:24    0 1 1 1 1
*bb_tx_end_to_xpaa_off       0  RF_CTL4     0x9834  23:16    0 1 1 1 1
*bb_tx_frame_to_xpab_on   0x0e  RF_CTL4     0x9834  15:8     0 1 1 1 1
*bb_tx_frame_to_xpaa_on   0x0e  RF_CTL4     0x9834  7:0      0 1 1 1 1
*bb_enable_xpab              0  PA_CTL      0x9838  3        0 1 1 1 1
*bb_enable_xpaa              1  PA_CTL      0x9838  2        0 1 1 1 1
bb_xpab_active_high          1  PA_CTL      0x9838  1        0 1 1 1 1
bb_xpaa_active_high          1  PA_CTL      0x9838  0        0 1 1 1 1
bb_tstdac_constant_q     0x100  DAC_CONST   0x983c  17:9     0 1 1 2 0
bb_tstdac_constant_i     0x100  DAC_CONST   0x983c  8:0      0 1 1 2 0
bb_dummy_bit31               0  LOW_SNR     0x9840  31       0 1 1 2 0
bb_long_sc_thresh           32  LOW_SNR     0x9840  30:24    0 1 1 2 0
bb_ycok_max_low              6  LOW_SNR     0x9840  23:20    0 1 1 2 0
bb_firpwr_low              -96  LOW_SNR     0x9840  19:12    1 1 1 2 0
bb_firstep_low               5  LOW_SNR     0x9840  11:06    0 1 1 2 0
bb_relstep_low              -6  LOW_SNR     0x9840  05:00    1 1 1 2 0
bb_lbreset_advance        0x04  SETTLING    0x9844  29:26    0 1 1 1 0
bb_adcsat_thrh            0x37  SETTLING    0x9844  25:20    0 1 1 1 0
bb_adcsat_thrl            0x08  SETTLING    0x9844  19:14    0 1 1 1 0
*bb_switch_settling       0x2c  SETTLING    0x9844  13:7     0 1 1 1 1
*bb_agc_settling          0x1c  SETTLING    0x9844  6:0      0 1 1 1 1
bb_gain_force                0  GAIN        0x9848  23:23    0 1 1 1 0
bb_txrxRFmax              0x06  GAIN        0x9848  22:18    0 1 1 1 0
*bb_txrxatten             0x00  GAIN        0x9848  17:12    0 1 1 1 1
bb_max_bbgain             0x29  GAIN        0x9848  11:06    0 1 1 1 0
*bb_max_rfgain            0x30  GAIN        0x9848  05:00    0 1 1 1 0
bb_rfgain                  0x9  G_OFFSET    0x984c  31:25    0 1 1 2 0
bb_bbgain                 0x21  G_OFFSET    0x984c  24:18    0 1 1 2 0
bb_rxtx_flag                 0  G_OFFSET    0x984c  17:17    0 1 1 2 1
bb_offsetBHi              0x06  G_OFFSET    0x984c  16:12    0 1 1 2 0
bb_offsetBLo              0x02  G_OFFSET    0x984c  11:07    0 1 1 2 0
bb_offsetA                0x3c  G_OFFSET    0x984c  06:00    0 1 1 2 0
*bb_total_desired          -34  DESIRED_SZ  0x9850  27:20    1 1 1 1 0
bb_pga_coarse_ideal          8  DESIRED_SZ  0x9850  19:16    0 1 1 1 0
*bb_pga_desired_size       -76  DESIRED_SZ  0x9850  15:8     1 1 1 1 1
*bb_adc_desired_size       -32  DESIRED_SZ  0x9850  7:0      1 1 1 1 1
bb_pgacal_corr               0  ADC_STEP    0x9854  31:23    0 1 1 2 0
bb_mingain_desired           0  ADC_STEP    0x9854  22:19    0 1 1 2 0
bb_def_gain_correction    0x00  ADC_STEP    0x9854  18:12    0 1 1 2 0
bb_adcstep                0x85  ADC_STEP    0x9854  11:4     0 1 1 2 0
bb_adcsteplsb              0x9  ADC_STEP    0x9854  3:0      0 1 1 2 0
bb_m1count_max            0x1f  FIND_SIG    0x9858  31:26    0 1 1 1 0
*bb_firpwr                 -80  FIND_SIG    0x9858  25:18    1 1 1 1 0
*bb_firstep                  6  FIND_SIG    0x9858  17:12    0 1 1 1 0
bb_relpwr                  -12  FIND_SIG    0x9858  11:6     1 1 1 1 0
*bb_relstep                 -6  FIND_SIG    0x9858  5:0      1 1 1 1 0
bb_rssi_out_select           0  AGC_CTL1    0x985c  31:30    1 1 1 1 0
bb_quick_drop              -60  AGC_CTL1    0x985c  29:22    1 1 1 1 0
*bb_coarse_high            -18  AGC_CTL1    0x985c  21:15    1 1 1 1 0
*bb_coarse_low             -52  AGC_CTL1    0x985c  14:7     1 1 1 1 0
bb_coarsepwr_const         -34  AGC_CTL1    0x985c  6:0      1 1 1 1 0
bb_no_update_noisefloor      0  AGC_CTL2    0x9860  17       0 1 1 1 0
bb_no_ifgain_table_seed      0  AGC_CTL2    0x9860  16       0 1 1 1 0
bb_enable_noisefloor         1  AGC_CTL2    0x9860  15       0 1 1 1 0
bb_enable_pga_cal            0  AGC_CTL2    0x9860  14       0 1 1 1 0
bb_agc_update_table_seed     0  AGC_CTL2    0x9860  13       0 1 1 1 0
bb_use_table_seed            1  AGC_CTL2    0x9860  12       0 1 1 1 0
bb_CAL_enable                1  AGC_CTL2    0x9860  11       0 1 1 1 0
bb_leaky_bucket_enable       1  AGC_CTL2    0x9860  10       0 1 1 1 0
bb_ycok_max                0x4  AGC_CTL2    0x9860  9:6      0 1 1 1 0
*bb_min_num_gain_change    0x3  AGC_CTL2    0x9860  5:3      0 1 1 1 0
bb_rate_adjust_enable        0  AGC_CTL2    0x9860  2        0 1 1 1 0
bb_do_noisefloor             0  AGC_CTL2    0x9860  1        0 1 1 1 1
bb_do_calibrate              0  AGC_CTL2    0x9860  0        0 1 1 1 1
bb_minCCApwr                 0  CCA         0x9864  27:19    1 1 1 1 0
*bb_thresh62              0x1a  CCA         0x9864  18:12    0 1 1 1 1
bb_cca_count_maxC          0x7  CCA         0x9864  11:09    0 1 1 1 0
bb_maxCCApwr                 0  CCA         0x9864  08:00    1 1 1 1 0
*bb_m2_thres               127  SFCORR      0x9868  30:24    0 1 1 1 0
*bb_m1_thres               127  SFCORR      0x9868  23:17    0 1 1 1 0
bb_adcsat_icount          0x08  SFCORR      0x9868  16:11    0 1 1 1 0
bb_adcsat_thresh            12  SFCORR      0x9868  10:5     0 1 1 1 0
*bb_m2count_thr             31  SFCORR      0x9868  4:0      0 1 1 1 0
*bb_m2_thresh_low          127  SFCORR_LOW  0x986c  27:21    0 1 1 1 0
*bb_m1_thresh_low          127  SFCORR_LOW  0x986c  20:14    0 1 1 1 0
*bb_m2count_thr_low         63  SFCORR_LOW  0x986c  13:8     0 1 1 1 0
bb_m1count_max_low          64  SFCORR_LOW  0x986c  7:1      0 1 1 1 0
*bb_use_self_corr_low        0  SFCORR_LOW  0x986c  0        0 1 1 1 0
bb_sleep_ctl_en              1  SLEEP_CTL   0x9870  0        0 1 1 0 0
bb_f2_sleep_valid            1  SLEEP_CTL   0x9870  1        0 1 1 0 0
bb_clk_gate_enable           1  SLEEP_CTL   0x9870  2        0 1 1 0 0
bb_pd_enable                 1  SLEEP_CTL   0x9870  3        0 1 1 0 0
bb_bg_pd_enable              1  SLEEP_CTL   0x9870  4        0 1 1 0 0
bb_sleep_ctr_limit        0x80  SLEEP_LMT   0x9874  7:0      0 1 1 0 0
bb_sleep_ctr_scale           2  SLEEP_SCAL  0x9878  1:0      0 1 1 2 0
bb_dac_clk_select            3  SLEEP_SCAL  0x9878  3:2      0 1 1 2 0
bb_adc_clk_select            0  SLEEP_SCAL  0x9878  5:4      0 1 1 2 0
bb_mask_m27                  0  BIN_MASK1   0x9900  1:0      0 1 1 2 0
bb_mask_m26                  0  BIN_MASK1   0x9900  3:2      0 1 1 2 0
bb_mask_m25                  0  BIN_MASK1   0x9900  5:4      0 1 1 2 0
bb_mask_m24                  0  BIN_MASK1   0x9900  7:6      0 1 1 2 0
bb_mask_m23                  0  BIN_MASK1   0x9900  9:8      0 1 1 2 0
bb_mask_m22                  0  BIN_MASK1   0x9900  11:10    0 1 1 2 0
bb_mask_m21                  0  BIN_MASK1   0x9900  13:12    0 1 1 2 0
bb_mask_m20                  0  BIN_MASK1   0x9900  15:14    0 1 1 2 0
bb_mask_m19                  0  BIN_MASK1   0x9900  17:16    0 1 1 2 0
bb_mask_m18                  0  BIN_MASK1   0x9900  19:18    0 1 1 2 0
bb_mask_m17                  0  BIN_MASK1   0x9900  21:20    0 1 1 2 0
bb_mask_m16                  0  BIN_MASK1   0x9900  23:22    0 1 1 2 0
bb_mask_m15                  0  BIN_MASK1   0x9900  25:24    0 1 1 2 0
bb_mask_m14                  0  BIN_MASK1   0x9900  27:26    0 1 1 2 0
bb_mask_m13                  0  BIN_MASK1   0x9900  29:28    0 1 1 2 0
bb_mask_m12                  0  BIN_MASK1   0x9900  31:30    0 1 1 2 0
bb_mask_m11                  0  BIN_MASK2   0x9904  1:0      0 1 1 2 0
bb_mask_m10                  0  BIN_MASK2   0x9904  3:2      0 1 1 2 0
bb_mask_m09                  0  BIN_MASK2   0x9904  5:4      0 1 1 2 0
bb_mask_m08                  0  BIN_MASK2   0x9904  7:6      0 1 1 2 0
bb_mask_m07                  0  BIN_MASK2   0x9904  9:8      0 1 1 2 0
bb_mask_m06                  0  BIN_MASK2   0x9904  11:10    0 1 1 2 0
bb_mask_m05                  0  BIN_MASK2   0x9904  13:12    0 1 1 2 0
bb_mask_m04                  0  BIN_MASK2   0x9904  15:14    0 1 1 2 0
bb_mask_m03                  0  BIN_MASK2   0x9904  17:16    0 1 1 2 0
bb_mask_m02                  0  BIN_MASK2   0x9904  19:18    0 1 1 2 0
bb_mask_m01                  0  BIN_MASK2   0x9904  21:20    0 1 1 2 0
bb_mask_00                   0  BIN_MASK2   0x9904  23:22    0 1 1 2 0
bb_mask_01                   0  BIN_MASK2   0x9904  25:24    0 1 1 2 0
bb_mask_02                   0  BIN_MASK2   0x9904  27:26    0 1 1 2 0
bb_mask_03                   0  BIN_MASK2   0x9904  29:28    0 1 1 2 0
bb_mask_04                   0  BIN_MASK2   0x9904  31:30    0 1 1 2 0
bb_mask_05                   0  BIN_MASK3   0x9908  1:0      0 1 1 2 0
bb_mask_06                   0  BIN_MASK3   0x9908  3:2      0 1 1 2 0
bb_mask_07                   0  BIN_MASK3   0x9908  5:4      0 1 1 2 0
bb_mask_08                   0  BIN_MASK3   0x9908  7:6      0 1 1 2 0
bb_mask_09                   0  BIN_MASK3   0x9908  9:8      0 1 1 2 0
bb_mask_10                   0  BIN_MASK3   0x9908  11:10    0 1 1 2 0
bb_mask_11                   0  BIN_MASK3   0x9908  13:12    0 1 1 2 0
bb_mask_12                   0  BIN_MASK3   0x9908  15:14    0 1 1 2 0
bb_mask_13                   0  BIN_MASK3   0x9908  17:16    0 1 1 2 0
bb_mask_14                   0  BIN_MASK3   0x9908  19:18    0 1 1 2 0
bb_mask_15                   0  BIN_MASK3   0x9908  21:20    0 1 1 2 0
bb_mask_16                   0  BIN_MASK3   0x9908  23:22    0 1 1 2 0
bb_mask_17                   0  BIN_MASK3   0x9908  25:24    0 1 1 2 0
bb_mask_18                   0  BIN_MASK3   0x9908  27:26    0 1 1 2 0
bb_mask_19                   0  BIN_MASK3   0x9908  29:28    0 1 1 2 0
bb_mask_20                   0  BIN_MASK3   0x9908  31:30    0 1 1 2 0
bb_mask_21                   0  MASK_CTL    0x990c  1:0      0 1 1 2 0
bb_mask_22                   0  MASK_CTL    0x990c  3:2      0 1 1 2 0
bb_mask_23                   0  MASK_CTL    0x990c  5:4      0 1 1 2 0
bb_mask_24                   0  MASK_CTL    0x990c  7:6      0 1 1 2 0
bb_mask_25                   0  MASK_CTL    0x990c  9:8      0 1 1 2 0
bb_mask_26                   0  MASK_CTL    0x990c  11:10    0 1 1 2 0
bb_mask_27                   0  MASK_CTL    0x990c  13:12    0 1 1 2 0
bb_mask_select               0  MASK_CTL    0x990C  22:15    0 1 1 0 0
bb_enable_mask_ppm           1  MASK_CTL    0x990c  23       0 1 1 2 0
bb_mask_rate_cntl            0  MASK_CTL    0x990c  31:24    0 1 1 2 0
bb_dual_chain_ant_mode       1  ANT_CTL     0x9910  10       0 1 1 2 1
*bb_switch_table_idle        0  ANT_CTL     0x9910  9:4      0 1 1 2 1
bb_hitune5                   0  ANT_CTL     0x9910  3        0 1 1 2 1
bb_sectored_antenna          0  ANT_CTL     0x9910  2        0 1 1 2 1
bb_enable_txrx               1  ANT_CTL     0x9910  0        0 1 1 2 1
*bb_active_to_receive     2000  RX_DLY      0x9914  13:0     0 1 1 1 1
*bb_search_start_delay   0x190  SEARCH_DLY  0x9918  11:0     0 1 1 1 0
bb_max_rx_length          4095  MAX_RX_LEN  0x991c  11:0     0 1 1 2 1
bb_enable_spur_rssi          0  TIMING4     0x9920  31       0 1 1 2 1
bb_enable_spur_filter        0  TIMING4     0x9920  30       0 1 1 2 1
bb_enable_chan_mask          0  TIMING4     0x9920  29       0 1 1 2 1
bb_enable_pilot_mask         0  TIMING4     0x9920  28       0 1 1 2 1
bb_early_trigger_thr        40  TIMING4     0x9920  27:21    0 1 1 2 1
bb_use_pilot_track_df      0x8  TIMING4     0x9920  20:17    0 1 1 2 1
bb_do_iqcal                  0  TIMING4     0x9920  16       0 1 1 2 1
bb_iqcal_lg_count_max        0  TIMING4     0x9920  15:12    0 1 1 2 1
bb_iqcorr_enable             0  TIMING4     0x9920  11       0 1 1 2 1
bb_iqcorr_q_i_coff           0  TIMING4     0x9920  10:5     0 1 1 2 1
bb_iqcorr_q_q_coff           0  TIMING4     0x9920  4:0      0 1 1 2 1
bb_long_sc_thresh_hi_rssi   32  TIMING5     0x9924  29:23    0 1 1 1 1
bb_rssi_thr1a                5  TIMING5     0x9924  22:16    0 1 1 1 1
bb_enable_rssi_thr1a         1  TIMING5     0x9924  15       0 1 1 1 1
bb_cycpwr_thr3              10  TIMING5     0x9924  14:8     0 1 1 1 1
*bb_cycpwr_thr1              2  TIMING5     0x9924  7:1      0 1 1 1 1
bb_enable_cycpwr_thr1        1  TIMING5     0x9924  0        0 1 1 1 1
bb_phyonly_warm_reset_l      1  PHY_ONLY_W  0x9928  0        0 1 1 2 1
bb_en_low_freq_sleep         0  PHY_ONLY_C  0x992c  7        0 1 1 2 1
bb_static_rx_antenna         0  PHY_ONLY_C  0x992c  6        0 1 1 2 1
bb_rx_antenna_select         0  PHY_ONLY_C  0x992c  5        0 1 1 2 1
bb_static_tx_antenna         0  PHY_ONLY_C  0x992c  4        0 1 1 2 1
bb_tx_antenna_select         0  PHY_ONLY_C  0x992c  3        0 1 1 2 1
bb_generate_scrambler        1  PHY_ONLY_C  0x992c  2        0 1 1 2 1
bb_late_tx_signal_symbol     0  PHY_ONLY_C  0x992c  1        0 1 1 2 1
bb_rx_drain_rate             0  PHY_ONLY_C  0x992c  0        0 1 1 2 1
bb_probe_gainf               0  PAPD_PROBE  0x9930  31:25    0 0 1 2 1
bb_probe_frame_type          0  PAPD_PROBE  0x9930  24:23    0 0 1 2 1
bb_probe_chain_sel           0  PAPD_PROBE  0x9930  17       0 1 1 2 1
bb_probe_predist_en          0  PAPD_PROBE  0x9930  16       0 1 1 2 1
bb_probe_next_tx             0  PAPD_PROBE  0x9930  15       0 1 1 2 1
bb_probe_powertx          0x24  PAPD_PROBE  0x9930  14:9     0 1 1 2 1
bb_probe_comp_gain_adj       2  PAPD_PROBE  0x9930  8:6      0 1 1 2 1
bb_probe_bias_pcdac_table    1  PAPD_PROBE  0x9930  5:1      0 1 1 2 1
bb_short_high_par_probe      0  PAPD_PROBE  0x9930  0        0 1 1 2 1
bb_powertx_0              0x22  PAPD_RATE1  0x9934  5:0      0 1 1 2 1
bb_papredist_en0             0  PAPD_RATE1  0x9934  6        0 1 1 2 1
bb_powertx_1              0x20  PAPD_RATE1  0x9934  13:8     0 1 1 2 1
bb_papredist_en1             0  PAPD_RATE1  0x9934  14       0 1 1 2 1
bb_powertx_2              0x1f  PAPD_RATE1  0x9934  21:16    0 1 1 2 1
bb_papredist_en2             0  PAPD_RATE1  0x9934  22       0 1 1 2 1
bb_powertx_3              0x1e  PAPD_RATE1  0x9934  29:24    0 1 1 2 1
bb_papredist_en3             0  PAPD_RATE1  0x9934  30       0 1 1 2 1
bb_powertx_4              0x0d  PAPD_RATE2  0x9938  5:0      0 1 1 2 1
bb_papredist_en4             0  PAPD_RATE2  0x9938  6        0 1 1 2 1
bb_powertx_5              0x0c  PAPD_RATE2  0x9938  13:8     0 1 1 2 1
bb_papredist_en5             0  PAPD_RATE2  0x9938  14       0 1 1 2 1
bb_powertx_6              0x0b  PAPD_RATE2  0x9938  21:16    0 1 1 2 1
bb_papredist_en6             0  PAPD_RATE2  0x9938  22       0 1 1 2 1
bb_powertx_7              0x0a  PAPD_RATE2  0x9938  29:24    0 1 1 2 1
bb_papredist_en7             0  PAPD_RATE2  0x9938  30       0 1 1 2 1
bb_use_per_packet_powertx_max  0  PAPD_MAX    0x993c  6        0 1 1 2 1
bb_powertx_max            0x3f  PAPD_MAX    0x993c  5:0      0 1 1 2 1
bb_tx_end_to_read_gainf   0x04  RD_GF_DLY   0x9940  7:0      0 1 1 2 0
bb_en_err_rx_abort           1  FRAME_CTL   0x9944  31       0 1 1 1 0
bb_en_err_tx_underrun        1  FRAME_CTL   0x9944  30       0 1 1 1 0
bb_en_err_service            1  FRAME_CTL   0x9944  29       0 1 1 1 0
en_err_xr_miss_long          1  FRAME_CTL   0x9944  28       0 1 1 1 0
bb_en_err_length_illegal     1  FRAME_CTL   0x9944  27       0 1 1 1 1
bb_en_err_rate_illegal       1  FRAME_CTL   0x9944  26       0 1 1 1 0
bb_en_err_signal_parity      1  FRAME_CTL   0x9944  25       0 1 1 1 0
bb_en_err_tim_timeout        1  FRAME_CTL   0x9944  24       0 1 1 1 0
bb_en_err_tim_early_trig     1  FRAME_CTL   0x9944  23       0 1 1 1 0
bb_en_err_tim_long1          0  FRAME_CTL   0x9944  22       0 1 1 1 0
bb_en_err_long_sc_thr        1  FRAME_CTL   0x9944  21       0 1 1 1 0
en_err_ofdm_xcorr            0  FRAME_CTL   0x9944  20       0 1 1 1 0
en_err_xr_power_ratio        1  FRAME_CTL   0x9944  19       0 1 1 1 0
bb_short_high_par_norm       0  FRAME_CTL   0x9944  17       0 1 1 1 0
bb_prepend_chan_info         0  FRAME_CTL   0x9944  16       0 1 1 1 1
*bb_tx_end_adjust         0x10  FRAME_CTL   0x9944  15:8     0 1 1 1 0
*bb_tx_doublesamp_dac        0  FRAME_CTL   0x9944  7:6      0 1 1 1 0
*bb_tx_clip                  4  FRAME_CTL   0x9944  5:3      0 1 1 1 1
bb_scale_short               0  FRAME_CTL   0x9944  2        0 1 1 1 0
bb_long_medium_ratio_thr     9  TIMING6     0x9948  31:28    0 1 1 2 0
bb_ofdm_xcorr_thr_hi_rssi   20  TIMING6     0x9948  27:21    0 1 1 2 0
bb_ofdm_xcorr_thr            1  TIMING6     0x9948  20:15    0 1 1 2 0
bb_early_trig_thr_hi_rssi   50  TIMING6     0x9948  14:8     0 1 1 2 0
bb_hi_rssi_thresh           18  TIMING6     0x9948  7:0      0 1 1 2 0
bb_cck_pcdac_index_adjust    0  TXPWRADJ    0x994c  23:18    0 1 1 2 0
bb_xr_pcdac_index_adjust     0  TXPWRADJ    0x994c  17:12    0 1 1 2 0
bb_cck_gain_delta_adjust     0  TXPWRADJ    0x994c  11:6     0 1 1 2 0
bb_xr_gain_delta_adjust      0  TXPWRADJ    0x994c  5:0      0 1 1 2 0
bb_cf_phase_ramp_alpha1     37  PHASE_RAMP1 0x9950  24:17    0 1 1 2 1
bb_cf_phase_ramp_init1    -299  PHASE_RAMP1 0x9950  16:7     1 1 1 2 1
bb_cf_phase_ramp_bias1       7  PHASE_RAMP1 0x9950  6:1      0 1 1 2 1
bb_cf_phase_ramp_enable1     0  PHASE_RAMP1 0x9950  0        0 1 1 2 1
bb_radar_firpwr_thresh     -35  RADAR_0     0x9954  30:24    1 1 1 2 0
bb_radar_rssi_thresh        20  RADAR_0     0x9954  23:18    0 1 1 2 0
bb_pulse_height_thresh      14  RADAR_0     0x9954  17:12    0 1 1 2 0
bb_pulse_rssi_thresh         6  RADAR_0     0x9954  11:6     0 1 1 2 0
bb_pulse_in_band_thresh      4  RADAR_0     0x9954  5:1      0 1 1 2 0
bb_pulse_detect_enable       0  RADAR_0     0x9954  0        0 1 1 2 0
bb_pulse_relstep_thresh     31  RADAR_1     0x9958  12:8     0 1 1 2 0
bb_radar_length_max        255  RADAR_1     0x9958  7:0      0 1 1 2 0
bb_cf_phase_ramp_alpha0     37  PHASE_RAMP0 0x995c  24:17    0 1 1 2 1
bb_cf_phase_ramp_init0    -299  PHASE_RAMP0 0x995c  16:7     1 1 1 2 1
bb_cf_phase_ramp_bias0       7  PHASE_RAMP0 0x995c  6:1      0 1 1 2 1
bb_cf_phase_ramp_enable0     0  PHASE_RAMP0 0x995c  0        0 1 1 2 1
*bb_switch_table_r1x12    0x00  SWITCH_1    0x9960  29:24    0 1 1 1 1
*bb_switch_table_r1x2     0x00  SWITCH_1    0x9960  23:18    0 1 1 1 1
*bb_switch_table_r1x1     0x00  SWITCH_1    0x9960  17:12    0 1 1 1 1
*bb_switch_table_r1       0x01  SWITCH_1    0x9960  11:6     0 1 1 1 1
*bb_switch_table_t1       0x02  SWITCH_1    0x9960  5:0      0 1 1 1 1
*bb_switch_table_r2x12    0x00  SWITCH_2    0x9964  29:24    0 1 1 1 1
*bb_switch_table_r2x2     0x00  SWITCH_2    0x9964  23:18    0 1 1 1 1
*bb_switch_table_r2x1     0x00  SWITCH_2    0x9964  17:12    0 1 1 1 1
*bb_switch_table_r2       0x02  SWITCH_2    0x9964  11:6     0 1 1 1 1
*bb_switch_table_t2       0x01  SWITCH_2    0x9964  5:0      0 1 1 1 1         
bb_enable_minCCApwr_thr      1  CCA_CTRL_2  0x9968  9        0 1 1 2 0
bb_minCCApwr_thr           -50  CCA_CTRL_2  0x9968  8:0      1 1 1 2 0         

bb_enable_pwr_drop_err_cck   0  RESTART     0x9970  29       0 1 1 2 0         
bb_weak_rssi_vote_thr      100  RESTART     0x9970  28:22    0 1 1 2 0         
bb_en_ant_fast_div_m2flag    0  RESTART     0x9970  21       0 1 1 2 0         
bb_ant_fast_div_gc_limit     3  RESTART     0x9970  20:18    0 1 1 2 0         
bb_ofdm_cck_rssi_bias       -5  RESTART     0x9970  17:12    1 1 1 2 0         
bb_pwrdrop_lgfirpwr_delta   10  RESTART     0x9970  11:7     0 1 1 2 0         
bb_enable_pwr_drop_err       0  RESTART     0x9970  6        0 1 1 2 0         
bb_restart_lgfirpwr_delta   10  RESTART     0x9970  5:1      0 1 1 2 0         
bb_enable_restart            1  RESTART     0x9970  0        0 1 1 2 0         
bb_switch_table_rx12_a       0  SWTAB_A     0x9974  23:20    0 1 1 2 0         
bb_switch_table_rx2_a        0  SWTAB_A     0x9974  19:16    0 1 1 2 0         
bb_switch_table_rx1_a        0  SWTAB_A     0x9974  15:12    0 1 1 2 0         
bb_switch_table_r_a          0  SWTAB_A     0x9974  11:8     0 1 1 2 0         
bb_switch_table_t_a          0  SWTAB_A     0x9974  7:4      0 1 1 2 0         
bb_switch_table_idle_a       0  SWTAB_A     0x9974  3:0      0 1 1 2 0         
bb_fixed_scrambler_seed      1  SC_SEED     0x9978  6:0      0 1 1 2 0         
bb_rfbus_request             0  RFBUS_REQ   0x997c  0        0 1 1 2 0         
bb_pilot_mask_1            0x0  TIMING7     0x9980  31:0     0 1 1 2 0
bb_en_vit_spur_rssi          0  TIMING8     0x9984  28       0 1 1 2 0
bb_spur_rssi_thresh         40  TIMING8     0x9984  27:20    0 1 1 2 0
bb_pilot_mask_2            0x0  TIMING8     0x9984  19:0     0 1 1 2 0
bb_mask2_m27                 0  BIN_MASK2_1 0x9988  1:0      0 1 1 2 0
bb_mask2_m26                 0  BIN_MASK2_1 0x9988  3:2      0 1 1 2 0
bb_mask2_m25                 0  BIN_MASK2_1 0x9988  5:4      0 1 1 2 0
bb_mask2_m24                 0  BIN_MASK2_1 0x9988  7:6      0 1 1 2 0
bb_mask2_m23                 0  BIN_MASK2_1 0x9988  9:8      0 1 1 2 0
bb_mask2_m22                 0  BIN_MASK2_1 0x9988  11:10    0 1 1 2 0
bb_mask2_m21                 0  BIN_MASK2_1 0x9988  13:12    0 1 1 2 0
bb_mask2_m20                 0  BIN_MASK2_1 0x9988  15:14    0 1 1 2 0
bb_mask2_m19                 0  BIN_MASK2_1 0x9988  17:16    0 1 1 2 0
bb_mask2_m18                 0  BIN_MASK2_1 0x9988  19:18    0 1 1 2 0
bb_mask2_m17                 0  BIN_MASK2_1 0x9988  21:20    0 1 1 2 0
bb_mask2_m16                 0  BIN_MASK2_1 0x9988  23:22    0 1 1 2 0
bb_mask2_m15                 0  BIN_MASK2_1 0x9988  25:24    0 1 1 2 0
bb_mask2_m14                 0  BIN_MASK2_1 0x9988  27:26    0 1 1 2 0
bb_mask2_m13                 0  BIN_MASK2_1 0x9988  29:28    0 1 1 2 0
bb_mask2_m12                 0  BIN_MASK2_1 0x9988  31:30    0 1 1 2 0
bb_mask2_m11                 0  BIN_MASK2_2 0x998c  1:0      0 1 1 2 0
bb_mask2_m10                 0  BIN_MASK2_2 0x998c  3:2      0 1 1 2 0
bb_mask2_m09                 0  BIN_MASK2_2 0x998c  5:4      0 1 1 2 0
bb_mask2_m08                 0  BIN_MASK2_2 0x998c  7:6      0 1 1 2 0
bb_mask2_m07                 0  BIN_MASK2_2 0x998c  9:8      0 1 1 2 0
bb_mask2_m06                 0  BIN_MASK2_2 0x998c  11:10    0 1 1 2 0
bb_mask2_m05                 0  BIN_MASK2_2 0x998c  13:12    0 1 1 2 0
bb_mask2_m04                 0  BIN_MASK2_2 0x998c  15:14    0 1 1 2 0
bb_mask2_m03                 0  BIN_MASK2_2 0x998c  17:16    0 1 1 2 0
bb_mask2_m02                 0  BIN_MASK2_2 0x998c  19:18    0 1 1 2 0
bb_mask2_m01                 0  BIN_MASK2_2 0x998c  21:20    0 1 1 2 0
bb_mask2_00                  0  BIN_MASK2_2 0x998c  23:22    0 1 1 2 0
bb_mask2_01                  0  BIN_MASK2_2 0x998c  25:24    0 1 1 2 0
bb_mask2_02                  0  BIN_MASK2_2 0x998c  27:26    0 1 1 2 0
bb_mask2_03                  0  BIN_MASK2_2 0x998c  29:28    0 1 1 2 0
bb_mask2_04                  0  BIN_MASK2_2 0x998c  31:30    0 1 1 2 0
bb_mask2_05                  0  BIN_MASK2_3 0x9990  1:0      0 1 1 2 0
bb_mask2_06                  0  BIN_MASK2_3 0x9990  3:2      0 1 1 2 0
bb_mask2_07                  0  BIN_MASK2_3 0x9990  5:4      0 1 1 2 0
bb_mask2_08                  0  BIN_MASK2_3 0x9990  7:6      0 1 1 2 0
bb_mask2_09                  0  BIN_MASK2_3 0x9990  9:8      0 1 1 2 0
bb_mask2_10                  0  BIN_MASK2_3 0x9990  11:10    0 1 1 2 0
bb_mask2_11                  0  BIN_MASK2_3 0x9990  13:12    0 1 1 2 0
bb_mask2_12                  0  BIN_MASK2_3 0x9990  15:14    0 1 1 2 0
bb_mask2_13                  0  BIN_MASK2_3 0x9990  17:16    0 1 1 2 0
bb_mask2_14                  0  BIN_MASK2_3 0x9990  19:18    0 1 1 2 0
bb_mask2_15                  0  BIN_MASK2_3 0x9990  21:20    0 1 1 2 0
bb_mask2_16                  0  BIN_MASK2_3 0x9990  23:22    0 1 1 2 0
bb_mask2_17                  0  BIN_MASK2_3 0x9990  25:24    0 1 1 2 0
bb_mask2_18                  0  BIN_MASK2_3 0x9990  27:26    0 1 1 2 0
bb_mask2_19                  0  BIN_MASK2_3 0x9990  29:28    0 1 1 2 0
bb_mask2_20                  0  BIN_MASK2_3 0x9990  31:30    0 1 1 2 0
bb_mask2_21                  0  BIN_MASK2_4 0x9994  1:0      0 1 1 2 0
bb_mask2_22                  0  BIN_MASK2_4 0x9994  3:2      0 1 1 2 0
bb_mask2_23                  0  BIN_MASK2_4 0x9994  5:4      0 1 1 2 0
bb_mask2_24                  0  BIN_MASK2_4 0x9994  7:6      0 1 1 2 0
bb_mask2_25                  0  BIN_MASK2_4 0x9994  9:8      0 1 1 2 0
bb_mask2_26                  0  BIN_MASK2_4 0x9994  11:10    0 1 1 2 0
bb_mask2_27                  0  BIN_MASK2_4 0x9994  13:12    0 1 1 2 0
bb_chan_mask_1             0x0  TIMING9     0x9998  31:0     0 1 1 2 0
bb_chan_mask_2             0x0  TIMING10    0x999c  19:0     0 1 1 2 0
bb_spur_delta_phase        0x0  TIMING11    0x99a0  19:0     0 1 1 2 0
bb_spur_freq_sd            0x0  TIMING11    0x99a0  29:20    0 1 1 2 0
bb_use_spur_filt_in_agc    0x0  TIMING11    0x99a0  30       0 1 1 2 0
bb_use_spur_filt_in_scor   0x0  TIMING11    0x99a0  31       0 1 1 2 0
bb_rx_chain_mask           0x3  MULTCHN_EN  0x99a4  1:0      0 1 1 2 1
bb_reserved_0              0x0  MULTCHN_EN  0x99a4  3:2      0 1 1 2 0
bb_tx_chain_mask           0x3  MULTCHN_EN  0x99a4  5:4      0 1 1 2 1
bb_force_analog_gain_diff    0  MULTCHN_CTL 0x99a8  0        0 1 1 2 0
bb_forced_analog_gain_diff   0  MULTCHN_CTL 0x99a8  7:1      0 1 1 2 0
bb_sync_synthon              1  MULTCHN_CTL 0x99a8  8        0 1 1 2 0
bb_use_posedge_refclk        1  MULTCHN_CTL 0x99a8  9        0 1 1 2 0
bb_cf_short_sat          0x7FF  MULTCHN_CTL 0x99a8  20:10    0 1 1 2 0
bb_quickdrop_low             0  MULTCHN_GN  0x99ac  7:0      0 1 1 2 0
bb_enable_check_strong_ant   1  MULTCHN_GN  0x99ac  8        0 1 1 2 1
bb_ant_fast_div_bias        20  MULTCHN_GN  0x99ac  14:9     0 1 1 2 1
bb_use_static_txbf_cntl      0  MULTCHN_TXB 0x99b0  0        0 1 1 2 1
bb_static_txbf_enable        0  MULTCHN_TXB 0x99b0  1        0 1 1 2 1
bb_static_txbf_index         0  MULTCHN_TXB 0x99b0  4:2      0 1 1 2 1
bb_use_static_rx_coef_idx    0  MULTCHN_TXB 0x99b0  5        0 1 1 2 1
bb_static_rx_coeff_next_idx  0  MULTCHN_TXB 0x99b0  8:6      0 1 1 2 1
bb_use_static_chain_sel      0  MULTCHN_TXB 0x99b0  9        0 1 1 2 1
bb_static_chain_sel          0  MULTCHN_TXB 0x99b0  10       0 1 1 2 1
bb_eirp_limited              0  MULTCHN_TXB 0x99b0  11       0 1 1 2 1
bb_bf_weight_update          1  MULTCHN_TXB 0x99b0  12       0 1 1 2 1
bb_band_eirp                63  MULTCHN_TXB 0x99b0  18:13    0 1 1 2 0
bb_gain_adj_enable           0  MULTCHN_TXB 0x99b0  20:19    0 1 1 2 0
bb_gain_adj                  0  MULTCHN_TXB 0x99b0  23:21    0 1 1 2 0
bb_disable_txbf_ext_switch   1  MULTCHN_TXB 0x99b0  24       0 1 1 2 1
bb_disable_txbf_blna         1  MULTCHN_TXB 0x99b0  25       0 1 1 2 1
bb_pdiff_thres_5            15  PDIFF_THR_0 0x99b4  29:25    0 1 1 2 0
bb_pdiff_thres_4            13  PDIFF_THR_0 0x99b4  24:20    0 1 1 2 0
bb_pdiff_thres_3            10  PDIFF_THR_0 0x99b4  19:15    0 1 1 2 0
bb_pdiff_thres_2             3  PDIFF_THR_0 0x99b4  14:10    0 1 1 2 0
bb_pdiff_thres_1             1  PDIFF_THR_0 0x99b4  9:5      0 1 1 2 0
bb_pdiff_thres_0             0  PDIFF_THR_0 0x99b4  4:0      0 1 1 2 0
bb_pdiff_thres_11           23  PDIFF_THR_1 0x99b8  29:25    0 1 1 2 0
bb_pdiff_thres_10           22  PDIFF_THR_1 0x99b8  24:20    0 1 1 2 0
bb_pdiff_thres_9            21  PDIFF_THR_1 0x99b8  19:15    0 1 1 2 0
bb_pdiff_thres_8            20  PDIFF_THR_1 0x99b8  14:10    0 1 1 2 0
bb_pdiff_thres_7            19  PDIFF_THR_1 0x99b8  9:5      0 1 1 2 0
bb_pdiff_thres_6            17  PDIFF_THR_1 0x99b8  4:0      0 1 1 2 0
								   
bb_refclk_stable_dly_scale   3  M_SLEEP     0x99f0  3:2      0 1 1 2 0         
bb_refclk_pd_enable          0  M_SLEEP     0x99f0  1        0 1 1 2 0         
bb_use_short_delays          0  M_SLEEP     0x99f0  0        0 1 1 2 0         
bb_refclk_stable_dly      0xff  REFCLKDLY   0x99f4  7:0      0 1 1 2 0         
bb_rfshift3_fifth            1  REFCLKPD    0x99f8  4        0 1 1 2 0         
bb_rfshift3_forth            0  REFCLKPD    0x99f8  3        0 1 1 2 0
bb_rfshift3_third            1  REFCLKPD    0x99f8  2        0 1 1 2 0
bb_rfshift3_second           0  REFCLKPD    0x99f8  1        0 1 1 2 0         
bb_rfshift3_first            0  REFCLKPD    0x99f8  0        0 1 1 2 0         
								   
bb_a2_testout                0  A2_TST_OUT  0x9c00  31:0     0 0 1 2 0
bb_adc_dout_reg1             0  ADC_DOUT_1  0x9c04  31:0     0 0 1 2 0
bb_adc_dout_reg2             0  ADC_DOUT_2  0x9c08  10:0     0 0 1 2 0
bb_tx_crc                    0  TX_CRC      0x9c0c  15:0     0 0 1 2 0
bb_iqcal_pwr_meas_i          0  IQCAL_I     0x9c10  31:0     0 0 1 2 1
bb_iqcal_pwr_meas_q          0  IQCAL_Q     0x9c14  31:0     0 0 1 2 1
bb_iqcal_iq_corr_meas        0  IQCORR      0x9c18  31:0     0 0 1 2 1
bb_rssi                      0  RSSI        0x9c1c  7:0      0 0 1 2 1
bb_rfbus_grant               0  RFBUS_GNT   0x9c20  0        0 0 1 2 1
bb_tstadc_out_q              0  TSTADCQ     0x9c24  17:9     0 0 1 2 1
bb_tstadc_out_i              0  TSTADCI     0x9c24  8:0      0 0 1 2 1
bb_tstdac_out_q              0  TSTDACQ     0x9c28  17:9     0 0 1 2 1
bb_tstdac_out_i              0  TSTDACI     0x9c28  8:0      0 0 1 2 1
bb_ptat                      0  PTAT        0x9c2c  3:0      0 0 1 2 1
bb_illegal_tx_rate           0  ILTX_RATE   0x9c30  0        0 0 1 2 1
bb_power_with_spur_removed   0  SPUR_PWR    0x9c34  31:16    0 0 1 2 1
bb_spur_est_q                0  SPUR_PWR    0x9c34  15:8     1 0 1 2 1
bb_spur_est_i                0  SPUR_PWR    0x9c34  7:0      1 0 1 2 1
bb_rx_clear_pad              0  CHAN_STATUS 0x9c38  3        0 0 1 2 1
bb_rx_clear_mac              0  CHAN_STATUS 0x9c38  2        0 0 1 2 1
bb_rx_clear_raw              0  CHAN_STATUS 0x9c38  1        0 0 1 2 1
bb_bt_active                 0  CHAN_STATUS 0x9c38  0        0 0 1 2 1

bb_papd_i_00        0x10001000  PAPD_I_00   0xa000  31:0     0 1 0 2 1
bb_papd_i_01        0x10001000  PAPD_I_01   0xa004  31:0     0 1 0 2 1
bb_papd_i_02        0x10001000  PAPD_I_02   0xa008  31:0     0 1 0 2 1
bb_papd_i_03        0x10001000  PAPD_I_03   0xa00c  31:0     0 1 0 2 1
bb_papd_i_04        0x10001000  PAPD_I_04   0xa010  31:0     0 1 0 2 1
bb_papd_i_05        0x10001000  PAPD_I_05   0xa014  31:0     0 1 0 2 1
bb_papd_i_06        0x10001000  PAPD_I_06   0xa018  31:0     0 1 0 2 1
bb_papd_i_07        0x10001000  PAPD_I_07   0xa01c  31:0     0 1 0 2 1
bb_papd_i_08        0x10001000  PAPD_I_08   0xa020  31:0     0 1 0 2 1
bb_papd_i_09        0x10001000  PAPD_I_09   0xa024  31:0     0 1 0 2 1
bb_papd_i_10        0x10001000  PAPD_I_10   0xa028  31:0     0 1 0 2 1
bb_papd_i_11        0x10001000  PAPD_I_11   0xa02c  31:0     0 1 0 2 1
bb_papd_i_12        0x10001000  PAPD_I_12   0xa030  31:0     0 1 0 2 1
bb_papd_i_13        0x10001000  PAPD_I_13   0xa034  31:0     0 1 0 2 1
bb_papd_i_14        0x10001000  PAPD_I_14   0xa038  31:0     0 1 0 2 1
bb_papd_i_15        0x10001000  PAPD_I_15   0xa03c  31:0     0 1 0 2 1
bb_papd_i_16        0x10001000  PAPD_I_16   0xa040  31:0     0 1 0 2 1
bb_papd_i_17        0x10001000  PAPD_I_17   0xa044  31:0     0 1 0 2 1
bb_papd_i_18        0x10001000  PAPD_I_18   0xa048  31:0     0 1 0 2 1
bb_papd_i_19        0x10001000  PAPD_I_19   0xa04c  31:0     0 1 0 2 1
bb_papd_i_20        0x10001000  PAPD_I_20   0xa050  31:0     0 1 0 2 1
bb_papd_i_21        0x10001000  PAPD_I_21   0xa054  31:0     0 1 0 2 1
bb_papd_i_22        0x10001000  PAPD_I_22   0xa058  31:0     0 1 0 2 1
bb_papd_i_23        0x10001000  PAPD_I_23   0xa05c  31:0     0 1 0 2 1
bb_papd_i_24        0x10001000  PAPD_I_24   0xa060  31:0     0 1 0 2 1
bb_papd_i_25        0x10001000  PAPD_I_25   0xa064  31:0     0 1 0 2 1
bb_papd_i_26        0x10001000  PAPD_I_26   0xa068  31:0     0 1 0 2 1
bb_papd_i_27        0x10001000  PAPD_I_27   0xa06c  31:0     0 1 0 2 1
bb_papd_i_28        0x10001000  PAPD_I_28   0xa070  31:0     0 1 0 2 1
bb_papd_i_29        0x10001000  PAPD_I_29   0xa074  31:0     0 1 0 2 1
bb_papd_i_30        0x10001000  PAPD_I_30   0xa078  31:0     0 1 0 2 1
bb_papd_i_31        0x10001000  PAPD_I_31   0xa07c  31:0     0 1 0 2 1
bb_papd_i_32        0x10001000  PAPD_I_32   0xa080  31:0     0 1 0 2 1
bb_papd_i_33        0x10001000  PAPD_I_33   0xa084  31:0     0 1 0 2 1
bb_papd_i_34        0x10001000  PAPD_I_34   0xa088  31:0     0 1 0 2 1
bb_papd_i_35        0x10001000  PAPD_I_35   0xa08c  31:0     0 1 0 2 1
bb_papd_i_36        0x10001000  PAPD_I_36   0xa090  31:0     0 1 0 2 1
bb_papd_i_37        0x10001000  PAPD_I_37   0xa094  31:0     0 1 0 2 1
bb_papd_i_38        0x10001000  PAPD_I_38   0xa098  31:0     0 1 0 2 1
bb_papd_i_39        0x10001000  PAPD_I_39   0xa09c  31:0     0 1 0 2 1
bb_papd_i_40        0x10001000  PAPD_I_40   0xa0a0  31:0     0 1 0 2 1
bb_papd_i_41        0x10001000  PAPD_I_41   0xa0a4  31:0     0 1 0 2 1
bb_papd_i_42        0x10001000  PAPD_I_42   0xa0a8  31:0     0 1 0 2 1
bb_papd_i_43        0x10001000  PAPD_I_43   0xa0ac  31:0     0 1 0 2 1
bb_papd_i_44        0x10001000  PAPD_I_44   0xa0b0  31:0     0 1 0 2 1
bb_papd_i_45        0x10001000  PAPD_I_45   0xa0b4  31:0     0 1 0 2 1
bb_papd_i_46        0x10001000  PAPD_I_46   0xa0b8  31:0     0 1 0 2 1
bb_papd_i_47        0x10001000  PAPD_I_47   0xa0bc  31:0     0 1 0 2 1
bb_papd_i_48        0x10001000  PAPD_I_48   0xa0c0  31:0     0 1 0 2 1
bb_papd_i_49        0x10001000  PAPD_I_49   0xa0c4  31:0     0 1 0 2 1
bb_papd_i_50        0x10001000  PAPD_I_50   0xa0c8  31:0     0 1 0 2 1
bb_papd_i_51        0x10001000  PAPD_I_51   0xa0cc  31:0     0 1 0 2 1
bb_papd_i_52        0x10001000  PAPD_I_52   0xa0d0  31:0     0 1 0 2 1
bb_papd_i_53        0x10001000  PAPD_I_53   0xa0d4  31:0     0 1 0 2 1
bb_papd_i_54        0x10001000  PAPD_I_54   0xa0d8  31:0     0 1 0 2 1
bb_papd_i_55        0x10001000  PAPD_I_55   0xa0dc  31:0     0 1 0 2 1
bb_papd_i_56        0x10001000  PAPD_I_56   0xa0e0  31:0     0 1 0 2 1
bb_papd_i_57        0x10001000  PAPD_I_57   0xa0e4  31:0     0 1 0 2 1
bb_papd_i_58        0x10001000  PAPD_I_58   0xa0e8  31:0     0 1 0 2 1
bb_papd_i_59        0x10001000  PAPD_I_59   0xa0ec  31:0     0 1 0 2 1
bb_papd_i_60        0x10001000  PAPD_I_60   0xa0f0  31:0     0 1 0 2 1
bb_papd_i_61        0x10001000  PAPD_I_61   0xa0f4  31:0     0 1 0 2 1
bb_papd_i_62        0x10001000  PAPD_I_62   0xa0f8  31:0     0 1 0 2 1
bb_papd_i_63        0x10001000  PAPD_I_63   0xa0fc  31:0     0 1 0 2 1
bb_papd_i_64        0x10001000  PAPD_I_64   0xa100  31:0     0 1 0 2 1
bb_papd_i_65        0x10001000  PAPD_I_65   0xa104  31:0     0 1 0 2 1
bb_papd_i_66        0x10001000  PAPD_I_66   0xa108  31:0     0 1 0 2 1
bb_papd_i_67        0x10001000  PAPD_I_67   0xa10c  31:0     0 1 0 2 1
bb_papd_i_68        0x10001000  PAPD_I_68   0xa110  31:0     0 1 0 2 1
bb_papd_i_69        0x10001000  PAPD_I_69   0xa114  31:0     0 1 0 2 1
bb_papd_i_70        0x10001000  PAPD_I_70   0xa118  31:0     0 1 0 2 1
bb_papd_i_71        0x10001000  PAPD_I_71   0xa11c  31:0     0 1 0 2 1
bb_papd_i_72        0x10001000  PAPD_I_72   0xa120  31:0     0 1 0 2 1
bb_papd_i_73        0x10001000  PAPD_I_73   0xa124  31:0     0 1 0 2 1
bb_papd_i_74        0x10001000  PAPD_I_74   0xa128  31:0     0 1 0 2 1
bb_papd_i_75        0x10001000  PAPD_I_75   0xa12c  31:0     0 1 0 2 1
bb_papd_i_76        0x10001000  PAPD_I_76   0xa130  31:0     0 1 0 2 1
bb_papd_i_77        0x10001000  PAPD_I_77   0xa134  31:0     0 1 0 2 1
bb_papd_i_78        0x10001000  PAPD_I_78   0xa138  31:0     0 1 0 2 1
bb_papd_i_79        0x10001000  PAPD_I_79   0xa13c  31:0     0 1 0 2 1
bb_papd_i_80        0x10001000  PAPD_I_80   0xa140  31:0     0 1 0 2 1
bb_papd_i_81        0x10001000  PAPD_I_81   0xa144  31:0     0 1 0 2 1
bb_papd_i_82        0x10001000  PAPD_I_82   0xa148  31:0     0 1 0 2 1
bb_papd_i_83        0x10001000  PAPD_I_83   0xa14c  31:0     0 1 0 2 1
bb_papd_i_84        0x10001000  PAPD_I_84   0xa150  31:0     0 1 0 2 1
bb_papd_i_85        0x10001000  PAPD_I_85   0xa154  31:0     0 1 0 2 1
bb_papd_i_86        0x10001000  PAPD_I_86   0xa158  31:0     0 1 0 2 1
bb_papd_i_87        0x10001000  PAPD_I_87   0xa15c  31:0     0 1 0 2 1
bb_papd_i_88        0x10001000  PAPD_I_88   0xa160  31:0     0 1 0 2 1
bb_papd_i_89        0x10001000  PAPD_I_89   0xa164  31:0     0 1 0 2 1
bb_papd_i_90        0x10001000  PAPD_I_90   0xa168  31:0     0 1 0 2 1
bb_papd_i_91        0x10001000  PAPD_I_91   0xa16c  31:0     0 1 0 2 1

bb_pcdac_0                0x10  BB_PCDAC0   0xa180  6:0      0 1 0 2 1
bb_pcdac_1                0x10  BB_PCDAC0   0xa180  22:16    0 1 0 2 1
bb_pcdac_2                0x10  BB_PCDAC1   0xa184  6:0      0 1 0 2 1
bb_pcdac_3                0x10  BB_PCDAC1   0xa184  22:16    0 1 0 2 1
bb_pcdac_4                0x10  BB_PCDAC2   0xa188  6:0      0 1 0 2 1
bb_pcdac_5                0x10  BB_PCDAC2   0xa188  22:16    0 1 0 2 1
bb_pcdac_6                0x10  BB_PCDAC3   0xa18c  6:0      0 1 0 2 1
bb_pcdac_7                0x10  BB_PCDAC3   0xa18c  22:16    0 1 0 2 1
bb_pcdac_8                0x10  BB_PCDAC4   0xa190  6:0      0 1 0 2 1
bb_pcdac_9                0x10  BB_PCDAC4   0xa190  22:16    0 1 0 2 1
bb_pcdac_10               0x10  BB_PCDAC5   0xa194  6:0      0 1 0 2 1
bb_pcdac_11               0x10  BB_PCDAC5   0xa194  22:16    0 1 0 2 1
bb_pcdac_12               0x10  BB_PCDAC6   0xa198  6:0      0 1 0 2 1
bb_pcdac_13               0x10  BB_PCDAC6   0xa198  22:16    0 1 0 2 1
bb_pcdac_14               0x10  BB_PCDAC7   0xa19c  6:0      0 1 0 2 1
bb_pcdac_15               0x10  BB_PCDAC7   0xa19c  22:16    0 1 0 2 1
bb_pcdac_16               0x10  BB_PCDAC8   0xa1a0  6:0      0 1 0 2 1
bb_pcdac_17               0x10  BB_PCDAC8   0xa1a0  22:16    0 1 0 2 1
bb_pcdac_18               0x10  BB_PCDAC9   0xa1a4  6:0      0 1 0 2 1
bb_pcdac_19               0x10  BB_PCDAC9   0xa1a4  22:16    0 1 0 2 1
bb_pcdac_20               0x10  BB_PCDAC10  0xa1a8  6:0      0 1 0 2 1
bb_pcdac_21               0x10  BB_PCDAC10  0xa1a8  22:16    0 1 0 2 1
bb_pcdac_22               0x10  BB_PCDAC11  0xa1ac  6:0      0 1 0 2 1
bb_pcdac_23               0x10  BB_PCDAC11  0xa1ac  22:16    0 1 0 2 1
bb_pcdac_24               0x10  BB_PCDAC12  0xa1b0  6:0      0 1 0 2 1
bb_pcdac_25               0x10  BB_PCDAC12  0xa1b0  22:16    0 1 0 2 1
bb_pcdac_26               0x10  BB_PCDAC13  0xa1b4  6:0      0 1 0 2 1
bb_pcdac_27               0x10  BB_PCDAC13  0xa1b4  22:16    0 1 0 2 1
bb_pcdac_28               0x10  BB_PCDAC14  0xa1b8  6:0      0 1 0 2 1
bb_pcdac_29               0x10  BB_PCDAC14  0xa1b8  22:16    0 1 0 2 1
bb_pcdac_30               0x10  BB_PCDAC15  0xa1bc  6:0      0 1 0 2 1
bb_pcdac_31               0x10  BB_PCDAC15  0xa1bc  22:16    0 1 0 2 1
bb_pcdac_32               0x10  BB_PCDAC16  0xa1c0  6:0      0 1 0 2 1
bb_pcdac_33               0x10  BB_PCDAC16  0xa1c0  22:16    0 1 0 2 1
bb_pcdac_34               0x10  BB_PCDAC17  0xa1c4  6:0      0 1 0 2 1
bb_pcdac_35               0x10  BB_PCDAC17  0xa1c4  22:16    0 1 0 2 1
bb_pcdac_36               0x10  BB_PCDAC18  0xa1c8  6:0      0 1 0 2 1
bb_pcdac_37               0x10  BB_PCDAC18  0xa1c8  22:16    0 1 0 2 1
bb_pcdac_38               0x10  BB_PCDAC19  0xa1cc  6:0      0 1 0 2 1
bb_pcdac_39               0x10  BB_PCDAC19  0xa1cc  22:16    0 1 0 2 1
bb_pcdac_40               0x10  BB_PCDAC20  0xa1d0  6:0      0 1 0 2 1
bb_pcdac_41               0x10  BB_PCDAC20  0xa1d0  22:16    0 1 0 2 1
bb_pcdac_42               0x10  BB_PCDAC21  0xa1d4  6:0      0 1 0 2 1
bb_pcdac_43               0x10  BB_PCDAC21  0xa1d4  22:16    0 1 0 2 1
bb_pcdac_44               0x10  BB_PCDAC22  0xa1d8  6:0      0 1 0 2 1
bb_pcdac_45               0x10  BB_PCDAC22  0xa1d8  22:16    0 1 0 2 1
bb_pcdac_46               0x10  BB_PCDAC23  0xa1dc  6:0      0 1 0 2 1
bb_pcdac_47               0x10  BB_PCDAC23  0xa1dc  22:16    0 1 0 2 1
bb_pcdac_48               0x10  BB_PCDAC24  0xa1e0  6:0      0 1 0 2 1
bb_pcdac_49               0x10  BB_PCDAC24  0xa1e0  22:16    0 1 0 2 1
bb_pcdac_50               0x10  BB_PCDAC25  0xa1e4  6:0      0 1 0 2 1
bb_pcdac_51               0x10  BB_PCDAC25  0xa1e4  22:16    0 1 0 2 1
bb_pcdac_52               0x10  BB_PCDAC26  0xa1e8  6:0      0 1 0 2 1
bb_pcdac_53               0x10  BB_PCDAC26  0xa1e8  22:16    0 1 0 2 1
bb_pcdac_54               0x10  BB_PCDAC27  0xa1ec  6:0      0 1 0 2 1
bb_pcdac_55               0x10  BB_PCDAC27  0xa1ec  22:16    0 1 0 2 1
bb_pcdac_56               0x10  BB_PCDAC28  0xa1f0  6:0      0 1 0 2 1
bb_pcdac_57               0x10  BB_PCDAC28  0xa1f0  22:16    0 1 0 2 1
bb_pcdac_58               0x10  BB_PCDAC29  0xa1f4  6:0      0 1 0 2 1
bb_pcdac_59               0x10  BB_PCDAC29  0xa1f4  22:16    0 1 0 2 1
bb_pcdac_60               0x10  BB_PCDAC30  0xa1f8  6:0      0 1 0 2 1
bb_pcdac_61               0x10  BB_PCDAC30  0xa1f8  22:16    0 1 0 2 1
bb_pcdac_62               0x10  BB_PCDAC31  0xa1fc  6:0      0 1 0 2 1
bb_pcdac_63               0x10  BB_PCDAC31  0xa1fc  22:16    0 1 0 2 1

bb_allow_1mbps_short      0     CCK_TX_CTRL  0xa204  5       0 1 1 1 0
bb_txfir_japan_cck        0     CCK_TX_CTRL  0xa204  4       0 1 1 1 0
*bb_tx_dac_scale_cck      0     CCK_TX_CTRL  0xa204  3:2     0 1 1 1 1
bb_use_scrambler_seed     0     CCK_TX_CTRL  0xa204  1       0 1 1 1 0
bb_disable_scrambler      0     CCK_TX_CTRL  0xa204  0       0 1 1 1 1

bb_enable_barker_two_phase   1  CCK_DETECT   0xa208  31      0 1 1 1 0
bb_drop_rfgain_2ghz          1  CCK_DETECT   0xa208  30      0 1 1 1 0
bb_bsw_first_2ghz            0  CCK_DETECT   0xa208  29      0 1 1 1 0
*bb_rfgain_low_2ghz         45  CCK_DETECT   0xa208  28:23   0 1 1 1 0
bb_use_dc_est_during_srch    0  CCK_DETECT   0xa208  22      0 1 1 1 0
bb_delay_start_sync_cck      1  CCK_DETECT   0xa208  21      0 1 1 1 0
bb_enable_fine_dc_cck        1  CCK_DETECT   0xa208  20      0 1 1 1 0
bb_cyc256_fine_dc_est_cck    1  CCK_DETECT   0xa208  19      0 1 1 1 0
bb_enable_coarse_dc_cck      1  CCK_DETECT   0xa208  18      0 1 1 1 0
bb_cyc64_coarse_dc_est_cck   1  CCK_DETECT   0xa208  17      0 1 1 1 0
bb_cyc32_coarse_dc_est_cck   0  CCK_DETECT   0xa208  16      0 1 1 1 0
bb_lb_rx_enable_cck          0  CCK_DETECT   0xa208  15      0 1 1 1 0
bb_lb_alpha_128_cck          1  CCK_DETECT   0xa208  14      0 1 1 1 0
bb_enable_ant_fast_div       0  CCK_DETECT   0xa208  13      0 1 1 1 0
bb_ant_switch_time          30  CCK_DETECT   0xa208  12:6    0 1 1 1 0
bb_weak_sig_thr_cck          8  CCK_DETECT   0xa208  5:0     0 1 1 1 0
bb_rfgain5_2ghz           0x19  GAIN_2GHZ    0xa20c  30:26   0 1 1 1 0
bb_blna_switch_2ghz          0  GAIN_2GHZ    0xa20c  25      0 1 1 1 0
bb_bsw_switch_2ghz           0  GAIN_2GHZ    0xa20c  24      0 1 1 1 0
*bb_rxtx_margin_2ghz        11  GAIN_2GHZ    0xa20c  23:18   0 1 1 1 1
*bb_blna_margin_2ghz         0  GAIN_2GHZ    0xa20c  17:14   0 1 1 1 0
bb_bsw_margin_2ghz           0  GAIN_2GHZ    0xa20c  13:10   0 1 1 1 0
*bb_blnaatten_db_2ghz       11  GAIN_2GHZ    0xa20c  9:5     0 1 1 1 0 
bb_bswatten_db_2ghz          0  GAIN_2GHZ    0xa20c  4:0     0 1 1 1 0
bb_recon_1ms_step            4  CCK_RXCTRL1 0xa210  23:21    0 1 1 2 0
bb_max_bal_short             0  CCK_RXCTRL1 0xa210  20:16    0 1 1 2 0
bb_max_bal_long             12  CCK_RXCTRL1 0xa210  15:11    0 1 1 2 0
bb_coarse_tim_n_sync         3  CCK_RXCTRL1 0xa210  10:8     0 1 1 2 0
bb_coarse_tim_threshold      6  CCK_RXCTRL1 0xa210  7:3      0 1 1 2 0
bb_coarse_tim_threshold_2    3  CCK_RXCTRL1 0xa210  2:0      0 1 1 2 0
bb_freq_est_scaling_period   0  CCK_RXCTRL2 0xa214  25:22    0 1 1 2 0
bb_freq_track_update_period 8  CCK_RXCTRL2 0xa214  21:17    0 1 1 2 0
bb_coarse_tim_threshold_3    6  CCK_RXCTRL2 0xa214  16:12    0 1 1 2 0
bb_channel_avg_long         48  CCK_RXCTRL2 0xa214  11:6     0 1 1 2 0
bb_freq_est_n_avg_long      16  CCK_RXCTRL2 0xa214  5:0      0 1 1 2 0
bb_timer_n_sfd             156  CCK_RXCTRL3 0xa218  23:16    0 1 1 2 0
bb_tim_adjust_freq_cck      64  CCK_RXCTRL3 0xa218  15:8     0 1 1 2 0
bb_tim_adjust_freq_dpsk     96  CCK_RXCTRL3 0xa218  7:0      0 1 1 2 0
bb_chan_ave_short           12  CCK_RXCTRL4 0xa21c  30:25    0 1 1 2 0
bb_freq_est_n_avg_short     16  CCK_RXCTRL4 0xa21c  24:19    0 1 1 2 0
bb_short_preamble            0  CCK_RXCTRL4 0xa21c  18       0 1 1 2 0
bb_dynamic_pream_sel         1  CCK_RXCTRL4 0xa21c  17       0 1 1 2 0
bb_force_unlocked_clocks     1  CCK_RXCTRL4 0xa21c  16       0 1 1 2 0
bb_tim_adjust_timer_exp   2048  CCK_RXCTRL4 0xa21c  15:4     0 1 1 2 0
bb_timer_n_sync             10  CCK_RXCTRL4 0xa21c  3:0      0 1 1 2 0
bb_loop_coef_cck_c2         12  CCK_RXCTRL5 0xa220  26:21    0 1 1 2 0
bb_loop_coef_cck_c1          8  CCK_RXCTRL5 0xa220  20:16    0 1 1 2 0
bb_loop_coef_dpsk_c2         12  CCK_RXCTRL5 0xa220  15:10    0 1 1 2 0
bb_loop_coef_dpsk_c1_head    6  CCK_RXCTRL5 0xa220  9:5      0 1 1 2 0
bb_loop_coef_dpsk_c1_data    6  CCK_RXCTRL5 0xa220  4:0      0 1 1 2 0
bb_map_1s_to_2s              1  CCK_RXCTRL6 0xa224  10       0 1 1 2 0
bb_sync_start_delay          0  CCK_RXCTRL6 0xa224  9:0      0 1 1 2 0
bb_firstep_count_lgmax       0  DAG_CTRLCCK 0xa228  27:24    1 1 1 0 0
bb_firstep_2                 0  DAG_CTRLCCK 0xa228  23:18    1 1 1 0 0
bb_enable_firstep_sel        0  DAG_CTRLCCK 0xa228  17       1 1 1 0 0
bb_barker_rssi_thr           2  DAG_CTRLCCK 0xa228  16:10    1 1 1 0 0
bb_enable_barker_rssi_thr    0  DAG_CTRLCCK 0xa228  9        1 1 1 0 0
bb_dagc_target_pwr_cck     -38  DAG_CTRLCCK 0xa228  8:1      1 1 1 2 0
bb_enable_dagc_cck           1  DAG_CTRLCCK 0xa228  0        0 1 1 2 0
bb_force_txsm_clken          0  FRC_CLK_CCK 0xa22c  5        0 1 1 2 0
bb_force_rx_always           0  FRC_CLK_CCK 0xa22c  4        0 1 1 2 0
bb_force_rx_enable3          0  FRC_CLK_CCK 0xa22c  3        0 1 1 2 0
bb_force_rx_enable2          0  FRC_CLK_CCK 0xa22c  2        0 1 1 2 0
bb_force_rx_enable1          0  FRC_CLK_CCK 0xa22c  1        0 1 1 2 0
bb_force_rx_enable0          0  FRC_CLK_CCK 0xa22c  0        0 1 1 2 0

*bb_ofdm_xr_rx_clear_delay   0  RXCLR_DLY   0xa230  9:0      0 1 1 1 0
bb_powertx_2s               32  PWRTX3      0xa234  29:24    0 1 1 2 0
bb_powertx_2l               32  PWRTX3      0xa234  21:16    0 1 1 2 0
bb_papredist_en_xr           0  PWRTX3      0xa234  14       0 1 1 2 0
bb_powertx_xr               32  PWRTX3      0xa234  13:8     0 1 1 2 0
bb_powertx_1l               32  PWRTX3      0xa234  5:0      0 1 1 2 0
bb_powertx_11s              32  PWRTX4      0xa238  29:24    0 1 1 2 0
bb_powertx_11l              32  PWRTX4      0xa238  21:16    0 1 1 2 0
bb_powertx_55s              32  PWRTX4      0xa238  13:8     0 1 1 2 0
bb_powertx_55l              32  PWRTX4      0xa238  5:0      0 1 1 2 0
bb_clip_value_xr             9  MSS_XR      0xa23c  30:25    0 1 1 2 0
bb_enable_dc_off_xr          1  MSS_XR      0xa23c  24       0 1 1 2 0
bb_target_lgpwr_xr        -111  MSS_XR      0xa23c  23:15    1 1 1 2 0
bb_medium_scrm_seq_xr   0x09af  MSS_XR      0xa23c  14:0     0 1 1 2 0
bb_mult_peak_sum_thr_xr    225  HDRDET_XR   0xa240  31:22    0 1 1 2 0
bb_mult_peak_thr_xr          9  HDRDET_XR   0xa240  21:16    0 1 1 2 0
bb_sing_peak_thr2_xr        10  HDRDET_XR   0xa240  15:8     0 1 1 2 0
bb_sing_peak_thr1_xr        32  HDRDET_XR   0xa240  7:0      0 1 1 2 0
bb_ofdm_xr_rssi_bias         0  CHPDET_XR   0xa244  25:20    1 1 1 2 0
bb_snd_hdr_srch_count_xr    30  CHPDET_XR   0xa244  19:10    1 1 1 2 0
bb_snd_hdr_wait_count_xr   950  CHPDET_XR   0xa244  9:0      1 1 1 2 0
bb_panic_rst_idle_lim   0x0fff  PANICRST    0xa248  31:16    1 1 1 2 0
bb_panic_rst_non_lim    0x0fff  PANICRST    0xa248  15:2     1 1 1 2 0
bb_en_panic_rst_idle         0  PANICRST    0xa248  1        1 1 1 2 0
bb_en_panic_rst_non          0  PANICRST    0xa248  0        1 1 1 2 0
bb_force_fast_adc_clk        0  FASTADC     0xa24c  0        1 1 1 2 0
bb_enable_iqcorr_cck         0  IQCORR_CCK  0xa250  11       1 1 1 2 0
bb_iqcorr_q_i_coff_cck       0  IQCORR_CCK  0xa250  10:5     1 1 1 2 0
bb_iqcorr_q_q_coff_cck       0  IQCORR_CCK  0xa250  4:0      1 1 1 2 0
bb_force_rxclear_high        0  BLUETOOTH   0xa254  4        1 1 1 2 0
bb_force_rxclear_low         0  BLUETOOTH   0xa254  3        1 1 1 2 0
bb_rxclear_out_active_lvl    0  BLUETOOTH   0xa254  2        1 1 1 2 0
bb_in_active_level           0  BLUETOOTH   0xa254  1        1 1 1 2 0
bb_in_enable                 0  BLUETOOTH   0xa254  0        1 1 1 2 0

bb_bbgain_tab_0          0x000  BB_TAB_0    0x9b00  7:0      0 1 0 2 0
bb_bbgain_tab_1          0x001  BB_TAB_1    0x9b04  7:0      0 1 0 2 0
bb_bbgain_tab_2          0x002  BB_TAB_2    0x9b08  7:0      0 1 0 2 0
bb_bbgain_tab_3          0x003  BB_TAB_3    0x9b0c  7:0      0 1 0 2 0
bb_bbgain_tab_4          0x004  BB_TAB_4    0x9b10  7:0      0 1 0 2 0
bb_bbgain_tab_5          0x005  BB_TAB_5    0x9b14  7:0      0 1 0 2 0
bb_bbgain_tab_6          0x008  BB_TAB_6    0x9b18  7:0      0 1 0 2 0
bb_bbgain_tab_7          0x009  BB_TAB_7    0x9b1c  7:0      0 1 0 2 0
bb_bbgain_tab_8          0x00a  BB_TAB_8    0x9b20  7:0      0 1 0 2 0
bb_bbgain_tab_9          0x00b  BB_TAB_9    0x9b24  7:0      0 1 0 2 0
bb_bbgain_tab_10         0x00c  BB_TAB_10   0x9b28  7:0      0 1 0 2 0
bb_bbgain_tab_11         0x00d  BB_TAB_11   0x9b2c  7:0      0 1 0 2 0
bb_bbgain_tab_12         0x010  BB_TAB_12   0x9b30  7:0      0 1 0 2 0
bb_bbgain_tab_13         0x011  BB_TAB_13   0x9b34  7:0      0 1 0 2 0
bb_bbgain_tab_14         0x012  BB_TAB_14   0x9b38  7:0      0 1 0 2 0
bb_bbgain_tab_15         0x013  BB_TAB_15   0x9b3c  7:0      0 1 0 2 0
bb_bbgain_tab_16         0x014  BB_TAB_16   0x9b40  7:0      0 1 0 2 0
bb_bbgain_tab_17         0x015  BB_TAB_17   0x9b44  7:0      0 1 0 2 0
bb_bbgain_tab_18         0x018  BB_TAB_18   0x9b48  7:0      0 1 0 2 0
bb_bbgain_tab_19         0x019  BB_TAB_19   0x9b4c  7:0      0 1 0 2 0
bb_bbgain_tab_20         0x01a  BB_TAB_20   0x9b50  7:0      0 1 0 2 0
bb_bbgain_tab_21         0x01b  BB_TAB_21   0x9b54  7:0      0 1 0 2 0
bb_bbgain_tab_22         0x01c  BB_TAB_22   0x9b58  7:0      0 1 0 2 0
bb_bbgain_tab_23         0x01d  BB_TAB_23   0x9b5c  7:0      0 1 0 2 0
bb_bbgain_tab_24         0x020  BB_TAB_24   0x9b60  7:0      0 1 0 2 0
bb_bbgain_tab_25         0x021  BB_TAB_25   0x9b64  7:0      0 1 0 2 0
bb_bbgain_tab_26         0x022  BB_TAB_26   0x9b68  7:0      0 1 0 2 0
bb_bbgain_tab_27         0x023  BB_TAB_27   0x9b6c  7:0      0 1 0 2 0
bb_bbgain_tab_28         0x024  BB_TAB_28   0x9b70  7:0      0 1 0 2 0
bb_bbgain_tab_29         0x025  BB_TAB_29   0x9b74  7:0      0 1 0 2 0
bb_bbgain_tab_30         0x028  BB_TAB_30   0x9b78  7:0      0 1 0 2 0
bb_bbgain_tab_31         0x029  BB_TAB_31   0x9b7c  7:0      0 1 0 2 0
bb_bbgain_tab_32         0x02a  BB_TAB_32   0x9b80  7:0      0 1 0 2 0
bb_bbgain_tab_33         0x02b  BB_TAB_33   0x9b84  7:0      0 1 0 2 0
bb_bbgain_tab_34         0x02c  BB_TAB_34   0x9b88  7:0      0 1 0 2 0
bb_bbgain_tab_35         0x02d  BB_TAB_35   0x9b8c  7:0      0 1 0 2 0
bb_bbgain_tab_36         0x030  BB_TAB_36   0x9b90  7:0      0 1 0 2 0
bb_bbgain_tab_37         0x031  BB_TAB_37   0x9b94  7:0      0 1 0 2 0
bb_bbgain_tab_38         0x032  BB_TAB_38   0x9b98  7:0      0 1 0 2 0
bb_bbgain_tab_39         0x033  BB_TAB_39   0x9b9c  7:0      0 1 0 2 0
bb_bbgain_tab_40         0x034  BB_TAB_40   0x9ba0  7:0      0 1 0 2 0
bb_bbgain_tab_41         0x035  BB_TAB_41   0x9ba4  7:0      0 1 0 2 0
bb_bbgain_tab_42         0x035  BB_TAB_42   0x9ba8  7:0      0 1 0 2 0
bb_bbgain_tab_43         0x035  BB_TAB_43   0x9bac  7:0      0 1 0 2 0
bb_bbgain_tab_44         0x035  BB_TAB_44   0x9bb0  7:0      0 1 0 2 0
bb_bbgain_tab_45         0x035  BB_TAB_45   0x9bb4  7:0      0 1 0 2 0
bb_bbgain_tab_46         0x035  BB_TAB_46   0x9bb8  7:0      0 1 0 2 0
bb_bbgain_tab_47         0x035  BB_TAB_47   0x9bbc  7:0      0 1 0 2 0
bb_bbgain_tab_48         0x035  BB_TAB_48   0x9bc0  7:0      0 1 0 2 0
bb_bbgain_tab_49         0x035  BB_TAB_49   0x9bc4  7:0      0 1 0 2 0
bb_bbgain_tab_50         0x035  BB_TAB_50   0x9bc8  7:0      0 1 0 2 0
bb_bbgain_tab_51         0x035  BB_TAB_51   0x9bcc  7:0      0 1 0 2 0
bb_bbgain_tab_52         0x035  BB_TAB_52   0x9bd0  7:0      0 1 0 2 0
bb_bbgain_tab_53         0x035  BB_TAB_53   0x9bd4  7:0      0 1 0 2 0
bb_bbgain_tab_54         0x035  BB_TAB_54   0x9bd8  7:0      0 1 0 2 0
bb_bbgain_tab_55         0x035  BB_TAB_55   0x9bdc  7:0      0 1 0 2 0
bb_bbgain_tab_56         0x035  BB_TAB_56   0x9be0  7:0      0 1 0 2 0
bb_bbgain_tab_57         0x035  BB_TAB_57   0x9be4  7:0      0 1 0 2 0
bb_bbgain_tab_58         0x035  BB_TAB_58   0x9be8  7:0      0 1 0 2 0
bb_bbgain_tab_59         0x035  BB_TAB_59   0x9bec  7:0      0 1 0 2 0
bb_bbgain_tab_60         0x035  BB_TAB_60   0x9bf0  7:0      0 1 0 2 0
bb_bbgain_tab_61         0x035  BB_TAB_61   0x9bf4  7:0      0 1 0 2 0
bb_bbgain_tab_62         0x010  BB_TAB_62   0x9bf8  7:0      0 1 0 2 0
bb_bbgain_tab_63         0x01a  BB_TAB_63   0x9bfc  7:0      0 1 0 2 0
*bb_rfgain_tab_0         0x01d  RF_TAB_0    0x9a00  8:0      0 1 0 4 0
*bb_rfgain_tab_1         0x05d  RF_TAB_1    0x9a04  8:0      0 1 0 4 0
*bb_rfgain_tab_2         0x09d  RF_TAB_2    0x9a08  8:0      0 1 0 4 0
*bb_rfgain_tab_3         0x1a1  RF_TAB_3    0x9a0c  8:0      0 1 0 4 0
*bb_rfgain_tab_4         0x1e1  RF_TAB_4    0x9a10  8:0      0 1 0 4 0
*bb_rfgain_tab_5         0x021  RF_TAB_5    0x9a14  8:0      0 1 0 4 0
*bb_rfgain_tab_6         0x061  RF_TAB_6    0x9a18  8:0      0 1 0 4 0
*bb_rfgain_tab_7         0x1b1  RF_TAB_7    0x9a1c  8:0      0 1 0 4 0
*bb_rfgain_tab_8         0x1f1  RF_TAB_8    0x9a20  8:0      0 1 0 4 0
*bb_rfgain_tab_9         0x031  RF_TAB_9    0x9a24  8:0      0 1 0 4 0
*bb_rfgain_tab_10        0x071  RF_TAB_10   0x9a28  8:0      0 1 0 4 0
*bb_rfgain_tab_11        0x169  RF_TAB_11   0x9a2c  8:0      0 1 0 4 0
*bb_rfgain_tab_12        0x1a9  RF_TAB_12   0x9a30  8:0      0 1 0 4 0
*bb_rfgain_tab_13        0x1e9  RF_TAB_13   0x9a34  8:0      0 1 0 4 0
*bb_rfgain_tab_14        0x029  RF_TAB_14   0x9a38  8:0      0 1 0 4 0
*bb_rfgain_tab_15        0x069  RF_TAB_15   0x9a3c  8:0      0 1 0 4 0
*bb_rfgain_tab_16        0x199  RF_TAB_16   0x9a40  8:0      0 1 0 4 0
*bb_rfgain_tab_17        0x1d9  RF_TAB_17   0x9a44  8:0      0 1 0 4 0
*bb_rfgain_tab_18        0x019  RF_TAB_18   0x9a48  8:0      0 1 0 4 0
*bb_rfgain_tab_19        0x059  RF_TAB_19   0x9a4c  8:0      0 1 0 4 0
*bb_rfgain_tab_20        0x099  RF_TAB_20   0x9a50  8:0      0 1 0 4 0
*bb_rfgain_tab_21        0x1a5  RF_TAB_21   0x9a54  8:0      0 1 0 4 0
*bb_rfgain_tab_22        0x1e5  RF_TAB_22   0x9a58  8:0      0 1 0 4 0
*bb_rfgain_tab_23        0x025  RF_TAB_23   0x9a5c  8:0      0 1 0 4 0
*bb_rfgain_tab_24        0x1c8  RF_TAB_24   0x9a60  8:0      0 1 0 4 0
*bb_rfgain_tab_25        0x008  RF_TAB_25   0x9a64  8:0      0 1 0 4 0
*bb_rfgain_tab_26        0x048  RF_TAB_26   0x9a68  8:0      0 1 0 4 0
*bb_rfgain_tab_27        0x088  RF_TAB_27   0x9a6c  8:0      0 1 0 4 0
*bb_rfgain_tab_28        0x198  RF_TAB_28   0x9a70  8:0      0 1 0 4 0
*bb_rfgain_tab_29        0x1d8  RF_TAB_29   0x9a74  8:0      0 1 0 4 0
*bb_rfgain_tab_30        0x018  RF_TAB_30   0x9a78  8:0      0 1 0 4 0
*bb_rfgain_tab_31        0x058  RF_TAB_31   0x9a7c  8:0      0 1 0 4 0
*bb_rfgain_tab_32        0x098  RF_TAB_32   0x9a80  8:0      0 1 0 4 0
*bb_rfgain_tab_33        0x1a4  RF_TAB_33   0x9a84  8:0      0 1 0 4 0
*bb_rfgain_tab_34        0x1e4  RF_TAB_34   0x9a88  8:0      0 1 0 4 0
*bb_rfgain_tab_35        0x024  RF_TAB_35   0x9a8c  8:0      0 1 0 4 0
*bb_rfgain_tab_36        0x064  RF_TAB_36   0x9a90  8:0      0 1 0 4 0
*bb_rfgain_tab_37        0x0a4  RF_TAB_37   0x9a94  8:0      0 1 0 4 0
*bb_rfgain_tab_38        0x0e4  RF_TAB_38   0x9a98  8:0      0 1 0 4 0
*bb_rfgain_tab_39        0x10a  RF_TAB_39   0x9a9c  8:0      0 1 0 4 0
*bb_rfgain_tab_40        0x14a  RF_TAB_40   0x9aa0  8:0      0 1 0 4 0
*bb_rfgain_tab_41        0x18a  RF_TAB_41   0x9aa4  8:0      0 1 0 4 0
*bb_rfgain_tab_42        0x1ca  RF_TAB_42   0x9aa8  8:0      0 1 0 4 0
*bb_rfgain_tab_43        0x00a  RF_TAB_43   0x9aac  8:0      0 1 0 4 0
*bb_rfgain_tab_44        0x04a  RF_TAB_44   0x9ab0  8:0      0 1 0 4 0
*bb_rfgain_tab_45        0x08a  RF_TAB_45   0x9ab4  8:0      0 1 0 4 0
*bb_rfgain_tab_46        0x1ba  RF_TAB_46   0x9ab8  8:0      0 1 0 4 0
*bb_rfgain_tab_47        0x1fa  RF_TAB_47   0x9abc  8:0      0 1 0 4 0
*bb_rfgain_tab_48        0x03a  RF_TAB_48   0x9ac0  8:0      0 1 0 4 0
*bb_rfgain_tab_49        0x07a  RF_TAB_49   0x9ac4  8:0      0 1 0 4 0
*bb_rfgain_tab_50        0x186  RF_TAB_50   0x9ac8  8:0      0 1 0 4 0
*bb_rfgain_tab_51        0x1c6  RF_TAB_51   0x9acc  8:0      0 1 0 4 0
*bb_rfgain_tab_52        0x006  RF_TAB_52   0x9ad0  8:0      0 1 0 4 0
*bb_rfgain_tab_53        0x046  RF_TAB_53   0x9ad4  8:0      0 1 0 4 0
*bb_rfgain_tab_54        0x086  RF_TAB_54   0x9ad8  8:0      0 1 0 4 0
*bb_rfgain_tab_55        0x0c6  RF_TAB_55   0x9adc  8:0      0 1 0 4 0
*bb_rfgain_tab_56        0x0c6  RF_TAB_56   0x9ae0  8:0      0 1 0 4 0
*bb_rfgain_tab_57        0x0c6  RF_TAB_57   0x9ae4  8:0      0 1 0 4 0
*bb_rfgain_tab_58        0x0c6  RF_TAB_58   0x9ae8  8:0      0 1 0 4 0
*bb_rfgain_tab_59        0x0c6  RF_TAB_59   0x9aec  8:0      0 1 0 4 0
*bb_rfgain_tab_60        0x0c6  RF_TAB_60   0x9af0  8:0      0 1 0 4 0
*bb_rfgain_tab_61        0x0c6  RF_TAB_61   0x9af4  8:0      0 1 0 4 0
*bb_rfgain_tab_62        0x0c6  RF_TAB_62   0x9af8  8:0      0 1 0 4 0
*bb_rfgain_tab_63        0x0c6  RF_TAB_63   0x9afc  8:0      0 1 0 4 0

#
# Dual Chain Specific in BB
#

*chn1_bb_switch_table_idle        0  ANT_CTL     0xa910  9:4      0 1 1 2 1

chn1_bb_cf_phase_ramp_alpha1     37  PHASE_RAMP1 0xa950  24:17    0 1 1 2 1
chn1_bb_cf_phase_ramp_init1    -299  PHASE_RAMP1 0xa950  16:7     1 1 1 2 1
chn1_bb_cf_phase_ramp_bias1       7  PHASE_RAMP1 0xa950  6:1      0 1 1 2 1
chn1_bb_cf_phase_ramp_enable1     0  PHASE_RAMP1 0xa950  0        0 1 1 2 1

chn1_bb_cf_phase_ramp_alpha0     37  PHASE_RAMP0 0xa95c  24:17    0 1 1 2 1
chn1_bb_cf_phase_ramp_init0    -299  PHASE_RAMP0 0xa95c  16:7     1 1 1 2 1
chn1_bb_cf_phase_ramp_bias0       7  PHASE_RAMP0 0xa95c  6:1      0 1 1 2 1
chn1_bb_cf_phase_ramp_enable0     0  PHASE_RAMP0 0xa95c  0        0 1 1 2 1

*chn1_bb_switch_table_r1x12    0x00  SWITCH_1    0xa960  29:24    0 1 1 0 1
*chn1_bb_switch_table_r1x2     0x00  SWITCH_1    0xa960  23:18    0 1 1 0 1
*chn1_bb_switch_table_r1x1     0x00  SWITCH_1    0xa960  17:12    0 1 1 0 1
*chn1_bb_switch_table_r1       0x01  SWITCH_1    0xa960  11:6     0 1 1 0 1
*chn1_bb_switch_table_t1       0x02  SWITCH_1    0xa960  5:0      0 1 1 0 1
*chn1_bb_switch_table_r2x12    0x00  SWITCH_2    0xa964  29:24    0 1 1 0 1
*chn1_bb_switch_table_r2x2     0x00  SWITCH_2    0xa964  23:18    0 1 1 0 1
*chn1_bb_switch_table_r2x1     0x00  SWITCH_2    0xa964  17:12    0 1 1 0 1
*chn1_bb_switch_table_r2       0x02  SWITCH_2    0xa964  11:6     0 1 1 0 1
*chn1_bb_switch_table_t2       0x01  SWITCH_2    0xa964  5:0      0 1 1 0 1         

chn1_bb_pgacal_corr         0  CHN1_ADC_STEP    0xa854  31:23    0 1 1 2 0
chn1_bb_mingain_desired     0  CHN1_ADC_STEP    0xa854  22:19    0 1 1 2 0
chn1_bb_def_gain_corr    0x00  CHN1_ADC_STEP    0xa854  18:12    0 1 1 2 0
chn1_bb_adcstep          0x85  CHN1_ADC_STEP    0xa854  11:4     0 1 1 2 0
chn1_bb_adcsteplsb        0x9  CHN1_ADC_STEP    0xa854  3:0      0 1 1 2 0

chn1_bb_enable_spur_rssi    0  CHN1_TIMING4     0xa920  31       0 1 1 0 1
chn1_bb_enable_spur_filter  0  CHN1_TIMING4     0xa920  30       0 1 1 0 1
chn1_bb_enable_chan_mask    0  CHN1_TIMING4     0xa920  29       0 1 1 0 1
chn1_bb_enable_pilot_mask   0  CHN1_TIMING4     0xa920  28       0 1 1 0 1
chn1_bb_early_trigger_thr  40  CHN1_TIMING4     0xa920  27:21    0 1 1 2 1
chn1_bb_use_pilot_track_df  8  CHN1_TIMING4     0xa920  20:17    0 1 1 2 1
chn1_bb_do_iqcal            0  CHN1_TIMING4     0xa920  16       0 1 1 2 1
chn1_bb_iqcal_lg_count_max  0  CHN1_TIMING4     0xa920  15:12    0 1 1 2 1
chn1_bb_iqcorr_enable       0  CHN1_TIMING4     0xa920  11       0 1 1 2 1
chn1_bb_iqcorr_q_i_coff     0  CHN1_TIMING4     0xa920  10:5     0 1 1 2 1
chn1_bb_iqcorr_q_q_coff     0  CHN1_TIMING4     0xa920  4:0      0 1 1 2 1

chn1_bb_papd_i_00        0x10001000  CHN1_PAPD_I_00   0xb000  31:0     0 1 0 0 1
chn1_bb_papd_i_01        0x10001000  CHN1_PAPD_I_01   0xb004  31:0     0 1 0 0 1
chn1_bb_papd_i_02        0x10001000  CHN1_PAPD_I_02   0xb008  31:0     0 1 0 0 1
chn1_bb_papd_i_03        0x10001000  CHN1_PAPD_I_03   0xb00c  31:0     0 1 0 0 1
chn1_bb_papd_i_04        0x10001000  CHN1_PAPD_I_04   0xb010  31:0     0 1 0 0 1
chn1_bb_papd_i_05        0x10001000  CHN1_PAPD_I_05   0xb014  31:0     0 1 0 0 1
chn1_bb_papd_i_06        0x10001000  CHN1_PAPD_I_06   0xb018  31:0     0 1 0 0 1
chn1_bb_papd_i_07        0x10001000  CHN1_PAPD_I_07   0xb01c  31:0     0 1 0 0 1
chn1_bb_papd_i_08        0x10001000  CHN1_PAPD_I_08   0xb020  31:0     0 1 0 0 1
chn1_bb_papd_i_09        0x10001000  CHN1_PAPD_I_09   0xb024  31:0     0 1 0 0 1
chn1_bb_papd_i_10        0x10001000  CHN1_PAPD_I_10   0xb028  31:0     0 1 0 0 1
chn1_bb_papd_i_11        0x10001000  CHN1_PAPD_I_11   0xb02c  31:0     0 1 0 0 1
chn1_bb_papd_i_12        0x10001000  CHN1_PAPD_I_12   0xb030  31:0     0 1 0 0 1
chn1_bb_papd_i_13        0x10001000  CHN1_PAPD_I_13   0xb034  31:0     0 1 0 0 1
chn1_bb_papd_i_14        0x10001000  CHN1_PAPD_I_14   0xb038  31:0     0 1 0 0 1
chn1_bb_papd_i_15        0x10001000  CHN1_PAPD_I_15   0xb03c  31:0     0 1 0 0 1
chn1_bb_papd_i_16        0x10001000  CHN1_PAPD_I_16   0xb040  31:0     0 1 0 0 1
chn1_bb_papd_i_17        0x10001000  CHN1_PAPD_I_17   0xb044  31:0     0 1 0 0 1
chn1_bb_papd_i_18        0x10001000  CHN1_PAPD_I_18   0xb048  31:0     0 1 0 0 1
chn1_bb_papd_i_19        0x10001000  CHN1_PAPD_I_19   0xb04c  31:0     0 1 0 0 1
chn1_bb_papd_i_20        0x10001000  CHN1_PAPD_I_20   0xb050  31:0     0 1 0 0 1
chn1_bb_papd_i_21        0x10001000  CHN1_PAPD_I_21   0xb054  31:0     0 1 0 0 1
chn1_bb_papd_i_22        0x10001000  CHN1_PAPD_I_22   0xb058  31:0     0 1 0 0 1
chn1_bb_papd_i_23        0x10001000  CHN1_PAPD_I_23   0xb05c  31:0     0 1 0 0 1
chn1_bb_papd_i_24        0x10001000  CHN1_PAPD_I_24   0xb060  31:0     0 1 0 0 1
chn1_bb_papd_i_25        0x10001000  CHN1_PAPD_I_25   0xb064  31:0     0 1 0 0 1
chn1_bb_papd_i_26        0x10001000  CHN1_PAPD_I_26   0xb068  31:0     0 1 0 0 1
chn1_bb_papd_i_27        0x10001000  CHN1_PAPD_I_27   0xb06c  31:0     0 1 0 0 1
chn1_bb_papd_i_28        0x10001000  CHN1_PAPD_I_28   0xb070  31:0     0 1 0 0 1
chn1_bb_papd_i_29        0x10001000  CHN1_PAPD_I_29   0xb074  31:0     0 1 0 0 1
chn1_bb_papd_i_30        0x10001000  CHN1_PAPD_I_30   0xb078  31:0     0 1 0 0 1
chn1_bb_papd_i_31        0x10001000  CHN1_PAPD_I_31   0xb07c  31:0     0 1 0 0 1
chn1_bb_papd_i_32        0x10001000  CHN1_PAPD_I_32   0xb080  31:0     0 1 0 0 1
chn1_bb_papd_i_33        0x10001000  CHN1_PAPD_I_33   0xb084  31:0     0 1 0 0 1
chn1_bb_papd_i_34        0x10001000  CHN1_PAPD_I_34   0xb088  31:0     0 1 0 0 1
chn1_bb_papd_i_35        0x10001000  CHN1_PAPD_I_35   0xb08c  31:0     0 1 0 0 1
chn1_bb_papd_i_36        0x10001000  CHN1_PAPD_I_36   0xb090  31:0     0 1 0 0 1
chn1_bb_papd_i_37        0x10001000  CHN1_PAPD_I_37   0xb094  31:0     0 1 0 0 1
chn1_bb_papd_i_38        0x10001000  CHN1_PAPD_I_38   0xb098  31:0     0 1 0 0 1
chn1_bb_papd_i_39        0x10001000  CHN1_PAPD_I_39   0xb09c  31:0     0 1 0 0 1
chn1_bb_papd_i_40        0x10001000  CHN1_PAPD_I_40   0xb0a0  31:0     0 1 0 0 1
chn1_bb_papd_i_41        0x10001000  CHN1_PAPD_I_41   0xb0a4  31:0     0 1 0 0 1
chn1_bb_papd_i_42        0x10001000  CHN1_PAPD_I_42   0xb0a8  31:0     0 1 0 0 1
chn1_bb_papd_i_43        0x10001000  CHN1_PAPD_I_43   0xb0ac  31:0     0 1 0 0 1
chn1_bb_papd_i_44        0x10001000  CHN1_PAPD_I_44   0xb0b0  31:0     0 1 0 0 1
chn1_bb_papd_i_45        0x10001000  CHN1_PAPD_I_45   0xb0b4  31:0     0 1 0 0 1
chn1_bb_papd_i_46        0x10001000  CHN1_PAPD_I_46   0xb0b8  31:0     0 1 0 0 1
chn1_bb_papd_i_47        0x10001000  CHN1_PAPD_I_47   0xb0bc  31:0     0 1 0 0 1
chn1_bb_papd_i_48        0x10001000  CHN1_PAPD_I_48   0xb0c0  31:0     0 1 0 0 1
chn1_bb_papd_i_49        0x10001000  CHN1_PAPD_I_49   0xb0c4  31:0     0 1 0 0 1
chn1_bb_papd_i_50        0x10001000  CHN1_PAPD_I_50   0xb0c8  31:0     0 1 0 0 1
chn1_bb_papd_i_51        0x10001000  CHN1_PAPD_I_51   0xb0cc  31:0     0 1 0 0 1
chn1_bb_papd_i_52        0x10001000  CHN1_PAPD_I_52   0xb0d0  31:0     0 1 0 0 1
chn1_bb_papd_i_53        0x10001000  CHN1_PAPD_I_53   0xb0d4  31:0     0 1 0 0 1
chn1_bb_papd_i_54        0x10001000  CHN1_PAPD_I_54   0xb0d8  31:0     0 1 0 0 1
chn1_bb_papd_i_55        0x10001000  CHN1_PAPD_I_55   0xb0dc  31:0     0 1 0 0 1
chn1_bb_papd_i_56        0x10001000  CHN1_PAPD_I_56   0xb0e0  31:0     0 1 0 0 1
chn1_bb_papd_i_57        0x10001000  CHN1_PAPD_I_57   0xb0e4  31:0     0 1 0 0 1
chn1_bb_papd_i_58        0x10001000  CHN1_PAPD_I_58   0xb0e8  31:0     0 1 0 0 1
chn1_bb_papd_i_59        0x10001000  CHN1_PAPD_I_59   0xb0ec  31:0     0 1 0 0 1
chn1_bb_papd_i_60        0x10001000  CHN1_PAPD_I_60   0xb0f0  31:0     0 1 0 0 1
chn1_bb_papd_i_61        0x10001000  CHN1_PAPD_I_61   0xb0f4  31:0     0 1 0 0 1
chn1_bb_papd_i_62        0x10001000  CHN1_PAPD_I_62   0xb0f8  31:0     0 1 0 0 1
chn1_bb_papd_i_63        0x10001000  CHN1_PAPD_I_63   0xb0fc  31:0     0 1 0 0 1
chn1_bb_papd_i_64        0x10001000  CHN1_PAPD_I_64   0xb100  31:0     0 1 0 0 1
chn1_bb_papd_i_65        0x10001000  CHN1_PAPD_I_65   0xb104  31:0     0 1 0 0 1
chn1_bb_papd_i_66        0x10001000  CHN1_PAPD_I_66   0xb108  31:0     0 1 0 0 1
chn1_bb_papd_i_67        0x10001000  CHN1_PAPD_I_67   0xb10c  31:0     0 1 0 0 1
chn1_bb_papd_i_68        0x10001000  CHN1_PAPD_I_68   0xb110  31:0     0 1 0 0 1
chn1_bb_papd_i_69        0x10001000  CHN1_PAPD_I_69   0xb114  31:0     0 1 0 0 1
chn1_bb_papd_i_70        0x10001000  CHN1_PAPD_I_70   0xb118  31:0     0 1 0 0 1
chn1_bb_papd_i_71        0x10001000  CHN1_PAPD_I_71   0xb11c  31:0     0 1 0 0 1
chn1_bb_papd_i_72        0x10001000  CHN1_PAPD_I_72   0xb120  31:0     0 1 0 0 1
chn1_bb_papd_i_73        0x10001000  CHN1_PAPD_I_73   0xb124  31:0     0 1 0 0 1
chn1_bb_papd_i_74        0x10001000  CHN1_PAPD_I_74   0xb128  31:0     0 1 0 0 1
chn1_bb_papd_i_75        0x10001000  CHN1_PAPD_I_75   0xb12c  31:0     0 1 0 0 1
chn1_bb_papd_i_76        0x10001000  CHN1_PAPD_I_76   0xb130  31:0     0 1 0 0 1
chn1_bb_papd_i_77        0x10001000  CHN1_PAPD_I_77   0xb134  31:0     0 1 0 0 1
chn1_bb_papd_i_78        0x10001000  CHN1_PAPD_I_78   0xb138  31:0     0 1 0 0 1
chn1_bb_papd_i_79        0x10001000  CHN1_PAPD_I_79   0xb13c  31:0     0 1 0 0 1
chn1_bb_papd_i_80        0x10001000  CHN1_PAPD_I_80   0xb140  31:0     0 1 0 0 1
chn1_bb_papd_i_81        0x10001000  CHN1_PAPD_I_81   0xb144  31:0     0 1 0 0 1
chn1_bb_papd_i_82        0x10001000  CHN1_PAPD_I_82   0xb148  31:0     0 1 0 0 1
chn1_bb_papd_i_83        0x10001000  CHN1_PAPD_I_83   0xb14c  31:0     0 1 0 0 1
chn1_bb_papd_i_84        0x10001000  CHN1_PAPD_I_84   0xb150  31:0     0 1 0 0 1
chn1_bb_papd_i_85        0x10001000  CHN1_PAPD_I_85   0xb154  31:0     0 1 0 0 1
chn1_bb_papd_i_86        0x10001000  CHN1_PAPD_I_86   0xb158  31:0     0 1 0 0 1
chn1_bb_papd_i_87        0x10001000  CHN1_PAPD_I_87   0xb15c  31:0     0 1 0 0 1
chn1_bb_papd_i_88        0x10001000  CHN1_PAPD_I_88   0xb160  31:0     0 1 0 0 1
chn1_bb_papd_i_89        0x10001000  CHN1_PAPD_I_89   0xb164  31:0     0 1 0 0 1
chn1_bb_papd_i_90        0x10001000  CHN1_PAPD_I_90   0xb168  31:0     0 1 0 0 1
chn1_bb_papd_i_91        0x10001000  CHN1_PAPD_I_91   0xb16c  31:0     0 1 0 0 1

chn1_bb_pcdac_0               0x10  CHN1_BB_PCDAC0   0xb180  6:0      0 1 0 2 1
chn1_bb_pcdac_1               0x10  CHN1_BB_PCDAC0   0xb180  22:16    0 1 0 2 1
chn1_bb_pcdac_2               0x10  CHN1_BB_PCDAC1   0xb184  6:0      0 1 0 2 1
chn1_bb_pcdac_3               0x10  CHN1_BB_PCDAC1   0xb184  22:16    0 1 0 2 1
chn1_bb_pcdac_4               0x10  CHN1_BB_PCDAC2   0xb188  6:0      0 1 0 2 1
chn1_bb_pcdac_5               0x10  CHN1_BB_PCDAC2   0xb188  22:16    0 1 0 2 1
chn1_bb_pcdac_6               0x10  CHN1_BB_PCDAC3   0xb18c  6:0      0 1 0 2 1
chn1_bb_pcdac_7               0x10  CHN1_BB_PCDAC3   0xb18c  22:16    0 1 0 2 1
chn1_bb_pcdac_8               0x10  CHN1_BB_PCDAC4   0xb190  6:0      0 1 0 2 1
chn1_bb_pcdac_9               0x10  CHN1_BB_PCDAC4   0xb190  22:16    0 1 0 2 1
chn1_bb_pcdac_10              0x10  CHN1_BB_PCDAC5   0xb194  6:0      0 1 0 2 1
chn1_bb_pcdac_11              0x10  CHN1_BB_PCDAC5   0xb194  22:16    0 1 0 2 1
chn1_bb_pcdac_12              0x10  CHN1_BB_PCDAC6   0xb198  6:0      0 1 0 2 1
chn1_bb_pcdac_13              0x10  CHN1_BB_PCDAC6   0xb198  22:16    0 1 0 2 1
chn1_bb_pcdac_14              0x10  CHN1_BB_PCDAC7   0xb19c  6:0      0 1 0 2 1
chn1_bb_pcdac_15              0x10  CHN1_BB_PCDAC7   0xb19c  22:16    0 1 0 2 1
chn1_bb_pcdac_16              0x10  CHN1_BB_PCDAC8   0xb1a0  6:0      0 1 0 2 1
chn1_bb_pcdac_17              0x10  CHN1_BB_PCDAC8   0xb1a0  22:16    0 1 0 2 1
chn1_bb_pcdac_18              0x10  CHN1_BB_PCDAC9   0xb1a4  6:0      0 1 0 2 1
chn1_bb_pcdac_19              0x10  CHN1_BB_PCDAC9   0xb1a4  22:16    0 1 0 2 1
chn1_bb_pcdac_20              0x10  CHN1_BB_PCDAC10  0xb1a8  6:0      0 1 0 2 1
chn1_bb_pcdac_21              0x10  CHN1_BB_PCDAC10  0xb1a8  22:16    0 1 0 2 1
chn1_bb_pcdac_22              0x10  CHN1_BB_PCDAC11  0xb1ac  6:0      0 1 0 2 1
chn1_bb_pcdac_23              0x10  CHN1_BB_PCDAC11  0xb1ac  22:16    0 1 0 2 1
chn1_bb_pcdac_24              0x10  CHN1_BB_PCDAC12  0xb1b0  6:0      0 1 0 2 1
chn1_bb_pcdac_25              0x10  CHN1_BB_PCDAC12  0xb1b0  22:16    0 1 0 2 1
chn1_bb_pcdac_26              0x10  CHN1_BB_PCDAC13  0xb1b4  6:0      0 1 0 2 1
chn1_bb_pcdac_27              0x10  CHN1_BB_PCDAC13  0xb1b4  22:16    0 1 0 2 1
chn1_bb_pcdac_28              0x10  CHN1_BB_PCDAC14  0xb1b8  6:0      0 1 0 2 1
chn1_bb_pcdac_29              0x10  CHN1_BB_PCDAC14  0xb1b8  22:16    0 1 0 2 1
chn1_bb_pcdac_30              0x10  CHN1_BB_PCDAC15  0xb1bc  6:0      0 1 0 2 1
chn1_bb_pcdac_31              0x10  CHN1_BB_PCDAC15  0xb1bc  22:16    0 1 0 2 1
chn1_bb_pcdac_32              0x10  CHN1_BB_PCDAC16  0xb1c0  6:0      0 1 0 2 1
chn1_bb_pcdac_33              0x10  CHN1_BB_PCDAC16  0xb1c0  22:16    0 1 0 2 1
chn1_bb_pcdac_34              0x10  CHN1_BB_PCDAC17  0xb1c4  6:0      0 1 0 2 1
chn1_bb_pcdac_35              0x10  CHN1_BB_PCDAC17  0xb1c4  22:16    0 1 0 2 1
chn1_bb_pcdac_36              0x10  CHN1_BB_PCDAC18  0xb1c8  6:0      0 1 0 2 1
chn1_bb_pcdac_37              0x10  CHN1_BB_PCDAC18  0xb1c8  22:16    0 1 0 2 1
chn1_bb_pcdac_38              0x10  CHN1_BB_PCDAC19  0xb1cc  6:0      0 1 0 2 1
chn1_bb_pcdac_39              0x10  CHN1_BB_PCDAC19  0xb1cc  22:16    0 1 0 2 1
chn1_bb_pcdac_40              0x10  CHN1_BB_PCDAC20  0xb1d0  6:0      0 1 0 2 1
chn1_bb_pcdac_41              0x10  CHN1_BB_PCDAC20  0xb1d0  22:16    0 1 0 2 1
chn1_bb_pcdac_42              0x10  CHN1_BB_PCDAC21  0xb1d4  6:0      0 1 0 2 1
chn1_bb_pcdac_43              0x10  CHN1_BB_PCDAC21  0xb1d4  22:16    0 1 0 2 1
chn1_bb_pcdac_44              0x10  CHN1_BB_PCDAC22  0xb1d8  6:0      0 1 0 2 1
chn1_bb_pcdac_45              0x10  CHN1_BB_PCDAC22  0xb1d8  22:16    0 1 0 2 1
chn1_bb_pcdac_46              0x10  CHN1_BB_PCDAC23  0xb1dc  6:0      0 1 0 2 1
chn1_bb_pcdac_47              0x10  CHN1_BB_PCDAC23  0xb1dc  22:16    0 1 0 2 1
chn1_bb_pcdac_48              0x10  CHN1_BB_PCDAC24  0xb1e0  6:0      0 1 0 2 1
chn1_bb_pcdac_49              0x10  CHN1_BB_PCDAC24  0xb1e0  22:16    0 1 0 2 1
chn1_bb_pcdac_50              0x10  CHN1_BB_PCDAC25  0xb1e4  6:0      0 1 0 2 1
chn1_bb_pcdac_51              0x10  CHN1_BB_PCDAC25  0xb1e4  22:16    0 1 0 2 1
chn1_bb_pcdac_52              0x10  CHN1_BB_PCDAC26  0xb1e8  6:0      0 1 0 2 1
chn1_bb_pcdac_53              0x10  CHN1_BB_PCDAC26  0xb1e8  22:16    0 1 0 2 1
chn1_bb_pcdac_54              0x10  CHN1_BB_PCDAC27  0xb1ec  6:0      0 1 0 2 1
chn1_bb_pcdac_55              0x10  CHN1_BB_PCDAC27  0xb1ec  22:16    0 1 0 2 1
chn1_bb_pcdac_56              0x10  CHN1_BB_PCDAC28  0xb1f0  6:0      0 1 0 2 1
chn1_bb_pcdac_57              0x10  CHN1_BB_PCDAC28  0xb1f0  22:16    0 1 0 2 1
chn1_bb_pcdac_58              0x10  CHN1_BB_PCDAC29  0xb1f4  6:0      0 1 0 2 1
chn1_bb_pcdac_59              0x10  CHN1_BB_PCDAC29  0xb1f4  22:16    0 1 0 2 1
chn1_bb_pcdac_60              0x10  CHN1_BB_PCDAC30  0xb1f8  6:0      0 1 0 2 1
chn1_bb_pcdac_61              0x10  CHN1_BB_PCDAC30  0xb1f8  22:16    0 1 0 2 1
chn1_bb_pcdac_62              0x10  CHN1_BB_PCDAC31  0xb1fc  6:0      0 1 0 2 1
chn1_bb_pcdac_63              0x10  CHN1_BB_PCDAC31  0xb1fc  22:16    0 1 0 2 1

#
# rf registers - Derby 2.1
#

rf_PGAcal                    0  BANK1      1        1        0 1 0 5 1 
rf_C                         0  BANK1      1        3:2      0 1 0 5 1 
rf_A2_1                      0  BANK1      1        4        0 1 0 5 1 
rf_A1_1                      0  BANK1      1        5        0 1 0 5 1 
rf_A0_1                      1  BANK1      1        6        0 1 0 5 1 

rf_odacI                     0  BANK1      1        6:1      1 1 0 5 1 

rf_odacQ                     0  BANK1      1        6:1      2 1 0 5 1 


rf_AntA1                     0  BANK2      2        1        0 1 0 6 1 
rf_AntB1                     0  BANK2      2        2        0 1 0 6 1 
rf_A2_2                      0  BANK2      2        3        0 1 0 6 1 
rf_A1_2                      1  BANK2      2        4        0 1 0 6 1 
rf_A0_2                      0  BANK2      2        5        0 1 0 6 1 

rf_AntC1                     0  BANK2      2        1        1 1 0 6 1 
rf_AntD1                     0  BANK2      2        2        1 1 0 6 1 
rf_IF_Gain                   4  BANK2      2        5:3      1 1 0 6 1 

*rf_turbo                    0  BANK2      2        1        2 1 0 6 1    # rf_Turbo
rf_LNAGain                   1  BANK2      2        2        2 1 0 6 1 
rf_BBgain                    4  BANK2      2        5:3      2 1 0 6 1 

rf_RFGain                    3  BANK2      2        2:1      3 1 0 6 1 
rf_BBgainf                   0  BANK2      2        5:3      3 1 0 6 1 

rf_AntA2                     0  BANK3      3        2        0 1 0 7 1 
rf_AntB2                     0  BANK3      3        3        0 1 0 7 1 
rf_AntC2                     0  BANK3      3        4        0 1 0 7 1 
rf_AntD2                     0  BANK3      3        5        0 1 0 7 1 
rf_A2_3                      0  BANK3      3        6        0 1 0 7 1 
rf_A1_3                      1  BANK3      3        7        0 1 0 7 1 
rf_A0_3                      1  BANK3      3        8        0 1 0 7 1 

rf_gain_delta_6              0  BANK3      3        1        1 1 0 7 1 
rf_gain_delta_5              0  BANK3      3        2        1 1 0 7 1 
rf_pcdac_6                   0  BANK3      3        3        1 1 0 7 1 
rf_pcdac_5                   0  BANK3      3        4        1 1 0 7 1 
rf_pcdac_4                   0  BANK3      3        5        1 1 0 7 1 
rf_RxOn                      0  BANK3      3        6        1 1 0 7 1 
rf_PAOn                      1  BANK3      3        7        1 1 0 7 1 
rf_TxOn                      1  BANK3      3        8        1 1 0 7 1 

rf_gain_delta_4              0  BANK3      3        1        2 1 0 7 1 
rf_gain_delta_3              0  BANK3      3        2        2 1 0 7 1 
rf_gain_delta_2              0  BANK3      3        3        2 1 0 7 1 
rf_pcdac_3                   0  BANK3      3        4        2 1 0 7 1 
rf_pcdac_2                   0  BANK3      3        5        2 1 0 7 1 
rf_SynthOn                   0  BANK3      3        6        2 1 0 7 1 
*rf_BMode                    0  BANK3      3        7        2 1 0 7 1 
rf_BiasOn                    1  BANK3      3        8        2 1 0 7 1 

rf_gain_delta_1              0  BANK3      3        1        3 1 0 7 1 
rf_gain_delta_0              0  BANK3      3        2        3 1 0 7 1 
rf_pcdac_1                   0  BANK3      3        3        3 1 0 7 1 
rf_pcdac_0                   0  BANK3      3        4        3 1 0 7 1 
rf_TxRate                    0  BANK3      3        8:5      3 1 0 7 1 

rf_ChUpdate                  1  BANK4      4        1        0 1 0 0 1 
rf_BmodeLFSynthFreq          0  BANK4      4        2        0 1 0 0 1 
*rf_AmodeRefSel              1  BANK4      4        4:3      0 1 0 0 1 
rf_channel                 128  BANK4      4       12:5      0 1 0 0 1 
rf_A2_4                      1  BANK4      4       13        0 1 0 0 1 
rf_A1_4                      0  BANK4      4       14        0 1 0 0 1 
rf_A0_4                      0  BANK4      4       15        0 1 0 0 1 




rf_os                        0  BANK5      5        2:1      0 1 0 0 1 
rf_A2_5                      1  BANK5      5        3        0 1 0 0 1 
rf_A1_5                      0  BANK5      5        4        0 1 0 0 1 
rf_A0_5                      1  BANK5      5        5        0 1 0 0 1 

rf_M                         0  BANK5      5        5:3      1 1 0 0 1 

rf_dreg                      0  BANK5      5        2:1      2 1 0 0 1 
rf_da                        0  BANK5      5        5:3      2 1 0 0 1 

rf_pwd_CLK40                 0  BANK5      5        1        3 1 0 0 1 
rf_pwd_DataOut               0  BANK5      5        2        3 1 0 0 1 
rf_pwd_CLKin                 0  BANK5      5        3        3 1 0 0 1 
rf_pwd_Xin                   0  BANK5      5        4        3 1 0 0 1 
rf_pwd_Osc                   0  BANK5      5        5        3 1 0 0 1 

rf_pd_test                   0  BANK6      6      246        0 1 0 8 1 
rf_vga_test                  0  BANK6      6      247        0 1 0 8 1 
rf_Acas_sel_1                1  BANK6      6      248        0 1 0 8 1 
rf_Acas_sel_2                1  BANK6      6      249        0 1 0 8 1 
rf_Av1_disable               0  BANK6      6      250        0 1 0 8 1 
rf_pkrst_test                0  BANK6      6      251        0 1 0 8 1 
rf_Bcas_sel_2                1  BANK6      6      252        0 1 0 8 1 
rf_Bcas_sel_1                1  BANK6      6      253        0 1 0 8 1 
rf_Bv1_disable               0  BANK6      6      254        0 1 0 8 1 
rf_selLO2AI                  0  BANK6      6      255        0 1 0 8 1 
rf_selLO2AQ                  0  BANK6      6      256        0 1 0 8 1 
*rf_pdgain_hi                3  BANK6      6      258:257    0 1 0 8 1 
rf_pwd_xpdbias               0  BANK6      6      259        0 1 0 8 1 
rf_pwdrfvga2                 0  BANK6      6      260        0 1 0 8 1 
rf_pwdrfvga1                 0  BANK6      6      261        0 1 0 8 1 
rf_pwdLO2A                   0  BANK6      6      262        0 1 0 8 1 
rf_boostLO2A                 0  BANK6      6      263        0 1 0 8 1 
rf_AGCoffLO2A                0  BANK6      6      264        0 1 0 8 1 
rf_addcurrent                0  BANK6      6      265        0 1 0 8 1 
rf_pwd_filt_mix              0  BANK6      6      267:266    0 1 0 8 1 
rf_ovr_SM                    0  BANK6      6      268        0 1 0 8 1 
rf_pwd_PC                    0  BANK6      6      269        0 1 0 8 1 
*rf_pdgain_lo                0  BANK6      6      271:270    0 1 0 8 1 
rf_xpdbias                   1  BANK6      6      274:272    0 1 0 8 1 
rf_lowbias                   0  BANK6      6      275        0 1 0 8 1 
rf_pdgain_ovr                0  BANK6      6      276        0 1 0 8 1 
rf_Bfixed_bias               1  BANK6      6      277        0 1 0 8 1 
rf_Afixed_bias               1  BANK6      6      278        0 1 0 8 1 
*rf_ob                       2  BANK6      6      281:279    0 1 0 8 1    # rf_Aob
*rf_db                       2  BANK6      6      284:282    0 1 0 8 1    # rf_Adb
rf_pwd_outon                 0  BANK6      6      285        0 1 0 8 1 
rf_pwd_paon                  0  BANK6      6      286        0 1 0 8 1 
*rf_b_ob                     2  BANK6      6      289:287    0 1 0 8 1    # rf_Bob
*rf_b_db                     2  BANK6      6      292:290    0 1 0 8 1    # rf_Bdb
rf_pwd_Bpa                   0  BANK6      6      293        0 1 0 8 1 
rf_pwd_BFB                   1  BANK6      6      294        0 1 0 8 1 
rf_pwd_Apa                   0  BANK6      6      295        0 1 0 8 1 
rf_pwd_AFB                   1  BANK6      6      296        0 1 0 8 1 
rf_pwd_Apaon1                0  BANK6      6      297        0 1 0 8 1 
rf_PC_selab                  0  BANK6      6      301:298    0 1 0 8 1 
*rf_xpdsel                   1  BANK6      6      302        0 1 0 8 1 
rf_spare_6_303_0             0  BANK6      6      303        0 1 0 8 1 
rf_selmix                    0  BANK6      6      304        0 1 0 8 1 
rf_selrfvga2                 0  BANK6      6      305        0 1 0 8 1 
rf_selrfvga1                 0  BANK6      6      306        0 1 0 8 1 
rf_selB_abus                 0  BANK6      6      311:307    0 1 0 8 1 
rf_selA_abus                 0  BANK6      6      316:312    0 1 0 8 1 
rf_A2_6                      1  BANK6      6      317        0 1 0 8 1 
rf_A1_6                      1  BANK6      6      318        0 1 0 8 1 
rf_A0_6                      0  BANK6      6      319        0 1 0 8 1 

rf_spare_6_245_1             0  BANK6      6      245        1 1 0 8 1 
rf_spare_6_246_1             0  BANK6      6      246        1 1 0 8 1 
rf_drvbias                   0  BANK6      6      247:248    1 1 0 8 1 
rf_repsel                    0  BANK6      6      249:250    1 1 0 8 1 
rf_Qabsel                    0  BANK6      6      251:259    1 1 0 8 1 
rf_Iabsel                    0  BANK6      6      260:268    1 1 0 8 1 
rf_pgfint2                   0  BANK6      6      269:270    1 1 0 8 1 
rf_pgfint1                   0  BANK6      6      271:272    1 1 0 8 1 
rf_mangain                   0  BANK6      6      273        1 1 0 8 1 
rf_spare_6_274_1             0  BANK6      6      274        1 1 0 8 1 
rf_mixcal                    0  BANK6      6      275        1 1 0 8 1 
rf_pwddrvgm                  0  BANK6      6      276        1 1 0 8 1 
rf_pwdfilgm                  0  BANK6      6      277        1 1 0 8 1 
rf_pwddrv                    0  BANK6      6      278        1 1 0 8 1 
rf_pwdfilt                   0  BANK6      6      279        1 1 0 8 1 
rf_spare_6_280_1             0  BANK6      6      280        1 1 0 8 1 
rf_ab_pad2gnd                0  BANK6      6      281        1 1 0 8 1 
rf_ab_int2gnd                0  BANK6      6      282        1 1 0 8 1 
rf_ab_int2pad                0  BANK6      6      283        1 1 0 8 1 
rf_spare_6_284_1             0  BANK6      6      284        1 1 0 8 1 
rf_dbias_mixerIQ             0  BANK6      6      285        1 1 0 8 1 
rf_spare_6_286_1             1  BANK6      6      286        1 1 0 8 1 
rf_spare_6_287_1             0  BANK6      6      287        1 1 0 8 1 
rf_pwdb_rxbb                 0  BANK6      6      288        1 1 0 8 1 
rf_pwdpkbias                 1  BANK6      6      289        1 1 0 8 1 
rf_pksel8                    0  BANK6      6      290        1 1 0 8 1 
rf_pwdpk8                    1  BANK6      6      291        1 1 0 8 1 
rf_pwdIQmxr_b                0  BANK6      6      292        1 1 0 8 1 
rf_pksel7                    0  BANK6      6      293        1 1 0 8 1 
rf_pwdpk7                    1  BANK6      6      294        1 1 0 8 1 
rf_pwdIFvga_b                0  BANK6      6      295        1 1 0 8 1 
rf_spare_6_296_1             0  BANK6      6      296        1 1 0 8 1 
rf_pksel6                    0  BANK6      6      297        1 1 0 8 1 
rf_pwdpk6                    1  BANK6      6      298        1 1 0 8 1 
rf_spare_6_299_1             0  BANK6      6      299        1 1 0 8 1 
rf_pksel5                    0  BANK6      6      300        1 1 0 8 1 
rf_pwdpk5                    1  BANK6      6      301        1 1 0 8 1 
rf_spare_6_302_1             0  BANK6      6      302        1 1 0 8 1 
rf_pksel4                    0  BANK6      6      303        1 1 0 8 1 
rf_pwdpk4                    1  BANK6      6      304        1 1 0 8 1 
rf_spare_6_305_1             0  BANK6      6      305        1 1 0 8 1 
rf_spare_6_306_1             0  BANK6      6      306        1 1 0 8 1 
rf_pksel3                    0  BANK6      6      307        1 1 0 8 1 
rf_pwdpk3                    1  BANK6      6      308        1 1 0 8 1 
rf_pwdRFmxr_b                0  BANK6      6      309        1 1 0 8 1 
rf_pksel2                    0  BANK6      6      310        1 1 0 8 1 
rf_pwdpk2                    1  BANK6      6      311        1 1 0 8 1 
rf_pwdRFvga_b                0  BANK6      6      312        1 1 0 8 1 
rf_pksel1                    0  BANK6      6      313        1 1 0 8 1 
rf_pwdpk1                    1  BANK6      6      314        1 1 0 8 1 
rf_pwdlna_b                  0  BANK6      6      315        1 1 0 8 1 
rf_ifvgaon                   0  BANK6      6      316        1 1 0 8 1 
rf_ifvgacal                  0  BANK6      6      319:317    1 1 0 8 1 

rf_spare_6_24_2              1  BANK6      6       24        2 1 0 8 1 
rf_spare_6_25_2              0  BANK6      6       25        2 1 0 8 1 
rf_spare_6_26_2              1  BANK6      6       26        2 1 0 8 1 
rf_spare_6_27_2              0  BANK6      6       27        2 1 0 8 1 
rf_spare_6_28_2              1  BANK6      6       28        2 1 0 8 1 
rf_spare_6_29_2              0  BANK6      6       29        2 1 0 8 1 
rf_spare_6_30_2              1  BANK6      6       30        2 1 0 8 1 
rf_VddCpRegCon               0  BANK6      6       31        2 1 0 8 1 
rf_VddVcoRegCon              0  BANK6      6       32        2 1 0 8 1 
rf_PwUpPrescBigDiode         1  BANK6      6       33        2 1 0 8 1 
rf_PwUpSynthTestBit          0  BANK6      6       34        2 1 0 8 1 
rf_PwUpLo2GTxQPD             0  BANK6      6       35        2 1 0 8 1 
rf_PwUpLo2GTxIPD             0  BANK6      6       36        2 1 0 8 1 
rf_PwUpLo2GRxQPD             0  BANK6      6       37        2 1 0 8 1 
rf_PwUpLo2GRxIPD             0  BANK6      6       38        2 1 0 8 1 
rf_PwUpLo2GInQPD             0  BANK6      6       39        2 1 0 8 1 
rf_PwUpLo2GInIPD             0  BANK6      6       40        2 1 0 8 1 
rf_PwUpLo4GIntPD             0  BANK6      6       41        2 1 0 8 1 
rf_PwUpLo4GTxPD              0  BANK6      6       42        2 1 0 8 1 
rf_PwUpLo4GRxPD              0  BANK6      6       43        2 1 0 8 1 
rf_PwUpLo4GInPD              0  BANK6      6       44        2 1 0 8 1 
rf_PwdLOBuf4G                0  BANK6      6       45        2 1 0 8 1 
rf_PwdLOBuf2G                0  BANK6      6       46        2 1 0 8 1 
rf_PwdPrescaler              0  BANK6      6       47        2 1 0 8 1 
rf_PwdCp                     0  BANK6      6       48        2 1 0 8 1 
rf_PwdILFD                   0  BANK6      6       49        2 1 0 8 1 
rf_PwdVco                    0  BANK6      6       50        2 1 0 8 1 
rf_AgcOffLoBuf2G             0  BANK6      6       51        2 1 0 8 1 
rf_RLoBuf2G                  3  BANK6      6       52:54     2 1 0 8 1 
rf_TxTrLoBuf2G               0  BANK6      6       55:57     2 1 0 8 1 
*rf_RxTrLoBuf2G              0  BANK6      6       58:60     2 1 0 8 1 
rf_AgcOffLoBuf4G             0  BANK6      6       61        2 1 0 8 1 
rf_RLoBuf4G                  3  BANK6      6       62:64     2 1 0 8 1 
rf_TxTrLoBuf4G               7  BANK6      6       65:67     2 1 0 8 1 
rf_RxTrLoBuf4G               0  BANK6      6       68:70     2 1 0 8 1 
rf_CTrLoBuf4G                7  BANK6      6       71:73     2 1 0 8 1 
rf_PreScBiasSel              5  BANK6      6       74:77     2 1 0 8 1 
rf_FlockLockDet              0  BANK6      6       78        2 1 0 8 1 
rf_RstModeLockDet            1  BANK6      6       79        2 1 0 8 1 
rf_TestLockDet               0  BANK6      6       80        2 1 0 8 1 
rf_TLockDet                  8  BANK6      6       81:85     2 1 0 8 1 
rf_DelLockDet                2  BANK6      6       86:87     2 1 0 8 1 
rf_PfdDel                    0  BANK6      6       88        2 1 0 8 1 
rf_VcOutCon                  0  BANK6      6       89        2 1 0 8 1 
rf_HighVcCp                  2  BANK6      6       90:91     2 1 0 8 1 
rf_MidVcCp                   1  BANK6      6       92:93     2 1 0 8 1 
rf_LowVcCp                   2  BANK6      6       94:95     2 1 0 8 1 
rf_RbCp                      0  BANK6      6       96:97     2 1 0 8 1 
rf_CsrCp                     0  BANK6      6       98        2 1 0 8 1 
rf_OvrBufferTunCap3          1  BANK6      6       99        2 1 0 8 1 
rf_OvrBufferTunCap2          0  BANK6      6      100        2 1 0 8 1 
rf_OvrBufferTunCap1          0  BANK6      6      101        2 1 0 8 1 
rf_CapOffset3                7  BANK6      6      102:104    2 1 0 8 1 
rf_CapOffset2                0  BANK6      6      105:107    2 1 0 8 1 
rf_CapOffset1                0  BANK6      6      108:110    2 1 0 8 1 
rf_Loop3rdOrderR             0  BANK6      6      111:114    2 1 0 8 1 
rf_LoopIp6                   7  BANK6      6      115:117    2 1 0 8 1 
rf_LoopIp5                   7  BANK6      6      118:120    2 1 0 8 1 
rf_LoopIp4                   7  BANK6      6      121:123    2 1 0 8 1 
rf_LoopIp3                   7  BANK6      6      124:126    2 1 0 8 1 
rf_LoopIp2                   7  BANK6      6      127:129    2 1 0 8 1 
rf_LoopIp1                   7  BANK6      6      130:132    2 1 0 8 1 
rf_LoopCp6                   3  BANK6      6      133:137    2 1 0 8 1 
rf_LoopCp5                   6  BANK6      6      138:142    2 1 0 8 1 
rf_LoopCp4                   4  BANK6      6      143:147    2 1 0 8 1 
rf_LoopCp3                   3  BANK6      6      148:152    2 1 0 8 1 
rf_LoopCp2                   4  BANK6      6      153:157    2 1 0 8 1 
rf_LoopCp1                   1  BANK6      6      158:162    2 1 0 8 1 
rf_LoopCs6                  13  BANK6      6      163:167    2 1 0 8 1 
rf_LoopCs5                  19  BANK6      6      168:172    2 1 0 8 1 
rf_LoopCs4                   9  BANK6      6      173:177    2 1 0 8 1 
rf_LoopCs3                   8  BANK6      6      178:182    2 1 0 8 1 
rf_LoopCs2                   9  BANK6      6      183:187    2 1 0 8 1 
rf_LoopCs1                   5  BANK6      6      188:192    2 1 0 8 1 
rf_LoopRs6                   2  BANK6      6      193:196    2 1 0 8 1 
rf_LoopRs5                   1  BANK6      6      197:200    2 1 0 8 1 
rf_LoopRs4                   2  BANK6      6      201:204    2 1 0 8 1 
rf_LoopRs3                   3  BANK6      6      205:208    2 1 0 8 1 
rf_LoopRs2                   4  BANK6      6      209:212    2 1 0 8 1 
rf_LoopRs1                   7  BANK6      6      213:216    2 1 0 8 1 
rf_LostLockMaxStep           1  BANK6      6      217:220    2 1 0 8 1 
rf_LostVcMaxCount            1  BANK6      6      221:224    2 1 0 8 1 
rf_AlwaysShortVregRes        0  BANK6      6      225        2 1 0 8 1 
rf_LoopLockTargDel          20  BANK6      6      226:232    2 1 0 8 1 
rf_CapTargetDelay            4  BANK6      6      233:236    2 1 0 8 1 
rf_ContVoltTargDel          40  BANK6      6      237:244    2 1 0 8 1 
rf_VregTargetDelay         127  BANK6      6      245:251    2 1 0 8 1 
rf_DisPushUpDnLostVc         0  BANK6      6      252        2 1 0 8 1 
rf_PushDown                  0  BANK6      6      253        2 1 0 8 1 
rf_PushUp                    1  BANK6      6      254        2 1 0 8 1 
rf_VcRangeBypass             0  BANK6      6      255        2 1 0 8 1 
rf_VcoCapOverride            0  BANK6      6      256:262    2 1 0 8 1 
rf_SynthSMOvrPinVc           0  BANK6      6      263        2 1 0 8 1 
rf_SynthSMOvr                0  BANK6      6      264        2 1 0 8 1 
rf_SOvr                      0  BANK6      6      265:269    2 1 0 8 1 
rf_POvr                      0  BANK6      6      270:277    2 1 0 8 1 
rf_RefDivRatioOvr            0  BANK6      6      278:282    2 1 0 8 1 
rf_OvrChanDecoder            0  BANK6      6      283        2 1 0 8 1 
rf_pd_lobuf                  0  BANK6      6      284        2 1 0 8 1 
rf_rstcb_div                 1  BANK6      6      285        2 1 0 8 1 
rf_rstb_div                  1  BANK6      6      286        2 1 0 8 1 
rf_div_mod                   6  BANK6      6      290:287    2 1 0 8 1 
rf_use_reg                   0  BANK6      6      291        2 1 0 8 1 
rf_pd_d2s                    0  BANK6      6      292        2 1 0 8 1 
rf_pd_vcobuf                 0  BANK6      6      293        2 1 0 8 1 
rf_spare_6_294_2             0  BANK6      6      294        2 1 0 8 1 
rf_agc                       5  BANK6      6      297:295    2 1 0 8 1 
rf_agcoff                    0  BANK6      6      298        2 1 0 8 1 
rf_tune                      1  BANK6      6      301:299    2 1 0 8 1 
rf_lowfreq_cap_reg           0  BANK6      6      302        2 1 0 8 1 
rf_pd_vco                    0  BANK6      6      303        2 1 0 8 1 
rf_spare_6_304_2             0  BANK6      6      304        2 1 0 8 1 
rf_capL                      1  BANK6      6      306:305    2 1 0 8 1 
rf_resL                      3  BANK6      6      309:307    2 1 0 8 1 
rf_extLVL                    0  BANK6      6      310        2 1 0 8 1 
rf_vcoutL                    0  BANK6      6      311        2 1 0 8 1 
rf_spare_6_312_2             0  BANK6      6      312        2 1 0 8 1 
rf_icpl                      6  BANK6      6      315:313    2 1 0 8 1 
rf_clampoff                  1  BANK6      6      316        2 1 0 8 1 
rf_pd_cpL                    0  BANK6      6      317        2 1 0 8 1 
rf_pd_pfd                    0  BANK6      6      318        2 1 0 8 1 
rf_spare_6_319_2             0  BANK6      6      319        2 1 0 8 1 

rf_xb5_lvl                   3  BANK6      6        2:1      3 1 0 8 1 
rf_xb2_lvl                   3  BANK6      6        4:3      3 1 0 8 1 
rf_localbias                 0  BANK6      6        5        3 1 0 8 1 
rf_sel_1                     0  BANK6      6        6        3 1 0 8 1 
rf_sel_2                     0  BANK6      6        7        3 1 0 8 1 
rf_sel_3                     0  BANK6      6        8        3 1 0 8 1 
rf_sel_4                     0  BANK6      6        9        3 1 0 8 1 
rf_sel_5                     0  BANK6      6       10        3 1 0 8 1 
rf_sel_6                     0  BANK6      6       11        3 1 0 8 1 
rf_sel_7                     0  BANK6      6       12        3 1 0 8 1 
rf_sel_8                     0  BANK6      6       13        3 1 0 8 1 
rf_sel_9                     0  BANK6      6       14        3 1 0 8 1 
rf_sel_10                    0  BANK6      6       15        3 1 0 8 1 
rf_sel_11                    0  BANK6      6       16        3 1 0 8 1 
rf_sel_12                    0  BANK6      6       17        3 1 0 8 1 
rf_sel_13                    0  BANK6      6       18        3 1 0 8 1 
rf_sel_14                    0  BANK6      6       19        3 1 0 8 1 
rf_sel_15                    0  BANK6      6       20        3 1 0 8 1 
rf_sel_16                    0  BANK6      6       21        3 1 0 8 1 
rf_sel_17                    0  BANK6      6       22        3 1 0 8 1 
rf_sel_18                    0  BANK6      6       23        3 1 0 8 1 
rf_sel_19                    0  BANK6      6       24        3 1 0 8 1 
rf_sel_20                    0  BANK6      6       25        3 1 0 8 1 
rf_sel_21                    0  BANK6      6       26        3 1 0 8 1 
rf_sel_22                    0  BANK6      6       27        3 1 0 8 1 
rf_sel_23                    0  BANK6      6       28        3 1 0 8 1 
rf_sel_24                    0  BANK6      6       29        3 1 0 8 1 
rf_sel_25                    0  BANK6      6       30        3 1 0 8 1 
rf_sel_26                    0  BANK6      6       31        3 1 0 8 1 
rf_sel_27                    0  BANK6      6       32        3 1 0 8 1 
rf_sel_28                    0  BANK6      6       33        3 1 0 8 1 
rf_sel_29                    0  BANK6      6       34        3 1 0 8 1 
rf_sel_30                    0  BANK6      6       35        3 1 0 8 1 
rf_sel_31                    0  BANK6      6       36        3 1 0 8 1 
rf_sel_32                    0  BANK6      6       37        3 1 0 8 1 
rf_sel_33                    0  BANK6      6       38        3 1 0 8 1 
rf_sel_34                    0  BANK6      6       39        3 1 0 8 1 
rf_sel_35                    0  BANK6      6       40        3 1 0 8 1 
rf_sel_36                    0  BANK6      6       41        3 1 0 8 1 
rf_sel_37                    0  BANK6      6       42        3 1 0 8 1 
rf_sel_38                    0  BANK6      6       43        3 1 0 8 1 
rf_sel_39                    0  BANK6      6       44        3 1 0 8 1 
rf_sel_40                    0  BANK6      6       45        3 1 0 8 1 
rf_sel_41                    0  BANK6      6       46        3 1 0 8 1 
rf_sel_42                    0  BANK6      6       47        3 1 0 8 1 
rf_sel_43                    0  BANK6      6       48        3 1 0 8 1 
rf_sel_44                    0  BANK6      6       49        3 1 0 8 1 
rf_sel_45                    0  BANK6      6       50        3 1 0 8 1 
rf_sel_46                    0  BANK6      6       51        3 1 0 8 1 
rf_sel_47                    0  BANK6      6       52        3 1 0 8 1 
rf_sel_48                    0  BANK6      6       53        3 1 0 8 1 
rf_sel_49                    0  BANK6      6       54        3 1 0 8 1 
rf_sel_50                    0  BANK6      6       55        3 1 0 8 1 
rf_sel_51                    0  BANK6      6       56        3 1 0 8 1 
rf_sel_52                    0  BANK6      6       57        3 1 0 8 1 
rf_sel_53                    0  BANK6      6       58        3 1 0 8 1 
rf_sel_54                    0  BANK6      6       59        3 1 0 8 1 
rf_sel_55                    0  BANK6      6       60        3 1 0 8 1 
rf_sel_56                    0  BANK6      6       61        3 1 0 8 1 
rf_sel_57                    0  BANK6      6       62        3 1 0 8 1 
rf_sel_58                    0  BANK6      6       63        3 1 0 8 1 
rf_sel_59                    0  BANK6      6       64        3 1 0 8 1 
rf_sel_60                    0  BANK6      6       65        3 1 0 8 1 
rf_sel_61                    0  BANK6      6       66        3 1 0 8 1 
rf_sel_62                    0  BANK6      6       67        3 1 0 8 1 
rf_sel_63                    0  BANK6      6       68        3 1 0 8 1 
rf_sel_64                    0  BANK6      6       69        3 1 0 8 1 
rf_sel_65                    0  BANK6      6       70        3 1 0 8 1 
rf_sel_66                    0  BANK6      6       71        3 1 0 8 1 
rf_sel_67                    0  BANK6      6       72        3 1 0 8 1 
rf_sel_68                    0  BANK6      6       73        3 1 0 8 1 
rf_sel_69                    0  BANK6      6       74        3 1 0 8 1 
rf_sel_70                    0  BANK6      6       75        3 1 0 8 1 
rf_sel_71                    0  BANK6      6       76        3 1 0 8 1 
rf_sel_72                    0  BANK6      6       77        3 1 0 8 1 
rf_sel_73                    0  BANK6      6       78        3 1 0 8 1 
rf_sel_74                    0  BANK6      6       79        3 1 0 8 1 
rf_sel_75                    0  BANK6      6       80        3 1 0 8 1 
rf_sel_76                    0  BANK6      6       81        3 1 0 8 1 
rf_selabsT                   0  BANK6      6       82        3 1 0 8 1 
rf_mode                      2  BANK6      6       84:83     3 1 0 8 1 
rf_pwd_221                   0  BANK6      6       85        3 1 0 8 1 
rf_pwd_220                   0  BANK6      6       86        3 1 0 8 1 
rf_pwd_219                   0  BANK6      6       87        3 1 0 8 1 
rf_pwd_218                   0  BANK6      6       88        3 1 0 8 1 
rf_pwd_217                   0  BANK6      6       89        3 1 0 8 1 
rf_pwd_216                   0  BANK6      6       90        3 1 0 8 1 
rf_pwd_215                   0  BANK6      6       91        3 1 0 8 1 
rf_pwd_214                   0  BANK6      6       92        3 1 0 8 1 
rf_pwd_213                   0  BANK6      6       93        3 1 0 8 1 
rf_pwd_212                   0  BANK6      6       94        3 1 0 8 1 
rf_pwd_211                   0  BANK6      6       95        3 1 0 8 1 
rf_pwd_210                   0  BANK6      6       96        3 1 0 8 1 
rf_pwd_209                   0  BANK6      6       97        3 1 0 8 1 
rf_pwd_208                   0  BANK6      6       98        3 1 0 8 1 
rf_pwd_207                   0  BANK6      6       99        3 1 0 8 1 
rf_pwd_206                   0  BANK6      6      100        3 1 0 8 1 
rf_pwd_205                   0  BANK6      6      101        3 1 0 8 1 
rf_pwd_204                   0  BANK6      6      102        3 1 0 8 1 
rf_pwd_203                   0  BANK6      6      103        3 1 0 8 1 
rf_pwd_202                   0  BANK6      6      104        3 1 0 8 1 
rf_pwd_201                   0  BANK6      6      105        3 1 0 8 1 
rf_pwd_200                   0  BANK6      6      106        3 1 0 8 1 
rf_pwd_199                   0  BANK6      6      107        3 1 0 8 1 
rf_pwd_198                   0  BANK6      6      108        3 1 0 8 1 
rf_pwd_197                   0  BANK6      6      109        3 1 0 8 1 
rf_pwd_196                   0  BANK6      6      110        3 1 0 8 1 
rf_pwd_195                   0  BANK6      6      111        3 1 0 8 1 
rf_pwd_194                   0  BANK6      6      112        3 1 0 8 1 
rf_pwd_193                   0  BANK6      6      113        3 1 0 8 1 
rf_pwd_192                   0  BANK6      6      114        3 1 0 8 1 
rf_pwd_191                   0  BANK6      6      115        3 1 0 8 1 
rf_pwd_190                   0  BANK6      6      116        3 1 0 8 1 
rf_pwd_189                   0  BANK6      6      117        3 1 0 8 1 
rf_pwd_188                   0  BANK6      6      118        3 1 0 8 1 
rf_pwd_187                   0  BANK6      6      119        3 1 0 8 1 
rf_pwd_186                   0  BANK6      6      120        3 1 0 8 1 
rf_pwd_185                   0  BANK6      6      121        3 1 0 8 1 
rf_pwd_184                   0  BANK6      6      122        3 1 0 8 1 
rf_pwd_183                   0  BANK6      6      123        3 1 0 8 1 
rf_pwd_182                   0  BANK6      6      124        3 1 0 8 1 
rf_pwd_181                   0  BANK6      6      125        3 1 0 8 1 
rf_pwd_180                   0  BANK6      6      126        3 1 0 8 1 
rf_pwd_179                   0  BANK6      6      127        3 1 0 8 1 
rf_pwd_178                   0  BANK6      6      128        3 1 0 8 1 
rf_pwd_177                   0  BANK6      6      129        3 1 0 8 1 
rf_pwd_176                   0  BANK6      6      130        3 1 0 8 1 
*rf_pwd_175                   1  BANK6      6      131        3 1 0 8 1 
*rf_pwd_174                   0  BANK6      6      132        3 1 0 8 1 
rf_pwd_173                   0  BANK6      6      133        3 1 0 8 1 
rf_pwd_172                   0  BANK6      6      134        3 1 0 8 1 
rf_pwd_171                   0  BANK6      6      135        3 1 0 8 1 
rf_pwd_170                   0  BANK6      6      136        3 1 0 8 1 
rf_pwd_169                   0  BANK6      6      137        3 1 0 8 1 
rf_pwd_168                   0  BANK6      6      138        3 1 0 8 1 
rf_pwd_167                   0  BANK6      6      139        3 1 0 8 1 
rf_pwd_166                   0  BANK6      6      140        3 1 0 8 1 
rf_pwd_165                   0  BANK6      6      141        3 1 0 8 1 
rf_pwd_164                   0  BANK6      6      142        3 1 0 8 1 
rf_pwd_163                   0  BANK6      6      143        3 1 0 8 1 
rf_pwd_162                   0  BANK6      6      144        3 1 0 8 1 
rf_pwd_161                   0  BANK6      6      145        3 1 0 8 1 
rf_pwd_160                   1  BANK6      6      146        3 1 0 8 1 
rf_pwd_159                   0  BANK6      6      147        3 1 0 8 1 
rf_pwd_158                   0  BANK6      6      148        3 1 0 8 1 
rf_pwd_157                   0  BANK6      6      149        3 1 0 8 1 
rf_pwd_156                   0  BANK6      6      150        3 1 0 8 1 
rf_pwd_155                   0  BANK6      6      151        3 1 0 8 1 
rf_pwd_154                   0  BANK6      6      152        3 1 0 8 1 
rf_pwd_153                   0  BANK6      6      153        3 1 0 8 1 
rf_pwd_152                   0  BANK6      6      154        3 1 0 8 1 
rf_pwd_151                   0  BANK6      6      155        3 1 0 8 1 
rf_pwd_150                   0  BANK6      6      156        3 1 0 8 1 
rf_pwd_149                   0  BANK6      6      157        3 1 0 8 1 
rf_pwd_148                   0  BANK6      6      158        3 1 0 8 1 
rf_pwd_147                   0  BANK6      6      159        3 1 0 8 1 
rf_pwd_146                   0  BANK6      6      160        3 1 0 8 1 
rf_pwd_145                   0  BANK6      6      161        3 1 0 8 1 
rf_pwd_144                   0  BANK6      6      162        3 1 0 8 1 
rf_pwd_143                   0  BANK6      6      163        3 1 0 8 1 
rf_pwd_142                   0  BANK6      6      164        3 1 0 8 1 
rf_pwd_141                   0  BANK6      6      165        3 1 0 8 1 
rf_pwd_140                   0  BANK6      6      166        3 1 0 8 1 
rf_pwd_139                   0  BANK6      6      167        3 1 0 8 1 
rf_pwd_138                   0  BANK6      6      168        3 1 0 8 1 
rf_pwd_137                   0  BANK6      6      169        3 1 0 8 1 
rf_pwd_136                   0  BANK6      6      170        3 1 0 8 1 
rf_pwd_135                   0  BANK6      6      171        3 1 0 8 1 
rf_pwd_134                   0  BANK6      6      172        3 1 0 8 1 
rf_pwd_133                   0  BANK6      6      173        3 1 0 8 1 
rf_pwd_132                   0  BANK6      6      174        3 1 0 8 1 
rf_pwd_131                   0  BANK6      6      175        3 1 0 8 1 
rf_pwd_130                   0  BANK6      6      176        3 1 0 8 1 
rf_pwd_129                   0  BANK6      6      177        3 1 0 8 1 
rf_pwd_128                   0  BANK6      6      178        3 1 0 8 1 
rf_pwd_127                   0  BANK6      6      179        3 1 0 8 1 
rf_pwd_126                   0  BANK6      6      180        3 1 0 8 1 
rf_pwd_125                   0  BANK6      6      181        3 1 0 8 1 
rf_pwd_124                   0  BANK6      6      182        3 1 0 8 1 
rf_pwd_123                   0  BANK6      6      183        3 1 0 8 1 
rf_pwd_122                   0  BANK6      6      184        3 1 0 8 1 
rf_pwd_121                   0  BANK6      6      185        3 1 0 8 1 
rf_pwd_120                   0  BANK6      6      186        3 1 0 8 1 
rf_pwd_119                   0  BANK6      6      187        3 1 0 8 1 
rf_pwd_118                   0  BANK6      6      188        3 1 0 8 1 
rf_pwd_117                   0  BANK6      6      189        3 1 0 8 1 
rf_pwd_116                   0  BANK6      6      190        3 1 0 8 1 
rf_pwd_115                   0  BANK6      6      191        3 1 0 8 1 
rf_pwd_114                   0  BANK6      6      192        3 1 0 8 1 
rf_pwd_113                   0  BANK6      6      193        3 1 0 8 1 
rf_pwd_112                   0  BANK6      6      194        3 1 0 8 1 
rf_pwd_111                   0  BANK6      6      195        3 1 0 8 1 
rf_pwd_110                   0  BANK6      6      196        3 1 0 8 1 
rf_pwd_109                   0  BANK6      6      197        3 1 0 8 1 
rf_pwd_108                   0  BANK6      6      198        3 1 0 8 1 
rf_pwd_107                   0  BANK6      6      199        3 1 0 8 1 
rf_pwd_106                   0  BANK6      6      200        3 1 0 8 1 
rf_pwd_105                   0  BANK6      6      201        3 1 0 8 1 
rf_pwd_104                   0  BANK6      6      202        3 1 0 8 1 
rf_pwd_103                   0  BANK6      6      203        3 1 0 8 1 
rf_pwd_102                   0  BANK6      6      204        3 1 0 8 1 
rf_pwd_101                   0  BANK6      6      205        3 1 0 8 1 
rf_pwd_100                   0  BANK6      6      206        3 1 0 8 1 
rf_pwd_99                    1  BANK6      6      207        3 1 0 8 1 
rf_pwd_98                    1  BANK6      6      208        3 1 0 8 1 
rf_pwd_97                    1  BANK6      6      209        3 1 0 8 1 
rf_pwd_96                    0  BANK6      6      210        3 1 0 8 1 
rf_pwd_95                    0  BANK6      6      211        3 1 0 8 1 
rf_pwd_94                    0  BANK6      6      212        3 1 0 8 1 
rf_pwd_93                    0  BANK6      6      213        3 1 0 8 1 
rf_pwd_92                    0  BANK6      6      214        3 1 0 8 1 
rf_pwd_91                    0  BANK6      6      215        3 1 0 8 1 
rf_pwd_90                    0  BANK6      6      216        3 1 0 8 1 
rf_pwd_89                    0  BANK6      6      217        3 1 0 8 1 
rf_pwd_88                    0  BANK6      6      218        3 1 0 8 1 
rf_pwd_87                    0  BANK6      6      219        3 1 0 8 1 
rf_pwd_86                    0  BANK6      6      220        3 1 0 8 1 
rf_pwd_85                    0  BANK6      6      221        3 1 0 8 1 
rf_pwd_84                    0  BANK6      6      222        3 1 0 8 1 
rf_pwd_83                    0  BANK6      6      223        3 1 0 8 1 
rf_pwd_82                    0  BANK6      6      224        3 1 0 8 1 
rf_pwd_81                    0  BANK6      6      225        3 1 0 8 1 
rf_pwd_80                    1  BANK6      6      226        3 1 0 8 1 
rf_pwd_79                    1  BANK6      6      227        3 1 0 8 1 
rf_pwd_78                    0  BANK6      6      228        3 1 0 8 1 
rf_pwd_77                    0  BANK6      6      229        3 1 0 8 1 
rf_pwd_76                    0  BANK6      6      230        3 1 0 8 1 
rf_pwd_75                    0  BANK6      6      231        3 1 0 8 1 
rf_pwd_74                    1  BANK6      6      232        3 1 0 8 1 
rf_pwd_73                    1  BANK6      6      233        3 1 0 8 1 
rf_pwd_72                    0  BANK6      6      234        3 1 0 8 1 
rf_pwd_71                    0  BANK6      6      235        3 1 0 8 1 
rf_pwd_70                    0  BANK6      6      236        3 1 0 8 1 
rf_pwd_69                    1  BANK6      6      237        3 1 0 8 1 
rf_pwd_68                    1  BANK6      6      238        3 1 0 8 1 
rf_pwd_67                    0  BANK6      6      239        3 1 0 8 1 
rf_pwd_66                    0  BANK6      6      240        3 1 0 8 1 
rf_pwd_65                    0  BANK6      6      241        3 1 0 8 1 
rf_pwd_64                    0  BANK6      6      242        3 1 0 8 1 
rf_pwd_63                    0  BANK6      6      243        3 1 0 8 1 
rf_pwd_62                    0  BANK6      6      244        3 1 0 8 1 
rf_pwd_61                    0  BANK6      6      245        3 1 0 8 1 
rf_pwd_60                    0  BANK6      6      246        3 1 0 8 1 
rf_pwd_59                    0  BANK6      6      247        3 1 0 8 1 
rf_pwd_58                    0  BANK6      6      248        3 1 0 8 1 
rf_pwd_57                    0  BANK6      6      249        3 1 0 8 1 
rf_pwd_56                    0  BANK6      6      250        3 1 0 8 1 
rf_pwd_55                    0  BANK6      6      251        3 1 0 8 1 
rf_pwd_54                    0  BANK6      6      252        3 1 0 8 1 
rf_pwd_53                    0  BANK6      6      253        3 1 0 8 1 
rf_pwd_52                    0  BANK6      6      254        3 1 0 8 1 
rf_pwd_51                    0  BANK6      6      255        3 1 0 8 1 
rf_pwd_50                    0  BANK6      6      256        3 1 0 8 1 
rf_pwd_49                    0  BANK6      6      257        3 1 0 8 1 
rf_pwd_48                    0  BANK6      6      258        3 1 0 8 1 
rf_pwd_47                    0  BANK6      6      259        3 1 0 8 1 
rf_pwd_46                    0  BANK6      6      260        3 1 0 8 1 
rf_pwd_45                    0  BANK6      6      261        3 1 0 8 1 
rf_pwd_44                    0  BANK6      6      262        3 1 0 8 1 
rf_pwd_43                    0  BANK6      6      263        3 1 0 8 1 
rf_pwd_42                    0  BANK6      6      264        3 1 0 8 1 
rf_pwd_41                    0  BANK6      6      265        3 1 0 8 1 
rf_pwd_40                    0  BANK6      6      266        3 1 0 8 1 
rf_pwd_39                    0  BANK6      6      267        3 1 0 8 1 
rf_pwd_38                    0  BANK6      6      268        3 1 0 8 1 
rf_pwd_37                    0  BANK6      6      269        3 1 0 8 1 
rf_pwd_36                    0  BANK6      6      270        3 1 0 8 1 
rf_pwd_35                    0  BANK6      6      271        3 1 0 8 1 
rf_pwd_34                    0  BANK6      6      272        3 1 0 8 1 
rf_pwd_33                    0  BANK6      6      273        3 1 0 8 1 
rf_pwd_32                    0  BANK6      6      274        3 1 0 8 1 
rf_pwd_31                    0  BANK6      6      275        3 1 0 8 1 
rf_pwd_30                    0  BANK6      6      276        3 1 0 8 1 
rf_pwd_29                    0  BANK6      6      277        3 1 0 8 1 
rf_pwd_28                    0  BANK6      6      278        3 1 0 8 1 
rf_pwd_27                    0  BANK6      6      279        3 1 0 8 1 
rf_pwd_26                    0  BANK6      6      280        3 1 0 8 1 
rf_pwd_25                    0  BANK6      6      281        3 1 0 8 1 
rf_pwd_24                    0  BANK6      6      282        3 1 0 8 1 
rf_pwd_23                    0  BANK6      6      283        3 1 0 8 1 
rf_pwd_22                    0  BANK6      6      284        3 1 0 8 1 
rf_pwd_21                    0  BANK6      6      285        3 1 0 8 1 
rf_pwd_20                    0  BANK6      6      286        3 1 0 8 1 
rf_pwd_19                    0  BANK6      6      287        3 1 0 8 1 
rf_pwd_18                    0  BANK6      6      288        3 1 0 8 1 
rf_pwd_17                    0  BANK6      6      289        3 1 0 8 1 
rf_pwd_16                    0  BANK6      6      290        3 1 0 8 1 
rf_pwd_15                    0  BANK6      6      291        3 1 0 8 1 
rf_pwd_14                    0  BANK6      6      292        3 1 0 8 1 
rf_pwd_13                    0  BANK6      6      293        3 1 0 8 1 
rf_pwd_12                    0  BANK6      6      294        3 1 0 8 1 
rf_pwd_11                    0  BANK6      6      295        3 1 0 8 1 
rf_pwd_10                    0  BANK6      6      296        3 1 0 8 1 
rf_pwd_9                     0  BANK6      6      297        3 1 0 8 1 
rf_pwd_8                     0  BANK6      6      298        3 1 0 8 1 
rf_pwd_7                     0  BANK6      6      299        3 1 0 8 1 
rf_pwd_6                     0  BANK6      6      300        3 1 0 8 1 
rf_pwd_5                     0  BANK6      6      301        3 1 0 8 1 
rf_pwd_4                     0  BANK6      6      302        3 1 0 8 1 
rf_pwd_3                     0  BANK6      6      303        3 1 0 8 1 
rf_pwd_2                     0  BANK6      6      304        3 1 0 8 1 
rf_pwd_1                     0  BANK6      6      305        3 1 0 8 1 
rf_spare_6_306_3             0  BANK6      6      306        3 1 0 8 1 
rf_spare_6_307_3             0  BANK6      6      307        3 1 0 8 1 
rf_spare_6_308_3             0  BANK6      6      308        3 1 0 8 1 
rf_spare_6_309_3             0  BANK6      6      309        3 1 0 8 1 
rf_spare_6_310_3             0  BANK6      6      310        3 1 0 8 1 
rf_spare_6_311_3             0  BANK6      6      311        3 1 0 8 1 
rf_spare_6_312_3             0  BANK6      6      312        3 1 0 8 1 
rf_spare_6_313_3             0  BANK6      6      313        3 1 0 8 1 
rf_spare_6_314_3             0  BANK6      6      314        3 1 0 8 1 
rf_spare_6_315_3             0  BANK6      6      315        3 1 0 8 1 
rf_spare_6_316_3             0  BANK6      6      316        3 1 0 8 1 
rf_xtalosc80M                0  BANK6      6      317        3 1 0 8 1 
rf_invmode                   0  BANK6      6      318        3 1 0 8 1 
rf_localbias2X               0  BANK6      6      319        3 1 0 8 1 

rf_pcdac_test                0  BANK7      7        1        0 1 0 9 1 
rf_ovr                       0  BANK7      7        2        0 1 0 9 1    # rf_tx_ovr
rf_pcdac_delta              10  BANK7      7        6:3      0 1 0 9 1 
rf_gain_step_coars           6  BANK7      7       10:7      0 1 0 9 1 
rf_gain_rev                  1  BANK7      7       13:11     0 1 0 9 1 
*rf_gain_I                  10  BANK7      7       19:14     0 1 0 9 1    # rf_bbgain_I
rf_rfgain_I                  2  BANK7      7       22:20     0 1 0 9 1 
rf_gain_F_sel                0  BANK7      7       23        0 1 0 9 1 
rf_bbvga_ovr                 0  BANK7      7       24        0 1 0 9 1 
rf_bbgain_ovr                0  BANK7      7       31:25     0 1 0 9 1 
rf_mixgain_step             12  BANK7      7       35:32     0 1 0 9 1 
*rf_mixvga_ovr               1  BANK7      7       36        0 1 0 9 1 
*rf_mixgain_ovr              3  BANK7      7       38:37     0 1 0 9 1 
*rf_rfgain_step             12  BANK7      7       42:39     0 1 0 9 1 
rf_rfvga_ovr                 0  BANK7      7       43        0 1 0 9 1 
rf_rfgain_ovr                0  BANK7      7       45:44     0 1 0 9 1 
rf_rfgain_extra_st          12  BANK7      7       49:46     0 1 0 9 1 
rf_rfvga_extra_ovr           0  BANK7      7       50        0 1 0 9 1 
rf_rfgain_extra_ov           0  BANK7      7       52:51     0 1 0 9 1 
rf_bbgain_thresh            30  BANK7      7       57:53     0 1 0 9 1 
rf_pd_delay_a               15  BANK7      7       61:58     0 1 0 9 1 
rf_pd_delay_b               10  BANK7      7       65:62     0 1 0 9 1 
rf_pd_delay_xr               9  BANK7      7       69:66     0 1 0 9 1 
rf_pd_period_a               8  BANK7      7       73:70     0 1 0 9 1 
rf_pd_period_b               5  BANK7      7       77:74     0 1 0 9 1 
rf_pd_period_xr              6  BANK7      7       81:78     0 1 0 9 1 
rf_pd_maxstrobes_a           6  BANK7      7       85:82     0 1 0 9 1 
rf_pd_maxstrobes_b           6  BANK7      7       89:86     0 1 0 9 1 
rf_pd_maxstrobes_x           6  BANK7      7       93:90     0 1 0 9 1 
rf_clkbuf_drv_stre           0  BANK7      7       95:94     0 1 0 9 1 
rf_A2_7                      1  BANK7      7       96        0 1 0 9 1 
rf_A1_7                      1  BANK7      7       97        0 1 0 9 1 
rf_A0_7                      1  BANK7      7       98        0 1 0 9 1 

rf_rx_ovr                    0  BANK7      7       81        1 1 0 9 1 
rf_rx_wait_I                 2  BANK7      7       84:82     1 1 0 9 1 
rf_caps_I                    8  BANK7      7       88:85     1 1 0 9 1 
rf_spare_7_89_1              0  BANK7      7       89        1 1 0 9 1 
rf_spare_7_90_1              0  BANK7      7       90        1 1 0 9 1 
rf_max_str                   8  BANK7      7       94:91     1 1 0 9 1 
rf_caps_os                   0  BANK7      7       98:95     1 1 0 9 1 


#------------------------------------------------------------------------------------
@MODE: MODE_SPECIFIC              11a       11a_turbo     11b        11g       turbo2
#------------------------------------------------------------------------------------
#
# Note: 11a, 11g   mac runs at 40 mhz (25 ns)
#       11a turbo  mac runs at 80 mhz (12.5 ns)
#       11b        mac runs at 22 mhz (45.45 ns)
#
bb_slow_clk160                     0           0           0          0          0
mc_turbo_mode                      0           1           0          0          1
bb_turbo                           0           1           0          0          1
bb_short20                         0           1           0          0          1
bb_cck_mode                        0           0           1          0          0
bb_rf2ghz_mode                     0           0           1          1          1
bb_dyn_ofdm_cck_mode               0           0           0          1          0
bb_ofdm_xr_rx_clear_delay          0           0           0      0x108          0
rf_BMode                           0           0           0          0          0
rf_turbo                           0           1           0          0          1

rf_ob                              2           2           2          2          2
rf_db                              2           2           2          2          2
rf_b_ob                            2           2           2          2          2
rf_b_db                            2           2           2          2          2
rf_gain_I                       0x0a        0x0a        0x0a       0x0a       0x0a
rf_pdgain_hi                     0x3         0x3         0x3        0x3        0x3
rf_pdgain_lo                     0x0         0x0         0x0        0x0        0x0
rf_xpdsel                          1           1           1          1             1

bb_enable_xpaa                     1           1           0          0          0
bb_enable_xpab                     0           0           1          1          1

mc_cwmin_dcu0                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu1                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu2                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu3                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu4                    0x0         0x0         0x0        0x0        0x0
mc_cwmin_dcu5                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu6                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu7                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu8                    0xf         0xf        0x1f        0xf        0xf
mc_cwmin_dcu9                    0xf         0xf        0x1f        0xf        0xf
mc_sifs_dcu                      560         480         176        352        480
mc_slot_dcu                      360         480         440        396        480
mc_eifs_dcu                     3680        4480        7964      15928       4480
mc_usec_duration                  40          80          22         44         80
mc_sifs_duration_usec             14           6           8         14          6
mc_cts_timeout                  1000        1760        1056       2112       1760
mc_ack_timeout                  1000        1760        1056       2112       1760
mc_usec                           39          79          21         43         79
mc_usec_32                        39          39          39         39         39
mc_rx_latency                     37          19           9         37         19
mc_tx_latency                     54          32         384        384         32

bb_active_to_receive            2000        2000        1100       2200       2000
bb_search_start_delay          0x1b8       0x1b8        0x84      0x108      0x1b8
bb_tx_end_adjust                0x10        0x10         0xd       0x10       0x10
bb_switch_settling              0x2c        0x38        0x2e       0x2d       0x38
bb_agc_settling                 0x1c        0x25        0x1c       0x22       0x25
bb_txrxatten                    0x0d        0x0d        0x0c       0x0c       0x0c
bb_total_desired                 -34         -34         -34        -34        -34
bb_max_rfgain                     45          45          53         53         53
bb_pga_desired_size              -76         -76         -76        -76        -76
bb_adc_desired_size              -32         -32         -32        -32        -32
bb_firpwr                        -96         -96         -70        -70        -96
bb_firstep                         0           0           0          0          0
bb_relstep                       -18         -18         -18        -18        -18
bb_coarse_high                   -18         -18         -18        -18        -18
bb_coarse_low                    -52         -52         -52        -52        -52
bb_min_num_gain_change             3           3           2          3          3
#bb_pcdac_0                        20          20          16         25         25
bb_blnaatten_db_2ghz              10          10          11         11         11
bb_rxtx_margin_2ghz               11          11          16         16         16
bb_blna_margin_2ghz                0           0          11         11         11
bb_rfgain_low_2ghz                45          45          32         32         32

bb_tx_frame_to_a2_tx_on         0x05         0x5         0x5        0x5        0x5
bb_tx_frame_to_a2_rx_off        0x05         0x5         0x5        0x5        0x5
bb_tx_frame_to_dac_on           0x02         0x2         0x1        0x2        0x2
bb_tx_frame_to_adc_off             0           0           0          0          0
bb_tx_frame_to_pa_on            0x10        0x10         0x10        0x10        0x10
bb_tx_frame_to_tx_d_start       0x10        0x10         0x10        0x10        0x10
bb_tx_frame_to_xpab_on          0x0e         0xe         0xe        0xe        0xe
bb_tx_frame_to_xpaa_on          0x0e         0xe         0xe        0xe        0xe

bb_tx_end_to_a2_tx_off             0           0           0          0          0
bb_tx_end_to_pa_off                0           0           0          0          0
bb_tx_end_to_adc_on             0x0a         0xa         0x5        0xa        0xa
bb_tx_end_to_a2_rx_on           0x02         0x2         0x2        0x2        0x2
bb_tx_end_to_xlna_on               0           0           1          0          0
bb_tx_end_to_dac_off               1           1           0          1          1
bb_tx_end_to_xpab_off              0           0           0          0          0
bb_tx_end_to_xpaa_off              0           0           0          0          0

bb_switch_table_r1x12           0x00        0x00        0x00       0x00       0x00
bb_switch_table_r1x2            0x00        0x00        0x00       0x00       0x00
bb_switch_table_r1x1            0x00        0x00        0x00       0x00       0x00
bb_switch_table_r1              0x01        0x01        0x04       0x04       0x04
bb_switch_table_t1              0x02        0x02        0x08       0x08       0x08
bb_switch_table_r2x12           0x00        0x00        0x00       0x00       0x00
bb_switch_table_r2x2            0x00        0x00        0x00       0x00       0x00
bb_switch_table_r2x1            0x00        0x00        0x00       0x00       0x00
bb_switch_table_r2              0x02        0x02        0x08       0x08       0x08
bb_switch_table_t2              0x01        0x01        0x04       0x04       0x04


chn1_bb_switch_table_r1x12           0x00        0x00        0x00       0x00       0x00
chn1_bb_switch_table_r1x2            0x00        0x00        0x00       0x00       0x00
chn1_bb_switch_table_r1x1            0x00        0x00        0x00       0x00       0x00
chn1_bb_switch_table_r1              0x01        0x01        0x01       0x01       0x01
chn1_bb_switch_table_t1              0x02        0x02        0x02       0x02       0x02
chn1_bb_switch_table_r2x12           0x00        0x00        0x00       0x00       0x00
chn1_bb_switch_table_r2x2            0x00        0x00        0x00       0x00       0x00
chn1_bb_switch_table_r2x1            0x00        0x00        0x00       0x00       0x00
chn1_bb_switch_table_r2              0x02        0x02        0x02       0x02       0x02
chn1_bb_switch_table_t2              0x01        0x01        0x01       0x01       0x01

bb_rfgain_tab_0                  0x7         0x7         0x7        0x7        0x7
bb_rfgain_tab_1                 0x47        0x47        0x47       0x47       0x47
bb_rfgain_tab_2                 0x87        0x87        0x87       0x87       0x87
bb_rfgain_tab_3                0x1a0       0x1a0       0x1a0      0x1a0      0x1a0
bb_rfgain_tab_4                0x1e0       0x1e0       0x1e0      0x1e0      0x1e0
bb_rfgain_tab_5                 0x20        0x20        0x20       0x20       0x20
bb_rfgain_tab_6                 0x60        0x60        0x60       0x60       0x60
bb_rfgain_tab_7                0x1a1       0x1a1       0x1a1      0x1a1      0x1a1
bb_rfgain_tab_8                0x1e1       0x1e1       0x1e1      0x1e1      0x1e1
bb_rfgain_tab_9                 0x21        0x21        0x21       0x21       0x21
bb_rfgain_tab_10                0x61        0x61        0x61       0x61       0x61
bb_rfgain_tab_11               0x162       0x162       0x162      0x162      0x162
bb_rfgain_tab_12               0x1a2       0x1a2       0x1a2      0x1a2      0x1a2
bb_rfgain_tab_13               0x1e2       0x1e2       0x1e2      0x1e2      0x1e2
bb_rfgain_tab_14                0x22        0x22        0x22       0x22       0x22
bb_rfgain_tab_15                0x62        0x62        0x62       0x62       0x62
bb_rfgain_tab_16               0x163       0x163       0x163      0x163      0x163
bb_rfgain_tab_17               0x1a3       0x1a3       0x1a3      0x1a3      0x1a3
bb_rfgain_tab_18               0x1e3       0x1e3       0x1e3      0x1e3      0x1e3
bb_rfgain_tab_19                0x23        0x23        0x23       0x23       0x23
bb_rfgain_tab_20                0x63        0x63        0x63       0x63       0x63
bb_rfgain_tab_21               0x184       0x184       0x184      0x184      0x184
bb_rfgain_tab_22               0x1c4       0x1c4       0x1c4      0x1c4      0x1c4
bb_rfgain_tab_23                 0x4         0x4         0x4        0x4        0x4
bb_rfgain_tab_24               0x1ea       0x1ea         0xb        0xb        0xb
bb_rfgain_tab_25                0x2a        0x2a        0x4b       0x4b       0x4b
bb_rfgain_tab_26                0x6a        0x6a        0x8b       0x8b       0x8b
bb_rfgain_tab_27                0xaa        0xaa       0x1ac      0x1ac      0x1ac
bb_rfgain_tab_28               0x1ab       0x1ab       0x1ec      0x1ec      0x1ec
bb_rfgain_tab_29               0x1eb       0x1eb        0x2c       0x2c       0x2c
bb_rfgain_tab_30                0x2b        0x2b        0x12       0x12       0x12
bb_rfgain_tab_31                0x6b        0x6b        0x52       0x52       0x52
bb_rfgain_tab_32                0xab        0xab        0x92       0x92       0x92
bb_rfgain_tab_33               0x1ac       0x1ac       0x193      0x193      0x193
bb_rfgain_tab_34               0x1ec       0x1ec       0x1d3      0x1d3      0x1d3
bb_rfgain_tab_35                0x2c        0x2c        0x13       0x13       0x13
bb_rfgain_tab_36                0x3a        0x3a        0x53       0x53       0x53
bb_rfgain_tab_37                0x7a        0x7a        0x93       0x93       0x93
bb_rfgain_tab_38                0xba        0xba       0x194      0x194      0x194
bb_rfgain_tab_39               0x1bb       0x1bb       0x1d4      0x1d4      0x1d4
bb_rfgain_tab_40               0x1fb       0x1fb        0x14       0x14       0x14
bb_rfgain_tab_41                0x3b        0x3b        0x3a       0x3a       0x3a
bb_rfgain_tab_42                0x7b        0x7b        0x7a       0x7a       0x7a
bb_rfgain_tab_43                0xbb        0xbb        0xba       0xba       0xba
bb_rfgain_tab_44               0x1bc       0x1bc       0x1bb      0x1bb      0x1bb
bb_rfgain_tab_45               0x1fc       0x1fc       0x1fb      0x1fb      0x1fb
bb_rfgain_tab_46                0x3c        0x3c        0x3b       0x3b       0x3b
bb_rfgain_tab_47                0x7c        0x7c        0x7b       0x7b       0x7b
bb_rfgain_tab_48                0xbc        0xbc        0xbb       0xbb       0xbb
bb_rfgain_tab_49                0xfc        0xfc       0x1bc      0x1bc      0x1bc
bb_rfgain_tab_50                0xfc        0xfc       0x1fc      0x1fc      0x1fc
bb_rfgain_tab_51                0xfc        0xfc        0x3c       0x3c       0x3c
bb_rfgain_tab_52                0xfc        0xfc        0x7c       0x7c       0x7c
bb_rfgain_tab_53                0xfc        0xfc        0xbc       0xbc       0xbc
bb_rfgain_tab_54                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_55                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_56                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_57                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_58                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_59                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_60                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_61                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_62                0xfc        0xfc        0xfc       0xfc       0xfc
bb_rfgain_tab_63                0xfc        0xfc        0xfc       0xfc       0xfc

bb_thresh62                     0x1c        0x1c        0x1c       0x1c       0x1c
bb_tx_doublesamp_dac               0           0           0          0          0

bb_m1_thresh_low                  50          50          50         50         50
bb_m2_thresh_low                  40          40          40         40         40
bb_m1_thres                     0x4d        0x4d        0x4d       0x4d       0x4d
bb_m2_thres                     0x40        0x40        0x40       0x40       0x40
bb_m2count_thr                    16          16          16         16         16
bb_m2count_thr_low                48          48          48         48         48
bb_cycpwr_thr1                     2           2           2          2          2
bb_use_self_corr_low               1           1           1          1          1

#chn1_bb_pcdac_0                   20          20          16         25         25

rf_rfgain_step                   0xc         0xc         0xc        0xc        0xc

bb_tx_dac_scale_cck                0           0           2          2          2
bb_tx_clip                         4           4           2          2          2
rf_mixvga_ovr                      1           1           1          1          1
rf_mixgain_ovr                     2           2           2          2          2
rf_pwd_174                         0           0           0          0          0
rf_pwd_175                         1           1           1          1          1

rf_AmodeRefSel                     1           1           0          0          0
rf_RxTrLoBuf2G                     0           0           7          7          7
