{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633527346597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633527346602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 15:35:46 2021 " "Processing started: Wed Oct 06 15:35:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633527346602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633527346602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633527346602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633527347880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_control-rtl " "Found design unit 1: SRAM_control-rtl" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527348779 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_control " "Found entity 1: SRAM_control" {  } { { "SRAM_control.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527348779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633527348779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_TEST " "Found entity 1: SRAM_TEST" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527348836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633527348836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "echo_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file echo_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECHO_GEN-rtl " "Found design unit 1: ECHO_GEN-rtl" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527348912 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECHO_GEN " "Found entity 1: ECHO_GEN" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527348912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633527348912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527348980 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527348980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633527348980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349027 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633527349027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349104 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633527349104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349156 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633527349156 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM_TEST " "Elaborating entity \"SRAM_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633527349464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_control SRAM_control:inst2 " "Elaborating entity \"SRAM_control\" for hierarchy \"SRAM_control:inst2\"" {  } { { "SRAM_TEST.bdf" "inst2" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 208 728 1048 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527349538 ""}
{ "Warning" "WSGN_SEARCH_FILE" "snddriver.vhd 2 1 " "Using design file snddriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SndDriver-bdf_type " "Found design unit 1: SndDriver-bdf_type" {  } { { "snddriver.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349658 ""} { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "snddriver.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633527349658 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "SndDriver " "Found the following files while searching for definition of entity \"SndDriver\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "SndDriver.bdf " "File: SndDriver.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Quartus II" 0 -1 1633527349668 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Quartus II" 0 -1 1633527349668 "|SRAM_TEST|SndDriver:inst_SND"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:inst_SND " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:inst_SND\"" {  } { { "SRAM_TEST.bdf" "inst_SND" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 336 -232 -40 528 "inst_SND" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527349712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl.vhd 2 1 " "Using design file ctrl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-rtl " "Found design unit 1: ctrl-rtl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ctrl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ctrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527349835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633527349835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl SndDriver:inst_SND\|ctrl:b2v_inst_ctrl " "Elaborating entity \"ctrl\" for hierarchy \"SndDriver:inst_SND\|ctrl:b2v_inst_ctrl\"" {  } { { "snddriver.vhd" "b2v_inst_ctrl" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527349900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "channel_mod.vhd 2 1 " "Using design file channel_mod.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-rtl " "Found design unit 1: channel_mod-rtl" {  } { { "channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/channel_mod.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527350028 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633527350028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1633527350028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:inst_SND\|channel_mod:b2v_inst_left " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:inst_SND\|channel_mod:b2v_inst_left\"" {  } { { "snddriver.vhd" "b2v_inst_left" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/snddriver.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECHO_GEN ECHO_GEN:inst " "Elaborating entity \"ECHO_GEN\" for hierarchy \"ECHO_GEN:inst\"" {  } { { "SRAM_TEST.bdf" "inst" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 208 304 592 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO2 ECHO_GEN.vhd(27) " "Verilog HDL or VHDL warning at ECHO_GEN.vhd(27): object \"ECHO2\" assigned a value but never read" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633527350171 "|SRAM_TEST|ECHO_GEN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO3 ECHO_GEN.vhd(28) " "Verilog HDL or VHDL warning at ECHO_GEN.vhd(28): object \"ECHO3\" assigned a value but never read" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633527350171 "|SRAM_TEST|ECHO_GEN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ECHO4 ECHO_GEN.vhd(29) " "Verilog HDL or VHDL warning at ECHO_GEN.vhd(29): object \"ECHO4\" assigned a value but never read" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633527350171 "|SRAM_TEST|ECHO_GEN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_SAMPLE_OUT ECHO_GEN.vhd(30) " "Verilog HDL or VHDL warning at ECHO_GEN.vhd(30): object \"I_SAMPLE_OUT\" assigned a value but never read" {  } { { "ECHO_GEN.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/ECHO_GEN.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633527350171 "|SRAM_TEST|ECHO_GEN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2 lpm_constant2:inst4 " "Elaborating entity \"lpm_constant2\" for hierarchy \"lpm_constant2:inst4\"" {  } { { "SRAM_TEST.bdf" "inst4" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 600 104 216 648 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant2:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant2:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant2.vhd" "LPM_CONSTANT_component" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant2:inst4\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant2:inst4\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant2.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant2.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527350547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant2:inst4\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant2:inst4\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350575 ""}  } { { "lpm_constant2.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant2.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633527350575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst3 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst3\"" {  } { { "SRAM_TEST.bdf" "inst3" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 672 104 216 720 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527350703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant1:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 3 " "Parameter \"lpm_cvalue\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350703 ""}  } { { "lpm_constant1.vhd" "" { Text "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633527350703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:inst_mux " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:inst_mux\"" {  } { { "SRAM_TEST.bdf" "inst_mux" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 440 232 392 552 "inst_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633527350743 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[15\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[15\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[14\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[14\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[13\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[13\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[12\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[12\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[11\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[11\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[10\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[10\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[9\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[9\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[8\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[8\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[7\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[7\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[6\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[6\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[5\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[5\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[4\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[4\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[3\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[3\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[2\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[2\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[1\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[1\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DATA_SRAM\[0\] " "Inserted always-enabled tri-state buffer between \"DATA_SRAM\[0\]\" and its non-tri-state driver." {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1633527352162 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1633527352162 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[15\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[14\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[13\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[12\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[11\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[10\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[9\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[8\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[7\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[6\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[5\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[4\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[3\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[2\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[1\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "DATA_SRAM\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"DATA_SRAM\[0\]\" is moved to its source" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1633527352254 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1633527352254 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""} { "Warning" "WMLS_MLS_NODE_NAME" "DATA_SRAM~synth " "Node \"DATA_SRAM~synth\"" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM\[15..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527352369 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1633527352369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce GND " "Pin \"sram_ce\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 248 1136 1312 264 "sram_ce" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633527352377 "|SRAM_TEST|sram_ce"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe GND " "Pin \"sram_oe\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 264 1136 1312 280 "sram_oe" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633527352377 "|SRAM_TEST|sram_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb GND " "Pin \"sram_lb\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 328 1136 1312 344 "sram_lb" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633527352377 "|SRAM_TEST|sram_lb"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub GND " "Pin \"sram_ub\" is stuck at GND" {  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 344 1136 1312 360 "sram_ub" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633527352377 "|SRAM_TEST|sram_ub"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633527352377 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633527352517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633527354240 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633527354240 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633527354838 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633527354838 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1633527354838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633527354838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633527354838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633527355071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 15:35:54 2021 " "Processing ended: Wed Oct 06 15:35:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633527355071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633527355071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633527355071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633527355071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633527356964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633527356990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 15:35:56 2021 " "Processing started: Wed Oct 06 15:35:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633527356990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633527356990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633527357003 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633527357092 ""}
{ "Info" "0" "" "Project  = SRAM_TEST" {  } {  } 0 0 "Project  = SRAM_TEST" 0 0 "Fitter" 0 0 1633527357093 ""}
{ "Info" "0" "" "Revision = SRAM_TEST" {  } {  } 0 0 "Revision = SRAM_TEST" 0 0 "Fitter" 0 0 1633527357093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633527357545 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SRAM_TEST EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SRAM_TEST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1633527358079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633527358138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633527358139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1633527358139 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633527358290 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633527358846 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633527358846 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633527358863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633527358863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633527358863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633527358863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633527358863 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633527358863 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633527358874 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SRAM_TEST.sdc " "Synopsys Design Constraints File file not found: 'SRAM_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633527361734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633527361741 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633527361760 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1633527361768 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633527361783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633527361813 ""}  } { { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 232 64 240 248 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633527361813 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633527363146 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633527363154 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633527363161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633527363169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633527363181 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633527363190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633527363200 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633527363210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633527364428 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1633527364447 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633527364447 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633527364489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633527367796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633527368044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633527368063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633527370101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633527370108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633527371478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633527373645 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633527373645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633527374782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633527374816 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633527374816 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633527374853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633527374973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633527375691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633527375806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633527376478 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633527377582 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[15\] a permanently enabled " "Pin DATA_SRAM\[15\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[15\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[14\] a permanently enabled " "Pin DATA_SRAM\[14\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[14\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[13\] a permanently enabled " "Pin DATA_SRAM\[13\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[13\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[12\] a permanently enabled " "Pin DATA_SRAM\[12\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[12\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[11\] a permanently enabled " "Pin DATA_SRAM\[11\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[11\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[10\] a permanently enabled " "Pin DATA_SRAM\[10\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[10\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[9\] a permanently enabled " "Pin DATA_SRAM\[9\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[9\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[8\] a permanently enabled " "Pin DATA_SRAM\[8\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[8\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[7\] a permanently enabled " "Pin DATA_SRAM\[7\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[7\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[6\] a permanently enabled " "Pin DATA_SRAM\[6\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[6\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[5\] a permanently enabled " "Pin DATA_SRAM\[5\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[5\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[4\] a permanently enabled " "Pin DATA_SRAM\[4\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[4\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[3\] a permanently enabled " "Pin DATA_SRAM\[3\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[3\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[2\] a permanently enabled " "Pin DATA_SRAM\[2\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[2\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[1\] a permanently enabled " "Pin DATA_SRAM\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[1\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DATA_SRAM\[0\] a permanently enabled " "Pin DATA_SRAM\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DATA_SRAM[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA_SRAM\[0\]" } } } } { "SRAM_TEST.bdf" "" { Schematic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/SRAM_TEST.bdf" { { 296 1136 1312 312 "DATA_SRAM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA_SRAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1633527378731 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1633527378731 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/output_files/SRAM_TEST.fit.smsg " "Generated suppressed messages file X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/output_files/SRAM_TEST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633527378937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5689 " "Peak virtual memory: 5689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633527381084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 15:36:20 2021 " "Processing ended: Wed Oct 06 15:36:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633527381084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633527381084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633527381084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633527381084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633527383974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633527383980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 15:36:23 2021 " "Processing started: Wed Oct 06 15:36:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633527383980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633527383980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633527383980 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633527388350 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633527388469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633527390439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 15:36:30 2021 " "Processing ended: Wed Oct 06 15:36:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633527390439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633527390439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633527390439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633527390439 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633527391262 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633527392573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633527392603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 15:36:31 2021 " "Processing started: Wed Oct 06 15:36:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633527392603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633527392603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SRAM_TEST -c SRAM_TEST " "Command: quartus_sta SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633527392611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633527393638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633527394184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633527394196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633527394252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1633527394252 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SRAM_TEST.sdc " "Synopsys Design Constraints File file not found: 'SRAM_TEST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633527395326 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633527395335 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633527395344 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633527395344 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1633527395723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633527395729 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633527395775 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1633527395891 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633527395994 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633527395994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.082 " "Worst-case setup slack is -2.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.082      -189.346 clk  " "   -2.082      -189.346 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527396068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk  " "    0.401         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527396133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633527396195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633527396258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -153.345 clk  " "   -3.000      -153.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527396292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527396292 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633527396607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1633527396673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1633527397669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633527397782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633527397835 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633527397835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.781 " "Worst-case setup slack is -1.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527397856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527397856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781      -160.057 clk  " "   -1.781      -160.057 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527397856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527397856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527397877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527397877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 clk  " "    0.353         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527397877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527397877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633527397898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633527397947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527398007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527398007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -153.345 clk  " "   -3.000      -153.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527398007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527398007 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633527398250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399066 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633527399067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633527399067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.516 " "Worst-case setup slack is -0.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516       -35.841 clk  " "   -0.516       -35.841 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527399091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clk  " "    0.181         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527399138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633527399195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633527399242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -127.752 clk  " "   -3.000      -127.752 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633527399284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633527399284 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633527400495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633527400496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633527400928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 15:36:40 2021 " "Processing ended: Wed Oct 06 15:36:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633527400928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633527400928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633527400928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633527400928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633527403209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633527403214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 15:36:42 2021 " "Processing started: Wed Oct 06 15:36:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633527403214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633527403214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633527403214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_85c_slow.vho X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_85c_slow.vho in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527404180 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_0c_slow.vho X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_0c_slow.vho in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527404378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_min_1200mv_0c_fast.vho X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_min_1200mv_0c_fast.vho in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527404550 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST.vho X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST.vho in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527404729 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_85c_vhd_slow.sdo X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_85c_vhd_slow.sdo in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527404800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_7_1200mv_0c_vhd_slow.sdo X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_7_1200mv_0c_vhd_slow.sdo in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527404863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_min_1200mv_0c_vhd_fast.sdo X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_min_1200mv_0c_vhd_fast.sdo in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527404926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SRAM_TEST_vhd.sdo X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/ simulation " "Generated file SRAM_TEST_vhd.sdo in folder \"X:/GITHUB/TSIU03-VHDL-Gang/Code/SRAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633527405051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4528 " "Peak virtual memory: 4528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633527405234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 15:36:45 2021 " "Processing ended: Wed Oct 06 15:36:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633527405234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633527405234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633527405234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633527405234 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633527406085 ""}
