

================================================================
== Vitis HLS Report for 'max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6'
================================================================
* Date:           Fri Jan 24 15:10:02 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      793|      793|  7.930 us|  7.930 us|  793|  793|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      791|      791|        12|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten6"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %pool_for_pr.i7"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i8 %indvar_flatten6" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 20 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%icmp_ln13 = icmp_eq  i8 %indvar_flatten6_load, i8 196" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %indvar_flatten6_load, i8 1" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 22 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc19.i22, void %pool_for_pr.i27.preheader.exitStub" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 23 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 24 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 24 'read' 'conv_to_pool_streams_1_read' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 25 'partselect' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %conv_to_pool_streams_1_read" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 26 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%icmp_ln27_14 = icmp_ne  i8 %tmp_10, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln27_14' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.28ns)   --->   "%icmp_ln27_15 = icmp_eq  i23 %trunc_ln27, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 28 'icmp' 'icmp_ln27_15' <Predicate = (!icmp_ln13)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %indvar_flatten6" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 29 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%value = bitcast i32 %conv_to_pool_streams_1_read" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 30 'bitcast' 'value' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp_ogt  i32 %value, i32 1.17549e-38" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 31 'fcmp' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 32 'read' 'conv_to_pool_streams_1_read_1' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_1, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 33 'partselect' 'tmp_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = trunc i32 %conv_to_pool_streams_1_read_1" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 34 'trunc' 'trunc_ln27_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln27_16 = icmp_ne  i8 %tmp_12, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 35 'icmp' 'icmp_ln27_16' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.28ns)   --->   "%icmp_ln27_17 = icmp_eq  i23 %trunc_ln27_13, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 36 'icmp' 'icmp_ln27_17' <Predicate = (!icmp_ln13)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node pool_16)   --->   "%or_ln27_7 = or i1 %icmp_ln27_15, i1 %icmp_ln27_14" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 37 'or' 'or_ln27_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp_ogt  i32 %value, i32 1.17549e-38" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 38 'fcmp' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node pool_16)   --->   "%and_ln27_7 = and i1 %or_ln27_7, i1 %tmp_11" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 39 'and' 'and_ln27_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%pool_16 = select i1 %and_ln27_7, i32 %value, i32 1.17549e-38" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 40 'select' 'pool_16' <Predicate = (!icmp_ln13)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 41 'read' 'conv_to_pool_streams_1_read_2' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_2, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 42 'partselect' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln27_15 = trunc i32 %conv_to_pool_streams_1_read_2" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 43 'trunc' 'trunc_ln27_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.91ns)   --->   "%icmp_ln27_20 = icmp_ne  i8 %tmp_15, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 44 'icmp' 'icmp_ln27_20' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (2.28ns)   --->   "%icmp_ln27_21 = icmp_eq  i23 %trunc_ln27_15, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 45 'icmp' 'icmp_ln27_21' <Predicate = (!icmp_ln13)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%value_7 = bitcast i32 %conv_to_pool_streams_1_read_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 46 'bitcast' 'value_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp_ogt  i32 %value_7, i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 47 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 48 'read' 'conv_to_pool_streams_1_read_3' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_3, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 49 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln27_17 = trunc i32 %conv_to_pool_streams_1_read_3" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 50 'trunc' 'trunc_ln27_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.91ns)   --->   "%icmp_ln27_24 = icmp_ne  i8 %tmp_18, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 51 'icmp' 'icmp_ln27_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (2.28ns)   --->   "%icmp_ln27_25 = icmp_eq  i23 %trunc_ln27_17, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 52 'icmp' 'icmp_ln27_25' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 53 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_3, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 54 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln27_14 = trunc i32 %bitcast_ln27_3" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 55 'trunc' 'trunc_ln27_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%or_ln27_8 = or i1 %icmp_ln27_17, i1 %icmp_ln27_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 56 'or' 'or_ln27_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.91ns)   --->   "%icmp_ln27_18 = icmp_ne  i8 %tmp_13, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 57 'icmp' 'icmp_ln27_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (2.28ns)   --->   "%icmp_ln27_19 = icmp_eq  i23 %trunc_ln27_14, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 58 'icmp' 'icmp_ln27_19' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%or_ln27_9 = or i1 %icmp_ln27_19, i1 %icmp_ln27_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 59 'or' 'or_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%and_ln27_8 = and i1 %or_ln27_8, i1 %or_ln27_9" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 60 'and' 'and_ln27_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp_ogt  i32 %value_7, i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 61 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln27_9 = and i1 %and_ln27_8, i1 %tmp_14" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 62 'and' 'and_ln27_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.69ns) (out node of the LUT)   --->   "%pool_18 = select i1 %and_ln27_9, i32 %value_7, i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 63 'select' 'pool_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%value_8 = bitcast i32 %conv_to_pool_streams_1_read_2" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 64 'bitcast' 'value_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %value_8, i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 65 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.10>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 66 'bitcast' 'bitcast_ln27_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_4, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 67 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln27_16 = trunc i32 %bitcast_ln27_4" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 68 'trunc' 'trunc_ln27_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%or_ln27_10 = or i1 %icmp_ln27_21, i1 %icmp_ln27_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 69 'or' 'or_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.91ns)   --->   "%icmp_ln27_22 = icmp_ne  i8 %tmp_16, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 70 'icmp' 'icmp_ln27_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (2.28ns)   --->   "%icmp_ln27_23 = icmp_eq  i23 %trunc_ln27_16, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 71 'icmp' 'icmp_ln27_23' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%or_ln27_11 = or i1 %icmp_ln27_23, i1 %icmp_ln27_22" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 72 'or' 'or_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%and_ln27_10 = and i1 %or_ln27_10, i1 %or_ln27_11" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 73 'and' 'and_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %value_8, i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 74 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln27_11 = and i1 %and_ln27_10, i1 %tmp_17" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 75 'and' 'and_ln27_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.69ns) (out node of the LUT)   --->   "%pool_20 = select i1 %and_ln27_11, i32 %value_8, i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 76 'select' 'pool_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.43>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%value_9 = bitcast i32 %conv_to_pool_streams_1_read_3" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 77 'bitcast' 'value_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp_ogt  i32 %value_9, i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 78 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.10>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 79 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 80 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln27_18 = trunc i32 %bitcast_ln27" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 81 'trunc' 'trunc_ln27_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27_12 = or i1 %icmp_ln27_25, i1 %icmp_ln27_24" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 82 'or' 'or_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (1.91ns)   --->   "%icmp_ln27_26 = icmp_ne  i8 %tmp_19, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 83 'icmp' 'icmp_ln27_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (2.28ns)   --->   "%icmp_ln27 = icmp_eq  i23 %trunc_ln27_18, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 84 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27, i1 %icmp_ln27_26" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 85 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%and_ln27_12 = and i1 %or_ln27_12, i1 %or_ln27" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 86 'and' 'and_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp_ogt  i32 %value_9, i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 87 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %and_ln27_12, i1 %tmp_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 88 'and' 'and_ln27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.69ns) (out node of the LUT)   --->   "%pool_22 = select i1 %and_ln27, i32 %value_9, i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 89 'select' 'pool_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.62>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [CNN_Optimal/src/pool.cpp:16->CNN_Optimal/src/pool.cpp:39]   --->   Operation 92 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %pool_22" [CNN_Optimal/src/pool.cpp:30->CNN_Optimal/src/pool.cpp:39]   --->   Operation 93 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (3.62ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_1, i32 %bitcast_ln30" [CNN_Optimal/src/pool.cpp:30->CNN_Optimal/src/pool.cpp:39]   --->   Operation 94 'write' 'write_ln30' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln16 = br void %pool_for_pr.i7" [CNN_Optimal/src/pool.cpp:16->CNN_Optimal/src/pool.cpp:39]   --->   Operation 95 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_to_pool_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten6               (alloca           ) [ 0110000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000]
store_ln0                     (store            ) [ 0000000000000]
br_ln0                        (br               ) [ 0000000000000]
indvar_flatten6_load          (load             ) [ 0000000000000]
icmp_ln13                     (icmp             ) [ 0111111110000]
add_ln13                      (add              ) [ 0010000000000]
br_ln13                       (br               ) [ 0000000000000]
conv_to_pool_streams_1_read   (read             ) [ 0001000000000]
tmp_10                        (partselect       ) [ 0000000000000]
trunc_ln27                    (trunc            ) [ 0000000000000]
icmp_ln27_14                  (icmp             ) [ 0001100000000]
icmp_ln27_15                  (icmp             ) [ 0001100000000]
store_ln13                    (store            ) [ 0000000000000]
value                         (bitcast          ) [ 0000100000000]
conv_to_pool_streams_1_read_1 (read             ) [ 0100110000000]
tmp_12                        (partselect       ) [ 0000000000000]
trunc_ln27_13                 (trunc            ) [ 0000000000000]
icmp_ln27_16                  (icmp             ) [ 0110111000000]
icmp_ln27_17                  (icmp             ) [ 0110111000000]
or_ln27_7                     (or               ) [ 0000000000000]
tmp_11                        (fcmp             ) [ 0000000000000]
and_ln27_7                    (and              ) [ 0000000000000]
pool_16                       (select           ) [ 0110011000000]
conv_to_pool_streams_1_read_2 (read             ) [ 0111111110000]
tmp_15                        (partselect       ) [ 0000000000000]
trunc_ln27_15                 (trunc            ) [ 0000000000000]
icmp_ln27_20                  (icmp             ) [ 0111111111000]
icmp_ln27_21                  (icmp             ) [ 0111111111000]
value_7                       (bitcast          ) [ 0010001000000]
conv_to_pool_streams_1_read_3 (read             ) [ 0111101111100]
tmp_18                        (partselect       ) [ 0000000000000]
trunc_ln27_17                 (trunc            ) [ 0000000000000]
icmp_ln27_24                  (icmp             ) [ 0111101111110]
icmp_ln27_25                  (icmp             ) [ 0111101111110]
bitcast_ln27_3                (bitcast          ) [ 0000000000000]
tmp_13                        (partselect       ) [ 0000000000000]
trunc_ln27_14                 (trunc            ) [ 0000000000000]
or_ln27_8                     (or               ) [ 0000000000000]
icmp_ln27_18                  (icmp             ) [ 0000000000000]
icmp_ln27_19                  (icmp             ) [ 0000000000000]
or_ln27_9                     (or               ) [ 0000000000000]
and_ln27_8                    (and              ) [ 0000000000000]
tmp_14                        (fcmp             ) [ 0000000000000]
and_ln27_9                    (and              ) [ 0000000000000]
pool_18                       (select           ) [ 0101100111000]
value_8                       (bitcast          ) [ 0100000001000]
bitcast_ln27_4                (bitcast          ) [ 0000000000000]
tmp_16                        (partselect       ) [ 0000000000000]
trunc_ln27_16                 (trunc            ) [ 0000000000000]
or_ln27_10                    (or               ) [ 0000000000000]
icmp_ln27_22                  (icmp             ) [ 0000000000000]
icmp_ln27_23                  (icmp             ) [ 0000000000000]
or_ln27_11                    (or               ) [ 0000000000000]
and_ln27_10                   (and              ) [ 0000000000000]
tmp_17                        (fcmp             ) [ 0000000000000]
and_ln27_11                   (and              ) [ 0000000000000]
pool_20                       (select           ) [ 0011000000110]
value_9                       (bitcast          ) [ 0001000000010]
bitcast_ln27                  (bitcast          ) [ 0000000000000]
tmp_19                        (partselect       ) [ 0000000000000]
trunc_ln27_18                 (trunc            ) [ 0000000000000]
or_ln27_12                    (or               ) [ 0000000000000]
icmp_ln27_26                  (icmp             ) [ 0000000000000]
icmp_ln27                     (icmp             ) [ 0000000000000]
or_ln27                       (or               ) [ 0000000000000]
and_ln27_12                   (and              ) [ 0000000000000]
tmp_20                        (fcmp             ) [ 0000000000000]
and_ln27                      (and              ) [ 0000000000000]
pool_22                       (select           ) [ 0000100000001]
specloopname_ln0              (specloopname     ) [ 0000000000000]
speclooptripcount_ln0         (speclooptripcount) [ 0000000000000]
specpipeline_ln16             (specpipeline     ) [ 0000000000000]
bitcast_ln30                  (bitcast          ) [ 0000000000000]
write_ln30                    (write            ) [ 0000000000000]
br_ln16                       (br               ) [ 0000000000000]
ret_ln0                       (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_to_pool_streams_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_to_flat_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_for_rows_pool_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="indvar_flatten6_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_to_pool_streams_1_read/2 conv_to_pool_streams_1_read_1/3 conv_to_pool_streams_1_read_2/4 conv_to_pool_streams_1_read_3/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln30_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/12 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/3 tmp_14/5 tmp_17/8 tmp_20/10 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="0" index="3" bw="6" slack="0"/>
<pin id="75" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 tmp_12/3 tmp_15/4 tmp_18/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_14/2 icmp_ln27_16/3 icmp_ln27_20/4 icmp_ln27_24/5 "/>
</bind>
</comp>

<comp id="86" class="1005" name="reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read conv_to_pool_streams_1_read_1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="indvar_flatten6_load_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln13_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln13_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln27_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln27_15_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="23" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_15/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln13_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="1"/>
<pin id="122" dir="0" index="1" bw="8" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="value_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln27_13_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_13/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln27_17_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="23" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_17/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="or_ln27_7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="2"/>
<pin id="141" dir="0" index="1" bw="1" slack="2"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_7/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="and_ln27_7_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_7/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="pool_16_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_16/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln27_15_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_15/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln27_21_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="23" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_21/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="value_7_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_7/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln27_17_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_17/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln27_25_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="23" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_25/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="bitcast_ln27_3_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_3/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_13_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln27_14_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_14/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln27_8_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="3"/>
<pin id="200" dir="0" index="1" bw="1" slack="3"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_8/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln27_18_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_18/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln27_19_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="23" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_19/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln27_9_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_9/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="and_ln27_8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_8/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="and_ln27_9_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_9/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="pool_18_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="0" index="2" bw="32" slack="2"/>
<pin id="236" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_18/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="value_8_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="4"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_8/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bitcast_ln27_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="3"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27_4/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_16_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln27_16_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_16/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="or_ln27_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="5"/>
<pin id="261" dir="0" index="1" bw="1" slack="5"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_10/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln27_22_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_22/9 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln27_23_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="23" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_23/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="or_ln27_11_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_11/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="and_ln27_10_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_10/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln27_11_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_11/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="pool_20_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="3"/>
<pin id="297" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_20/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="value_9_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="5"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_9/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bitcast_ln27_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="2"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_19_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln27_18_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_18/11 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln27_12_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="6"/>
<pin id="322" dir="0" index="1" bw="1" slack="6"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27_12/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln27_26_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_26/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln27_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="23" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln27_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/11 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln27_12_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_12/11 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln27_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/11 "/>
</bind>
</comp>

<comp id="354" class="1004" name="pool_22_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="0" index="2" bw="32" slack="2"/>
<pin id="358" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_22/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bitcast_ln30_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/12 "/>
</bind>
</comp>

<comp id="364" class="1005" name="indvar_flatten6_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln13_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add_ln13_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="1"/>
<pin id="377" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln27_14_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27_14 "/>
</bind>
</comp>

<comp id="385" class="1005" name="icmp_ln27_15_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="2"/>
<pin id="387" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln27_15 "/>
</bind>
</comp>

<comp id="390" class="1005" name="value_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="396" class="1005" name="icmp_ln27_16_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="3"/>
<pin id="398" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln27_16 "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln27_17_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="3"/>
<pin id="403" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln27_17 "/>
</bind>
</comp>

<comp id="406" class="1005" name="pool_16_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_16 "/>
</bind>
</comp>

<comp id="413" class="1005" name="conv_to_pool_streams_1_read_2_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="4"/>
<pin id="415" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read_2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln27_20_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="5"/>
<pin id="420" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln27_20 "/>
</bind>
</comp>

<comp id="423" class="1005" name="icmp_ln27_21_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="5"/>
<pin id="425" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln27_21 "/>
</bind>
</comp>

<comp id="428" class="1005" name="value_7_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_7 "/>
</bind>
</comp>

<comp id="434" class="1005" name="conv_to_pool_streams_1_read_3_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="5"/>
<pin id="436" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read_3 "/>
</bind>
</comp>

<comp id="439" class="1005" name="icmp_ln27_24_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="6"/>
<pin id="441" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln27_24 "/>
</bind>
</comp>

<comp id="444" class="1005" name="icmp_ln27_25_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="6"/>
<pin id="446" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln27_25 "/>
</bind>
</comp>

<comp id="449" class="1005" name="pool_18_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2"/>
<pin id="451" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_18 "/>
</bind>
</comp>

<comp id="456" class="1005" name="value_8_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_8 "/>
</bind>
</comp>

<comp id="462" class="1005" name="pool_20_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_20 "/>
</bind>
</comp>

<comp id="469" class="1005" name="value_9_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_9 "/>
</bind>
</comp>

<comp id="475" class="1005" name="pool_22_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="34" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="52" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="70" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="52" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="95" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="52" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="127"><net_src comp="86" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="132"><net_src comp="52" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="147"><net_src comp="139" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="65" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="52" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="86" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="174"><net_src comp="52" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="181" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="184" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="194" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="202" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="198" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="65" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="26" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="242" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="245" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="255" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="263" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="259" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="275" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="65" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="28" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="303" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="306" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="316" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="324" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="320" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="65" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="367"><net_src comp="48" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="374"><net_src comp="98" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="104" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="383"><net_src comp="80" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="388"><net_src comp="114" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="393"><net_src comp="124" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="399"><net_src comp="80" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="404"><net_src comp="133" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="409"><net_src comp="149" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="416"><net_src comp="52" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="421"><net_src comp="80" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="426"><net_src comp="160" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="431"><net_src comp="166" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="437"><net_src comp="52" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="442"><net_src comp="80" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="447"><net_src comp="175" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="452"><net_src comp="232" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="459"><net_src comp="238" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="465"><net_src comp="293" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="472"><net_src comp="299" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="478"><net_src comp="354" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="360" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_to_flat_streams_1 | {12 }
 - Input state : 
	Port: max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6 : conv_to_pool_streams_1 | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
	State 2
		icmp_ln27_14 : 1
		icmp_ln27_15 : 1
	State 3
		tmp_11 : 1
		icmp_ln27_16 : 1
		icmp_ln27_17 : 1
	State 4
		and_ln27_7 : 1
		pool_16 : 1
		icmp_ln27_20 : 1
		icmp_ln27_21 : 1
	State 5
		tmp_14 : 1
		icmp_ln27_24 : 1
		icmp_ln27_25 : 1
	State 6
		tmp_13 : 1
		trunc_ln27_14 : 1
		icmp_ln27_18 : 2
		icmp_ln27_19 : 2
		or_ln27_9 : 3
		and_ln27_8 : 3
		and_ln27_9 : 3
		pool_18 : 3
	State 7
	State 8
		tmp_17 : 1
	State 9
		tmp_16 : 1
		trunc_ln27_16 : 1
		icmp_ln27_22 : 2
		icmp_ln27_23 : 2
		or_ln27_11 : 3
		and_ln27_10 : 3
		and_ln27_11 : 3
		pool_20 : 3
	State 10
		tmp_20 : 1
	State 11
		tmp_19 : 1
		trunc_ln27_18 : 1
		icmp_ln27_26 : 2
		icmp_ln27 : 2
		or_ln27 : 3
		and_ln27_12 : 3
		and_ln27 : 3
		pool_22 : 3
	State 12
		write_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |        grp_fu_80       |    0    |    15   |
|          |     icmp_ln13_fu_98    |    0    |    15   |
|          |   icmp_ln27_15_fu_114  |    0    |    30   |
|          |   icmp_ln27_17_fu_133  |    0    |    30   |
|          |   icmp_ln27_21_fu_160  |    0    |    30   |
|   icmp   |   icmp_ln27_25_fu_175  |    0    |    30   |
|          |   icmp_ln27_18_fu_202  |    0    |    15   |
|          |   icmp_ln27_19_fu_208  |    0    |    30   |
|          |   icmp_ln27_22_fu_263  |    0    |    15   |
|          |   icmp_ln27_23_fu_269  |    0    |    30   |
|          |   icmp_ln27_26_fu_324  |    0    |    15   |
|          |    icmp_ln27_fu_330    |    0    |    30   |
|----------|------------------------|---------|---------|
|          |     pool_16_fu_149     |    0    |    32   |
|  select  |     pool_18_fu_232     |    0    |    32   |
|          |     pool_20_fu_293     |    0    |    32   |
|          |     pool_22_fu_354     |    0    |    32   |
|----------|------------------------|---------|---------|
|    add   |     add_ln13_fu_104    |    0    |    15   |
|----------|------------------------|---------|---------|
|          |    or_ln27_7_fu_139    |    0    |    2    |
|          |    or_ln27_8_fu_198    |    0    |    2    |
|          |    or_ln27_9_fu_214    |    0    |    2    |
|    or    |    or_ln27_10_fu_259   |    0    |    2    |
|          |    or_ln27_11_fu_275   |    0    |    2    |
|          |    or_ln27_12_fu_320   |    0    |    2    |
|          |     or_ln27_fu_336     |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    and_ln27_7_fu_143   |    0    |    2    |
|          |    and_ln27_8_fu_220   |    0    |    2    |
|          |    and_ln27_9_fu_226   |    0    |    2    |
|    and   |   and_ln27_10_fu_281   |    0    |    2    |
|          |   and_ln27_11_fu_287   |    0    |    2    |
|          |   and_ln27_12_fu_342   |    0    |    2    |
|          |     and_ln27_fu_348    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_52     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln30_write_fu_58 |    0    |    0    |
|----------|------------------------|---------|---------|
|   fcmp   |        grp_fu_65       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        grp_fu_70       |    0    |    0    |
|partselect|      tmp_13_fu_184     |    0    |    0    |
|          |      tmp_16_fu_245     |    0    |    0    |
|          |      tmp_19_fu_306     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln27_fu_110   |    0    |    0    |
|          |  trunc_ln27_13_fu_129  |    0    |    0    |
|          |  trunc_ln27_15_fu_156  |    0    |    0    |
|   trunc  |  trunc_ln27_17_fu_171  |    0    |    0    |
|          |  trunc_ln27_14_fu_194  |    0    |    0    |
|          |  trunc_ln27_16_fu_255  |    0    |    0    |
|          |  trunc_ln27_18_fu_316  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   456   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|           add_ln13_reg_375          |    8   |
|conv_to_pool_streams_1_read_2_reg_413|   32   |
|conv_to_pool_streams_1_read_3_reg_434|   32   |
|          icmp_ln13_reg_371          |    1   |
|         icmp_ln27_14_reg_380        |    1   |
|         icmp_ln27_15_reg_385        |    1   |
|         icmp_ln27_16_reg_396        |    1   |
|         icmp_ln27_17_reg_401        |    1   |
|         icmp_ln27_20_reg_418        |    1   |
|         icmp_ln27_21_reg_423        |    1   |
|         icmp_ln27_24_reg_439        |    1   |
|         icmp_ln27_25_reg_444        |    1   |
|       indvar_flatten6_reg_364       |    8   |
|           pool_16_reg_406           |   32   |
|           pool_18_reg_449           |   32   |
|           pool_20_reg_462           |   32   |
|           pool_22_reg_475           |   32   |
|                reg_86               |   32   |
|           value_7_reg_428           |   32   |
|           value_8_reg_456           |   32   |
|           value_9_reg_469           |   32   |
|            value_reg_390            |   32   |
+-------------------------------------+--------+
|                Total                |   377  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_65 |  p0  |   8  |  32  |   256  ||    42   |
| grp_fu_65 |  p1  |   4  |  32  |   128  ||    20   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   384  ||  4.1304 ||    62   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   456  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   62   |
|  Register |    -   |   377  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   377  |   518  |
+-----------+--------+--------+--------+
