// Seed: 855024884
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7,
    output logic id_8
);
  tri0  id_9;
  logic id_10;
  type_16(
      id_2, 1, 1, 1'b0
  ); type_17(
      1, id_9[1], id_7, id_2
  );
endmodule
