{ "Info" "0" "" "qar.tcl version #1" {  } {  } 0 0 "qar.tcl version #1" 0 0 "0" 0 0 1582465523328 ""}
{ "Info" "0" "" "Including '-use_file_set basic' by default" {  } {  } 0 0 "Including '-use_file_set basic' by default" 0 0 "0" 0 0 1582465524237 ""}
{ "Info" "0" "" "All project revisions will be stored in common archive exercise4_tmp_archive.qar" {  } {  } 0 0 "All project revisions will be stored in common archive exercise4_tmp_archive.qar" 0 0 "0" 0 0 1582465524237 ""}
{ "Info" "0" "" "Initializing files for 'exercise4' revision" {  } {  } 0 0 "Initializing files for 'exercise4' revision" 0 0 "0" 0 0 1582465524448 ""}
{ "Info" "0" "" "Running Analysis & Elaboration to discover source files" {  } {  } 0 0 "Running Analysis & Elaboration to discover source files" 0 0 "0" 0 0 1582465524457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1582465527169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1582465527169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file exercise4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exercise4 " "Found entity 1: exercise4" {  } { { "exercise4.bdf" "" { Schematic "C:/Users/yolan/OneDrive - University College London/ELEC0004/QuartusFPGA/output_files/output_files/output_files/exercise4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582465574954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582465574954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise4 " "Elaborating entity \"exercise4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1582465575114 ""}
{ "Error" "EGDFX_RECURSIVE_INSTANTIATION" "exercise4 inst " "Can't name logic function exercise4 of instance \"inst\" -- function has same name as current design file" {  } { { "exercise4.bdf" "" { Schematic "C:/Users/yolan/OneDrive - University College London/ELEC0004/QuartusFPGA/output_files/output_files/output_files/exercise4.bdf" { { 344 864 960 472 "inst" "" } } } }  } 0 275061 "Can't name logic function %1!s! of instance \"%2!s!\" -- function has same name as current design file" 0 0 "Design Software" 0 -1 1582465575138 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1582465575142 ""}
{ "Error" "0" "" "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" {  } {  } 0 0 "Result: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.\n" 0 0 "0" 0 0 1582465576212 ""}
{ "Error" "0" "" "Failed to discover source files from compiler. Check Analysis & Elaboration report." {  } {  } 0 0 "Failed to discover source files from compiler. Check Analysis & Elaboration report." 0 0 "0" 0 0 1582465576212 ""}
{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1582465576216 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1582465576216 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "0" 0 0 1582465576216 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "0" 0 0 1582465576809 ""}
{ "Critical Warning" "0" "" "Analysis & Elaboration was not run successfully." { { "Critical Warning" "0" "" "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." {  } {  } 1 0 "The 'Automatically detected source files' file subset will attempt to guess which files are needed. The archive file will likely be larger than required and may still be incomplete." 0 0 "0" 0 0 1582465576821 ""}  } {  } 1 0 "Analysis & Elaboration was not run successfully." 0 0 "0" 0 0 1582465576821 ""}
{ "Warning" "WPRJ_ARC_TCL_TCL_PROJECT_NOT_COMPILED" "" "Analysis was not performed on the current project. The Quartus Prime software may not be able to automatically locate all project files." {  } {  } 0 225010 "Analysis was not performed on the current project. The Quartus Prime software may not be able to automatically locate all project files." 0 0 "Design Software" 0 -1 1582465576884 ""}
{ "Info" "0" "" "Parsing: exercise4.bdf" {  } {  } 0 0 "Parsing: exercise4.bdf" 0 0 "0" 0 0 1582465577281 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "0" 0 0 1582465577344 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/yolan/OneDrive - University College London/ELEC0004/QuartusFPGA/output_files/output_files/output_files/ " "Using common directory C:/Users/yolan/OneDrive - University College London/ELEC0004/QuartusFPGA/output_files/output_files/output_files/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Design Software" 0 -1 1582465577441 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1582465577658 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1582465577658 ""}
{ "Info" "0" "" "Generated archive 'exercise4_tmp_archive.qar'" {  } {  } 0 0 "Generated archive 'exercise4_tmp_archive.qar'" 0 0 "0" 0 0 1582465577658 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1582465577659 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "0" 0 0 1582465577659 ""}
