/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, i686-w64-mingw32.static-g++ 11.4.0 -Og) */

(* hdlname = "\\seven_segment_counter" *)
(* top =  1  *)
(* src = "../src/main.v:1.11-120.10" *)
module seven_segment_counter(clk, reset, clk_en, btn, seg_0, seg_1, seg_2, seg_3, seg_4, seg_5, seg_6, seg_0_en, seg_1_en, seg_2_en, seg_3_en, seg_4_en, seg_5_en, seg_6_en);
  (* unused_bits = "0" *)
  wire _000_;
  (* unused_bits = "0" *)
  wire _001_;
  wire _002_;
  (* unused_bits = "0" *)
  wire _003_;
  (* unused_bits = "0" *)
  wire _004_;
  (* unused_bits = "0" *)
  wire _005_;
  wire _006_;
  (* unused_bits = "0" *)
  wire _007_;
  (* unused_bits = "0" *)
  wire _008_;
  (* unused_bits = "0" *)
  wire _009_;
  wire _010_;
  (* unused_bits = "0" *)
  wire _011_;
  (* unused_bits = "0" *)
  wire _012_;
  (* unused_bits = "0" *)
  wire _013_;
  wire _014_;
  (* unused_bits = "0" *)
  wire _015_;
  (* unused_bits = "0" *)
  wire _016_;
  (* unused_bits = "0" *)
  wire _017_;
  (* unused_bits = "0" *)
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  (* unused_bits = "0" *)
  wire _040_;
  (* unused_bits = "0" *)
  wire _041_;
  (* unused_bits = "0" *)
  wire _042_;
  (* unused_bits = "0" *)
  wire _043_;
  (* unused_bits = "0" *)
  wire _044_;
  (* unused_bits = "0" *)
  wire _045_;
  (* unused_bits = "0" *)
  wire _046_;
  (* unused_bits = "0" *)
  wire _047_;
  (* unused_bits = "0" *)
  wire _048_;
  (* unused_bits = "0" *)
  wire _049_;
  (* unused_bits = "0" *)
  wire _050_;
  (* unused_bits = "0" *)
  wire _051_;
  (* unused_bits = "0" *)
  wire _052_;
  wire _053_;
  (* unused_bits = "0" *)
  wire _054_;
  (* unused_bits = "0" *)
  wire _055_;
  wire _056_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:196.23-196.24" *)
  wire _057_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:196.23-196.24" *)
  wire _058_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:196.23-196.24" *)
  wire _059_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:196.23-196.24" *)
  wire _060_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:196.23-196.24" *)
  wire _061_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:196.23-196.24" *)
  wire _062_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:196.23-196.24" *)
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "../src/main.v:86.5-95.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_sim.v:686.9-686.10" *)
  wire _086_;
  (* invertible_pin = "IS_D_INVERTED" *)
  (* src = "../src/main.v:86.5-95.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_sim.v:686.9-686.10" *)
  wire _087_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _088_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _089_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _090_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _091_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _092_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _093_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _094_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _095_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _096_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _097_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _098_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _099_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _100_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _101_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _102_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _103_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _104_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _105_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _106_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _107_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _108_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _109_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _110_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _111_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _112_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _113_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _114_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _115_;
  (* force_downto = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _116_;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:5.36-5.39" *)
  input btn;
  wire btn;
  (* src = "../src/main.v:73.10-73.19" *)
  wire btn_press;
  (* src = "../src/main.v:24.9-24.17" *)
  wire btn_prev;
  (* src = "../src/main.v:25.9-25.19" *)
  wire btn_stable;
  (* clkbuf_inhibit = 32'd1 *)
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:2.52-2.55" *)
  input clk;
  wire clk;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:4.37-4.43" *)
  output clk_en;
  wire clk_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:3.36-3.41" *)
  input reset;
  wire reset;
  (* src = "../src/main.v:27.15-27.18" *)
  wire [6:0] seg;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:6.41-6.46" *)
  output seg_0;
  wire seg_0;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:13.37-13.45" *)
  output seg_0_en;
  wire seg_0_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:7.41-7.46" *)
  output seg_1;
  wire seg_1;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:14.37-14.45" *)
  output seg_1_en;
  wire seg_1_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:8.41-8.46" *)
  output seg_2;
  wire seg_2;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:15.37-15.45" *)
  output seg_2_en;
  wire seg_2_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:9.41-9.46" *)
  output seg_3;
  wire seg_3;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:16.37-16.45" *)
  output seg_3_en;
  wire seg_3_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:10.41-10.46" *)
  output seg_4;
  wire seg_4;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:17.37-17.45" *)
  output seg_4_en;
  wire seg_4_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:11.41-11.46" *)
  output seg_5;
  wire seg_5;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:18.37-18.45" *)
  output seg_5_en;
  wire seg_5_en;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:12.41-12.46" *)
  output seg_6;
  wire seg_6;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/main.v:19.37-19.45" *)
  output seg_6_en;
  wire seg_6_en;
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _117_ (
    .I0(_106_[0]),
    .I1(_106_[2]),
    .O(_019_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _118_ (
    .I0(_106_[0]),
    .I1(_106_[2]),
    .O(_020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _119_ (
    .I0(_106_[0]),
    .I1(_106_[2]),
    .O(_022_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _120_ (
    .I0(_114_[0]),
    .I1(_114_[1]),
    .O(_023_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1)
  ) _121_ (
    .I0(_105_[0]),
    .I1(_105_[1]),
    .I2(_105_[2]),
    .I3(_105_[3]),
    .I4(_105_[4]),
    .O(_024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _122_ (
    .I0(_115_[0]),
    .I1(_103_[0]),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000002)
  ) _123_ (
    .I0(_114_[0]),
    .I1(_114_[1]),
    .I2(_116_[2]),
    .I3(_116_[3]),
    .I4(_116_[4]),
    .I5(_116_[5]),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000000100)
  ) _124_ (
    .I0(_105_[0]),
    .I1(_105_[1]),
    .I2(_111_[2]),
    .I3(_105_[2]),
    .I4(_105_[3]),
    .I5(_105_[4]),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000800000000000)
  ) _125_ (
    .I0(_109_[0]),
    .I1(_109_[1]),
    .I2(_109_[2]),
    .I3(_109_[3]),
    .I4(_109_[4]),
    .I5(_109_[5]),
    .O(_029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _126_ (
    .I0(_088_[0]),
    .I1(_104_[1]),
    .O(_056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _127_ (
    .I(_106_[2]),
    .O(_030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _128_ (
    .I(_106_[0]),
    .O(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _129_ (
    .I(_106_[3]),
    .O(_034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:36.13-36.48" *)
  INV _130_ (
    .I(_103_[0]),
    .O(_039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h2)
  ) _131_ (
    .I0(btn_stable),
    .I1(_110_[1]),
    .O(btn_press)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _132_ (
    .I0(btn),
    .I1(btn_prev),
    .O(_088_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483647)
  ) _133_ (
    .I0(_109_[0]),
    .I1(_109_[1]),
    .I2(_109_[2]),
    .I3(_109_[3]),
    .I4(_109_[4]),
    .O(_025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _134_ (
    .I0(_106_[0]),
    .I1(_106_[2]),
    .O(_021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:93.26-93.35|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _135_ (
    .CI(1'h0),
    .CO({ _052_, _051_, _050_, _049_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _048_, _086_, _047_, _087_ }),
    .S({ _106_[0], _106_[2:1], _034_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:64.33-64.49|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _136_ (
    .CI(1'h0),
    .CO({ _002_, _001_, _000_, _055_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _094_[1], _108_[1], _107_[0], _054_ }),
    .S({ _116_[5:4], _115_[0], _039_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:64.33-64.49|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _137_ (
    .CI(_002_),
    .CO({ _006_, _005_, _004_, _003_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _100_[1], _098_[1], _090_[1], _092_[1] }),
    .S({ _114_, _116_[2], _116_[3] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:64.33-64.49|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _138_ (
    .CI(_006_),
    .CO({ _010_, _009_, _008_, _007_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _097_[1], _091_[1], _093_[1], _102_[1] }),
    .S({ _105_[3], _105_[4], _105_[2], _111_[2] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:64.33-64.49|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _139_ (
    .CI(_010_),
    .CO({ _014_, _013_, _012_, _011_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _112_[1], _095_[1], _101_[1], _099_[1] }),
    .S({ _109_[4], _109_[5], _105_[1:0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:64.33-64.49|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _140_ (
    .CI(_014_),
    .CO({ _018_, _017_, _016_, _015_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _096_[1], _113_[1], _088_[1], _089_[1] }),
    .S({ _109_[1], _109_[2], _109_[3], _109_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _141_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_064_),
    .Q(_103_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _142_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_065_),
    .Q(_115_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _143_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_066_),
    .Q(_116_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _144_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_067_),
    .Q(_116_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _145_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_068_),
    .Q(_116_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _146_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_069_),
    .Q(_116_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _147_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_070_),
    .Q(_114_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _148_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_071_),
    .Q(_114_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _149_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_072_),
    .Q(_111_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _150_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_073_),
    .Q(_105_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _151_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_074_),
    .Q(_105_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _152_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_075_),
    .Q(_105_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _153_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_076_),
    .Q(_105_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _154_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_077_),
    .Q(_105_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _155_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_078_),
    .Q(_109_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _156_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_079_),
    .Q(_109_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _157_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_080_),
    .Q(_109_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _158_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_081_),
    .Q(_109_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _159_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_082_),
    .Q(_109_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _160_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_083_),
    .Q(_109_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:77.5-83.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _161_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(btn_stable),
    .Q(_110_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:86.5-95.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _162_ (
    .C(clk),
    .CE(btn_press),
    .CLR(reset),
    .D(_087_),
    .Q(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:86.5-95.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _163_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_084_),
    .Q(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:86.5-95.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _164_ (
    .C(clk),
    .CE(btn_press),
    .CLR(reset),
    .D(_086_),
    .Q(_106_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:86.5-95.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _165_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_085_),
    .Q(_106_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _166_ (
    .C(clk),
    .CE(_088_[0]),
    .CLR(reset),
    .D(btn),
    .Q(btn_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:54.5-69.8|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _167_ (
    .C(clk),
    .CE(_056_),
    .CLR(reset),
    .D(btn_prev),
    .Q(btn_stable)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _168_ (
    .C(clk),
    .CE(1'h1),
    .D(_057_),
    .PRE(reset),
    .Q(seg_0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _169_ (
    .C(clk),
    .CE(1'h1),
    .D(_058_),
    .PRE(reset),
    .Q(seg_1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _170_ (
    .C(clk),
    .CE(1'h1),
    .D(_059_),
    .PRE(reset),
    .Q(seg_2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _171_ (
    .C(clk),
    .CE(1'h1),
    .D(_060_),
    .PRE(reset),
    .Q(seg_3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _172_ (
    .C(clk),
    .CE(1'h1),
    .D(_061_),
    .PRE(reset),
    .Q(seg_4)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _173_ (
    .C(clk),
    .CE(1'h1),
    .D(_062_),
    .PRE(reset),
    .Q(seg_5)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _174_ (
    .C(clk),
    .CE(1'h1),
    .CLR(reset),
    .D(_063_),
    .Q(seg_6)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:389.10-389.50" *)
  MUXF7 _175_ (
    .I0(_030_),
    .I1(_031_),
    .O(_035_),
    .S(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:395.10-395.50" *)
  MUXF7 _176_ (
    .I0(_019_),
    .I1(_031_),
    .O(_032_),
    .S(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:401.10-401.48" *)
  MUXF8 _177_ (
    .I0(_035_),
    .I1(_032_),
    .O(_057_),
    .S(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:389.10-389.50" *)
  MUXF7 _178_ (
    .I0(_021_),
    .I1(_020_),
    .O(_053_),
    .S(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:401.10-401.48" *)
  MUXF8 _179_ (
    .I0(_053_),
    .I1(_035_),
    .O(_058_),
    .S(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:389.10-389.50" *)
  MUXF7 _180_ (
    .I0(_021_),
    .I1(_022_),
    .O(_036_),
    .S(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:395.10-395.50" *)
  MUXF7 _181_ (
    .I0(_021_),
    .I1(_031_),
    .O(_037_),
    .S(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:401.10-401.48" *)
  MUXF8 _182_ (
    .I0(_036_),
    .I1(_037_),
    .O(_059_),
    .S(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:395.10-395.50" *)
  MUXF7 _183_ (
    .I0(_019_),
    .I1(_020_),
    .O(_033_),
    .S(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:401.10-401.48" *)
  MUXF8 _184_ (
    .I0(_035_),
    .I1(_033_),
    .O(_060_),
    .S(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:401.10-401.48" *)
  MUXF8 _185_ (
    .I0(_035_),
    .I1(1'h0),
    .O(_061_),
    .S(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:395.10-395.50" *)
  MUXF7 _186_ (
    .I0(_019_),
    .I1(1'h0),
    .O(_038_),
    .S(_106_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:401.10-401.48" *)
  MUXF8 _187_ (
    .I0(_036_),
    .I1(_038_),
    .O(_062_),
    .S(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:367.91-367.170|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:290.24-290.103|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/cells_map.v:401.10-401.48" *)
  MUXF8 _188_ (
    .I0(_032_),
    .I1(_033_),
    .O(_063_),
    .S(_106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h06)
  ) _189_ (
    .I0(_104_[1]),
    .I1(_103_[0]),
    .I2(_088_[0]),
    .O(_064_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h00e2)
  ) _190_ (
    .I0(_115_[0]),
    .I1(_104_[1]),
    .I2(_107_[0]),
    .I3(_088_[0]),
    .O(_065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _191_ (
    .I0(_116_[4]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_108_[1]),
    .O(_066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _192_ (
    .I0(_116_[5]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_094_[1]),
    .O(_067_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _193_ (
    .I0(_116_[3]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_092_[1]),
    .O(_068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _194_ (
    .I0(_116_[2]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_090_[1]),
    .O(_069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _195_ (
    .I0(_114_[0]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_098_[1]),
    .O(_070_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _196_ (
    .I0(_114_[1]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_100_[1]),
    .O(_071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _197_ (
    .I0(_111_[2]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_102_[1]),
    .O(_072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _198_ (
    .I0(_105_[2]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_093_[1]),
    .O(_073_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _199_ (
    .I0(_105_[4]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_091_[1]),
    .O(_074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _200_ (
    .I0(_105_[3]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_097_[1]),
    .O(_075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _201_ (
    .I0(_105_[0]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_099_[1]),
    .O(_076_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _202_ (
    .I0(_105_[1]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_101_[1]),
    .O(_077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _203_ (
    .I0(_109_[5]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_095_[1]),
    .O(_078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _204_ (
    .I0(_109_[4]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_112_[1]),
    .O(_079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _205_ (
    .I0(_109_[0]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_089_[1]),
    .O(_080_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _206_ (
    .I0(_109_[3]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_088_[1]),
    .O(_081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _207_ (
    .I0(_109_[2]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_113_[1]),
    .O(_082_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:43.26-44.30" *)
  LUT4 #(
    .INIT(16'h0e02)
  ) _208_ (
    .I0(_109_[1]),
    .I1(_104_[1]),
    .I2(_088_[0]),
    .I3(_096_[1]),
    .O(_083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT6 #(
    .INIT(64'hbb44bb04ff00ff00)
  ) _209_ (
    .I0(_110_[1]),
    .I1(btn_stable),
    .I2(_106_[0]),
    .I3(_106_[1]),
    .I4(_106_[2]),
    .I5(_106_[3]),
    .O(_084_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/lut_map.v:51.26-53.19" *)
  LUT6 #(
    .INIT(64'hb4f0f0b0f0f0f0f0)
  ) _210_ (
    .I0(_110_[1]),
    .I1(btn_stable),
    .I2(_106_[0]),
    .I3(_106_[1]),
    .I4(_106_[2]),
    .I5(_106_[3]),
    .O(_085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/main.v:63.26-63.54|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\cmp2lcu.v:29.114-29.153|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\cmp2lcu.v:46.13-46.74|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\cmp2lcu.v:90.17-90.86|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\cmp2lcu.v:125.21-125.104|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\cmp2lcu.v:122.21-122.74|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\cmp2lcu.v:77.35-77.85|C:\\PROGRA~1\\RENESA~1\\GOCONF~1\\external\\yosys\\share\\xilinx/arith_map.v:70.11-77.5" *)
  CARRY4 _211_ (
    .CI(1'h0),
    .CO({ _104_[1], _046_, _045_, _044_ }),
    .CYINIT(1'h0),
    .DI({ _025_, _024_, _023_, 1'h0 }),
    .O({ _043_, _042_, _041_, _040_ }),
    .S({ _029_, _028_, _027_, _026_ })
  );
  assign _089_[0] = _088_[0];
  assign _090_[0] = _088_[0];
  assign _091_[0] = _088_[0];
  assign _092_[0] = _088_[0];
  assign _093_[0] = _088_[0];
  assign _094_[0] = _088_[0];
  assign _095_[0] = _088_[0];
  assign _096_[0] = _088_[0];
  assign _097_[0] = _088_[0];
  assign _098_[0] = _088_[0];
  assign _099_[0] = _088_[0];
  assign _100_[0] = _088_[0];
  assign _101_[0] = _088_[0];
  assign _102_[0] = _088_[0];
  assign _103_[1] = _088_[0];
  assign _104_[0] = _088_[0];
  assign _107_[1] = _088_[0];
  assign _108_[0] = _088_[0];
  assign _110_[0] = btn_stable;
  assign { _111_[5:3], _111_[1:0] } = _105_;
  assign _112_[0] = _088_[0];
  assign _113_[0] = _088_[0];
  assign _115_[1] = _103_[0];
  assign _116_[1:0] = _114_;
  assign clk_en = 1'h1;
  assign seg = { seg_6, seg_5, seg_4, seg_3, seg_2, seg_1, seg_0 };
  assign seg_0_en = 1'h1;
  assign seg_1_en = 1'h1;
  assign seg_2_en = 1'h1;
  assign seg_3_en = 1'h1;
  assign seg_4_en = 1'h1;
  assign seg_5_en = 1'h1;
  assign seg_6_en = 1'h1;
endmodule
