# system info fpga_lpddr2_example on 2016.07.21.21:23:28
system_info:
name,value
DEVICE,
DEVICE_FAMILY,Cyclone V
GENERATION_ID,
#
#
# Files generated for fpga_lpddr2_example on 2016.07.21.21:23:28
files:
filepath,kind,attributes,module,is_top
fpga_lpddr2_example/fpga_lpddr2_example.v,VERILOG,,fpga_lpddr2_example,true
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0.v,VERILOG,,fpga_lpddr2_example_if0,false
fpga_lpddr2_example/submodules/altera_mem_if_single_clock_pll.sv,SYSTEM_VERILOG,,altera_mem_if_single_clock_pll,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_d0.v,VERILOG,,fpga_lpddr2_example_d0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_mm_interconnect_0.v,VERILOG,,fpga_lpddr2_example_mm_interconnect_0,false
fpga_lpddr2_example/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
fpga_lpddr2_example/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
fpga_lpddr2_example/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_pll0.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_pll0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_clock_pair_generator.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_acv_hard_addr_cmd_pads.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_acv_hard_memphy.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_acv_ldc.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_acv_hard_io_pads.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_generic_ddio.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_reset.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_reset_sync.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_phy_csr.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_iss_probe.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_altdqdqs.v,VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0.ppf,OTHER,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0.sdc,SDC,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_timing.tcl,OTHER,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_report_timing.tcl,OTHER,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_report_timing_core.tcl,OTHER,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_pin_map.tcl,OTHER,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_pin_assignments.tcl,OTHER,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_p0_parameters.tcl,OTHER,,fpga_lpddr2_example_if0_p0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_software/sequencer.c,OTHER,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_software/sequencer.h,OTHER,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_software/sequencer_defines.h,OTHER,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_make_qsys_seq.tcl,OTHER,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_avalon_mm_bridge.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_avalon_sc_fifo.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_mem_if_sequencer_rst.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_mem_if_simple_avalon_mm_bridge.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_irq_mapper.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_1.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_reg_file.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_acv_phase_decode.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_acv_wrapper.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_mgr.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_reg_file.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_siii_phase_decode.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_siii_wrapper.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_sv_phase_decode.v,VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_scc_sv_wrapper.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/sequencer_trk_mgr.sv,SYSTEM_VERILOG,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_AC_ROM.hex,HEX,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_inst_ROM.hex,HEX,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/fpga_lpddr2_example_if0_s0_sequencer_mem.hex,HEX,,fpga_lpddr2_example_if0_s0,false
fpga_lpddr2_example/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_hard_memory_controller_top_cyclonev,false
fpga_lpddr2_example/submodules/altera_mem_if_oct_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_oct_cyclonev,false
fpga_lpddr2_example/submodules/altera_mem_if_dll_cyclonev.sv,SYSTEM_VERILOG,,altera_mem_if_dll_cyclonev,false
fpga_lpddr2_example/submodules/driver_definitions.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/burst_boundary_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/lfsr.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/lfsr_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/rand_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/rand_burstcount_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/rand_num_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/rand_seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/reset_sync.v,VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/scfifo_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/template_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/template_stage.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/driver_csr.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/driver_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
fpga_lpddr2_example/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
fpga_lpddr2_example/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fpga_lpddr2_example.if0,fpga_lpddr2_example_if0
fpga_lpddr2_example.if0.pll0,fpga_lpddr2_example_if0_pll0
fpga_lpddr2_example.if0.p0,fpga_lpddr2_example_if0_p0
fpga_lpddr2_example.if0.s0,fpga_lpddr2_example_if0_s0
fpga_lpddr2_example.if0.c0,altera_mem_if_hard_memory_controller_top_cyclonev
fpga_lpddr2_example.if0.oct0,altera_mem_if_oct_cyclonev
fpga_lpddr2_example.if0.dll0,altera_mem_if_dll_cyclonev
fpga_lpddr2_example.pll0,altera_mem_if_single_clock_pll
fpga_lpddr2_example.d0,fpga_lpddr2_example_d0
fpga_lpddr2_example.d0.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
fpga_lpddr2_example.mm_interconnect_0,fpga_lpddr2_example_mm_interconnect_0
fpga_lpddr2_example.mm_interconnect_0.d0_avl_translator,altera_merlin_master_translator
fpga_lpddr2_example.mm_interconnect_0.if0_avl_0_translator,altera_merlin_slave_translator
fpga_lpddr2_example.rst_controller,altera_reset_controller
fpga_lpddr2_example.rst_controller_001,altera_reset_controller
fpga_lpddr2_example.rst_controller_002,altera_reset_controller
fpga_lpddr2_example.rst_controller_003,altera_reset_controller
fpga_lpddr2_example.rst_controller_004,altera_reset_controller
