v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 40300 50400 9 14 1 0 0 0 2
Common notes:

C 55500 50200 1 270 0 voltage-3.sym
{
T 56200 50000 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 56000 49700 5 10 1 1 0 0 1
refdes=V1
T 56000 49500 5 10 1 1 0 0 1
value=DC 4.5
}
C 56100 49000 1 0 0 ground.sym
N 55000 49300 56300 49300 4
C 55500 49200 1 270 0 voltage-3.sym
{
T 56200 49000 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 56000 48700 5 10 1 1 0 0 1
refdes=V2
T 56000 48500 5 10 1 1 0 0 1
value=DC 4.5
}
N 55700 49200 55700 49300 4
N 55700 50200 56300 50200 4
{
T 56200 50200 5 10 1 1 0 0 1
netname=Vcc
}
N 55000 48300 56300 48300 4
{
T 56200 48300 5 10 1 1 0 0 1
netname=Vdd
}
T 54500 50200 9 14 1 0 0 0 2
Power supply chain

C 54800 49200 1 270 0 capacitor-2.sym
{
T 55500 49000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 55200 49000 5 10 1 1 0 0 1
refdes=Cdec
T 55700 49000 5 10 0 0 270 0 1
symversion=0.1
T 54800 48900 5 10 1 1 0 0 1
model=C
T 54600 48500 5 10 1 1 0 0 1
value=220u
}
N 55000 49200 55000 49300 4
T 40300 50100 9 14 1 0 0 0 2
1) See boss-oc2octaver.odg in the same folder

C 46000 46700 1 0 0 opamp-1.sym
{
T 46700 47500 5 10 0 0 0 0 1
device=OPAMP
T 46700 48100 5 10 0 0 0 0 1
symversion=0.1
T 46700 47300 5 10 1 1 0 0 1
refdes=U1
T 46900 47200 5 10 1 1 0 0 1
model-name=OP777
T 46000 46500 5 10 1 1 0 0 1
file=op777.mod
}
C 46100 42700 1 0 0 opamp-1.sym
{
T 46800 43500 5 10 0 0 0 0 1
device=OPAMP
T 46800 44100 5 10 0 0 0 0 1
symversion=0.1
T 46800 43300 5 10 1 1 0 0 1
refdes=U2
T 47000 43200 5 10 1 1 0 0 1
model-name=OP777
T 46100 42500 5 10 1 1 0 0 1
file=op777.mod
}
C 41500 44800 1 270 0 voltage-3.sym
{
T 42200 44600 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 42000 44300 5 10 1 1 0 0 1
refdes=V3
T 41900 43800 5 10 1 1 0 0 1
value=AC 5
}
C 42000 45000 1 0 0 resistor-1.sym
{
T 42300 45400 5 10 0 0 0 0 1
device=RESISTOR
T 42000 44800 5 10 1 1 0 0 1
refdes=R1
T 42300 44800 5 10 1 1 0 0 1
value=33k
T 42700 44800 5 10 1 1 0 0 1
model=R
}
N 41700 44800 41700 45100 4
{
T 41000 45100 5 10 1 1 0 0 1
netname=input
}
N 41000 45100 42000 45100 4
C 41500 43500 1 0 0 ground.sym
N 41700 43800 41700 43900 4
C 43300 43900 1 90 0 capacitor-1.sym
{
T 42600 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 42400 44100 5 10 0 0 90 0 1
symversion=0.1
T 43000 44600 5 10 1 1 180 0 1
refdes=C1
T 42500 44100 5 10 1 1 0 0 1
value=330p
T 43200 44100 5 10 1 1 0 0 1
model=C
}
C 42900 43500 1 0 0 ground.sym
N 43100 44800 43100 45100 4
N 42900 45100 43300 45100 4
N 43100 43800 43100 43900 4
C 43300 45000 1 0 0 resistor-1.sym
{
T 43600 45400 5 10 0 0 0 0 1
device=RESISTOR
T 43300 44800 5 10 1 1 0 0 1
refdes=R2
T 43600 44800 5 10 1 1 0 0 1
value=33k
T 44000 44800 5 10 1 1 0 0 1
model=R
}
C 44600 43900 1 90 0 capacitor-1.sym
{
T 43900 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 43700 44100 5 10 0 0 90 0 1
symversion=0.1
T 44300 44600 5 10 1 1 180 0 1
refdes=C2
T 43800 44100 5 10 1 1 0 0 1
value=0.01u
T 44500 44100 5 10 1 1 0 0 1
model=C
}
C 44200 42100 1 0 0 ground.sym
N 45300 45100 45700 45100 4
{
T 45500 45200 5 10 1 1 0 0 1
netname=t1_in
}
N 44400 45100 44400 44800 4
N 46500 47500 47000 47500 4
{
T 46900 47500 5 10 1 1 0 0 1
netname=Vcc
}
N 46500 46700 47000 46700 4
{
T 46900 46700 5 10 1 1 0 0 1
netname=Vdd
}
N 46600 43500 47100 43500 4
{
T 47000 43500 5 10 1 1 0 0 1
netname=Vcc
}
N 46600 42700 47100 42700 4
{
T 47000 42700 5 10 1 1 0 0 1
netname=Vdd
}
C 47200 44300 1 180 0 diode-1.sym
{
T 46800 43700 5 10 0 0 180 0 1
device=DIODE
T 46300 43800 5 10 1 1 0 0 1
refdes=D1
T 47400 44400 5 10 1 1 180 0 1
model-name=1n34a
T 56100 41700 5 10 1 1 180 0 1
model=1n34a D (bv=75 cjo=0.5e-12 eg=0.67 ibv=18e-3 is=2e-7 rs=7 n=1.3 vj=0.1 m=0.27 )
}
T 43400 47100 9 10 1 0 0 0 1
2) OPAMPS should be ir9022
T 43400 47300 9 10 1 0 0 0 1
1) DIODES 1N4148
C 48600 43300 1 180 0 diode-1.sym
{
T 48200 42700 5 10 0 0 180 0 1
device=DIODE
T 47700 42800 5 10 1 1 0 0 1
refdes=D2
T 48800 43400 5 10 1 1 180 0 1
model-name=1n34a
}
C 46300 44800 1 0 0 resistor-1.sym
{
T 46600 45200 5 10 0 0 0 0 1
device=RESISTOR
T 46300 44600 5 10 1 1 0 0 1
refdes=R3
T 46600 44600 5 10 1 1 0 0 1
value=10k
T 47000 44600 5 10 1 1 0 0 1
model=R
}
C 48900 43000 1 0 0 resistor-1.sym
{
T 49200 43400 5 10 0 0 0 0 1
device=RESISTOR
T 48900 42800 5 10 1 1 0 0 1
refdes=R4
T 49200 42800 5 10 1 1 0 0 1
value=1k
T 49600 42800 5 10 1 1 0 0 1
model=R
}
C 50400 42200 1 90 0 capacitor-1.sym
{
T 49700 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 49500 42400 5 10 0 0 90 0 1
symversion=0.1
T 50100 42900 5 10 1 1 180 0 1
refdes=C3
T 49900 42400 5 10 1 1 0 0 1
value=1u
T 50300 42400 5 10 1 1 0 0 1
model=C
}
C 46200 48200 1 180 1 diode-1.sym
{
T 46600 47600 5 10 0 0 180 6 1
device=DIODE
T 46800 47900 5 10 1 1 180 6 1
model-name=1n34a
T 46200 48200 5 10 1 1 0 0 1
refdes=D3
}
C 46200 48700 1 0 0 resistor-1.sym
{
T 46500 49100 5 10 0 0 0 0 1
device=RESISTOR
T 46200 48500 5 10 1 1 0 0 1
refdes=R5
T 46500 48500 5 10 1 1 0 0 1
value=10k
T 46900 48500 5 10 1 1 0 0 1
model=R
}
C 47600 47300 1 180 1 diode-1.sym
{
T 48000 46700 5 10 0 0 180 6 1
device=DIODE
T 48200 47000 5 10 1 1 180 6 1
model-name=1n34a
T 47600 47300 5 10 1 1 0 0 1
refdes=D4
}
C 48900 47000 1 0 0 resistor-1.sym
{
T 49200 47400 5 10 0 0 0 0 1
device=RESISTOR
T 48900 46800 5 10 1 1 0 0 1
refdes=R6
T 49200 46800 5 10 1 1 0 0 1
value=1k
T 49600 46800 5 10 1 1 0 0 1
model=R
}
C 50400 46200 1 90 0 capacitor-1.sym
{
T 49700 46400 5 10 0 0 90 0 1
device=CAPACITOR
T 49500 46400 5 10 0 0 90 0 1
symversion=0.1
T 50100 46900 5 10 1 1 180 0 1
refdes=C4
T 49900 46400 5 10 1 1 0 0 1
value=1u
T 50300 46400 5 10 1 1 0 0 1
model=C
}
C 50900 46500 1 0 0 opamp-1.sym
{
T 51600 47300 5 10 0 0 0 0 1
device=OPAMP
T 51600 47900 5 10 0 0 0 0 1
symversion=0.1
T 51600 47100 5 10 1 1 0 0 1
refdes=U3
T 51800 47000 5 10 1 1 0 0 1
model-name=OP777
T 50900 46300 5 10 1 1 0 0 1
file=op777.mod
}
N 51400 47300 51900 47300 4
{
T 51800 47300 5 10 1 1 0 0 1
netname=Vcc
}
N 51400 46500 51900 46500 4
{
T 51800 46500 5 10 1 1 0 0 1
netname=Vdd
}
C 50900 42900 1 0 0 opamp-1.sym
{
T 51600 43700 5 10 0 0 0 0 1
device=OPAMP
T 51600 44300 5 10 0 0 0 0 1
symversion=0.1
T 51600 43500 5 10 1 1 0 0 1
refdes=U4
T 51800 43400 5 10 1 1 0 0 1
model-name=OP777
T 50900 42700 5 10 1 1 0 0 1
file=op777.mod
}
N 51400 43700 51900 43700 4
{
T 51800 43700 5 10 1 1 0 0 1
netname=Vcc
}
N 51400 42900 51900 42900 4
{
T 51800 42900 5 10 1 1 0 0 1
netname=Vdd
}
C 52300 46800 1 0 0 resistor-1.sym
{
T 52600 47200 5 10 0 0 0 0 1
device=RESISTOR
T 52300 46600 5 10 1 1 0 0 1
refdes=R7
T 52600 46600 5 10 1 1 0 0 1
value=22k
T 53000 46600 5 10 1 1 0 0 1
model=R
}
C 52300 43200 1 0 0 resistor-1.sym
{
T 52600 43600 5 10 0 0 0 0 1
device=RESISTOR
T 52300 43000 5 10 1 1 0 0 1
refdes=R8
T 52600 43000 5 10 1 1 0 0 1
value=22k
T 53000 43000 5 10 1 1 0 0 1
model=R
}
C 53800 46000 1 90 0 resistor-1.sym
{
T 53400 46300 5 10 0 0 90 0 1
device=RESISTOR
T 53500 46400 5 10 1 1 180 0 1
refdes=R_out1
T 53800 46200 5 10 1 1 0 0 1
value=100k
T 53800 46000 5 10 1 1 0 0 1
model=R
}
C 53800 42400 1 90 0 resistor-1.sym
{
T 53400 42700 5 10 0 0 90 0 1
device=RESISTOR
T 53500 42800 5 10 1 1 180 0 1
refdes=R_out2
T 53800 42600 5 10 1 1 0 0 1
value=100k
T 53800 42400 5 10 1 1 0 0 1
model=R
}
N 45300 42900 45300 46900 4
N 46000 46900 45300 46900 4
N 45300 42900 46100 42900 4
N 46100 43300 46100 44900 4
N 46100 44900 46300 44900 4
N 46300 44100 46100 44100 4
N 47200 44900 48900 44900 4
N 48900 44900 48900 43100 4
N 47200 44100 47700 44100 4
N 47700 44100 47700 43100 4
N 47100 43100 47700 43100 4
N 48600 43100 48900 43100 4
N 49800 43100 50900 43100 4
C 50000 41900 1 0 0 ground.sym
C 50000 45900 1 0 0 ground.sym
N 46200 48800 46000 48800 4
N 46000 48800 46000 47300 4
N 46200 48000 46000 48000 4
N 47100 48800 48500 48800 4
N 48500 48800 48500 47100 4
N 48900 47100 48500 47100 4
N 47600 47100 47000 47100 4
N 47100 48000 47600 48000 4
N 47600 48000 47600 47100 4
N 49800 47100 50900 47100 4
N 50900 46700 50900 43500 4
N 42700 45800 50900 45800 4
{
T 42500 45800 5 10 1 1 0 0 1
netname=t2_in
}
N 43100 45800 43100 45100 4
N 51900 46900 52300 46900 4
N 53200 46900 54400 46900 4
{
T 54400 46900 5 10 1 1 0 0 1
netname=out1
}
N 51900 43300 52300 43300 4
N 53200 43300 54300 43300 4
{
T 54300 43300 5 10 1 1 0 0 1
netname=out2
}
C 53500 45700 1 0 0 ground.sym
C 53500 42100 1 0 0 ground.sym
C 44500 42700 1 90 0 resistor-1.sym
{
T 44100 43000 5 10 0 0 90 0 1
device=RESISTOR
T 44700 42700 5 10 1 1 90 0 1
refdes=R9
T 44700 43000 5 10 1 1 90 0 1
value=68k
T 44700 43400 5 10 1 1 90 0 1
model=R
}
N 44400 43600 44400 43900 4
N 44400 42400 44400 42700 4
N 44200 45100 45300 45100 4
T 40300 49800 9 14 1 0 0 0 2
2) This schematic file is used by the oc_2.py
But was added for deeper trigger understanding.
T 43400 47300 9 14 1 0 0 0 2
Components notes:

T 46300 50400 9 14 1 0 0 0 2
To get net-list file form .sch:
gnetlist -g spice-sdb -o trigger.net oc_2_partial_emulation_trigger.sch
T 40200 40200 9 14 1 0 0 0 9
ngspice commands:

source trigger.net
dc v3 -5 5 0.1
plot input out1 out2

source trigger.net
tran 0.01ms 5ms
plot t1_in t2_in out1 out2
