<annotationInfo>
<item  id="10" filename="firmware/myproject_axi.cpp" linenumber="17" name="icmp_ln17" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="icmp_ln17_fu_115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="12" filename="firmware/myproject_axi.cpp" linenumber="17" name="i" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="i_fu_121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="18" filename="firmware/myproject_axi.cpp" linenumber="21" name="bitcast_ln705" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="bitcast_ln705_fu_135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="19" filename="firmware/myproject_axi.cpp" linenumber="21" name="trunc_ln263" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="trunc_ln263_fu_139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="20" filename="firmware/myproject_axi.cpp" linenumber="21" name="tmp_24" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="tmp_24_reg_368" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="21" filename="firmware/myproject_axi.cpp" linenumber="21" name="p_Result_i" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="p_Result_i_fu_151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/myproject_axi.cpp" linenumber="21" name="zext_ln266" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="zext_ln266_fu_161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="23" filename="firmware/myproject_axi.cpp" linenumber="21" name="trunc_ln270" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="trunc_ln270_fu_215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/myproject_axi.cpp" linenumber="21" name="trunc_ln296" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="trunc_ln296_fu_165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/myproject_axi.cpp" linenumber="21" name="tmp" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="tmp_fu_218_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/myproject_axi.cpp" linenumber="21" name="icmp_ln278" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="icmp_ln278_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/myproject_axi.cpp" linenumber="21" name="sub_ln281" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="sub_ln281_fu_175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/myproject_axi.cpp" linenumber="21" name="sext_ln281" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="sext_ln281_fu_226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/myproject_axi.cpp" linenumber="21" name="icmp_ln282" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="icmp_ln282_fu_181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/myproject_axi.cpp" linenumber="21" name="icmp_ln284" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="icmp_ln284_fu_187_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/myproject_axi.cpp" linenumber="21" name="icmp_ln285" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="icmp_ln285_fu_193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/myproject_axi.cpp" linenumber="21" name="trunc_ln294" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="trunc_ln294_fu_199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/myproject_axi.cpp" linenumber="21" name="sub_ln294" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="sub_ln294_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/myproject_axi.cpp" linenumber="21" name="tmp_25" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="tmp_25_fu_282_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/myproject_axi.cpp" linenumber="21" name="icmp_ln295" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="icmp_ln295_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/myproject_axi.cpp" linenumber="21" name="shl_ln297" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="shl_ln297_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/myproject_axi.cpp" linenumber="21" name="select_ln295" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="select_ln295_fu_325_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/myproject_axi.cpp" linenumber="21" name="lshr_ln286" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="lshr_ln286_fu_229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="69" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/myproject_axi.cpp" linenumber="21" name="trunc_ln286" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="trunc_ln286_fu_235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/myproject_axi.cpp" linenumber="21" name="tmp_26" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="tmp_26_fu_239_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/myproject_axi.cpp" linenumber="21" name="select_ln288" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="select_ln288_fu_246_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/myproject_axi.cpp" linenumber="21" name="or_ln282" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="or_ln282_fu_203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/myproject_axi.cpp" linenumber="21" name="xor_ln282" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="xor_ln282_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/myproject_axi.cpp" linenumber="21" name="and_ln285" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="and_ln285_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/myproject_axi.cpp" linenumber="21" name="and_ln285_1" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="and_ln285_1_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/myproject_axi.cpp" linenumber="21" name="select_ln285" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="select_ln285_fu_269_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/myproject_axi.cpp" linenumber="21" name="select_ln278" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="select_ln278_fu_298_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/myproject_axi.cpp" linenumber="21" name="xor_ln278" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="xor_ln278_fu_304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/myproject_axi.cpp" linenumber="21" name="and_ln282" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="and_ln282_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/myproject_axi.cpp" linenumber="21" name="select_ln282" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="select_ln282_fu_314_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/myproject_axi.cpp" linenumber="21" name="or_ln284" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="or_ln284_fu_332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/myproject_axi.cpp" linenumber="21" name="select_ln284" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="select_ln284_fu_336_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/myproject_axi.cpp" linenumber="21" name="sub_ln461" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="sub_ln461_fu_343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/myproject_axi.cpp" linenumber="21" name="tmp_data_0_V" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="tmp_data_0_V_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/myproject_axi.cpp" linenumber="22" name="or_ln22" contextFuncName="myproject_axi" moduleName="Loop_1_proc421" rtlName="or_ln22_fu_209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/nnet_utils/nnet_conv2d_stream.h" linenumber="79" name="icmp_ln79" contextFuncName="conv_2d_buffer_cl&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="icmp_ln79_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/nnet_utils/nnet_conv2d_stream.h" linenumber="79" name="add_ln79" contextFuncName="conv_2d_buffer_cl&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln79_fu_258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="icmp_ln289_fu_272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_1" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="icmp_ln289_1_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="tmp" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="tmp_fu_292_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_2" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="icmp_ln289_2_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="tmp_19" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="tmp_19_fu_312_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_3" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="icmp_ln289_3_fu_322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="and_ln289_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289_1" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="and_ln289_1_fu_334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289_2" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="and_ln289_2_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_fu_428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln_fu_432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_1" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_1_fu_440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="add_ln703" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_2" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_2_fu_529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_3" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_3_fu_351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_4_fu_346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln703_1" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln703_1_fu_571_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_5" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_5_fu_578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln703_2" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln703_2_fu_582_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_6" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_6_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sub_ln703" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sub_ln703_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_4_fu_532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_1" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_7" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_7_fu_828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_8" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_8_fu_743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_2" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln703_3" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln703_3_fu_747_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_9" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_9_fu_754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sub_ln703_1" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sub_ln703_1_fu_758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_5" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_5_fu_764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sub_ln703_2" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sub_ln703_2_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_6" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_6_fu_783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_3" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_10" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_10_fu_557_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_11" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_11_fu_536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_12" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_12_fu_450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_7" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_7_fu_786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_5" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_47" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_47_fu_702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_6" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln703_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln703_4_fu_603_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_13" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_13_fu_610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sub_ln703_3" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sub_ln703_3_fu_614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_9" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_9_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln703_5" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln703_5_fu_624_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_14" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_14_fu_631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sub_ln703_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sub_ln703_4_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_10" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_10_fu_706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_15" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_15_fu_709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_16" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_16_fu_641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_7" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_48" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_48_fu_713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_8" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_17" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_17_fu_645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln703_6" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln703_6_fu_648_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_18" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_18_fu_655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln703_7" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="shl_ln703_7_fu_659_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_19" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_19_fu_666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="add_ln703_398" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_398_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_20" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_20_fu_774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sub_ln703_5" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sub_ln703_5_fu_676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_12" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_12_fu_682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_21" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_21_fu_567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_22" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_22_fu_790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_9" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln703_13" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_13_fu_832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_10" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_23" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_23_fu_686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln703_24" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_24_fu_733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln703_11" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="grp_fu_200_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_399" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_399_fu_540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_400" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_400_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_25" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_25_fu_794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_401" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_401_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_15" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_15_fu_856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_402" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_402_fu_797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_26" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_26_fu_803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_403" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_403_fu_807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_404" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_404_fu_717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_49" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_49_fu_813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_2_V" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="tmp_data_2_V_fu_816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_2_V_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="res_V_data_2_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_406" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_406_fu_859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_407" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_407_fu_737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_27" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="zext_ln703_27_fu_865_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_3_V" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="tmp_data_3_V_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_3_V_3" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="res_V_data_3_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_409" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_409_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_410" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_410_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_411" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_411_fu_723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_1_V" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="tmp_data_1_V_fu_728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_1_V_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="res_V_data_1_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_413" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_413_fu_822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_414" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_414_fu_777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_53" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="sext_ln703_53_fu_842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_415" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln703_415_fu_845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_0_V_4" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="tmp_data_0_V_4_fu_851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_0_V_5" contextFuncName="dense_latency&lt;ap_uint&lt;8&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config2_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="res_V_data_0_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="313" name="icmp_ln313" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="icmp_ln313_fu_455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="326" name="add_ln326" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln326_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="328" name="add_ln328" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln328_fu_471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="328" name="select_ln328" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="select_ln328_fu_476_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="317" name="icmp_ln317" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="icmp_ln317_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="321" name="add_ln321" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln321_fu_500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="323" name="add_ln323" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="add_ln323_fu_511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="323" name="select_ln323" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_uint&lt;8&gt;, 1&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config2&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_uint&lt;8&gt;, 1u&gt;, array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4u&gt;, config2&gt;" rtlName="select_ln323_fu_516_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="20" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="41" name="icmp_ln41" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="icmp_ln41_fu_99_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="41" name="i" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="i_fu_105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="icmp_ln1494_fu_127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_0_V_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="tmp_data_0_V_2_fu_132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_1" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="icmp_ln1494_1_fu_139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_1_V_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="tmp_data_1_V_2_fu_144_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="icmp_ln1494_2_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_2_V_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="tmp_data_2_V_2_fu_156_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_3" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="icmp_ln1494_3_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_3_V_1" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, relu_config5&gt;" moduleName="relu&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,relu_config5&gt;" rtlName="tmp_data_3_V_1_fu_168_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="241" name="icmp_ln241" contextFuncName="pooling2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln241_fu_236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="241" name="add_ln241" contextFuncName="pooling2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="add_ln241_fu_242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln191_fu_576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln191_7_fu_586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="tmp" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="tmp_fu_596_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln191_8_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="tmp_18" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="tmp_18_fu_616_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln191_9_fu_626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="and_ln191_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="and_ln191_5_fu_638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="and_ln191_6_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln_reg_2264" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_0_V_fu_1385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_s" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_s_reg_2270" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_1_V_fu_1388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_141" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_141_reg_2276" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_2_V_fu_1391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_142" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_142_reg_2282" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_3_V_fu_1394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_143" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_143_reg_2288" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_4_V_fu_1397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_144" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_144_reg_2294" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_5_V_fu_1400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_145" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_145_reg_2300" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_6_V_fu_1403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_146" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_146_reg_2306" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_7_V_fu_1406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_147" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_147_reg_2312" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_8_V_fu_2059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_fu_1180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_fu_1183_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_120" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_120_fu_744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_159" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_159_fu_1188_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_160" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_160_fu_1195_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_121" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_121_fu_1200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_161" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_161_fu_1206_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_47" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_47_fu_1903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln_fu_1412_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_122" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_122_fu_750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_162" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_162_fu_1450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_163" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_163_fu_1214_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_123" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_123_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_164" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_164_fu_1457_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_165" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_165_fu_1219_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_124" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_124_fu_1224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_166" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_166_fu_1464_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_31" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln65_s_fu_1475_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_s" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_125" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_125_fu_1906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_167" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_167_fu_1910_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_48" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_48_fu_1959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_45" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_126" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_126_fu_2062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln40_fu_2067_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_16" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_94_20_1_1_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_0_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="res_V_data_0_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_148" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_148_reg_2341" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_0_V_15_fu_1513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_149" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_149_reg_2347" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_1_V_15_fu_1516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_150" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_150_reg_2353" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_2_V_15_fu_1519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_151" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_151_reg_2359" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_3_V_15_fu_1522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_152" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_152_reg_2365" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_4_V_15_fu_1525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_153" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_153_reg_2371" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_5_V_15_fu_1528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_154" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_154_reg_2377" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_6_V_15_fu_1531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_155" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_155_reg_2383" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_7_V_15_fu_1534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_156" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_156_reg_2389" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_8_V_15_fu_2074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_1" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_1_fu_850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_49" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_49_fu_1230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_168" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_168_fu_1233_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_127" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_127_fu_856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_169" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_169_fu_1238_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_170" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_170_fu_1245_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_128" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_128_fu_1250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_171" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_171_fu_1256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_50" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_50_fu_1917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_32" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln65_46_fu_1540_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_46" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_129" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_129_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_172" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_172_fu_1578_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_173" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_173_fu_1264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_130" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_130_fu_868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_174" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_174_fu_1585_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_175" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_175_fu_1269_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_131" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_131_fu_1274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_176" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_176_fu_1592_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_33" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln65_47_fu_1603_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_47" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_132" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_132_fu_1920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_177" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_177_fu_1924_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_51" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_51_fu_1984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_48" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_133" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_133_fu_2077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_15" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln40_15_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_17" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_94_20_1_1_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_1_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="res_V_data_1_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_157" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_157_reg_2418" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_0_V_16_fu_1641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_158" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_158_reg_2424" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_1_V_16_fu_1644_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_159" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_159_reg_2430" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_2_V_16_fu_1647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_160" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_160_reg_2436" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_3_V_16_fu_1650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_161" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_161_reg_2442" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_4_V_16_fu_1653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_162" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_162_reg_2448" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_5_V_16_fu_1656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_163" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_163_reg_2454" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_6_V_16_fu_1659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_164" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_164_reg_2460" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_7_V_16_fu_1662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_165" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_165_reg_2466" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_8_V_16_fu_2089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_2" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_2_fu_962_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_52" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_52_fu_1280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_178" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_178_fu_1283_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_134" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_134_fu_968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_179" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_179_fu_1288_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_180" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_180_fu_1295_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_135" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_135_fu_1300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_181" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_181_fu_1306_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_53" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_53_fu_1931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_34" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln65_49_fu_1668_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_49" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_136" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_136_fu_974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_182" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_182_fu_1706_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_183" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_183_fu_1314_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_137" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_137_fu_980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_184" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_184_fu_1713_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_185" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_185_fu_1319_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_138" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_138_fu_1324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_186" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_186_fu_1720_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_35" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln65_50_fu_1731_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_50" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_139" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_139_fu_1934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_187" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_187_fu_1938_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_54" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_54_fu_2009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_51" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_140" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_140_fu_2092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_16" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln40_16_fu_2097_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_19" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_94_20_1_1_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_2_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="res_V_data_2_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_166" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_166_reg_2495" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_0_V_17_fu_1769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_167" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_167_reg_2501" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_1_V_17_fu_1772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_168" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_168_reg_2507" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_2_V_17_fu_1775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_169" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_169_reg_2513" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_3_V_17_fu_1778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_170" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_170_reg_2519" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_4_V_17_fu_1781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_171" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_171_reg_2525" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_5_V_17_fu_1784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_172" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_172_reg_2531" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_6_V_17_fu_1787_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_173" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_173_reg_2537" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_7_V_17_fu_1790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_174" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="trunc_ln708_174_reg_2543" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="pool_window_8_V_17_fu_2104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_3" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_3_fu_1074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_55" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_55_fu_1330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_188" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_188_fu_1333_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_141" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_141_fu_1080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_189" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_189_fu_1338_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_190" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_190_fu_1345_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_142" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_142_fu_1350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_191" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_191_fu_1356_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_56" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_56_fu_1945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_36" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln65_52_fu_1796_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_52" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_143" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_143_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_192" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_192_fu_1834_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_193" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_193_fu_1364_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_144" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_144_fu_1092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_194" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_194_fu_1841_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_195" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_195_fu_1369_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_145" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_145_fu_1374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_196" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_196_fu_1848_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_37" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="phi_ln65_53_fu_1859_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_53" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_146" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_146_fu_1948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_197" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln65_197_fu_1952_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_57" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="zext_ln65_57_fu_2034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_54" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_164_20_1_1_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_147" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln1496_147_fu_2107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_17" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln40_17_fu_2112_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_20" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="myproject_axi_mux_94_20_1_1_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_3_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="res_V_data_3_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="212" name="icmp_ln212" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln212_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="225" name="add_ln225" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="add_ln225_fu_1104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="227" name="add_ln227" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="add_ln227_fu_1116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="227" name="select_ln227" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln227_fu_1122_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="216" name="icmp_ln216" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="icmp_ln216_fu_1142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="220" name="add_ln220" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="add_ln220_fu_1148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="222" name="add_ln222" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="add_ln222_fu_1160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="222" name="select_ln222" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, config6&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,4u&gt;,config6&gt;" rtlName="select_ln222_fu_1166_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_conv2d_stream.h" linenumber="79" name="icmp_ln79" contextFuncName="conv_2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="icmp_ln79_fu_2152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_conv2d_stream.h" linenumber="79" name="add_ln79" contextFuncName="conv_2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln79_fu_2158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="icmp_ln289_fu_2172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_7" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="icmp_ln289_7_fu_2182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="tmp" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_fu_2192_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_8" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="icmp_ln289_8_fu_2202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="tmp_21" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_21_fu_2212_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_9" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="icmp_ln289_9_fu_2222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="and_ln289_fu_2228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289_5" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="and_ln289_5_fu_2234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289_6" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="and_ln289_6_fu_2240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_fu_2246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_358" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_358_fu_2251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_0_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_659" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_1_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_660" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_s" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_763_reg_4779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_2_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_2_V_fu_2626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_661" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_3_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_662" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_7_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_359" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_359_fu_2267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_360" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_360_fu_2454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_663" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_731" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_9_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_9_V_fu_2685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_664" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_732" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_10_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_10_V_fu_2689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_665" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_13_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_666" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_733" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_14_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_14_V_fu_3572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_667" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_15_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_361" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_361_fu_2273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_668" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_16_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_669" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_17_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_670" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_19_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_671" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_20_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_672" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_21_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_673" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_22_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_674" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_23_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln_fu_2320_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_362" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_362_fu_2328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sub_ln1118_fu_2332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln1118_s_fu_2338_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_363" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_363_fu_2346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_20" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sub_ln1118_20_fu_2350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_734" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_734_reg_4087" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_27_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_27_V_fu_3537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_364" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_364_fu_2366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_365" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_365_fu_2371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_675" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_735" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_758_reg_4734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_33_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_33_V_fu_2693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_676" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_736" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_763_reg_4779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_34_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_34_V_fu_2559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_677" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_35_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_678" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_37_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_679" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_38_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_366" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_366_fu_2496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_39" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln1118_39_fu_2501_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_367" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_367_fu_2509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_40" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln1118_40_fu_2513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_368" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_368_fu_2521_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_21" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sub_ln1118_21_fu_2525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_737" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_737_reg_4198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_42_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_42_V_fu_2563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_680" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_45_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_369" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_369_fu_2566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_370" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_370_fu_3449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_371" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_371_fu_2541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_681" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_49_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_682" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_738" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_738_reg_4849" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_50_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_50_V_fu_3666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_683" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_53_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_684" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_739" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_763_reg_4779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_54_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_54_V_fu_3586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_685" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_55_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_372" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_372_fu_2376_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_686" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_56_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_687" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_57_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_688" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_59_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_689" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_63_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_373" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_373_fu_2458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_374" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_374_fu_3289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_690" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_740" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_66_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_66_V_fu_3590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_691" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_69_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_692" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_70_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_693" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_71_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_375" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_375_fu_3335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_376" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_376_fu_3340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_694" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_741" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_741_reg_4789" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_74_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_74_V_fu_3594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_695" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_76_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_696" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_77_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_697" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_742" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_78_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="mult_78_V_fu_3597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_698" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_79_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_377" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_377_fu_3368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_378" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_378_fu_2462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_699" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_700" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_743" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_fu_3873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_701" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_744" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_763_reg_4779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_7" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_7_fu_3600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_702" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_402" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_703" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_403" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_379" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_379_fu_3372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_41" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln1118_41_fu_3067_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_380" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_380_fu_3074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_42" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln1118_42_fu_3078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_381" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_381_fu_3085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln1118_fu_3089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_745" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_745_reg_4484" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_8" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_8_fu_3144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_704" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_405" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_43" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln1118_43_fu_3376_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_382" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_382_fu_3383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_22" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sub_ln1118_22_fu_3387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_44" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="shl_ln1118_44_fu_3393_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_383" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_383_fu_3400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_23" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sub_ln1118_23_fu_3404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_406" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_406_reg_4729" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_384" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_384_fu_2433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_705" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_407" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_706" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_408" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_707" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_409" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_385" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_385_fu_2570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_386" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_386_fu_2440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_708" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_410" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_709" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_746" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_758_reg_4734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_9" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_9_fu_3147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_710" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_412" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_711" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_413" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_387" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_387_fu_2595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_388" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_388_fu_2600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_712" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_414" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_713" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_747" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_763_reg_4779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_10" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_10_fu_3151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_714" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_416" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_715" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_417" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_389" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_389_fu_2630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_390" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_390_fu_2636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_716" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_748" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_748_reg_4381" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_391" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_391_fu_3604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_717" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_419" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_718" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_420" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_392" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_392_fu_2641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_393" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_393_fu_2646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_719" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_749" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_11" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_11_fu_3155_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_720" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_422" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_394" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_394_fu_2697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_721" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_423" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_722" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_424" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_395" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_395_fu_2466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_723" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_425" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_724" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_426" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_725" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_427" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_726" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_428" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_396" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_396_fu_2733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_397" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_397_fu_2738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_727" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_429" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_728" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_430" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_729" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_750" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_741_reg_4789" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_12" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_12_fu_3206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_398" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_398_fu_3159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_730" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_432" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_731" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_433" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_732" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_434" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_399" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_399_fu_3164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_400" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_400_fu_3489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_733" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_751" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_13" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_13_fu_3784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_734" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_436" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_735" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_437" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_736" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_438" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_401" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_401_fu_3210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_737" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_439" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_738" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_440" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_739" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_441" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_740" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_442" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_402" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_402_fu_3227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_741" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_443" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="399" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_742" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="400" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_444" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_743" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="402" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_445" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="403" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_403" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_403_fu_2744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_404" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_404_fu_2749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="405" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_744" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="406" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_446" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_745" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="408" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_752" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="409" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_14" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_14_fu_3168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_746" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="411" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_448" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="412" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_747" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_449" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="414" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_748" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="415" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_753" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_15" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_15_fu_3217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="417" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_405" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_405_fu_2789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="418" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_749" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_451" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="420" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_750" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="421" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_452" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_751" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="423" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_453" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="424" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_752" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_454" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="426" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_753" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="427" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_455" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_406" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_406_fu_2836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="429" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_754" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="430" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_456" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_755" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_457" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="433" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_756" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_458" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="435" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_757" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="436" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_459" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_407" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_407_fu_2843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="438" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_758" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="439" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_460" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_759" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="441" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_461" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="442" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_408" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_408_fu_2970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_409" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_409_fu_3473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="444" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_760" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="445" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_754" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_16" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_16_fu_3729_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="447" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_761" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="448" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_463" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_762" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="450" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_464" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="451" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_763" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_465" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="453" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_410" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_410_fu_2975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="454" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_411" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_411_fu_2980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_764" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="456" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_466" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="457" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_765" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_467" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="459" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_766" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="460" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_755" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_741_reg_4789" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_17" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_17_fu_3293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="462" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_767" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="463" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_469" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_768" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="465" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_470" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="466" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_412" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_412_fu_3105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_769" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="468" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_471" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="469" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_770" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_472" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="471" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_771" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="472" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_473" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_772" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="474" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_474" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="475" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_773" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_475" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="477" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_413" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_413_fu_3172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_414" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_414_fu_3111_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_774" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_476" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="481" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_775" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_477" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="483" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_776" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="484" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_756" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_758_reg_4734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_18" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_18_fu_3297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="486" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_777" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="487" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_479" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_778" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="489" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_480" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="490" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_415" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_415_fu_3232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_416" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_416_fu_3236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="492" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_779" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="493" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_481" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_780" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="495" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_757" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_758_reg_4734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="496" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_19" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_19_fu_3788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_781" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="498" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_483" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="499" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_782" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_484" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_470_reg_4598" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="501" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_417" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_417_fu_3247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="502" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_418" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_418_fu_3251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_783" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="504" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_485" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="505" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_784" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_486" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="507" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_785" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="508" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_758" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_758_reg_4734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_20" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_20_fu_3493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="510" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_786" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="511" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_488" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_472_reg_4603" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_419" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_419_fu_3540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="513" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_420" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_420_fu_3257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="514" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_787" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_759" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_742_reg_4819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="516" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_21" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_21_fu_3733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="517" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_788" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_760" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="519" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_22" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_22_fu_3496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="520" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_789" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_761" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_763_reg_4779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="522" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_23" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_23_fu_3500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="523" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_790" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_762" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_741_reg_4789" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="525" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_24" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_24_fu_3607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="526" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_791" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_493" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="528" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_421" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_421_fu_3301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="529" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_422" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln1118_422_fu_3264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_792" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="531" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_494" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="532" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_793" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U50" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_495" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2038" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="534" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_794" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U49" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="535" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_763" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_763_reg_4779" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_25" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln708_25_fu_3504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="537" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_795" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U46" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="538" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_497" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="trunc_ln708_474_reg_4608" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_796" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="540" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_498" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="541" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_797" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_499" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="reg_2062" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="543" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_fu_2574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="544" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_704" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_704_fu_2754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_705" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_705_fu_2760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="546" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_706" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_706_fu_3544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="547" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_707" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_707_fu_3550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_708" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_708_fu_3611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="549" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_709" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_709_fu_3615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="550" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_710" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_711" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_711_fu_3737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="552" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_712" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_712_fu_3743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="553" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_713" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_713_fu_3268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_714" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_714_fu_3792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="555" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_715" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_715_fu_3798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="556" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_716" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_716_fu_3877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_5_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_5_V_fu_3881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="558" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_718" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_718_fu_2651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="559" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_719" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_719_fu_2657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_720" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_720_fu_2663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="561" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_721" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_721_fu_3620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="562" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_722" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_722_fu_3625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_723" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_723_fu_3115_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="564" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_724" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_724_fu_3121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="565" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_725" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_725_fu_3420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_726" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_726_fu_3426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="567" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_727" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_727_fu_3669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="568" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_728" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_728_fu_3673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_729" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_729_fu_3272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="570" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_730" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_730_fu_3277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="571" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_731" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_731_fu_3453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_732" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_732_fu_3748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="573" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_733" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_733_fu_3753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="574" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_734" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_734_fu_3630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_735" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_735_fu_3636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="576" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_736" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_736_fu_3221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="577" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_737" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_737_fu_3642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_738" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_738_fu_3678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="579" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_739" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_739_fu_3682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="580" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_740" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_740_fu_3803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_6_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_6_V_fu_3807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="582" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_742" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="583" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_743" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_744" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_744_fu_2796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="585" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_745" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_745_fu_2802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="586" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_746" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_746_fu_3127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_747" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_747_fu_3305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="588" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_748" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_748_fu_3311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="589" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_749" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_749_fu_3344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_750" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_750_fu_3348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="591" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_751" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_751_fu_3241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="592" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_752" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_753" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_753_fu_3687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="594" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_754" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_754_fu_3692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="595" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_755" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_755_fu_3477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_756" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_756_fu_3483_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="597" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_757" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_757_fu_3758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="598" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_758" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_758_fu_3812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_759" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_759_fu_3817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="600" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_760" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_760_fu_3886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="601" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_0_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_0_V_fu_3890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_762" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_762_fu_2547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="603" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_763" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="604" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_764" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_764_fu_2765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_765" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_765_fu_2770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="606" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_766" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_766_fu_3133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="607" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_767" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_767_fu_3317_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_768" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_768_fu_3323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="609" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_769" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_769_fu_3353_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="610" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_770" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_770_fu_3357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="611" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_771" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_771_fu_3283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="612" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_772" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_772_fu_3507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="613" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_773" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_773_fu_3822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_774" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_774_fu_3827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="615" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_775" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_775_fu_2703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="616" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_776" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_776_fu_3832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_777" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_777_fu_3895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="618" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_778" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_778_fu_3900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="619" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_779" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_779_fu_3950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_1_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_1_V_fu_3954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="621" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_781" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_781_fu_2669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="622" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_782" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_782_fu_2580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="623" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_783" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_783_fu_2709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="624" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_784" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_784_fu_2714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="625" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_785" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_785_fu_3648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_786" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_786_fu_3654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="627" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_787" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_787_fu_3176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="628" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_788" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_788_fu_3182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_789" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_789_fu_3697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="630" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_790" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_790_fu_3701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="631" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_791" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_791_fu_3188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_792" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_792_fu_3329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="633" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_793" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_793_fu_3764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="634" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_794" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_794_fu_3769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="635" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_795" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_795_fu_3513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="636" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_796" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_796_fu_3519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="637" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_797" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_797_fu_3660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="638" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="sext_ln703_fu_3706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="639" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_798" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_798_fu_3709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="640" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_799" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_799_fu_3715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="641" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_800" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_800_fu_3838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="642" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_2_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_2_V_fu_3842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="643" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_802" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_802_fu_2553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="644" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_803" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="645" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_804" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_804_fu_2775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="646" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_805" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_805_fu_2780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="647" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_806" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_806_fu_2987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="648" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_807" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_807_fu_3432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="649" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_808" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_808_fu_3438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="650" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_809" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_809_fu_3459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="651" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_810" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_810_fu_3463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="652" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_811" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="653" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_812" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_812_fu_3444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="654" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_813" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_813_fu_3774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="655" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_814" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_814_fu_3779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="656" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_815" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_815_fu_3525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="657" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_816" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_816_fu_3531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="658" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_817" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_817_fu_3556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="659" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_818" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_818_fu_3561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="660" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_819" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_819_fu_3847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="661" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_3_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_3_V_fu_3851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="662" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_821" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="663" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_822" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_822_fu_3194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="664" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_823" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_823_fu_3905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="665" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_824" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_824_fu_3910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="666" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_825" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_825_fu_3916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="667" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_826" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_826_fu_3922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="668" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_827" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_827_fu_3928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="669" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_828" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_828_fu_3934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="670" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_829" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_829_fu_3959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="671" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_4_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_4_V_fu_3963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="672" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_831" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="673" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_832" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_832_fu_2807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="674" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_833" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_833_fu_2813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="675" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_834" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_834_fu_3566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="676" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_835" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="grp_fu_2142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="677" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_836" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_836_fu_3720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="678" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_837" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_837_fu_3724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="679" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_838" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_838_fu_3468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="680" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_839" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_839_fu_3856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="681" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_840" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_840_fu_3862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="682" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_841" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_841_fu_3362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="683" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_842" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_842_fu_3867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="684" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_843" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_843_fu_3940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="685" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_844" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_844_fu_3945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="686" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_845" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln703_845_fu_3968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="687" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_7_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config7_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="tmp_data_7_V_fu_3972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="692" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="313" name="icmp_ln313" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="icmp_ln313_fu_2993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="695" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="326" name="add_ln326" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln326_fu_2998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="697" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="328" name="add_ln328" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln328_fu_3009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="698" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="328" name="select_ln328" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="select_ln328_fu_3014_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="704" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="317" name="icmp_ln317" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="icmp_ln317_fu_3033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="707" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="321" name="add_ln321" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln321_fu_3038_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="709" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="323" name="add_ln323" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="add_ln323_fu_3049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="710" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="323" name="select_ln323" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 4&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config7&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,4u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config7&gt;" rtlName="select_ln323_fu_3054_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="41" name="icmp_ln41" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln41_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="41" name="i" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="i_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_0_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_0_V_fu_184_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_1" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_1_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_1_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_1_V_fu_196_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_2_fu_203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_2_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_2_V_fu_208_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_3" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_3_fu_215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_3_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_3_V_fu_220_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_4" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_4_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_4_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_4_V_fu_232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_5" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_5_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_5_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_5_V_fu_244_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_6" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_6_fu_251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_6_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_6_V_fu_256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_7" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="icmp_ln1494_7_fu_263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_7_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config10&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config10&gt;" rtlName="tmp_data_7_V_fu_268_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="241" name="icmp_ln241" contextFuncName="pooling2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln241_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="241" name="add_ln241" contextFuncName="pooling2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="add_ln241_fu_358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln191_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln191_4_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="tmp" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="tmp_fu_388_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln191_5_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="tmp_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="tmp_17_fu_408_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln191_6_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="and_ln191_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="and_ln191_3_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="and_ln191_4_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln_reg_4230" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_fu_2479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_s" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_s_reg_4236" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_fu_2482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_71" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_71_reg_4242" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_fu_2485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_72" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_72_reg_4248" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_fu_2488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_73" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_73_reg_4254" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_fu_2491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_74" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_74_reg_4260" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_fu_2494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_75" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_75_reg_4266" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_fu_2497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_76" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_76_reg_4272" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_fu_2500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_77" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_77_reg_4278" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_fu_3815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_fu_1265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_fu_2079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_64" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_64_fu_1271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_80" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_80_fu_2087_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_81" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_81_fu_2094_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_65_fu_2099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_82" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_82_fu_2105_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_24" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_24_fu_3503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln_fu_2506_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_66" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_66_fu_1277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_83" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_83_fu_2544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_84" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_84_fu_2113_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_67" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_67_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_85" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_85_fu_2551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_86" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_86_fu_2118_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_68" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_68_fu_2123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_87" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_87_fu_2558_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_16" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_s_fu_2569_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_s" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_69" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_69_fu_3506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_88" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_88_fu_3510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_25" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_25_fu_3615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_23" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U98" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_70" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_70_fu_3818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_fu_3823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_8" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U106" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_0_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_0_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_78" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_78_reg_4307" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_8_fu_2607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_79" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_79_reg_4313" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_8_fu_2610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_80" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_80_reg_4319" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_8_fu_2613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_81" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_81_reg_4325" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_8_fu_2616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_82" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_82_reg_4331" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_8_fu_2619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_83" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_83_reg_4337" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_8_fu_2622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_84" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_84_reg_4343" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_8_fu_2625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_85" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_85_reg_4349" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_8_fu_2628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_86" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_86_reg_4355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_8_fu_3830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_1" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_1_fu_1377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_26" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_26_fu_2129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_89" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_89_fu_2132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_71" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_71_fu_1383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_90" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_90_fu_2137_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_91" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_91_fu_2144_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_72" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_72_fu_2149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_92" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_92_fu_2155_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_27" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_27_fu_3517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_17" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_24_fu_2634_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_24" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U84" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_73" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_73_fu_1389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_93" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_93_fu_2672_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_94" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_94_fu_2163_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_74" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_74_fu_1395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_95" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_95_fu_2679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_96" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_96_fu_2168_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_75" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_75_fu_2173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_97" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_97_fu_2686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_18" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_25_fu_2697_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_25" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_76" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_76_fu_3520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_98" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_98_fu_3524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_28" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_28_fu_3640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_26" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U99" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_77" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_77_fu_3833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_8" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_8_fu_3838_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_9" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_1_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_1_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_87" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_87_reg_4384" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_9_fu_2735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_88" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_88_reg_4390" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_9_fu_2738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_89" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_89_reg_4396" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_9_fu_2741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_90" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_90_reg_4402" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_9_fu_2744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_91" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_91_reg_4408" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_9_fu_2747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_92" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_92_reg_4414" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_9_fu_2750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_93" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_93_reg_4420" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_9_fu_2753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_94" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_94_reg_4426" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_9_fu_2756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_95" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_95_reg_4432" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_9_fu_3845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_2" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_2_fu_1489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_29" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_29_fu_2179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_99" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_99_fu_2182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_78" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_78_fu_1495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_100" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_100_fu_2187_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_101" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_101_fu_2194_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_79" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_79_fu_2199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_102" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_102_fu_2205_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_30" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_30_fu_3531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_19" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_27_fu_2762_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_27" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U86" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_80" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_80_fu_1501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_103" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_103_fu_2800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_104" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_104_fu_2213_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_81" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_81_fu_1507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_105" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_105_fu_2807_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_106" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_106_fu_2218_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_82" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_82_fu_2223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_107" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_107_fu_2814_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_20" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_28_fu_2825_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_28" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_83" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_83_fu_3534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_108" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_108_fu_3538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_31" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_31_fu_3665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_29" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U100" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_84" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_84_fu_3848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_9" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_9_fu_3853_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_10" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_2_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_2_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_96" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_96_reg_4461" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_10_fu_2863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_97" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_97_reg_4467" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_10_fu_2866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_98" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_98_reg_4473" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_10_fu_2869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_99" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_99_reg_4479" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_10_fu_2872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_100" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_100_reg_4485" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_10_fu_2875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_101" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_101_reg_4491" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_10_fu_2878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_102" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_102_reg_4497" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_10_fu_2881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_103" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_103_reg_4503" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_10_fu_2884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_104" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_104_reg_4509" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_10_fu_3860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_3" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_3_fu_1601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_32" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_32_fu_2229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_109" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_109_fu_2232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_85" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_85_fu_1607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_110" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_110_fu_2237_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="399" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_111" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_111_fu_2244_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="400" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_86" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_86_fu_2249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_112" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_112_fu_2255_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="402" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_33" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_33_fu_3545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="403" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_21" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_30_fu_2890_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_30" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U88" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="405" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_87" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_87_fu_1613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="406" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_113" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_113_fu_2928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_114" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_114_fu_2263_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="408" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_88" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_88_fu_1619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="409" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_115" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_115_fu_2935_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_116" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_116_fu_2268_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="411" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_89" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_89_fu_2273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="412" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_117" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_117_fu_2942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_22" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_31_fu_2953_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="414" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_31" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="415" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_90" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_90_fu_3548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_118" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_118_fu_3552_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="417" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_34" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_34_fu_3690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="418" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_32" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U101" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_91" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_91_fu_3863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="420" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_10" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_10_fu_3868_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="421" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_11" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U109" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_3_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_3_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="423" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_105" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_105_reg_4538" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="424" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_11_fu_2991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_106" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_106_reg_4544" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="426" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_11_fu_2994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="427" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_107" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_107_reg_4550" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_11_fu_2997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="429" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_108" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_108_reg_4556" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="430" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_11_fu_3000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_109" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_109_reg_4562" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_11_fu_3003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="433" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_110" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_110_reg_4568" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_11_fu_3006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="435" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_111" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_111_reg_4574" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="436" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_11_fu_3009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_112" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_112_reg_4580" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="438" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_11_fu_3012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="439" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_113" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_113_reg_4586" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_11_fu_3875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="441" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_4" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_4_fu_1713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="442" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_35" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_35_fu_2279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_119" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_119_fu_2282_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="444" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_92" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_92_fu_1719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="445" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_120" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_120_fu_2287_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_121" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_121_fu_2294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="447" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_93" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_93_fu_2299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="448" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_122" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_122_fu_2305_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_36" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_36_fu_3559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="450" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_23" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_33_fu_3018_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="451" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_33" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_94" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_94_fu_1725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="453" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_123" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_123_fu_3056_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="454" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_124" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_124_fu_2313_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_95" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_95_fu_1731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="456" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_125" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_125_fu_3063_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="457" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_126" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_126_fu_2318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_96" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_96_fu_2323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="459" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_127" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_127_fu_3070_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="460" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_24" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_34_fu_3081_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_34" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="462" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_97" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_97_fu_3562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="463" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_128" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_128_fu_3566_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_37" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_37_fu_3715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="465" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_35" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U102" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="466" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_98" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_98_fu_3878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_11" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_11_fu_3883_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="468" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_12" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="469" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_4_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_4_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_114" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_114_reg_4615" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="471" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_12_fu_3119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="472" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_115" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_115_reg_4621" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_12_fu_3122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="474" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_116" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_116_reg_4627" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="475" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_12_fu_3125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_117" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_117_reg_4633" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="477" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_12_fu_3128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_118" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_118_reg_4639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_12_fu_3131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_119" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_119_reg_4645" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="481" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_12_fu_3134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_120" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_120_reg_4651" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="483" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_12_fu_3137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="484" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_121" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_121_reg_4657" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_12_fu_3140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="486" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_122" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_122_reg_4663" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="487" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_12_fu_3890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_5" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_5_fu_1825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="489" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_38" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_38_fu_2329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="490" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_129" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_129_fu_2332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_99" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_99_fu_1831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="492" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_130" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_130_fu_2337_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="493" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_131" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_131_fu_2344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_100" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_100_fu_2349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="495" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_132" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_132_fu_2355_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="496" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_39" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_39_fu_3573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_25" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_36_fu_3146_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="498" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_36" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U92" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="499" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_101" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_101_fu_1837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_133" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_133_fu_3184_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="501" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_134" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_134_fu_2363_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="502" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_102" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_102_fu_1843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_135" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_135_fu_3191_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="504" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_136" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_136_fu_2368_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="505" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_103" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_103_fu_2373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_137" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_137_fu_3198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="507" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_26" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_37_fu_3209_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="508" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_37" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U93" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_104" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_104_fu_3576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="510" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_138" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_138_fu_3580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="511" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_40" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_40_fu_3740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_38" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U103" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="513" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_105" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_105_fu_3893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="514" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_12" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_12_fu_3898_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_13" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U111" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="516" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_5_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_5_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="517" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_123" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_123_reg_4692" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_13_fu_3247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="519" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_124" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_124_reg_4698" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="520" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_13_fu_3250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_125" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_125_reg_4704" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="522" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_13_fu_3253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="523" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_126" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_126_reg_4710" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_13_fu_3256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="525" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_127" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_127_reg_4716" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="526" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_13_fu_3259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_128" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_128_reg_4722" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="528" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_13_fu_3262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="529" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_129" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_129_reg_4728" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_13_fu_3265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="531" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_130" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_130_reg_4734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="532" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_13_fu_3268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_131" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_131_reg_4740" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="534" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_13_fu_3905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="535" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_6" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_6_fu_1937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_41" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_41_fu_2379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="537" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_139" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_139_fu_2382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="538" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_106" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_106_fu_1943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_140" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_140_fu_2387_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="540" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_141" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_141_fu_2394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="541" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_107" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_107_fu_2399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_142" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_142_fu_2405_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="543" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_42" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_42_fu_3587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="544" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_27" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_39_fu_3274_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_39" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U94" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="546" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_108" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_108_fu_1949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="547" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_143" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_143_fu_3312_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_144" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_144_fu_2413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="549" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_109" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_109_fu_1955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="550" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_145" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_145_fu_3319_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_146" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_146_fu_2418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="552" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_110" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_110_fu_2423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="553" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_147" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_147_fu_3326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_28" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_40_fu_3337_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="555" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_40" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U95" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="556" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_111" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_111_fu_3590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_148" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_148_fu_3594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="558" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_43" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_43_fu_3765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="559" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_41" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U104" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_112" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_112_fu_3908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="561" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_13" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_13_fu_3913_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="562" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_14" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_6_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_6_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="564" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_132" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_132_reg_4769" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="565" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_0_V_14_fu_3375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_133" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_133_reg_4775" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="567" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_1_V_14_fu_3378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="568" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_134" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_134_reg_4781" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_2_V_14_fu_3381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="570" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_135" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_135_reg_4787" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="571" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_3_V_14_fu_3384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_136" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_136_reg_4793" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="573" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_4_V_14_fu_3387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="574" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_137" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_137_reg_4799" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_5_V_14_fu_3390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="576" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_138" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_138_reg_4805" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="577" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_6_V_14_fu_3393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_139" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_139_reg_4811" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="579" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_7_V_14_fu_3396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="580" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_140" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="trunc_ln708_140_reg_4817" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="pool_window_8_V_14_fu_3920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="582" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_7" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_7_fu_2049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="583" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_44" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_44_fu_2429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_149" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_149_fu_2432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="585" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_113" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_113_fu_2055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="586" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_150" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_150_fu_2437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_151" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_151_fu_2444_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="588" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_114" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_114_fu_2449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="589" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_152" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_152_fu_2455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_45" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_45_fu_3601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="591" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_29" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_42_fu_3402_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="592" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_42" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U96" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_115" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_115_fu_2061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="594" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_153" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_153_fu_3440_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="595" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_154" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_154_fu_2463_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_116" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_116_fu_2067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="597" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_155" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_155_fu_3447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="598" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_156" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_156_fu_2468_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_117" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_117_fu_2473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="600" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_157" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_157_fu_3454_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="601" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_30" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="phi_ln65_43_fu_3465_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_43" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U97" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="603" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_118" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_118_fu_3604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="604" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_158" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln65_158_fu_3608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_46" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="zext_ln65_46_fu_3790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="606" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_44" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_164_20_1_1_U105" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="607" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_119" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln1496_119_fu_3923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_14" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln40_14_fu_3928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="609" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_15" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="myproject_axi_mux_94_20_1_1_U113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="610" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_7_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="res_V_data_7_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="212" name="icmp_ln212" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln212_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="225" name="add_ln225" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="add_ln225_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="619" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="227" name="add_ln227" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="add_ln227_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="227" name="select_ln227" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln227_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="216" name="icmp_ln216" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="icmp_ln216_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="220" name="add_ln220" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="add_ln220_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="631" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="222" name="add_ln222" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="add_ln222_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="222" name="select_ln222" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config11&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config11&gt;" rtlName="select_ln222_fu_510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_conv2d_stream.h" linenumber="79" name="icmp_ln79" contextFuncName="conv_2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="icmp_ln79_fu_5197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_conv2d_stream.h" linenumber="79" name="add_ln79" contextFuncName="conv_2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln79_fu_5203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="icmp_ln289_fu_5237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_4" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="icmp_ln289_4_fu_5247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="tmp" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_fu_5257_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_5" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="icmp_ln289_5_fu_5267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="tmp_20" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_20_fu_5277_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="icmp_ln289_6" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="icmp_ln289_6_fu_5287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="and_ln289_fu_5293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289_3" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="and_ln289_3_fu_5299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="289" name="and_ln289_4" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="and_ln289_4_fu_5305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_fu_5311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_s" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_0_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_0_V_fu_5742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_383" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_545" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_1_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_1_V_fu_7604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_384" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_546" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_2_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_2_V_fu_5626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_385" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_547" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_4_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_4_V_fu_7308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_208" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_208_fu_5316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_209" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_209_fu_5321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_386" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_548" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_8_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_8_V_fu_5746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_387" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_549" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_9_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_9_V_fu_7820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_388" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_550" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_10_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_10_V_fu_5630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_389" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_13_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_210" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_210_fu_5326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_211" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_211_fu_5504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln_fu_5510_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_212" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_212_fu_5517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_s_fu_5521_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_213" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_213_fu_5528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_fu_5532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_551" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_551_reg_9648" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_fu_7965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_390" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_552" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_19_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_19_V_fu_5858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_391" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_553" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_20_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_20_V_fu_7312_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_392" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_554" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_21_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_21_V_fu_7608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_393" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_555" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_22_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_22_V_fu_7824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_394" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_23_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_214" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_214_fu_7316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_395" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_556" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_25_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_25_V_fu_7828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_215" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_215_fu_5331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_216" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_216_fu_7320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_217" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_217_fu_5548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_396" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_557" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_32_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_32_V_fu_5750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_397" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_558" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_34_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_34_V_fu_5862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_398" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_559" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_584_reg_10915" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_35_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_35_V_fu_7968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_399" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_560" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_36_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_36_V_fu_5866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_400" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_37_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_401" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_561" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_38_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_38_V_fu_7832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_402" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_39_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_218" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_218_fu_5337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_219" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_219_fu_5554_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_403" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_562" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_40_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_40_V_fu_5754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_404" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_563" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_42_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_42_V_fu_5870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_405" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_564" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_43_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_43_V_fu_5874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_406" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_44_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_407" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_565" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_47_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_47_V_fu_6028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_220" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_220_fu_7324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_408" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_566" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_51_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_51_V_fu_7836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_221" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_221_fu_5562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_222" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_222_fu_5342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_409" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_57_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_410" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_567" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_58_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_58_V_fu_6032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_411" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_568" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_59_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_59_V_fu_6036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_412" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_569" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_60_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_60_V_fu_5878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_413" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_62_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_223" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_223_fu_5568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_224" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_224_fu_5434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_414" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_64_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_415" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_570" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_69_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_69_V_fu_6040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_416" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_70_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_417" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_571" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_71_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_71_V_fu_6044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_225" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_225_fu_5595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_226" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_226_fu_5601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_418" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_572" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_73_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_73_V_fu_9073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_419" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_573" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_75_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_75_V_fu_6048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_420" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_574" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_76_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_76_V_fu_7971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_421" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_78_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_422" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_79_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_227" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_227_fu_5606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_228" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_228_fu_5440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_229" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_229_fu_7415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_423" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_575" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5147" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_65" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_65_fu_7975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_424" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_83_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_425" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_576" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_84_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_84_V_fu_6052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_22" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_22_fu_6962_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_230" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_230_fu_6970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_10" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_10_fu_6974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_23" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_23_fu_6980_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_231" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_231_fu_6988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_11" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_11_fu_6992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_577" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_577_reg_10445" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_94_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_94_V_fu_9077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_232" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_232_fu_5610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_233" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_233_fu_5445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_426" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_97_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_427" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="399" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_578" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="400" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_98_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_98_V_fu_6056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_428" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="402" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_579" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="403" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_100_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_100_V_fu_6060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_429" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="405" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_580" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="406" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_101_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_101_V_fu_6064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_430" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="408" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_102_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="409" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_234" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_234_fu_7419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_235" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_235_fu_5450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="411" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_431" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="412" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_105_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_432" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="414" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_108_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="415" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_433" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_109_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="417" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_434" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="418" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_581" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_581_reg_10910" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_110_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_110_V_fu_7979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="420" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_435" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="421" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_111_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_236" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_236_fu_7423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="423" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_237" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_237_fu_5455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="424" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_238" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_238_fu_5634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_436" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="426" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_582" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="427" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_112_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_112_V_fu_6217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_437" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="429" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_113_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="430" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_438" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_583" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_114_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_114_V_fu_7612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="433" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_439" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_584" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_584_reg_10915" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="435" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_66" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_66_fu_7982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="436" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_440" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_585" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="438" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_116_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_116_V_fu_6320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="439" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_441" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_117_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="441" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_442" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="442" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_586" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_119_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_119_V_fu_9080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="444" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_239" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_239_fu_5640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="445" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_240" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_240_fu_5645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_443" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="447" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_587" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="448" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_120_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_120_V_fu_6221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_444" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="450" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_588" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_588_reg_9936" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="451" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_67" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_67_fu_6225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_445" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="453" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_589" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="454" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_124_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_124_V_fu_6324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_446" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="456" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_590" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="457" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_125_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_125_V_fu_7985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_447" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="459" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_591" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5151" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="460" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_68" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_68_fu_7989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_241" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_241_fu_5572_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="462" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_242" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_242_fu_8502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="463" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_448" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_592" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="465" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_129_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_129_V_fu_9084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="466" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_449" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_131_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="468" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_450" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="469" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_593" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_132_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_132_V_fu_9088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="471" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_451" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="472" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_135_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_243" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_243_fu_5576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="474" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_244" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_244_fu_7129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="475" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_452" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_594" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="477" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_138_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_138_V_fu_7616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_453" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_140_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_454" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="481" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_141_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_455" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="483" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_595" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="484" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_142_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_142_V_fu_9092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_456" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="486" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_143_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="487" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_245" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_245_fu_7177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_457" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="489" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_148_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="490" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_458" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_150_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="492" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_459" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="493" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_151_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_246" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_246_fu_7183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="495" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_247" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_247_fu_7187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="496" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_460" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_596" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="498" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_153_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_153_V_fu_9096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="499" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_461" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_597" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="501" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_156_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_156_V_fu_7686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="502" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_462" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_159_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="504" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_248" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_248_fu_7191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="505" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_463" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_598" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="507" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_162_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_162_V_fu_7690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="508" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_464" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_599" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="510" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_163_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_163_V_fu_7850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="511" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_465" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_600" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="513" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_165_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_165_V_fu_7694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="514" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_466" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_601" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="516" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_166_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_166_V_fu_9100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="517" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_249" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_249_fu_8507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_467" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="519" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_602" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="520" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_175_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_175_V_fu_9104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_250" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_250_fu_8511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="522" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_468" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="523" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_603" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_176_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_176_V_fu_9108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="525" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_251" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_251_fu_7328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="526" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_252" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_252_fu_7333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_469" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="528" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_604" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="529" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_187_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_187_V_fu_7854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_470" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="531" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_190_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="532" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_471" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_191_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="534" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_253" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_253_fu_5680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="535" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_254" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_254_fu_5686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_472" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="537" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_193_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="538" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_473" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_195_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="540" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_474" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="541" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_605" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_196_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_196_V_fu_7698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="543" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_475" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="544" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_606" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_197_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_197_V_fu_7702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="546" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_255" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_255_fu_5692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="547" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_256" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_256_fu_5697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_476" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="549" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_607" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="550" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_202_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_202_V_fu_7706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_477" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="552" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_206_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="553" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_478" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_608" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="555" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_207_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_207_V_fu_8158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="556" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_257" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_257_fu_5702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_258" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_258_fu_7471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="558" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_479" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="559" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_609" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_208_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_208_V_fu_9112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="561" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_480" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="562" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_610" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_211_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_211_V_fu_8087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="564" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_481" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="565" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_213_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_482" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="567" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_611" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="568" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_214_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_214_V_fu_9116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_483" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="570" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_215_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="571" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_259" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_259_fu_5758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_260" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_260_fu_5763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="573" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_484" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="574" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_217_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_485" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="576" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_612" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="577" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_218_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_218_V_fu_8091_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_486" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="579" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_613" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="580" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_220_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_220_V_fu_6457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_261" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_261_fu_5768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="582" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_262" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_262_fu_5774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="583" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_487" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_614" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="585" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_224_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_224_V_fu_6634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="586" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_488" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_225_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="588" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_489" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="589" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_615" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_227_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_227_V_fu_6638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="591" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_490" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="592" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_616" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_228_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_228_V_fu_6461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="594" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_491" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="595" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_230_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_263" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_263_fu_5781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="597" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_492" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="598" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_233_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_264" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_264_fu_7477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="600" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_265" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_265_fu_5786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="601" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_24" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_24_fu_7481_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_266" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_266_fu_7488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="603" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_12" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_12_fu_7492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="604" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_25" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_25_fu_7498_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_267" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_267_fu_7505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="606" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_13" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_13_fu_7509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="607" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_617" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_617_reg_10744" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_240_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_240_V_fu_8162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="609" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_493" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="610" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_241_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="611" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_494" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="612" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_618" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="613" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_244_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_244_V_fu_8095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_268" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_268_fu_5882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="615" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_495" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="616" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_619" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_253_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_253_V_fu_6757_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="618" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_496" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="619" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_620" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_254_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_254_V_fu_9119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="621" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_269" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_269_fu_5887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="622" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_270" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_270_fu_5892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="623" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_497" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="624" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_621" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="625" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_256_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_256_V_fu_6642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_498" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="627" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_622" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="628" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_258_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_258_V_fu_8099_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_499" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="630" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_623" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="631" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_259_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_259_V_fu_6646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_500" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="633" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_263_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="634" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_271" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_271_fu_5898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="635" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_272" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_272_fu_5903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="636" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_501" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="637" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_624" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="638" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_264_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_264_V_fu_8103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="639" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_502" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="640" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_265_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="641" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_26" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_26_fu_5908_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="642" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_273" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_273_fu_5916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="643" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_27" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_27_fu_5920_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="644" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_274" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_274_fu_5928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="645" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_14" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_14_fu_5932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="646" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_625" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_625_reg_9894" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="647" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_69" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_69_fu_6228_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="648" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_503" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="649" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_626" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="650" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_267_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_267_V_fu_6650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="651" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_504" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="652" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_271_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="653" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_275" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_275_fu_5948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="654" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_276" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_276_fu_5953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="655" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_505" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="656" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_627" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="657" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_274_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_274_V_fu_7337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="658" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_506" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="659" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_275_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="660" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_507" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="661" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_628" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="662" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_276_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_276_V_fu_6761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="663" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_508" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="664" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_629" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="665" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_278_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_278_V_fu_7008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="666" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_277" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_277_fu_6078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="667" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_278" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_278_fu_6083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="668" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_509" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="669" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_630" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="670" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_280_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_280_V_fu_6765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="671" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_28" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_28_fu_6088_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="672" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_279" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_279_fu_6096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="673" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_29" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_29_fu_6100_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="674" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_280" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_280_fu_6108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="675" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_15" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_15_fu_6112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="676" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_631" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_631_reg_9951" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="677" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_283_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_283_V_fu_6654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="678" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_510" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="679" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_284_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="680" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_281" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_281_fu_6128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="681" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_282" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_282_fu_6133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="682" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_511" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="683" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_632" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="684" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_288_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_288_V_fu_6769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="685" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_512" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="686" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_289_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="687" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_513" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="688" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_633" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="689" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_292_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_292_V_fu_6773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="690" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_514" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="691" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_634" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="692" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_295_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_295_V_fu_8165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="693" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_283" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_283_fu_6139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="694" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_284" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_284_fu_7620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="695" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_515" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="696" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_635" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="697" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_300_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_300_V_fu_8169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="698" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_516" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="699" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_301_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="700" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_285" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_285_fu_6144_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="701" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_286" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_286_fu_6149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="702" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_517" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="703" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_636" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="704" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_307_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_307_V_fu_8173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="705" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_518" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="706" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_637" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="707" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_308_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_308_V_fu_8177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="708" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_519" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="709" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_638" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="710" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_309_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_309_V_fu_6777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="711" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_520" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="712" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_310_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="713" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_521" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="714" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_311_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="715" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_287" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_287_fu_6231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="716" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_522" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="717" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_639" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="718" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_312_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_312_V_fu_7341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="719" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_523" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="720" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_640" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="721" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_313_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_313_V_fu_9123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="722" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_30" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_30_fu_7197_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="723" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_288" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_288_fu_7204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="724" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_31" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_31_fu_7208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="725" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_289" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_289_fu_7215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="726" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_16" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_16_fu_7219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="727" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_641" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_641_reg_10591" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="728" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_314_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_314_V_fu_7345_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="729" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_32" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_32_fu_7235_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="730" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_290" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_290_fu_7242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="731" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_17" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_17_fu_7246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="732" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_642" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_642_reg_10596" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="733" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_315_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_315_V_fu_7348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="734" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_524" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="735" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_643" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="736" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_318_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_318_V_fu_7012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="737" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_291" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_291_fu_6657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="738" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_292" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_292_fu_6661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="739" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_525" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="740" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_644" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="741" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_320_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_320_V_fu_7351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="742" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_526" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="743" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_321_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="744" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_527" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="745" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_645" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="746" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_322_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_322_V_fu_8515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="747" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_528" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="748" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_646" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="749" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_323_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_323_V_fu_7355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="750" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_529" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="751" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_647" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="752" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_325_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_325_V_fu_8519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="753" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_530" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="754" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_326_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="755" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_531" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="756" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_648" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="757" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_327_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_327_V_fu_8523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="758" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_293" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_293_fu_6781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="759" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_532" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="760" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_649" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="761" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_328_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_328_V_fu_8586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="762" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_533" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="763" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_650" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="764" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_330_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_330_V_fu_7427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="765" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_534" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="766" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_651" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="767" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_331_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_331_V_fu_8590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="768" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_535" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="769" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_652" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="770" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_333_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_333_V_fu_7431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="771" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_294" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_294_fu_6786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="772" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_295" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_295_fu_5558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="773" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_536" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="774" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_336_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="775" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_537" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="776" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_337_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="777" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_538" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="778" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_653" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="779" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_338_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_338_V_fu_7434_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="780" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_539" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="781" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_654" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="782" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_339_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_339_V_fu_8594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="783" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_540" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="784" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_655" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="785" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_340_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_340_V_fu_8598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="786" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_541" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="787" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_656" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="788" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_342_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_342_V_fu_8602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="789" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_296" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_296_fu_6790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="790" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_297" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_297_fu_8181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="791" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_298" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_298_fu_8185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="792" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_542" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="793" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_657" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5147" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="794" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_70" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_70_fu_8605_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="795" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_543" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="796" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_658" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="797" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_348_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_348_V_fu_8609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="798" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_544" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="799" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_349_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="800" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_545" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="801" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_350_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="802" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_546" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="803" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_351_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="804" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_299" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_299_fu_6796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="805" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_300" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_300_fu_8189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="806" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_301" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_301_fu_6800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="807" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_547" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="808" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_659" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="809" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_353_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_353_V_fu_9127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="810" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_548" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="811" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_660" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5151" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="812" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_71" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_71_fu_8613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="813" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_549" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="814" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_355_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="815" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_550" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="816" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_661" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="817" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_357_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_357_V_fu_7438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="818" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_302" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_302_fu_6804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="819" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_303" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_303_fu_8193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="820" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_551" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="821" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_662" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="822" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_360_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_360_V_fu_8617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="823" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln_reg_11068" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="824" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_72" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_72_fu_8709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="825" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_552" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="826" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_663" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="827" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_363_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_363_V_fu_8712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="828" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_553" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="829" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_664" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="830" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_365_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_365_V_fu_8716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="831" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_554" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="832" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_367_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="833" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_304" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_304_fu_7016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="834" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_305" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_305_fu_7020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="835" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_555" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="836" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_665" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="837" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_369_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_369_V_fu_7525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="838" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_556" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="839" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_373_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="840" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_557" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="841" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_374_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="842" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_306" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_306_fu_8267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="843" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_307" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_307_fu_7024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="844" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_558" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="845" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_666" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="846" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_376_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_376_V_fu_8720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="847" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_559" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="848" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_667" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="849" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_377_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_377_V_fu_7529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="850" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_560" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="851" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_668" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="852" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_378_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_378_V_fu_7533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="853" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_561" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="854" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_383_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="855" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_308" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_308_fu_6237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="856" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_309" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_309_fu_6243_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="857" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_310" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_310_fu_7624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="858" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_562" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="859" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_669" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_669_reg_11016" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="860" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_73" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_73_fu_8206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="861" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_563" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="862" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_670" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="863" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_386_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_386_V_fu_7537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="864" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_564" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="865" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_389_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="866" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_565" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="867" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_391_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="868" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_311" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_311_fu_7628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="869" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_566" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="870" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_671" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="871" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_392_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_392_V_fu_8724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="872" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_567" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="873" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_672" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="874" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_393_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_393_V_fu_8294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="875" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_568" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="876" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_673" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="877" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_395_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_395_V_fu_8727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="878" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_312" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_312_fu_6248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="879" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_569" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="880" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_403_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="881" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_570" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="882" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_405_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="883" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_571" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="884" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_407_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="885" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_313" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_313_fu_6255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="886" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_314" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_314_fu_7710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="887" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_572" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="888" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_674" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="889" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_410_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_410_V_fu_8271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="890" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_573" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="891" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_411_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="892" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_574" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="893" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_675" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="894" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_412_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_412_V_fu_8621_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="895" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_33" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_33_fu_7715_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="896" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_315" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_315_fu_7722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="897" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_34" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_34_fu_7726_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="898" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_316" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_316_fu_7733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="899" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_18" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_18_fu_7737_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="900" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_676" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_676_reg_10852" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="901" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_413_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_413_V_fu_8731_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="902" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_575" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="903" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_414_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="904" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_317" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_317_fu_6328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="905" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_318" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_318_fu_7753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="906" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_576" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="907" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_677" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="908" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_416_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_416_V_fu_8298_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="909" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_577" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="910" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_678" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="911" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_419_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_419_V_fu_8734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="912" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_578" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="913" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_679" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="914" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_421_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_421_V_fu_8302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="915" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_579" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="916" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_422_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="917" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_580" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="918" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_423_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="919" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_319" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_319_fu_7759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="920" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_320" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_320_fu_7763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="921" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_321" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_321_fu_6334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="922" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_581" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="923" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_425_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="924" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_582" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="925" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_680" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="926" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_426_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_426_V_fu_8275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="927" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_583" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="928" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_427_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="929" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_584" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="930" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_681" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_718_reg_11325" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="931" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_74" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_74_fu_8944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="932" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_585" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="933" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_682" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="934" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_429_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_429_V_fu_8306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="935" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_586" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="936" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_430_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="937" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_587" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="938" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_431_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="939" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_322" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_322_fu_6342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="940" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_323" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_323_fu_6347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="941" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_588" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="942" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_683" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="943" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_435_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_435_V_fu_7133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="944" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_589" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="945" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_436_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="946" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_324" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_324_fu_6352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="947" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_590" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="948" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_684" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="949" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_441_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_441_V_fu_8310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="950" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_591" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="951" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_685" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="952" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_443_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_443_V_fu_7137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="953" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_592" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="954" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_686" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="955" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_444_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_444_V_fu_7262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="956" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_593" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="957" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_687" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="958" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_445_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_445_V_fu_8314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="959" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_325" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_325_fu_7858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="960" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_326" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_326_fu_6465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="961" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_594" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="962" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_688" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="963" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_450_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_450_V_fu_8318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="964" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_35" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_35_fu_7862_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="965" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_327" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_327_fu_7869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="966" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_36" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_36_fu_7873_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="967" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_328" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_328_fu_7880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="968" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln1118_fu_7884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="969" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_689" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_689_reg_10925" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="970" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_453_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_453_V_fu_7993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="971" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_595" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="972" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_690" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="973" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_454_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_454_V_fu_7266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="974" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_596" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="975" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_455_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="976" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_329" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_329_fu_6470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="977" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_597" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="978" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_691" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="979" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_456_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_456_V_fu_8322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="980" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_598" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="981" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_692" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="982" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_458_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_458_V_fu_8326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="983" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_599" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="984" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_693" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="985" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_461_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_461_V_fu_7996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="986" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_600" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="987" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_694" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="988" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_462_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_462_V_fu_7270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="989" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_330" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_330_fu_6476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="990" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_601" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="991" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_695" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="992" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_464_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_464_V_fu_8330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="993" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_602" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="994" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_696" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="995" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_465_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_465_V_fu_8401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="996" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_603" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="997" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_697" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="998" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_466_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_466_V_fu_8527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="999" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_604" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1000" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_698" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1001" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_468_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_468_V_fu_7274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1002" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_605" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1003" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_699" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1004" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_469_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_469_V_fu_8404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1005" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_331" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_331_fu_6481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1006" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_37" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_37_fu_6486_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1007" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_332" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_332_fu_6494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1008" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_38" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="shl_ln1118_38_fu_6498_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1009" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_333" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_333_fu_6506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1010" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_19" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sub_ln1118_19_fu_6510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1011" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_700" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_700_reg_10183" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1012" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_472_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_472_V_fu_7359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1013" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_606" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1014" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_701" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1015" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_475_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_475_V_fu_8408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1016" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_607" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1017" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_702" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1018" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_477_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_477_V_fu_7362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1019" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_334" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_334_fu_6526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1020" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_335" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_335_fu_8000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1021" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_608" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1022" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1023" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_481_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_481_V_fu_8412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1024" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_609" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1025" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_704" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1026" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_484_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_484_V_fu_8416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1027" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_610" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1028" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_485_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1029" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_611" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1030" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_487_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1031" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_336" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_336_fu_6531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1032" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_337" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_337_fu_6536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1033" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_612" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1034" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_489_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1035" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_613" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1036" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_705" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1037" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_491_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_491_V_fu_7541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1038" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_614" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1039" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_492_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1040" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_615" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1041" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_494_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1042" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_338" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_338_fu_6666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1043" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_339" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_339_fu_6671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1044" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_616" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1045" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_706" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1046" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_496_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_496_V_fu_7366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1047" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_617" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1048" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_501_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1049" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_618" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1050" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_502_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1051" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_619" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1052" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_707" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1053" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_503_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_503_V_fu_8531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1054" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_340" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_340_fu_6676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1055" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_341" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_341_fu_6681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1056" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_620" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1057" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_708" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1058" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_504_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_504_V_fu_8738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1059" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_621" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1060" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_709" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1061" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_506_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_506_V_fu_8535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1062" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_622" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1063" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_710" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1064" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_508_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_508_V_fu_7545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1065" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_623" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1066" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_711" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1067" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_509_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_509_V_fu_7369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1068" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_624" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1069" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_510_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1070" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_625" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1071" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_511_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1072" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_342" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_342_fu_8334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1073" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_343" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_343_fu_8279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1074" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_344" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_344_fu_7029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1075" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_626" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1076" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_712" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1077" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_512_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_512_V_fu_8742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1078" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_627" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1079" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_713" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1080" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_513_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_513_V_fu_8746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1081" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_628" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1082" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_714" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_714_reg_11280" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1083" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_514_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_514_V_fu_8831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1084" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_629" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1085" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_715" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1086" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_515_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_515_V_fu_7549_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1087" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_630" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1088" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_716" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1089" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_516_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_516_V_fu_7553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1090" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_631" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1091" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_717" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1092" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_518_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_518_V_fu_8947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1093" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_632" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1094" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_519_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1095" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_345" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_345_fu_8338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1096" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_633" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1097" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_718" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_718_reg_11325" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1098" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_75" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln203_75_fu_8834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1099" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_346" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_346_fu_8342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1100" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_347" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_347_fu_8346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1101" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_634" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1102" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_719" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_532_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_532_V_fu_8951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1104" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_635" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_720" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_533_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_533_V_fu_8837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1107" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_636" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_535_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5043" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1109" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_348" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_348_fu_8351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1110" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_349" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_349_fu_7034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1111" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_637" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1112" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_537_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5011" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1113" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_638" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1114" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_539_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1115" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_639" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1116" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_721" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1117" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_541_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_541_V_fu_8841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1118" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_640" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1119" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_542_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1120" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_350" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_350_fu_8355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1121" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_351" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_351_fu_7039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1122" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_641" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1123" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_544_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1124" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_642" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1125" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_545_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1126" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_643" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1127" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_722" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_671_reg_11021" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1128" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_546_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_546_V_fu_8955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1129" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_644" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1130" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_723" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_696_reg_11113" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1131" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_547_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_547_V_fu_8959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1132" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_645" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1133" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_724" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1134" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_548_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_548_V_fu_8963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1135" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_352" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_352_fu_8420_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1136" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_353" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_353_fu_7141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1137" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_646" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U139" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1138" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_553_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1139" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_647" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U132" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1140" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_725" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1141" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_556_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_556_V_fu_8967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1142" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_648" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1143" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_557_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5023" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1144" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_649" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U134" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1145" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_726" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_706_reg_10601" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1146" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_558_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_558_V_fu_8971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_354" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_354_fu_8425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1148" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_355" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_355_fu_7146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1149" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_650" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1150" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_561_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_651" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_727" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_656_reg_11250" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_562_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_562_V_fu_8975_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1154" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_652" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1155" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_728" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5107" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1156" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_563_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_563_V_fu_8979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1157" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_653" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U131" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_729" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="trunc_ln708_652_reg_10652" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1159" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_565_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_565_V_fu_8983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1160" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_654" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U133" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1161" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_567_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5051" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1162" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_356" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_356_fu_8431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1163" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_357" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln1118_357_fu_7150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1164" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_655" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_568_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1166" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_656" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U135" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1167" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_730" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1168" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_573_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="mult_573_V_fu_8987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1169" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_657" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U138" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1170" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_574_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1171" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_658" contextFuncName="product" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U137" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1172" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_575_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="reg_5047" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1173" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_fu_5708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1174" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_417" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_417_fu_7767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_418" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_418_fu_7773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1176" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_419" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="grp_fu_5171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1177" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_420" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_420_fu_7373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_421" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_421_fu_7379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1179" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_422" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_422_fu_7900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_423" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_423_fu_7905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1181" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_424" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_424_fu_5959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_425" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_425_fu_6154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1183" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_426" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_426_fu_8005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_427" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_427_fu_8010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1185" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_428" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_428_fu_6357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_429" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_429_fu_7778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1187" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_430" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_430_fu_9131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_431" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_431_fu_9136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1189" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_432" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_432_fu_9258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1190" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_433" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_433_fu_9262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1191" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_434" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_434_fu_6541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_435" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_435_fu_6808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1193" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_436" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_436_fu_8117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1194" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_437" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_437_fu_8122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1195" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_438" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_438_fu_8209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_439" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_439_fu_8635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1197" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_440" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_440_fu_8641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1198" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_441" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_441_fu_8750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1199" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_442" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_442_fu_8754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1200" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_443" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_443_fu_7278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_444" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_444_fu_7557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1202" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_445" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_445_fu_8435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1203" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_446" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_446_fu_8440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_447" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_447_fu_8991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_448" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_448_fu_8997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1206" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_fu_9003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1207" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_449" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_449_fu_9007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_450" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_450_fu_9141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1209" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_451" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_451_fu_9145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_452" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_452_fu_9330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1211" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_4_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_4_V_fu_9334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1212" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_454" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_454_fu_5714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1213" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_455" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_455_fu_6260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1214" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_456" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_456_fu_6266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1215" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_457" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="grp_fu_5177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1216" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_458" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_458_fu_6547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_459" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_459_fu_6553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_460" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_460_fu_6687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1219" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_461" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_461_fu_6692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1220" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_462" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_462_fu_6814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1221" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_463" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_463_fu_8647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1222" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_464" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_464_fu_8653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1223" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_465" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_465_fu_7284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1224" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_466" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_466_fu_7633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1225" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_467" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_467_fu_8845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1226" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_468" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_468_fu_8850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1227" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_469" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_469_fu_9013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_470" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_470_fu_9017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1229" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_471" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_471_fu_7639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1230" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_472" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_472_fu_7910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1231" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_473" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_473_fu_7916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1232" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_474" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_474_fu_9150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1233" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_475" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_475_fu_9156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1234" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_476" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_476_fu_9162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1235" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_477" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_477_fu_9267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1236" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_478" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_478_fu_9271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1237" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_479" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_479_fu_7563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1238" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_480" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_480_fu_8360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1239" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_481" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_481_fu_8366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1240" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_482" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_482_fu_8445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1241" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_483" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_483_fu_8759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1242" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_55" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_55_fu_8765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1243" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_484" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_484_fu_8769_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1244" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_485" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_485_fu_8855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1245" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_486" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_486_fu_8859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1246" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_487" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_487_fu_9339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1247" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_1_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_1_V_fu_9343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1248" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_489" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_489_fu_5650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1249" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_490" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_490_fu_5965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1250" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_491" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_491_fu_5971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1251" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_492" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_492_fu_6160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1252" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_493" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_493_fu_7645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1253" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_494" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_494_fu_7784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1254" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_495" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_495_fu_7788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1255" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_496" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_496_fu_7793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1256" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_497" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_497_fu_8127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1257" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_498" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_498_fu_8133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1258" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_499" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_499_fu_7385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1259" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_500" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_500_fu_7442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1260" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_501" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_501_fu_8539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1261" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_502" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_502_fu_8544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1262" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_503" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_503_fu_8658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1263" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_504" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_504_fu_8662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1264" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_505" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_505_fu_7569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1265" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_506" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_506_fu_8283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1266" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_507" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_507_fu_8289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1267" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_508" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_508_fu_8371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1268" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_509" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_509_fu_8549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1269" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_510" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_510_fu_8667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1270" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_511" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_511_fu_8671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1271" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_512" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_512_fu_9022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1272" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_513" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_513_fu_6271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1273" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_56" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_56_fu_9028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1274" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_514" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_514_fu_9031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1275" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_515" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_515_fu_8676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1276" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_57" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_57_fu_9168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1277" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_516" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_516_fu_8864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1278" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_58" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_58_fu_8870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1279" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_517" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_517_fu_8874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1280" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_518" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_518_fu_9171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1281" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_519" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_519_fu_9176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1282" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_520" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_520_fu_9276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1283" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_2_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_2_V_fu_9280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1284" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_522" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="grp_fu_5171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1285" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_523" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="grp_fu_5183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1286" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_524" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_524_fu_6697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1287" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_525" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_525_fu_7448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1288" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_526" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_526_fu_7575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1289" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_527" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_527_fu_7580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1290" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_528" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_528_fu_7651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1291" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_529" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_529_fu_7655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1292" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_530" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_530_fu_5976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1293" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_531" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_531_fu_6166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1294" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_532" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_532_fu_7921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1295" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_533" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_533_fu_7926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1296" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_534" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_534_fu_7931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1297" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_535" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_535_fu_6703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1298" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_536" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_536_fu_8138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1299" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_537" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_537_fu_8143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1300" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_538" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_538_fu_8215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1301" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_539" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_539_fu_8219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1302" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_540" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_540_fu_6709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1303" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_541" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_541_fu_7391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1304" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_542" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_542_fu_8224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1305" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_543" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_543_fu_8229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1306" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_544" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_544_fu_8682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1307" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_545" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_545_fu_8775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1308" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_546" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_546_fu_8781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1309" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_547" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_547_fu_8880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1310" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_548" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_548_fu_8884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1311" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_549" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_549_fu_7155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1312" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_550" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_550_fu_7586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1313" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_551" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_551_fu_8451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1314" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_552" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_552_fu_8456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1315" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_553" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_553_fu_9037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1316" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_554" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_554_fu_8015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1317" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_59" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_59_fu_8021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1318" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_555" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_555_fu_8025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1319" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_556" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_556_fu_9181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1320" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_557" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_557_fu_9185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1321" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_558" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_558_fu_9285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1322" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_3_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_3_V_fu_9289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1323" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_560" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_560_fu_5791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1324" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_561" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="grp_fu_5183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1325" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_562" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_562_fu_7660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1326" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_563" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_563_fu_5797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1327" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_564" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_564_fu_5803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1328" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_565" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_565_fu_7799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1329" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_566" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_566_fu_7803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1330" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_567" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_567_fu_6277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1331" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_568" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_568_fu_9190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1332" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_569" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_569_fu_9196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1333" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_570" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_570_fu_6715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1334" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_571" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_571_fu_6820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1335" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_572" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_572_fu_8148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1336" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_573" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_573_fu_8153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1337" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_574" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_574_fu_9294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1338" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_575" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_575_fu_9298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1339" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_576" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_576_fu_7397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1340" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_577" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_577_fu_8688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1341" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_578" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_578_fu_8694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1342" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_579" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_579_fu_8787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1343" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_580" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_580_fu_8377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1344" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_581" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_581_fu_8383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1345" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_582" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_582_fu_8889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1346" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_583" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_583_fu_8893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1347" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_584" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_584_fu_7403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1348" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_585" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_585_fu_8793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1349" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_586" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_586_fu_8799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1350" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_587" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_587_fu_8031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1351" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_60" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_60_fu_8898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1352" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_588" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_588_fu_8234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1353" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_61" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_61_fu_8240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1354" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_589" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_589_fu_8244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1355" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_590" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_590_fu_8901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1356" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_591" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_591_fu_8906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1357" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_592" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_592_fu_9348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1358" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_0_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_0_V_fu_9352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1359" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_594" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_594_fu_5656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1360" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_595" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_595_fu_5982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1361" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_596" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_596_fu_6283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1362" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_597" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_597_fu_6288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1363" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_598" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_598_fu_6826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1364" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_599" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_599_fu_7592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1365" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_600" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_600_fu_7598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1366" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_601" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_601_fu_7665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1367" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_602" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_602_fu_7669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1368" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_603" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_603_fu_7290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1369" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_604" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_604_fu_7674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1370" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_605" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_605_fu_8461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1371" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_606" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_606_fu_8466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1372" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_607" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_607_fu_6172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1373" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_608" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_608_fu_7808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1374" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_609" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_609_fu_8037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1375" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_610" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_610_fu_8042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1376" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_611" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_611_fu_8555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1377" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_612" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_612_fu_8559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1378" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_613" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_613_fu_6832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1379" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_614" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_614_fu_7453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1380" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_615" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_615_fu_8564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1381" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_616" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_616_fu_8569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1382" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_617" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_617_fu_8804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1383" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_618" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_618_fu_8389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1384" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_619" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_619_fu_8395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1385" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_620" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_620_fu_8911_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1386" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_621" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_621_fu_8915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1387" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_622" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_622_fu_8047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1388" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_623" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_623_fu_7409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1389" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_624" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_624_fu_8471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1390" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_625" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_625_fu_8476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1391" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_626" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_626_fu_8920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1392" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_627" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_627_fu_9043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1393" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_628" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_628_fu_9049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1394" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_629" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_629_fu_9201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1395" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_630" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_630_fu_9205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1396" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_631" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_631_fu_9303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1397" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_5_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_5_V_fu_9307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1398" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_633" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_633_fu_5720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1399" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_634" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_634_fu_6178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1400" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_635" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_635_fu_6184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1401" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_636" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_636_fu_7937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1402" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_637" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_637_fu_6838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1403" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_638" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_638_fu_6843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1404" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_639" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_639_fu_8053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1405" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_640" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_640_fu_8057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1406" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_641" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_641_fu_7459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1407" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_642" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_642_fu_8810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1408" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_643" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_643_fu_8816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1409" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_644" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_644_fu_7161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1410" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_645" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="grp_fu_5171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1411" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_646" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_646_fu_8481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1412" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_647" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_647_fu_8486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1413" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_648" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_648_fu_8926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1414" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_649" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_649_fu_8930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1415" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_650" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_650_fu_7680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1416" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_651" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_651_fu_7943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1417" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_652" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_652_fu_7949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1418" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_653" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_653_fu_9210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1419" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_654" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_654_fu_9216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1420" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_655" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_655_fu_9222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1421" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_656" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_656_fu_9312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1422" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_657" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_657_fu_9316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1423" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_658" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_658_fu_7043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1424" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_659" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_659_fu_7296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1425" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_660" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_660_fu_8699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1426" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_661" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_661_fu_8704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1427" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_662" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_662_fu_9055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1428" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_663" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_663_fu_8062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1429" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_62" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="sext_ln703_62_fu_8068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1430" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_664" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_664_fu_8072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1431" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_665" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_665_fu_9228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1432" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_666" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_666_fu_9232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1433" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_667" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_667_fu_9357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1434" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_6_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_6_V_fu_9361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1435" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_669" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_669_fu_5662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1436" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_670" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_670_fu_6293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1437" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_671" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_671_fu_6299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1438" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_672" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_672_fu_7814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1439" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_673" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_673_fu_7954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1440" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_674" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_674_fu_7959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1441" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_675" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_675_fu_8078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1442" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_676" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_676_fu_8082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1443" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_677" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_677_fu_6721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1444" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_678" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_678_fu_8250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1445" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_679" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_679_fu_8256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1446" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_680" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_680_fu_7465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1447" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_681" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_681_fu_7049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1448" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_682" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_682_fu_8821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1449" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_683" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_683_fu_8826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1450" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_684" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_684_fu_8935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1451" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_685" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_685_fu_8939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1452" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_686" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_686_fu_7167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1453" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_687" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_687_fu_8491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1454" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_688" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_688_fu_8497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1455" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_689" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="grp_fu_5177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1456" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_690" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_690_fu_9061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1457" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_691" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_691_fu_9067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1458" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_692" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_692_fu_9237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1459" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_693" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_693_fu_9242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1460" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_694" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_694_fu_6189_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1461" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_695" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_695_fu_9247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1462" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_696" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_696_fu_9253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1463" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_697" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_697_fu_8261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1464" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_698" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_698_fu_8574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1465" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_699" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_699_fu_8580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1466" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_700" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_700_fu_9321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1467" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_701" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_701_fu_9325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1468" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_702" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln703_702_fu_9366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1469" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="tmp_data_7_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config12_mult&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="tmp_data_7_V_fu_9370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1474" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="313" name="icmp_ln313" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="icmp_ln313_fu_7055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1477" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="326" name="add_ln326" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln326_fu_7060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1479" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="328" name="add_ln328" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln328_fu_7071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1480" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="328" name="select_ln328" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="select_ln328_fu_7076_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1486" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="317" name="icmp_ln317" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="icmp_ln317_fu_7095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1489" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="321" name="add_ln321" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln321_fu_7100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1491" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="323" name="add_ln323" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="add_ln323_fu_7111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1492" filename="firmware/nnet_utils/nnet_conv_stream.h" linenumber="323" name="select_ln323" contextFuncName="compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config12&gt;" moduleName="conv_2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config12&gt;" rtlName="select_ln323_fu_7116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="41" name="icmp_ln41" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln41_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="41" name="i" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="i_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_0_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_0_V_fu_184_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_1" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_1_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_1_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_1_V_fu_196_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_2_fu_203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_2_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_2_V_fu_208_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_3" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_3_fu_215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_3_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_3_V_fu_220_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_4" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_4_fu_227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_4_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_4_V_fu_232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_5" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_5_fu_239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_5_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_5_V_fu_244_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_6" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_6_fu_251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_6_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_6_V_fu_256_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_7" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="icmp_ln1494_7_fu_263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_7_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config15&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config15&gt;" rtlName="tmp_data_7_V_fu_268_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="241" name="icmp_ln241" contextFuncName="pooling2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln241_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="241" name="add_ln241" contextFuncName="pooling2d_buffer_cl&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="add_ln241_fu_358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln191_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln191_1_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="tmp" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="tmp_fu_388_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln191_2_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="tmp_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="tmp_15_fu_408_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="icmp_ln191_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln191_3_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="and_ln191_fu_424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="and_ln191_1_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="191" name="and_ln191_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="and_ln191_2_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln_reg_4230" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_fu_2479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_3_reg_4236" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_fu_2482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_4_reg_4242" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_fu_2485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_5_reg_4248" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_fu_2488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_6_reg_4254" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_fu_2491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_7_reg_4260" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_fu_2494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_8" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_8_reg_4266" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_fu_2497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_9" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_9_reg_4272" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_fu_2500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_s" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_s_reg_4278" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_fu_3815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_fu_1265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_fu_2079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_1" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_1_fu_1271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_1" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_1_fu_2087_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_2" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_2_fu_2094_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_2" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_2_fu_2099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_3" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_3_fu_2105_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_1" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_1_fu_3503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln_fu_2506_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U174" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_3" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_3_fu_1277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_4" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_4_fu_2544_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_5" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_5_fu_2113_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_4" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_4_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_6" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_6_fu_2551_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_7" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_7_fu_2118_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_5" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_5_fu_2123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_8" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_8_fu_2558_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_1" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_1_fu_2569_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_1" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U175" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_6" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_6_fu_3506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_9" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_9_fu_3510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_2" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_2_fu_3615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_2" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U190" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_7" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_7_fu_3818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_fu_3823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_1" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_0_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_0_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_1_reg_4307" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_1_fu_2607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_2_reg_4313" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_1_fu_2610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_10" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_10_reg_4319" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_1_fu_2613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_11" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_11_reg_4325" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_1_fu_2616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_12" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_12_reg_4331" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_1_fu_2619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_13" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_13_reg_4337" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_1_fu_2622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_14" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_14_reg_4343" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_1_fu_2625_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_15" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_15_reg_4349" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_1_fu_2628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_16" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_16_reg_4355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_1" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_1_fu_3830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_8" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_8_fu_1377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_3" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_3_fu_2129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_10" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_10_fu_2132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_9" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_9_fu_1383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_11" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_11_fu_2137_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_12" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_12_fu_2144_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_10" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_10_fu_2149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_13" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_13_fu_2155_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_4" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_4_fu_3517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_2" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_3_fu_2634_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_3" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U176" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_11" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_11_fu_1389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_14" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_14_fu_2672_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_15" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_15_fu_2163_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_12" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_12_fu_1395_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_16" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_16_fu_2679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_17" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_17_fu_2168_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_13" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_13_fu_2173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_18" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_18_fu_2686_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_3" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_4_fu_2697_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_4" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U177" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_14" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_14_fu_3520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_19" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_19_fu_3524_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_5" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_5_fu_3640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_5" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U191" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_15" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_15_fu_3833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_1" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_1_fu_3838_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_2" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U199" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_1_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_1_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_17" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_17_reg_4384" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_2_fu_2735_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_18" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_18_reg_4390" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_2_fu_2738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_19" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_19_reg_4396" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_2_fu_2741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_20" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_20_reg_4402" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_2_fu_2744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_21" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_21_reg_4408" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_2_fu_2747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_22" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_22_reg_4414" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_2_fu_2750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_23" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_23_reg_4420" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_2_fu_2753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_24" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_24_reg_4426" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_2_fu_2756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_25" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_25_reg_4432" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_2" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_2_fu_3845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_16" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_16_fu_1489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_6" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_6_fu_2179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_20" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_20_fu_2182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_17" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_17_fu_1495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_21" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_21_fu_2187_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_22" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_22_fu_2194_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_18" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_18_fu_2199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_23" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_23_fu_2205_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_7" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_7_fu_3531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_4" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_6_fu_2762_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_6" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U178" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_19" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_19_fu_1501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_24" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_24_fu_2800_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_25" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_25_fu_2213_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_20" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_20_fu_1507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_26" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_26_fu_2807_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_27" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_27_fu_2218_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_21" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_21_fu_2223_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_28" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_28_fu_2814_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_5" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_7_fu_2825_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_7" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U179" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_22" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_22_fu_3534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_29" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_29_fu_3538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_8" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_8_fu_3665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_8" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U192" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_23" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_23_fu_3848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_2" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_2_fu_3853_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_4" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U200" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_2_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_2_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_26" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_26_reg_4461" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_3_fu_2863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_27" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_27_reg_4467" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_3_fu_2866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_28" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_28_reg_4473" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_3_fu_2869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_29" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_29_reg_4479" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_3_fu_2872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_30" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_30_reg_4485" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_3_fu_2875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_31" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_31_reg_4491" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_3_fu_2878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_32" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_32_reg_4497" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_3_fu_2881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_33" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_33_reg_4503" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_3_fu_2884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_34" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_34_reg_4509" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_3" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_3_fu_3860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_24" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_24_fu_1601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_9" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_9_fu_2229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_30" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_30_fu_2232_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_25" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_25_fu_1607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_31" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_31_fu_2237_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="399" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_32" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_32_fu_2244_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="400" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_26" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_26_fu_2249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_33" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_33_fu_2255_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="402" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_10" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_10_fu_3545_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="403" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_6" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_9_fu_2890_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_9" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U180" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="405" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_27" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_27_fu_1613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="406" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_34" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_34_fu_2928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_35" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_35_fu_2263_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="408" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_28" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_28_fu_1619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="409" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_36" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_36_fu_2935_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_37" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_37_fu_2268_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="411" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_29" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_29_fu_2273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="412" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_38" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_38_fu_2942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_7" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_s_fu_2953_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="414" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_s" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U181" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="415" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_30" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_30_fu_3548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_39" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_39_fu_3552_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="417" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_11" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_11_fu_3690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="418" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_10" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U193" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_31" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_31_fu_3863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="420" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_3" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_3_fu_3868_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="421" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_6" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U201" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_3_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_3_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="423" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_35" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_35_reg_4538" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="424" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_4_fu_2991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_36" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_36_reg_4544" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="426" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_4_fu_2994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="427" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_37" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_37_reg_4550" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_4_fu_2997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="429" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_38" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_38_reg_4556" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="430" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_4_fu_3000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_39" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_39_reg_4562" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_4_fu_3003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="433" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_40" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_40_reg_4568" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_4_fu_3006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="435" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_41" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_41_reg_4574" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="436" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_4_fu_3009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_42" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_42_reg_4580" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="438" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_4_fu_3012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="439" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_43" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_43_reg_4586" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_4" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_4_fu_3875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="441" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_32" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_32_fu_1713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="442" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_12" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_12_fu_2279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_40" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_40_fu_2282_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="444" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_33" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_33_fu_1719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="445" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_41" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_41_fu_2287_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_42" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_42_fu_2294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="447" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_34" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_34_fu_2299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="448" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_43" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_43_fu_2305_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_13" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_13_fu_3559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="450" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_8" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_11_fu_3018_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="451" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_11" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U182" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_35" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_35_fu_1725_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="453" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_44" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_44_fu_3056_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="454" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_45" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_45_fu_2313_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_36" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_36_fu_1731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="456" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_46" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_46_fu_3063_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="457" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_47" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_47_fu_2318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_37" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_37_fu_2323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="459" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_48" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_48_fu_3070_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="460" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_9" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_12_fu_3081_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_12" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U183" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="462" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_38" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_38_fu_3562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="463" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_49" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_49_fu_3566_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_14" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_14_fu_3715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="465" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_13" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U194" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="466" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_39" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_39_fu_3878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_4" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_4_fu_3883_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="468" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_8" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U202" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="469" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_4_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_4_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_44" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_44_reg_4615" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="471" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_5_fu_3119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="472" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_45" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_45_reg_4621" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_5_fu_3122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="474" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_46" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_46_reg_4627" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="475" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_5_fu_3125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_47" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_47_reg_4633" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="477" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_5_fu_3128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_48" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_48_reg_4639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_5_fu_3131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_49" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_49_reg_4645" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="481" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_5_fu_3134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_50" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_50_reg_4651" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="483" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_5_fu_3137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="484" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_51" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_51_reg_4657" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_5_fu_3140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="486" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_52" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_52_reg_4663" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="487" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_5" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_5_fu_3890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_40" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_40_fu_1825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="489" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_15" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_15_fu_2329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="490" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_50" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_50_fu_2332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_41" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_41_fu_1831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="492" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_51" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_51_fu_2337_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="493" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_52" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_52_fu_2344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_42" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_42_fu_2349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="495" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_53" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_53_fu_2355_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="496" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_16" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_16_fu_3573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_10" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_14_fu_3146_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="498" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_14" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U184" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="499" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_43" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_43_fu_1837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_54" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_54_fu_3184_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="501" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_55" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_55_fu_2363_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="502" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_44" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_44_fu_1843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_56" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_56_fu_3191_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="504" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_57" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_57_fu_2368_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="505" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_45" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_45_fu_2373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_58" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_58_fu_3198_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="507" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_11" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_15_fu_3209_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="508" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_15" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U185" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_46" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_46_fu_3576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="510" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_59" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_59_fu_3580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="511" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_17" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_17_fu_3740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_16" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U195" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="513" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_47" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_47_fu_3893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="514" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_5" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_5_fu_3898_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_3" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U203" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="516" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_5_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_5_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="517" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_53" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_53_reg_4692" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_6_fu_3247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="519" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_54" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_54_reg_4698" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="520" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_6_fu_3250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_55" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_55_reg_4704" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="522" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_6_fu_3253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="523" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_56" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_56_reg_4710" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_6_fu_3256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="525" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_57" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_57_reg_4716" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="526" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_6_fu_3259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_58" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_58_reg_4722" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="528" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_6_fu_3262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="529" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_59" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_59_reg_4728" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_6_fu_3265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="531" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_60" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_60_reg_4734" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="532" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_6_fu_3268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_61" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_61_reg_4740" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="534" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_6" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_6_fu_3905_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="535" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_48" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_48_fu_1937_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_18" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_18_fu_2379_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="537" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_60" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_60_fu_2382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="538" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_49" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_49_fu_1943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_61" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_61_fu_2387_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="540" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_62" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_62_fu_2394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="541" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_50" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_50_fu_2399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_63" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_63_fu_2405_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="543" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_19" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_19_fu_3587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="544" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_12" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_17_fu_3274_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_17" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U186" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="546" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_51" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_51_fu_1949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="547" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_64" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_64_fu_3312_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_65" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_65_fu_2413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="549" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_52" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_52_fu_1955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="550" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_66" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_66_fu_3319_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_67" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_67_fu_2418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="552" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_53" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_53_fu_2423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="553" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_68" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_68_fu_3326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_13" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_18_fu_3337_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="555" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_18" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U187" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="556" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_54" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_54_fu_3590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_69" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_69_fu_3594_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="558" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_20" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_20_fu_3765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="559" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_19" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U196" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_55" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_55_fu_3908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="561" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_6" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_6_fu_3913_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="562" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_5" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U204" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_6_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_6_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="564" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_62" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_62_reg_4769" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="565" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_0_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_0_V_7_fu_3375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_63" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_63_reg_4775" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="567" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_1_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_1_V_7_fu_3378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="568" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_64" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_64_reg_4781" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_2_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_2_V_7_fu_3381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="570" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_65" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_65_reg_4787" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="571" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_3_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_3_V_7_fu_3384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_66" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_66_reg_4793" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="573" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_4_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_4_V_7_fu_3387_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="574" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_67" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_67_reg_4799" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_5_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_5_V_7_fu_3390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="576" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_68" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_68_reg_4805" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="577" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_6_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_6_V_7_fu_3393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_69" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_69_reg_4811" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="579" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_7_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_7_V_7_fu_3396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="580" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="trunc_ln708_70" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="trunc_ln708_70_reg_4817" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="199" name="pool_window_8_V_7" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="pool_window_8_V_7_fu_3920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="582" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_56" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_56_fu_2049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="583" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_21" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_21_fu_2429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_70" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_70_fu_2432_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="585" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_57" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_57_fu_2055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="586" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_71" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_71_fu_2437_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_72" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_72_fu_2444_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="588" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_58" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_58_fu_2449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="589" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_73" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_73_fu_2455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_22" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_22_fu_3601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="591" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_14" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_20_fu_3402_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="592" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_20" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U188" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_59" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_59_fu_2061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="594" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_74" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_74_fu_3440_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="595" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_75" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_75_fu_2463_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_60" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_60_fu_2067_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="597" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_76" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_76_fu_3447_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="598" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_77" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_77_fu_2468_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_61" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_61_fu_2473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="600" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_78" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_78_fu_3454_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="601" filename="firmware/nnet_utils/nnet_common.h" linenumber="43" name="zext_ln43_15" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 2, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="phi_ln65_21_fu_3465_p17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_21" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U189" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="603" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_62" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_62_fu_3604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="604" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65_79" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln65_79_fu_3608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="zext_ln65_23" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="zext_ln65_23_fu_3790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="606" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="phi_ln65_22" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_164_20_1_1_U197" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="607" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_63" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln1496_63_fu_3923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/nnet_utils/nnet_common.h" linenumber="40" name="select_ln40_7" contextFuncName="reduce&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt;, 1, nnet::Op_max&lt;ap_fixed&lt;20, 11, 5, 3, 0&gt; &gt; &gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln40_7_fu_3928_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="609" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="tmp_7" contextFuncName="operator()" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="myproject_axi_mux_94_20_1_1_U205" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="610" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="204" name="tmp_data_7_V" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="res_V_data_7_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="212" name="icmp_ln212" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln212_fu_442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="225" name="add_ln225" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="add_ln225_fu_448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="619" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="227" name="add_ln227" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="add_ln227_fu_460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="227" name="select_ln227" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln227_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="216" name="icmp_ln216" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="icmp_ln216_fu_486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="220" name="add_ln220" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="add_ln220_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="631" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="222" name="add_ln222" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="add_ln222_fu_504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/nnet_utils/nnet_pooling_stream.h" linenumber="222" name="select_ln222" contextFuncName="compute_pool_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config16&gt;" moduleName="pooling2d_cl&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config16&gt;" rtlName="select_ln222_fu_510_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_fu_3925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_44" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_44_fu_5816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_45" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_45_fu_3930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_3_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3791" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_111" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_4_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_4_V_fu_7670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_112" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_s" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_5_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_5_V_fu_7558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_113" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_283" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_6_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_6_V_fu_4028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_46" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_46_fu_4017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_47" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_47_fu_3935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_114" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_284" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_8_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_8_V_fu_4077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_115" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_285" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_fu_4194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_116" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_286" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_1" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_1_fu_4207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_117" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_287" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_11_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_11_V_fu_4211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_288" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_2" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_2_fu_4215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_119" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_289" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_14_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_14_V_fu_4032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_48" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_48_fu_4023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_120" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_290" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_21_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_21_V_fu_4384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_121" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_291" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_23_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_23_V_fu_4892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_49" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_49_fu_3941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_122" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_292" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_25_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_25_V_fu_4115_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_50" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_50_fu_3946_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_51" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_51_fu_4036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_123" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_293" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_32_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_32_V_fu_4081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln_fu_4040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_52" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_52_fu_4047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln1118_fu_4051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_294" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_294_reg_8130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_3" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_3_fu_4198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_124" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_295" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_35_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_35_V_fu_4219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_125" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_296" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_4" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_4_fu_4223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_53" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_53_fu_4067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_54" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_54_fu_3951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_126" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_297" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_40_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_40_V_fu_6124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_127" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_298" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_5" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_5_fu_4227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_128" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_299" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_44_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_44_V_fu_4172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_129" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_300" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_46_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_46_V_fu_4388_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_55" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_55_fu_3956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_56" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_56_fu_4085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_130" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_52_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3815" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_131" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_301" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_55_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_55_V_fu_4896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_57" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_57_fu_4089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_58" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_58_fu_4093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_59" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_59_fu_3961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_132" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_302" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_56_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_56_V_fu_4266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_133" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_303" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_6" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_6_fu_4357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_134" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_304" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_58_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_58_V_fu_4270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_135" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_59_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_136" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_60_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_60" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_60_fu_4119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_61" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_61_fu_4098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_62" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_62_fu_5821_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_137" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_305" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_66_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_66_V_fu_4274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_138" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_67_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3791" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_139" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_306" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_68_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_68_V_fu_4536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_140" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_307" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_70_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_70_V_fu_7674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_63" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_63_fu_4123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_64" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_64_fu_4128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_141" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_308" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_7" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_7_fu_4361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_142" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_309" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_74_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_74_V_fu_4392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_143" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_310" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_75_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_75_V_fu_4396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_144" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_311" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_76_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_76_V_fu_6128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_145" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_312" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_77_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_77_V_fu_4400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_146" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_313" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_78_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_78_V_fu_4404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_147" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_314" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_79_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_79_V_fu_4497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_65" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_65_fu_4176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_66" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_66_fu_5853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_148" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_315" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_81_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_81_V_fu_6174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_149" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_316" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_82_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_82_V_fu_4408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_150" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_317" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_83_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_83_V_fu_4412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_151" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_318" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_84_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_84_V_fu_4540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_152" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_319" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_85_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_85_V_fu_4594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_153" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_320" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_86_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_86_V_fu_4501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_154" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_321" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_8" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_8_fu_6273_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_67" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_67_fu_3967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_155" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_322" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_88_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_88_V_fu_4134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_156" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_323" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_94_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_94_V_fu_4505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_157" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_324" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_95_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_95_V_fu_4509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_68" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_68_fu_4231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_69" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_69_fu_4236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_158" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_99_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3791" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_159" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_325" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_100_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_100_V_fu_4544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_160" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_326" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_103_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_103_V_fu_4598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_70" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_70_fu_4242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_71" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_71_fu_4278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_2" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_2_fu_4282_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_72" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_72_fu_4289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_3" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_3_fu_4293_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_73" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_73_fu_4300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_1" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln1118_1_fu_4304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_327" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_327_reg_8314" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_9" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_9_fu_5952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_161" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_328" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_10" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_10_fu_5955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_162" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_329" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_11" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_11_fu_4548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_163" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_330" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_111_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_111_V_fu_4602_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_74" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_74_fu_4320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_75" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_75_fu_5858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_4" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_4_fu_5862_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_76" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_76_fu_5869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_2" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln1118_2_fu_5873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_331" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_331_reg_9210" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_12" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_12_fu_5959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_5" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_5_fu_5889_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_77" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_77_fu_5896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_fu_5900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_332" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_332_reg_9215" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_13" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_13_fu_5962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_164" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_333" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_117_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_117_V_fu_4606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_165" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_334" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_14" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_14_fu_6178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_78" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_78_fu_4325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_79" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_79_fu_4330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_80" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_80_fu_5916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_166" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_335" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_122_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_122_V_fu_4649_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_167" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_123_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_168" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_336" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_125_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_125_V_fu_4653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_169" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_337" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_15" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_15_fu_6182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_81" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_81_fu_3972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_82" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_82_fu_5920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_170" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_338" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_16" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_16_fu_6222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_171" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_339" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_129_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_129_V_fu_4138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_172" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_340" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_131_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_131_V_fu_6226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_173" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_341" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_17" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_17_fu_6230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_83" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_83_fu_5965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_84" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_84_fu_4365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_174" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_342" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_18" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_18_fu_6234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_175" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_343" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_139_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_139_V_fu_6238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_176" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="399" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_344" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="400" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_140_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_140_V_fu_4734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_177" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="402" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_345" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="403" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_142_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_142_V_fu_5030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_178" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="405" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_346" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="406" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_143_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_143_V_fu_4657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_85" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_85_fu_3977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="408" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_86" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_86_fu_5969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="409" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_179" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_347" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="411" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_144_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_144_V_fu_4142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="412" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_180" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_348" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="414" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_19" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_19_fu_6242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="415" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_181" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_349" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="417" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_20" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_20_fu_6277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="418" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_87" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_87_fu_4372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_88" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_88_fu_6013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="420" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_182" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="421" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_350" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_152_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_152_V_fu_4738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="423" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_183" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="424" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_351" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_156_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_156_V_fu_4742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="426" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_184" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="427" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_352" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_157_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_157_V_fu_4661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="429" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_185" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="430" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_353" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_21" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_21_fu_6555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_89" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_89_fu_4415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="433" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_186" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_354" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="435" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_161_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_161_V_fu_4665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="436" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_187" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_355" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="438" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_162_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_162_V_fu_4669_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="439" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_188" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_356" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="441" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_163_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_163_V_fu_6301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="442" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_6" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_6_fu_4423_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_90" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_90_fu_4431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="444" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_7" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_7_fu_4435_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="445" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_91" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_91_fu_4443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_3" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_3_fu_4447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="447" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_357" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_357_reg_8388" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="448" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_22" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_22_fu_4552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_189" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="450" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_358" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="451" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_165_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_165_V_fu_4673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_190" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="453" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_359" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="454" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_167_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_167_V_fu_4677_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_92" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_92_fu_6017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="456" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_93" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_93_fu_4513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="457" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_191" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_360" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="459" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_168_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_168_V_fu_4746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="460" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_192" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_361" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="462" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_23" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_23_fu_6360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="463" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_193" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_362" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="465" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_172_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_172_V_fu_4750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="466" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_194" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_363" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="468" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_173_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_173_V_fu_4900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="469" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_195" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_364" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="471" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_175_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_175_V_fu_6501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="472" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_94" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_94_fu_6063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_95" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_95_fu_3982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="474" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_96" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_96_fu_4520_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="475" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_196" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_365" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="477" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_176_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_176_V_fu_6419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="478" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_197" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_366" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="480" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_177_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_177_V_fu_4146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="481" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_198" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_367" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="483" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_178_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_178_V_fu_4848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="484" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_199" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_180_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="486" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_97" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_97_fu_3987_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="487" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_98" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_98_fu_6067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_200" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="489" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_368" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="490" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_184_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_184_V_fu_4904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_201" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="492" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_369" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="493" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_185_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_185_V_fu_4150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_202" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="495" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_370" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="496" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_24" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_24_fu_6423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_203" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="498" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_371" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="499" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_188_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_188_V_fu_4908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_204" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="501" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_372" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="502" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_189_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_189_V_fu_7317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_99" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_99_fu_4555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="504" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_100" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_100_fu_6072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="505" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_205" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_373" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="507" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_192_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_192_V_fu_4912_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="508" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_206" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_374" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="510" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_193_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_193_V_fu_4916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="511" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_207" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_375" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="513" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_195_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_195_V_fu_6305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="514" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_208" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_376" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="516" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_25" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_25_fu_6559_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="517" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_101" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_101_fu_6132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_102" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_102_fu_4561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="519" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_209" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="520" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_377" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_26" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_26_fu_6427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="522" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_210" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="523" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_378" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_202_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_202_V_fu_4852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="525" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_211" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="526" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_379" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_203_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_203_V_fu_7242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="528" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_212" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="529" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_380" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_205_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_205_V_fu_4920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="531" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_103" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_103_fu_4610_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="532" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_213" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_381" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="534" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_210_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_210_V_fu_6364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="535" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_214" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_382" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="537" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_212_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_212_V_fu_4924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="538" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_104" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_104_fu_4615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_215" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="540" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_383" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="541" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_217_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_217_V_fu_4928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_105" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_105_fu_4620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="543" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_106" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_106_fu_3992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="544" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_216" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_384" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="546" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_224_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_224_V_fu_4932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="547" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_217" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_385" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="549" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_226_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_226_V_fu_6368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="550" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_218" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_228_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3791" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="552" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_219" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="553" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_231_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_107" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_107_fu_6137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="555" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_108" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_108_fu_6186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="556" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_220" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_386" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="558" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_27" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_27_fu_6372_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="559" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_221" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_387" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="561" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_236_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_236_V_fu_6431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="562" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_109" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_109_fu_6190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_110" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_110_fu_4636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="564" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_222" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="565" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_388" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_28" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_28_fu_6435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="567" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_223" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="568" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_389" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_241_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_241_V_fu_5119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="570" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_224" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="571" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_390" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_242_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_242_V_fu_5123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="573" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_225" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="574" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_391" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_246_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_246_V_fu_5034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="576" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_111" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_111_fu_4681_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="577" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_112" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_112_fu_4643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_226" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="579" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_392" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="580" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_248_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_248_V_fu_5127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_227" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="582" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_393" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="583" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_249_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_249_V_fu_5131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_228" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="585" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_394" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="586" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_250_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_250_V_fu_5135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_229" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="588" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_251_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3835" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="589" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_230" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_395" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="591" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_253_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_253_V_fu_6439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="592" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_113" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_113_fu_6194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_114" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_114_fu_4685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="594" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_231" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="595" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_396" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_256_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_256_V_fu_5139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="597" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_232" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="598" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_397" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_29" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_29_fu_6443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="600" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_233" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="601" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_398" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_261_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_261_V_fu_6446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="603" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_234" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="604" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_399" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_263_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_263_V_fu_6505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="606" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_115" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_115_fu_4690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="607" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_116" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_116_fu_4695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_235" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="609" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_400" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="610" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_264_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_264_V_fu_6509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="611" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_236" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="612" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_401" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="613" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_265_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_265_V_fu_5143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_237" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="615" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_267_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="616" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_238" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_402" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="618" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_271_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_271_V_fu_5199_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="619" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_117" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_117_fu_4754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_239" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="621" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_403" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="622" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_273_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_273_V_fu_5565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="623" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_8" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_8_fu_4762_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="624" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_118_fu_4770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="625" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_9" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_9_fu_4774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_119" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_119_fu_4782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="627" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_3" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln1118_3_fu_4786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="628" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_404" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_404_reg_8591" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_274_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_274_V_fu_7159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="630" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_240" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="631" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_405" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_277_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_277_V_fu_5271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="633" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_241" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="634" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_406" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="635" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_278_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_278_V_fu_5319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="636" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_242" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="637" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_407" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="638" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_279_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_279_V_fu_5203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="639" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_120" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_120_fu_4856_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="640" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_243" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="641" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_408" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="642" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_283_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_283_V_fu_6563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="643" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_244" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="644" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_409" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="645" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_284_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_284_V_fu_5323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="646" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_245" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="647" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_410" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="648" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_287_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_287_V_fu_6637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="649" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_121" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_121_fu_6246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="650" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_122" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_122_fu_4861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="651" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_123" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_123_fu_4866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="652" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_246" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="653" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_411" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="654" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_288_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_288_V_fu_5391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="655" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_247" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="656" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_412" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="657" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_289_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_289_V_fu_6641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="658" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_248" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="659" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_291_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3815" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="660" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_249" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="661" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_413" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="662" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_293_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_293_V_fu_5275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="663" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_124" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_124_fu_6281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="664" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_125" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_125_fu_6286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="665" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_250" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="666" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_414" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="667" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_30" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_30_fu_6645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="668" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_251" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="669" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_415" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="670" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_301_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_301_V_fu_6567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="671" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_126" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_126_fu_4872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="672" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_127" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_127_fu_4936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="673" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_128" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_128_fu_6291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="674" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_252" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="675" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_307_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="676" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_253" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="677" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_416" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="678" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_308_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_308_V_fu_5327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="679" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_254" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="680" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_417" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="681" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_31" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_31_fu_6571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="682" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_129" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_129_fu_4940_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="683" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_130" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_130_fu_4945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="684" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_255" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="685" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_418" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="686" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_32" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_32_fu_5395_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="687" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_256" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="688" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_419" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="689" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_315_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_315_V_fu_6575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="690" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_257" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="691" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_420" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="692" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_317_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_317_V_fu_5331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="693" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_258" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="694" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_421" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="695" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_33" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_33_fu_6579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="696" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_131" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_131_fu_4950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="697" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_132" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_132_fu_4956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="698" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_259" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="699" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_422" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="700" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_325_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_325_V_fu_5335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="701" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_260" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="702" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_423" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="703" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_326_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_326_V_fu_5339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="704" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_s_fu_4960_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="705" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_133" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_133_fu_4968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="706" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_4" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_4_fu_4972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="707" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_424" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_424_reg_8688" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="708" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_34" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_34_fu_5279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="709" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_134" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_134_fu_5038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="710" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_135" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_135_fu_5043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="711" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_136" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_136_fu_6309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="712" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_261" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="713" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_425" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="714" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_35" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_35_fu_5399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="715" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_262" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="716" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_426" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="717" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_330_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_330_V_fu_6648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="718" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_263" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="719" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_331_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3835" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="720" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_264" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="721" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_427" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="722" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_334_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_334_V_fu_6652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="723" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_137" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_137_fu_5048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="724" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_265" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="725" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_428" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="726" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_336_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_336_V_fu_5403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="727" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_1" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_1_fu_5055_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="728" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_138" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_138_fu_5063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="729" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_10" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_10_fu_5067_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="730" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_139" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_139_fu_5075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="731" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_4" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln1118_4_fu_5079_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="732" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_429" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_429_reg_8740" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="733" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_339_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_339_V_fu_6583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="734" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_266" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="735" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_430" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="736" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_340_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_340_V_fu_5639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="737" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_267" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="738" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_431" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="739" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_341_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_341_V_fu_5484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="740" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_140" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_140_fu_6314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="741" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_141" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_141_fu_5147_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="742" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_142" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_142_fu_6318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="743" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_268" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="744" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_432" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="745" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_344_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_344_V_fu_5488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="746" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_269" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="747" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_433" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="748" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_36" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_36_fu_6656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="749" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_270" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="750" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_434" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="751" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_346_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_346_V_fu_5492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="752" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_271" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="753" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_435" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="754" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_349_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_349_V_fu_5496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="755" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_11" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_11_fu_6321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="756" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_143" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_143_fu_6328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="757" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_5" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_5_fu_6332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="36" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="758" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_436" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_436_reg_9450" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="759" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_37" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_37_fu_6375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="760" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_144" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_144_fu_6348_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="761" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_272" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="762" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_437" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="763" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_358_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_358_V_fu_6660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="764" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_273" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="765" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_438" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="766" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_359_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_359_V_fu_6664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="767" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_145" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_145_fu_6378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="768" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_146" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_146_fu_5154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="769" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_274" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="770" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_439" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="771" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_360_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_360_V_fu_5500_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="772" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_275" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="773" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_440" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="774" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_362_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_362_V_fu_5504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="775" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_276" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="776" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_441" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="777" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_364_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_364_V_fu_6875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="778" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_277" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="779" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_442" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="780" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_38" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_38_fu_7034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="781" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_278" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="782" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_443" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="783" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_367_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_367_V_fu_5825_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="784" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_147" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_147_fu_5207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="785" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_279" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="786" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_444" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="787" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_368_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_368_V_fu_6781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="788" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_280" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="789" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_445" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="790" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_372_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_372_V_fu_5643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="791" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_281" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="792" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_446" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="793" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_374_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_374_V_fu_5647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="794" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_148" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_148_fu_5213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="795" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_149" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_149_fu_3997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="796" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_282" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="797" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_447" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="798" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_377_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_377_V_fu_5569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="799" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_283" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="800" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_448" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="801" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_378_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_378_V_fu_5651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="802" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_284" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="803" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_449" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="804" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_380_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_380_V_fu_5655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="805" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_285" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="806" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_381_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3835" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="807" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_12" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_12_fu_5218_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="808" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_150" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_150_fu_5225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="809" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_13" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_13_fu_5229_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="810" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_151" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_151_fu_5236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="811" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_6" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_6_fu_5240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="812" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_450" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_450_reg_8829" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="813" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_39" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_39_fu_5282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="814" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_152" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_152_fu_5285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="815" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_286" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="816" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_451" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="817" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_386_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_386_V_fu_5659_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="818" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_287" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="819" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_452" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="820" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_387_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_387_V_fu_5751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="821" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_288" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="822" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_453" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="823" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_389_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_389_V_fu_6879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="824" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_153" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_153_fu_5291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="825" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_154" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_154_fu_5296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="826" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_289" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="827" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_454" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="828" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_40" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_40_fu_5755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="829" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_290" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="830" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_455" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="831" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_396_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_396_V_fu_6785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="832" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_291" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="833" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_456" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="834" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_397_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_397_V_fu_6883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="835" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_292" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="836" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_457" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="837" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_398_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_398_V_fu_5663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="838" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_155" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_155_fu_6450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="839" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_156" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_156_fu_6454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="840" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_157" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_157_fu_5343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="841" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_293" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="842" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_458" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="843" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_400_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_400_V_fu_5829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="844" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_294" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="845" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_459" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_459_reg_9623" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="846" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_41" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_41_fu_7561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="847" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_295" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="848" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_460" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="849" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_403_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_403_V_fu_5759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="850" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_296" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="851" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_461" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="852" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_42" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_42_fu_6887_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="853" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_297" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="854" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_462" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="855" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_405_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_405_V_fu_6970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="856" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_158" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_158_fu_5349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="857" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_159" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_159_fu_6513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="858" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_160" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_160_fu_5354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="859" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_298" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="860" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_463" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="861" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_408_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_408_V_fu_6891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="862" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_299" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="863" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_464" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="864" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_43" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_43_fu_5763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="865" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_300" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="866" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_411_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="867" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_301" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="868" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_465" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="869" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_412_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_412_V_fu_5767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="870" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_302" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="871" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_466" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="872" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_413_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_413_V_fu_6974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="873" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_161" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_161_fu_6517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="874" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_162" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_162_fu_5359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="875" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_303" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="876" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_467" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_414_reg_9522" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="877" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_417_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_417_V_fu_6978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="878" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_304" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="879" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_468" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="880" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_420_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_420_V_fu_5771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="881" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_305" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="882" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_469" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="883" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_423_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_423_V_fu_5833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="884" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_163" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_163_fu_5407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="885" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_164" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_164_fu_6586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="886" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_306" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="887" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_470" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="888" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_424_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_424_V_fu_5837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="889" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_307" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="890" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_471" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="891" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_425_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_425_V_fu_6982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="892" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_308" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="893" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_472" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="894" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_430_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_430_V_fu_6986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="895" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_309" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="896" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_473" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="897" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_44" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_44_fu_7038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="898" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_165" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_165_fu_5412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="899" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_166" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_166_fu_5417_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="900" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_310" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="901" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_474" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="902" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_45" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_45_fu_5924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="903" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_311" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="904" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_475" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="905" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_436_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_436_V_fu_5928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="906" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_312" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="907" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_476" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="908" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_437_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_437_V_fu_7162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="909" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_313" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="910" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_477" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="911" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_46" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_46_fu_7042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="912" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_314" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="913" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_478" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="914" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_439_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_439_V_fu_7100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="915" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_167" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_167_fu_5422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="916" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_14" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_14_fu_5427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="917" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_168" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_168_fu_5435_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="918" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_15" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_15_fu_5439_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="919" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_169" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_169_fu_5447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="920" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_5" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln1118_5_fu_5451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="36" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="921" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_479" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_479_reg_8968" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="922" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_47" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_47_fu_7564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="923" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_315" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="924" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_480" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="925" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_441_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_441_V_fu_5973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="926" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_316" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="927" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_481" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="928" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_444_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_444_V_fu_5932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="929" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_317" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="930" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_482" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="931" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_445_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_445_V_fu_7166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="932" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_318" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="933" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_483" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="934" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_447_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_447_V_fu_7104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="935" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_170" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_170_fu_5508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="936" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_171" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_171_fu_6668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="937" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_319" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="938" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_484" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="939" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_48" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_48_fu_6799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="940" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_320" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="941" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_485" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="942" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_49" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_49_fu_5936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="943" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_321" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="944" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_486" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="945" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_450_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_450_V_fu_7245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="946" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_322" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="947" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_487" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="948" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_451_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_451_V_fu_7108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="949" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_s" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="tmp_s_fu_5514_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="950" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_208" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_208_fu_5522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="951" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_10" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_10_fu_5526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="952" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_488" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_488_reg_8999" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="953" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_50" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_50_fu_6895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="954" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_172" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_172_fu_4002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="955" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_173" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_173_fu_6673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="956" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_174" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_174_fu_5542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="957" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_323" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="958" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_489" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="959" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_456_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_456_V_fu_6076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="960" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_324" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="961" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_458_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3815" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="962" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_325" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="963" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_490" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="964" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_459_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_459_V_fu_7112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="965" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_326" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="966" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_491" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="967" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_460_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_460_V_fu_7355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="968" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_327" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="969" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_492" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="970" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_462_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_462_V_fu_6021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="971" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_328" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="972" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_493" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="973" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_463_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_463_V_fu_7170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="974" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_175" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_175_fu_6803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="975" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_176" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_176_fu_6808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="976" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_329" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="977" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_494" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="978" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_51" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_51_fu_7174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="979" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_330" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="980" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_495" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="981" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_468_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_468_V_fu_7178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="982" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_331" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="983" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_496" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="984" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_469_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_469_V_fu_7182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="985" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_332" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="986" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_497" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="987" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_471_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_471_V_fu_7186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="988" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_177" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_177_fu_5573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="989" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_178" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_178_fu_6898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="990" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_16" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_16_fu_6677_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="991" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_179" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_179_fu_6684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="992" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_17" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_17_fu_6688_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="993" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_180" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_180_fu_6695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="994" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_7" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_7_fu_6699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="995" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_498" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_498_reg_9588" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="996" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_52" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_52_fu_6815_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="997" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_333" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="998" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_499" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="999" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_473_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_473_V_fu_5977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1000" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_334" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1001" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_500" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1002" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_474_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_474_V_fu_7249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1003" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_335" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1004" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_501" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1005" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_476_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_476_V_fu_5981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1006" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_336" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1007" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_502" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1008" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_477_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_477_V_fu_6025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1009" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_337" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1010" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_503" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1011" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_53" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_53_fu_7469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1012" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_181" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_181_fu_5580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1013" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_182" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_182_fu_6902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1014" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_338" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1015" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_504" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1016" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_54" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_54_fu_7253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1017" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_339" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1018" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_505" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1019" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_482_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_482_V_fu_7321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1020" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_340" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1021" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_506" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1022" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_55" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_55_fu_7257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1023" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_341" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1024" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_507" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1025" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_484_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_484_V_fu_5985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1026" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_342" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1027" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_508" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1028" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_56" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_56_fu_7325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1029" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_183" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_183_fu_4007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1030" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_184" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_184_fu_5585_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1031" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_18" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_18_fu_5589_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1032" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_185" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_185_fu_5596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1033" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_8" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_8_fu_5600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1034" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_19" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_19_fu_5606_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1035" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_186" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_186_fu_5613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1036" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_9" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sub_ln1118_9_fu_5617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1037" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_509" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_509_reg_9058" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1038" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_57" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_57_fu_7261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1039" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_343" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1040" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_510" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1041" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_489_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_489_V_fu_6029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1042" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_344" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1043" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_511" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1044" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_490_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_490_V_fu_7329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1045" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_345" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1046" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_512" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1047" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_492_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_492_V_fu_7473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1048" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_346" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1049" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_493_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1050" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_347" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1051" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_513" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1052" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_494_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_494_V_fu_6033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1053" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_187" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_187_fu_5667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1054" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_348" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1055" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_514" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1056" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_497_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_497_V_fu_6037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1057" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_349" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1058" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_515" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1059" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_498_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_498_V_fu_7390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1060" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_350" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1061" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_516" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1062" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_499_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_499_V_fu_7567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1063" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_20" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_20_fu_5672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1064" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_188" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_188_fu_5680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1065" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_21" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="shl_ln1118_21_fu_5684_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1066" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_189" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_189_fu_5692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1067" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_6" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln1118_6_fu_5696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="34" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1068" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_517" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_517_reg_9091" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1069" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_58" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_58_fu_6383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1070" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_190" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_190_fu_7046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1071" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_191" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_191_fu_5712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1072" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_351" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1073" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_518" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1074" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_59" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_59_fu_7394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1075" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_352" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1076" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_519" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_s_reg_9297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1077" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_60" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_60_fu_7359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1078" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_353" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1079" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_520" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1080" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_509_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_509_V_fu_6041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1081" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_192" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_192_fu_7051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1082" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_354" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1083" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_521" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1084" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_516_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_516_V_fu_7477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1085" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_193" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_193_fu_7056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1086" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_194" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_194_fu_7061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1087" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_355" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1088" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_522" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1089" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_522_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_522_V_fu_7398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1090" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_356" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1091" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_523_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1092" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_357" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1093" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_523" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1094" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_525_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_525_V_fu_7402_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1095" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_195" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_195_fu_7116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1096" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_196" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_196_fu_5717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1097" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_358" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1098" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_524" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1099" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_61" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_61_fu_7406_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1100" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_359" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1101" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_525" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1102" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_530_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_530_V_fu_7410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1103" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_360" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1104" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_526" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_534_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_534_V_fu_6080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1106" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_361" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1107" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_527" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_535_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_535_V_fu_7678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1109" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_197" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_197_fu_5722_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1110" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_198" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_198_fu_5775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1111" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_199" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_199_fu_7190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1112" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_362" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1113" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_528" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1114" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_537_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_537_V_fu_7414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1115" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_363" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1116" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_529" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1117" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_538_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_538_V_fu_7481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1118" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_364" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1119" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_539_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1120" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_365" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1121" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_530" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1122" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_540_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_540_V_fu_7485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1123" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_366" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1124" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_531" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1125" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_541_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_541_V_fu_6084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1126" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_367" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1127" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_532" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_386_reg_9434" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1128" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_62" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_62_fu_7489_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1129" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_200" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_200_fu_5779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1130" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_201" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_201_fu_5784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1131" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_368" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1132" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_533" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1133" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_546_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_546_V_fu_7493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1134" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_369" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1135" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_547_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3835" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1136" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_370" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1137" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_534" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1138" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_549_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_549_V_fu_6088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1139" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_202" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_202_fu_7194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1140" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_203" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_203_fu_5789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1141" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_371" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1142" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_555_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1143" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_372" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1144" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_535" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1145" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_557_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_557_V_fu_7571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1146" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_373" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1147" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_536" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3895" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1148" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_558_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_558_V_fu_6092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1149" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_204" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_204_fu_4012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1150" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_205" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_205_fu_5794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_374" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_537" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_560_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_560_V_fu_6096_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1154" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_375" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1155" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_562_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3823" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1156" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_376" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1157" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_538" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_564_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_564_V_fu_7682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1159" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_206" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_206_fu_7264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1160" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_207" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln1118_207_fu_7270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1161" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_377" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U225" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1162" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_539" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_379_reg_9429" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1163" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_63" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_63_fu_7575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1164" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_378" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U226" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_540" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3867" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1166" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln203_64" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln203_64_fu_7579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1167" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_379" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1168" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_541" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1169" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_571_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_571_V_fu_7583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1170" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_380" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U224" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1171" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_542" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3891" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1172" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_572_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_572_V_fu_7686_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1173" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_381" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_13s_32_5_1_U223" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1174" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_543" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="trunc_ln708_317_reg_8355" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_574_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_574_V_fu_7690_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1176" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_382" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="myproject_axi_mul_20s_12s_32_5_1_U227" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1177" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_544" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="reg_3883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_575_V" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="mult_575_V_fu_7694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1179" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_fu_4182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_111" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_111_fu_4463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1181" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_112" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_112_fu_4469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_113" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_113_fu_4624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1183" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_114" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_114_fu_4700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_115" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_115_fu_4706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1185" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_116" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_116_fu_4802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_117" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_117_fu_4806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1187" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_118" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_118_fu_4988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_119" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_119_fu_6458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1189" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_120" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_120_fu_6464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1190" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_121" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_121_fu_5301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1191" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_122" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_122_fu_5364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_123" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_123_fu_6590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1193" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_124" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_124_fu_6595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1194" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_125" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_125_fu_6715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1195" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_126" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_126_fu_6719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_127" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_127_fu_5547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1197" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_128" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_128_fu_6907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1198" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_129" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_129_fu_6913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1199" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_130" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_130_fu_6990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1200" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_131" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_131_fu_7198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_132" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_132_fu_7204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1202" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_133" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_133_fu_7275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1203" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_134" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_134_fu_7279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_135" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_135_fu_6045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_136" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_136_fu_6100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1206" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_137" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_137_fu_7418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1207" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_138" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_138_fu_7423_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_139" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_139_fu_7587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1209" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_140" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_140_fu_7333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_fu_7339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1211" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_141" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_141_fu_7343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1212" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_142" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_142_fu_7698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1213" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_143" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_143_fu_7702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1214" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_144" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_144_fu_7788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1215" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_145" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_145_fu_7792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1216" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_146" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="grp_fu_3919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_147" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_147_fu_4336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_148" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_148_fu_4342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1219" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_149" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_149_fu_4474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1220" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_150" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_150_fu_4712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1221" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_151" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_151_fu_4811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1222" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_152" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_152_fu_4815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1223" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_153" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_153_fu_4877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1224" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_154" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_154_fu_6386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1225" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_155" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_155_fu_6392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1226" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_156" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_156_fu_5160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1227" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_157" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_157_fu_5553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_158" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_158_fu_6724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1229" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_159" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_159_fu_6729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1230" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_160" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_160_fu_6818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1231" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_161" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_161_fu_6822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1232" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_162" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_162_fu_5727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1233" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_163" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_163_fu_7284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1234" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_164" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_164_fu_7290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1235" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_165" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_165_fu_7349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1236" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_166" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_166_fu_7428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1237" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_167" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_167_fu_7434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1238" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_168" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_168_fu_7497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1239" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_169" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_169_fu_7501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1240" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_170" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_170_fu_7506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1241" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_171" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_171_fu_4248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1242" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_10" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_10_fu_7512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1243" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_172" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_172_fu_7515_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1244" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_173" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_173_fu_6469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1245" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_11" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_11_fu_7593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1246" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_174" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_174_fu_7210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1247" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_12" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_12_fu_7216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1248" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_175" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_175_fu_7220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1249" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_176" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_176_fu_7596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1250" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_177" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_177_fu_7601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1251" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_178" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_178_fu_7707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1252" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_179" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_179_fu_7711_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1253" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_180" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_180_fu_4103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1254" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_181" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_181_fu_4154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1255" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_182" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_182_fu_4347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1256" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_183" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_183_fu_4352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1257" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_184" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_184_fu_4820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1258" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_185" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_185_fu_4994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1259" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_186" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_186_fu_5000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1260" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_187" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_187_fu_5095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1261" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_188" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_188_fu_5099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1262" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_189" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_189_fu_5166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1263" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_190" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_190_fu_5467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1264" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_191" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_191_fu_6521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1265" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_192" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_192_fu_6526_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1266" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_193" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_193_fu_5559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1267" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_194" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_194_fu_5841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1268" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_195" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_195_fu_6827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1269" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_196" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_196_fu_6832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1270" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_197" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_197_fu_6918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1271" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_198" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_198_fu_6922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1272" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_199" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_199_fu_6106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1273" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_200" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_200_fu_5989_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1274" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_13" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_13_fu_6142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1275" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_201" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_201_fu_6145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1276" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_202" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_202_fu_6151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1277" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_203" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_203_fu_6250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1278" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_14" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_14_fu_6531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1279" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_204" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_204_fu_6475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1280" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_15" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_15_fu_6481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1281" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_205" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_205_fu_6485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1282" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_206" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_206_fu_6534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1283" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_207" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_207_fu_6539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1284" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_208" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_208_fu_5473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1285" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_16" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_16_fu_6927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1286" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_209" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_209_fu_6837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1287" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_17" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_17_fu_6930_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1288" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_210" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_210_fu_6933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1289" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_211" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_211_fu_6939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1290" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_212" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_212_fu_7295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1291" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_18" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_18_fu_7716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1292" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_213" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_213_fu_7606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1293" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_19" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_19_fu_7612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1294" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_214" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_214_fu_7616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1295" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_20" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_20_fu_7719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1296" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_215" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_215_fu_7722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1297" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_216" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_216_fu_7728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1298" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_217" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_217_fu_7797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1299" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_218" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_218_fu_7801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1300" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_219" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_219_fu_4160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1301" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_220" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_220_fu_4166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1302" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_221" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_221_fu_4718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1303" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_222" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_222_fu_4723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1304" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_223" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_223_fu_5006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1305" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_224" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_224_fu_5172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1306" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_225" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_225_fu_5178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1307" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_226" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_226_fu_5256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1308" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_227" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_227_fu_5260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1309" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_228" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_228_fu_5633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1310" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_229" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_229_fu_5995_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1311" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_230" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_230_fu_6996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1312" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_231" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_231_fu_7001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1313" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_232" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_232_fu_6051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1314" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_233" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_233_fu_4201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1315" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_21" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_21_fu_7440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1316" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_234" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_234_fu_7443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1317" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_235" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_235_fu_7449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1318" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_236" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_236_fu_7521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1319" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_237" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_237_fu_7525_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1320" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_238" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_238_fu_4378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1321" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_22" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_22_fu_6198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1322" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_239" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_239_fu_6001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1323" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_23" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_23_fu_6201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1324" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_240" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_240_fu_6204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1325" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_241" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_241_fu_6210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1326" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_242" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_242_fu_6397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1327" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_24" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_24_fu_6843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1328" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_243" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_243_fu_6734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1329" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_25" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_25_fu_6740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1330" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_244" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_244_fu_6744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1331" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_245" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_245_fu_6846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1332" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_246" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_246_fu_6851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1333" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_247" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_247_fu_5798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1334" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_26" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_26_fu_7006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1335" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_248" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_248_fu_5940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1336" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_27" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_27_fu_7009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1337" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_249" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_249_fu_7012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1338" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_250" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_250_fu_7018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1339" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_251" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_251_fu_7454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1340" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_28" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_28_fu_7733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1341" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_252" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_252_fu_7622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1342" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_29" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_29_fu_7628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1343" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_253" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_253_fu_7632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1344" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_30" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_30_fu_7736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1345" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_254" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_254_fu_7739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1346" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_255" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_255_fu_7745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1347" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_256" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_256_fu_7806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1348" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_257" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_257_fu_7810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1349" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_258" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_258_fu_4109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1350" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_259" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_259_fu_4566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1351" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_260" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_260_fu_4571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1352" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_261" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_261_fu_5184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1353" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_262" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_262_fu_5307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1354" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_263" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_263_fu_5370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1355" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_264" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_264_fu_5374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1356" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_265" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_265_fu_5479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1357" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_266" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_266_fu_7363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1358" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_267" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_267_fu_7369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1359" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_268" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_268_fu_6112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1360" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_269" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_269_fu_4254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1361" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_270" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_270_fu_7530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1362" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_271" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_271_fu_7535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1363" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_272" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_272_fu_7638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1364" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_273" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_273_fu_7642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1365" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_274" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_274_fu_4480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1366" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_275" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_275_fu_6256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1367" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_276" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_276_fu_6262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1368" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_277" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_277_fu_6354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1369" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_278" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_278_fu_6600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1370" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_279" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_279_fu_6606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1371" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_280" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_280_fu_6750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1372" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_281" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_281_fu_6754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1373" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_282" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_282_fu_5804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1374" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_283" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_283_fu_7120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1375" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_284" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_284_fu_7126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1376" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_285" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_285_fu_7647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1377" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_286" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_286_fu_7301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1378" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_31" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_31_fu_7307_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1379" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_287" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_287_fu_7311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1380" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_288" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_288_fu_7750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1381" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_289" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_289_fu_7754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1382" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_290" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_290_fu_7815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1383" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_291" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_291_fu_7819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1384" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_292" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="grp_fu_3919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1385" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_293" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_293_fu_4188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1386" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_294" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_294_fu_4826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1387" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_295" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_295_fu_4831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1388" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_296" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_296_fu_4576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1389" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_297" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_297_fu_4582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1390" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_298" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_298_fu_4836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1391" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_299" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_299_fu_4842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1392" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_300" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_300_fu_4883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1393" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_301" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_301_fu_4887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1394" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_302" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_302_fu_5012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1395" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_303" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_303_fu_5379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1396" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_304" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_304_fu_6491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1397" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_305" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_305_fu_6496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1398" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_306" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_306_fu_5733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1399" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_307" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_307_fu_5739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1400" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_308" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_308_fu_5810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1401" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_309" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_309_fu_6856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1402" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_310" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_310_fu_6861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1403" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_311" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_311_fu_6945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1404" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_312" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_312_fu_6949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1405" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_313" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_313_fu_5946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1406" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_314" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_314_fu_6007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1407" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_315" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_315_fu_7226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1408" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_316" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_316_fu_7231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1409" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_317" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_317_fu_7540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1410" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_318" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_318_fu_7546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1411" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_319" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_319_fu_7759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1412" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_320" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_320_fu_7765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1413" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_321" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_321_fu_7824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1414" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_322" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_322_fu_7828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1415" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_323" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_323_fu_4260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1416" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_32" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_32_fu_6156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1417" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_324" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_324_fu_4588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1418" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_33" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_33_fu_6159_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1419" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_325" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_325_fu_6162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1420" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_326" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_326_fu_6168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1421" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_327" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_327_fu_6954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1422" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_34" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_34_fu_6960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1423" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_328" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_328_fu_6964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1424" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_329" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_329_fu_7374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1425" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_35" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_35_fu_7380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1426" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_330" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_330_fu_7384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1427" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_331" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_331_fu_7460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1428" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_332" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_332_fu_7464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1429" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_333" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_333_fu_7859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1430" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_334" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_334_fu_7863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1431" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_335" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_335_fu_4071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1432" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_336" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_336_fu_4486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1433" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_337" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_337_fu_4492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1434" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_338" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_338_fu_4524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1435" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_339" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_339_fu_5104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1436" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_340" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_340_fu_5190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1437" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_341" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_341_fu_5194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1438" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_342" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_342_fu_5385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1439" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_343" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_343_fu_6759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1440" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_344" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_344_fu_6765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1441" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_345" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_345_fu_5745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1442" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_346" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_346_fu_6057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1443" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_347" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_347_fu_7024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1444" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_348" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_348_fu_7029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1445" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_349" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_349_fu_7066_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1446" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_350" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_350_fu_7070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1447" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_351" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_351_fu_6118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1448" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_352" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_352_fu_7771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1449" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_353" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_353_fu_7777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1450" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_354" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_354_fu_6216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1451" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_36" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_36_fu_7833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1452" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_355" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_355_fu_6267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1453" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_37" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_37_fu_7836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1454" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_356" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_356_fu_7839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1455" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_357" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_357_fu_7845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1456" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_358" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_358_fu_6612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1457" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_38" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_38_fu_7075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1458" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_359" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_359_fu_7078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1459" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_39" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_39_fu_7084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1460" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_360" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_360_fu_7088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1461" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_361" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_361_fu_7552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1462" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_40" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_40_fu_7653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1463" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_362" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_362_fu_6403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1464" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_41" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_41_fu_6409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1465" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_363" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_363_fu_6413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1466" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_42" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_42_fu_7656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1467" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_364" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_364_fu_7659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1468" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_365" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_365_fu_7665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1469" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_366" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_366_fu_7868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1470" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_367" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_367_fu_7872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1471" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_368" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_368_fu_5018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1472" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_369" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_369_fu_5024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1473" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_370" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_370_fu_4530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1474" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_371" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_371_fu_4630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1475" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_372" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_372_fu_5110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1476" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_373" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_373_fu_5114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1477" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_374" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_374_fu_4728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1478" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_375" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_375_fu_6544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1479" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_376" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_376_fu_6550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1480" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_377" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_377_fu_5265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1481" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_378" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_378_fu_6770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1482" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_379" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_379_fu_6776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1483" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_380" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_380_fu_6866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1484" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_381" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_381_fu_6870_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1485" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_382" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_382_fu_5847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1486" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_383" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_383_fu_7131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1487" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_384" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_384_fu_7137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1488" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_385" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_385_fu_7236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1489" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_386" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_386_fu_7782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1490" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_387" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_387_fu_7850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1491" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_388" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_388_fu_7854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1492" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_389" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_389_fu_6295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1493" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_43" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_43_fu_6618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1494" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_390" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_390_fu_6621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1495" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_44" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_44_fu_6627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1496" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_391" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_391_fu_6631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1497" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_392" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_392_fu_5313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1498" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_45" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_45_fu_7142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1499" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_393" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_393_fu_7094_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1500" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_46" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="sext_ln703_46_fu_7145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1501" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_394" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_394_fu_7148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1502" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_395" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_395_fu_7154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1503" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_396" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_396_fu_7877_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="1504" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_397" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config18&gt;" rtlName="add_ln703_397_fu_7881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_stream.h" linenumber="36" name="icmp_ln36" contextFuncName="dense&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config18&gt;" moduleName="dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config18&gt;" rtlName="icmp_ln36_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_dense_stream.h" linenumber="36" name="i_in" contextFuncName="dense&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config18&gt;" moduleName="dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config18&gt;" rtlName="i_in_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_dense_stream.h" linenumber="48" name="call_ret" contextFuncName="dense&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, config18&gt;" moduleName="dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,config18&gt;" rtlName="grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440" latency="61" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_fu_146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_1" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_1_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_2_fu_156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_3" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_3_fu_161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_4" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_4_fu_166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_5" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_5_fu_171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_6" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_6_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_7" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="icmp_ln1494_7_fu_181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_0_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_0_V_fu_186_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_1_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_1_V_fu_193_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_2_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_2_V_fu_200_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_3_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_3_V_fu_207_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_4_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_4_V_fu_214_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_5_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_5_V_fu_221_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_6_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_6_V_fu_228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_7_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, relu_config21&gt;" moduleName="relu&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,8u&gt;,relu_config21&gt;" rtlName="tmp_data_7_V_fu_235_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="20" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_fu_623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="21" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="23" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_49" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_s" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="shl_ln_fu_638_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_35" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_35_fu_645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sub_ln1118_fu_649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_1" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="shl_ln1118_1_fu_655_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_36" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_36_fu_662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_2" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sub_ln1118_2_fu_666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_221" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_221_reg_1158" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_50" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_222" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_51" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_223" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_52" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_224" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_53" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_225" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_54" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_226" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_37" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_37_fu_628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_55" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_227" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_56" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_228" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_57" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_229" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_58" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_230" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_38" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_38_fu_633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_59" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_231" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_60" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_232" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_61" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_233" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_62" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_234" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_63" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_235" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_64" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_236" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_65" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_237" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_66" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_238" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_67" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_239" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_39" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_39_fu_705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_68" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_240" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_69" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_241" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_70" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_242" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_71" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_243" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_72" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_244" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_73" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_245" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_74" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_246" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_75" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_247" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_76" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_248" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_40" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_40_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_77" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_249" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_78" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_250" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_79" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_251" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_80" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_252" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_81" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_253" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_82" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_254" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_83" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_255" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_84" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_256" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_85" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_257" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_86" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_258" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_41" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_41_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_87" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_259" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_88" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_260" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_89" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_261" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_90" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_262" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_91" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_263" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_92" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_264" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_93" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_265" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_94" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_266" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_42" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_42_fu_811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_95" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_267" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_96" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_268" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_97" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_269" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_98" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_270" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_99" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_271" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_100" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_272" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_101" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_273" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_102" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_274" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_43" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="sext_ln1118_43_fu_834_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_103" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_275" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_104" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_276" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_105" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_277" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_106" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_278" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_107" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_279" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_108" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_280" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_109" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_281" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_110" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="myproject_axi_mul_20s_15s_32_5_1_U333" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_282" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="trunc_ln708_238_reg_1198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_fu_1036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_48" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_48_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_49" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_49_fu_699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_50" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_50_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_51" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_51_fu_929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_52" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_52_fu_934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_53" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_53_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_54" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_54_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_55" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_55_fu_939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_56" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_56_fu_945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_57" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_57_fu_950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_58" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_58_fu_710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_59" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_59_fu_987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_60" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_60_fu_993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_61" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_61_fu_693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_62" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_62_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_63" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_63_fu_1020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_64" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_64_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_65" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_65_fu_961_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_66" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_66_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_67" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_67_fu_982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_68" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_68_fu_687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_69" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_69_fu_766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_70" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_70_fu_772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_71" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_71_fu_828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_72" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_72_fu_857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_73" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_73_fu_863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_74" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_74_fu_867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_75" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_75_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_76" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_76_fu_716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_77" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_77_fu_722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_78" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_78_fu_816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_79" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_79_fu_872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_80" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_80_fu_878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_81" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_81_fu_884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_82" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_82_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_83" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_83_fu_744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_84" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_84_fu_749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_85" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_85_fu_955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_86" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_86_fu_967_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_87" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_87_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_88" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_88_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_89" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_89_fu_788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_90" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_90_fu_998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_91" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_91_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_92" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_92_fu_1009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_93" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_93_fu_839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_94" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_94_fu_1025_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_95" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_95_fu_1031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_96" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_96_fu_845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_97" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_97_fu_1048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_98" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_98_fu_1054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_99" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_99_fu_755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_100" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_100_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_101" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_101_fu_822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_102" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_102_fu_893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_103" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_103_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_104" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_104_fu_903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_105" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_105_fu_799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_106" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_106_fu_805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_107" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_107_fu_851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_108" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_108_fu_908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_109" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_109_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_110" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config22&gt;" rtlName="add_ln703_110_fu_924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_dense_stream.h" linenumber="48" name="call_ret" contextFuncName="dense&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 8&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, config22&gt;" moduleName="dense&lt;array&lt;ap_fixed,8u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,config22&gt;" rtlName="grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147" latency="67" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_fu_250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_1" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_1_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_2" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_2_fu_260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_3" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_3_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_4" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_4_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_5" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_5_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_6" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_6_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_7" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_7_fu_285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_8" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_8_fu_290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_9" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_9_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_10" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_10_fu_300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_11" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_11_fu_305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_12" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_12_fu_310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_13" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_13_fu_315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_14" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_14_fu_320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="icmp_ln1494_15" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="icmp_ln1494_15_fu_325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_0_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_0_V_fu_330_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_1_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_1_V_fu_337_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_2_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_2_V_fu_344_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_3_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_3_V_fu_351_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_4_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_4_V_fu_358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_5_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_5_V_fu_365_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_6_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_6_V_fu_372_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_7_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_7_V_fu_379_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_8_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_8_V_fu_386_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_9_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_9_V_fu_393_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_10_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_10_V_fu_400_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_11_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_11_V_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_12_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_12_V_fu_414_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_13_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_13_V_fu_421_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_14_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_14_V_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="51" name="tmp_data_15_V" contextFuncName="relu&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, relu_config25&gt;" moduleName="relu&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,16u&gt;,relu_config25&gt;" rtlName="tmp_data_15_V_fu_435_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_fu_867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_1" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_1_fu_627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_2" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_2_fu_852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_190_reg_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln708_fu_891_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_3" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_s" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_4" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_175" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_204_reg_1318" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_1" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln708_1_fu_1022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_3" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_3_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_4" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_4_fu_652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_5" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_176" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_204_reg_1318" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_2" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln708_2_fu_679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_6" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_177" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_204_reg_1318" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_3" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln708_3_fu_997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_7" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_178" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_5" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_5_fu_656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_6" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_6_fu_637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_8" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_179" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_9" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_180" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_10" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_181" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_181_reg_1133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_7" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_7_fu_957_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_8" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_8_fu_642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_9" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_9_fu_660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_11" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_182" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_204_reg_1318" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_4" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln708_4_fu_683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_12" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_183" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_13" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_184" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_10" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_10_fu_647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_14" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_185" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_15" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_186" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_16" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_187" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_11" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_11_fu_877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_12" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_12_fu_674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_17" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_188" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_18" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_189" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_190_reg_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_5" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln708_5_fu_922_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_19" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_190" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_190_reg_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_13" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_13_fu_944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_14" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_14_fu_687_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_15" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_15_fu_692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_20" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_191" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="shl_ln_fu_696_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_16" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_16_fu_704_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sub_ln1118_fu_708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_1" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sub_ln1118_1_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_192" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_192_reg_1153" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_17" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_17_fu_789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_21" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_193" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_18" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_18_fu_736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_22" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_194" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_23" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_195" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_24" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_196" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_19" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_19_fu_747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_25" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_197" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_26" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_198" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_27" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_199" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_20" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_20_fu_775_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_21" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_21_fu_770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_28" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_200" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_29" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_201" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_190_reg_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_22" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_22_fu_792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_30" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_202" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_23" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_23_fu_895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_24" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_24_fu_779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_31" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_203" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_32" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_204" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_204_reg_1318" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln708_6" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln708_6_fu_926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_33" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_205" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_25" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_25_fu_796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_26" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_26_fu_784_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_34" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_206" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_190_reg_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_27" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_27_fu_881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_35" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_207" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_36" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_208" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_190_reg_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_28" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_28_fu_947_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_29" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_29_fu_816_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_37" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_209" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_38" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_210" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_39" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_211" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_30" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_30_fu_832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_40" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_212" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_41" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_213" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_42" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_214" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_31" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_31_fu_913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_32" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_32_fu_847_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_43" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_215" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_44" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_216" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_45" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_217" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="trunc_ln708_190_reg_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_33" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_33_fu_966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_34" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln1118_34_fu_917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_46" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_218" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_47" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_219" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_48" contextFuncName="product" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="myproject_axi_mul_20s_14s_32_5_1_U398" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_220" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="reg_565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_1" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_1_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_2" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_2_fu_758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_3" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_4" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_5" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_5_fu_821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_6" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_6_fu_827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_7" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_7_fu_871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_8" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_9" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_9_fu_992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_10" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_10_fu_730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_11" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_11_fu_885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln703_fu_899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_12" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_12_fu_902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_13" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_13_fu_908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_14" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_14_fu_1001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_15" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_15_fu_1005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_16" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_17" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_18" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_18_fu_741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_19" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_20" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_21" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_21_fu_856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_22" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_22_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_23" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_24" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_24_fu_1010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_25" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_25_fu_1016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_26" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_26_fu_929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_27" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_27_fu_800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_5" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln703_5_fu_806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_28" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_28_fu_810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_6" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln703_6_fu_935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_29" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_29_fu_938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_30" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_30_fu_1026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_31" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_31_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_32" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_33" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_34" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_34_fu_764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_35" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_36" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_37" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_37_fu_837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_38" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_38_fu_842_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_39" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="grp_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_40" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_40_fu_1035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_41" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_41_fu_1041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_42" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_42_fu_951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_7" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln703_7_fu_970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_43" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_43_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_8" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln703_8_fu_973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_44" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_44_fu_976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_9" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="sext_ln703_9_fu_982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_45" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_45_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_46" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_46_fu_1047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_47" contextFuncName="dense_latency&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" moduleName="dense_wrapper&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, ap_fixed&lt;20, 8, 5, 3, 0&gt;, config26&gt;" rtlName="add_ln703_47_fu_1051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_dense_stream.h" linenumber="48" name="call_ret" contextFuncName="dense&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 16&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, config26&gt;" moduleName="dense&lt;array&lt;ap_fixed,16u&gt;,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,config26&gt;" rtlName="grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config26_s_fu_111" latency="52" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="icmp_ln1496_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln65_fu_196_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_1" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="icmp_ln1496_1_fu_201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="x_max_V" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="x_max_V_fu_206_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="sext_ln703" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sext_ln703_fu_213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="sext_ln703_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sext_ln703_1_fu_216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="sub_ln1193" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sub_ln1193_fu_219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="tmp_5" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_5_fu_225_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="tmp_7" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_7_fu_233_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln786" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln786_fu_241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="and_ln786" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="and_ln786_fu_247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln340_3" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_3_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln340" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="or_ln340" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="or_ln340_fu_265_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="sext_ln703_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sext_ln703_2_fu_271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="sub_ln1193_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sub_ln1193_1_fu_274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="tmp_9" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_9_fu_280_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="tmp_10" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_10_fu_288_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln786_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln786_1_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="and_ln786_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="and_ln786_1_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln340_4" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_4_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln340_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_1_fu_314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="or_ln340_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="or_ln340_1_fu_320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="sext_ln703_3" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sext_ln703_3_fu_326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="sub_ln1193_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sub_ln1193_2_fu_329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="tmp_11" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_11_fu_335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="tmp_12" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_12_fu_343_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln786_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln786_2_fu_351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="and_ln786_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="and_ln786_2_fu_357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln340_5" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_5_fu_363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="xor_ln340_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_2_fu_369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="or_ln340_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="or_ln340_2_fu_375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_fu_381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="select_ln340" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln340_fu_391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="select_ln388" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln388_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="y_V" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="y_V_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="225" name="zext_ln225" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln225_fu_483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_6" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_6_fu_415_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="select_ln340_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln340_2_fu_425_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="select_ln388_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln388_1_fu_433_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="y_V_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="y_V_1_fu_441_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="225" name="zext_ln225_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln225_1_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_8" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_8_fu_449_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="select_ln340_4" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln340_4_fu_459_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="select_ln388_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln388_2_fu_467_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="215" name="y_V_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="y_V_2_fu_475_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="225" name="zext_ln225_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln225_2_fu_491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_common.h" linenumber="36" name="zext_ln36" contextFuncName="reduce&lt;ap_fixed&lt;18, 8, 0, 0, 0&gt;, 3, nnet::Op_add&lt;ap_fixed&lt;18, 8, 0, 0, 0&gt; &gt; &gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln36_fu_507_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_common.h" linenumber="36" name="zext_ln36_1" contextFuncName="reduce&lt;ap_fixed&lt;18, 8, 0, 0, 0&gt;, 3, nnet::Op_add&lt;ap_fixed&lt;18, 8, 0, 0, 0&gt; &gt; &gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln36_1_fu_495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_common.h" linenumber="36" name="zext_ln36_2" contextFuncName="reduce&lt;ap_fixed&lt;18, 8, 0, 0, 0&gt;, 3, nnet::Op_add&lt;ap_fixed&lt;18, 8, 0, 0, 0&gt; &gt; &gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln36_2_fu_498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="ret_V" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="ret_V_fu_501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="lhs_V" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="lhs_V_fu_510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="rhs_V" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="rhs_V_fu_513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="ret_V_1" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="ret_V_1_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="26" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="p_Result_s" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="p_Result_s_fu_522_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="p_Val2_9" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="p_Val2_9_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="p_Result_7" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="p_Result_7_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="xor_ln786_3" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln786_3_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="underflow" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="underflow_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="xor_ln340_6" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_6_fu_555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="xor_ln340_7" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="xor_ln340_7_fu_561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="or_ln340_3" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="or_ln340_3_fu_567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_s" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;18, 8, 0, 0, 0&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_s_fu_573_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="select_ln340_6" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln340_6_fu_583_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="select_ln388_3" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="select_ln388_3_fu_591_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="y_V_3" contextFuncName="operator()" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="y_V_3_fu_599_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="235" name="zext_ln235" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln235_fu_607_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="241" name="sext_ln241" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="sext_ln241_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="zext_ln1118" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln1118_fu_615_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="mul_ln1118" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="myproject_axi_mul_17ns_18s_28_2_1_U434" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="tmp_data_0_V" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_data_2_V_reg_758" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="zext_ln1118_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln1118_1_fu_619_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="mul_ln1118_1" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="myproject_axi_mul_17ns_18s_28_2_1_U434" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="tmp_data_1_V" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_data_2_V_reg_758" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="zext_ln1118_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="zext_ln1118_2_fu_623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="mul_ln1118_2" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="myproject_axi_mul_17ns_18s_28_2_1_U434" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="244" name="tmp_data_2_V" contextFuncName="softmax_stable&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax_stable&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="tmp_data_2_V_reg_758" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="17" filename="firmware/nnet_utils/nnet_activation_stream.h" linenumber="362" name="_ln362" contextFuncName="softmax&lt;nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, nnet::array&lt;ap_fixed&lt;20, 8, 5, 3, 0&gt;, 3&gt;, softmax_config28&gt;" moduleName="softmax&lt;array,array&lt;ap_fixed&lt;20,8,5,3,0&gt;,3u&gt;,softmax_config28&gt;" rtlName="grp_softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_fu_30" latency="15" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/myproject.cpp" linenumber="41" name="layer2_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer2_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/myproject.cpp" linenumber="41" name="layer2_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer2_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/myproject.cpp" linenumber="41" name="layer2_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer2_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/myproject.cpp" linenumber="41" name="layer2_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer2_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/myproject.cpp" linenumber="45" name="layer5_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer5_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/myproject.cpp" linenumber="45" name="layer5_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer5_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/myproject.cpp" linenumber="45" name="layer5_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer5_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/myproject.cpp" linenumber="45" name="layer5_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer5_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/myproject.cpp" linenumber="49" name="layer6_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer6_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/myproject.cpp" linenumber="49" name="layer6_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer6_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/myproject.cpp" linenumber="49" name="layer6_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer6_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/myproject.cpp" linenumber="49" name="layer6_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer6_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/myproject.cpp" linenumber="53" name="layer7_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer7_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/myproject.cpp" linenumber="57" name="layer10_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer10_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/myproject.cpp" linenumber="61" name="layer11_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer11_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/myproject.cpp" linenumber="65" name="layer12_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer12_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/myproject.cpp" linenumber="69" name="layer15_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer15_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/myproject.cpp" linenumber="73" name="layer16_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer16_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/myproject.cpp" linenumber="78" name="layer18_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer18_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/myproject.cpp" linenumber="82" name="layer21_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer21_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_8_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_8_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_9_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_9_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_10_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_10_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_11_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_11_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_12_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_12_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_13_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_13_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_14_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_14_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/myproject.cpp" linenumber="86" name="layer22_out_V_data_15_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer22_out_V_data_15_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_3_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_3_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_4_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_4_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_5_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_5_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_6_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_6_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_7_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_7_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="611" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_8_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_8_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_9_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_9_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_10_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_10_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_11_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_11_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="623" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_12_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_12_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_13_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_13_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_14_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_14_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/myproject.cpp" linenumber="90" name="layer25_out_V_data_15_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer25_out_V_data_15_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="635" filename="firmware/myproject.cpp" linenumber="94" name="layer26_out_V_data_0_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer26_out_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="638" filename="firmware/myproject.cpp" linenumber="94" name="layer26_out_V_data_1_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer26_out_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="641" filename="firmware/myproject.cpp" linenumber="94" name="layer26_out_V_data_2_V" contextFuncName="myproject" moduleName="myproject" rtlName="layer26_out_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="644" filename="firmware/myproject.cpp" linenumber="43" name="_ln43" contextFuncName="myproject" moduleName="myproject" rtlName="conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_8_5_3_0_4u_config2_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="645" filename="firmware/myproject.cpp" linenumber="47" name="_ln47" contextFuncName="myproject" moduleName="myproject" rtlName="relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="646" filename="firmware/myproject.cpp" linenumber="51" name="_ln51" contextFuncName="myproject" moduleName="myproject" rtlName="pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_config6_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="647" filename="firmware/myproject.cpp" linenumber="55" name="_ln55" contextFuncName="myproject" moduleName="myproject" rtlName="conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_8u_config7_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="648" filename="firmware/myproject.cpp" linenumber="59" name="_ln59" contextFuncName="myproject" moduleName="myproject" rtlName="relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config10_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="649" filename="firmware/myproject.cpp" linenumber="63" name="_ln63" contextFuncName="myproject" moduleName="myproject" rtlName="pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config11_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="650" filename="firmware/myproject.cpp" linenumber="67" name="_ln67" contextFuncName="myproject" moduleName="myproject" rtlName="conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config12_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="651" filename="firmware/myproject.cpp" linenumber="71" name="_ln71" contextFuncName="myproject" moduleName="myproject" rtlName="relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config15_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="652" filename="firmware/myproject.cpp" linenumber="75" name="_ln75" contextFuncName="myproject" moduleName="myproject" rtlName="pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config16_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="653" filename="firmware/myproject.cpp" linenumber="80" name="_ln80" contextFuncName="myproject" moduleName="myproject" rtlName="dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="654" filename="firmware/myproject.cpp" linenumber="84" name="_ln84" contextFuncName="myproject" moduleName="myproject" rtlName="relu_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_relu_config21_U0" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="655" filename="firmware/myproject.cpp" linenumber="88" name="_ln88" contextFuncName="myproject" moduleName="myproject" rtlName="dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="656" filename="firmware/myproject.cpp" linenumber="92" name="_ln92" contextFuncName="myproject" moduleName="myproject" rtlName="relu_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_16u_relu_config25_U0" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="657" filename="firmware/myproject.cpp" linenumber="96" name="_ln96" contextFuncName="myproject" moduleName="myproject" rtlName="dense_array_ap_fixed_16u_array_ap_fixed_20_8_5_3_0_3u_config26_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="658" filename="firmware/myproject.cpp" linenumber="98" name="_ln98" contextFuncName="myproject" moduleName="myproject" rtlName="softmax_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="12" filename="firmware/myproject_axi.cpp" linenumber="31" name="icmp_ln31" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="icmp_ln31_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="14" filename="firmware/myproject_axi.cpp" linenumber="31" name="j" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="j_fu_157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="17" filename="firmware/myproject_axi.cpp" linenumber="32" name="icmp_ln32" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="icmp_ln32_fu_163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="18" filename="firmware/myproject_axi.cpp" linenumber="32" name="last" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="last_fu_169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/myproject_axi.cpp" linenumber="33" name="tmp_V_3" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="myproject_axi_mux_32_20_1_1_U585" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="23" filename="firmware/myproject_axi.cpp" linenumber="33" name="icmp_ln935" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="icmp_ln935_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/myproject_axi.cpp" linenumber="33" name="p_Result_12" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="p_Result_12_reg_499" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/myproject_axi.cpp" linenumber="33" name="tmp_V" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="tmp_V_fu_194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/myproject_axi.cpp" linenumber="33" name="tmp_V_4" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="tmp_V_4_fu_205_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/myproject_axi.cpp" linenumber="33" name="p_Result_s" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="p_Result_s_fu_210_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/myproject_axi.cpp" linenumber="33" name="p_Result_13" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="p_Result_13_fu_220_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/myproject_axi.cpp" linenumber="33" name="l" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="l_fu_228_p3" latency="0" BRAM="-1" DSP="-1" FF="40" LUT="36" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/myproject_axi.cpp" linenumber="33" name="sub_ln944" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="sub_ln944_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/myproject_axi.cpp" linenumber="33" name="trunc_ln944" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="trunc_ln944_fu_245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/myproject_axi.cpp" linenumber="33" name="lsb_index" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="lsb_index_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/myproject_axi.cpp" linenumber="33" name="tmp" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="tmp_reg_556" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/myproject_axi.cpp" linenumber="33" name="icmp_ln947" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="icmp_ln947_fu_304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/myproject_axi.cpp" linenumber="33" name="trunc_ln947" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="trunc_ln947_fu_249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/myproject_axi.cpp" linenumber="33" name="sub_ln947" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="sub_ln947_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/myproject_axi.cpp" linenumber="33" name="zext_ln947" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="zext_ln947_fu_274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/myproject_axi.cpp" linenumber="33" name="lshr_ln947" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="lshr_ln947_fu_277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="53" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/myproject_axi.cpp" linenumber="33" name="p_Result_10" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="p_Result_10_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/myproject_axi.cpp" linenumber="33" name="icmp_ln947_1" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="icmp_ln947_1_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/myproject_axi.cpp" linenumber="33" name="a" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="a_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/myproject_axi.cpp" linenumber="33" name="tmp_22" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="tmp_22_fu_314_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/myproject_axi.cpp" linenumber="33" name="xor_ln949" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="xor_ln949_fu_321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/myproject_axi.cpp" linenumber="33" name="add_ln949" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="add_ln949_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/myproject_axi.cpp" linenumber="33" name="p_Result_7" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="p_Result_7_fu_332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/myproject_axi.cpp" linenumber="33" name="and_ln949" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="and_ln949_fu_339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/myproject_axi.cpp" linenumber="33" name="or_ln949" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="or_ln949_fu_345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/myproject_axi.cpp" linenumber="33" name="or_ln_i" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="or_ln_i_fu_351_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/myproject_axi.cpp" linenumber="33" name="m" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="grp_fu_378_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/myproject_axi.cpp" linenumber="33" name="zext_ln957_1" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="grp_fu_370_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/myproject_axi.cpp" linenumber="33" name="icmp_ln958" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="icmp_ln958_fu_365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/myproject_axi.cpp" linenumber="33" name="add_ln958" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="add_ln958_fu_294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/myproject_axi.cpp" linenumber="33" name="lshr_ln958" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="myproject_axi_lshr_32ns_32ns_32_2_1_U586" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/myproject_axi.cpp" linenumber="33" name="zext_ln958" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="zext_ln958_fu_384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/myproject_axi.cpp" linenumber="33" name="sub_ln958" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="sub_ln958_fu_299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/myproject_axi.cpp" linenumber="33" name="zext_ln958_1" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="grp_fu_378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/myproject_axi.cpp" linenumber="33" name="shl_ln958" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="myproject_axi_shl_64ns_32ns_64_2_1_U587" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/myproject_axi.cpp" linenumber="33" name="m_1" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="m_1_fu_387_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/myproject_axi.cpp" linenumber="33" name="zext_ln961" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="zext_ln961_fu_393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/myproject_axi.cpp" linenumber="33" name="m_2" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="m_2_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/myproject_axi.cpp" linenumber="33" name="m_5" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="m_5_reg_611" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/myproject_axi.cpp" linenumber="33" name="m_6" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="m_6_fu_427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/myproject_axi.cpp" linenumber="33" name="tmp_23" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="tmp_23_reg_616" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/myproject_axi.cpp" linenumber="33" name="select_ln964" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="select_ln964_fu_420_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/myproject_axi.cpp" linenumber="33" name="trunc_ln943" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="trunc_ln943_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/myproject_axi.cpp" linenumber="33" name="sub_ln964" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="sub_ln964_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/myproject_axi.cpp" linenumber="33" name="add_ln964" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="add_ln964_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/myproject_axi.cpp" linenumber="33" name="tmp_169_i" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="tmp_169_i_fu_440_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/myproject_axi.cpp" linenumber="33" name="p_Result_14" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="p_Result_14_fu_447_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/myproject_axi.cpp" linenumber="33" name="trunc_ln738" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="trunc_ln738_fu_459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/myproject_axi.cpp" linenumber="33" name="bitcast_ln739" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="bitcast_ln739_fu_463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/myproject_axi.cpp" linenumber="33" name="select_ln935" contextFuncName="myproject_axi" moduleName="Loop_2_proc" rtlName="out_r_TDATA_int" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/myproject_axi.cpp" linenumber="12" name="out_local_V_data_0_V" contextFuncName="myproject_axi" moduleName="myproject_axi" rtlName="out_local_V_data_0_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"><\/item>
<item  id="318" filename="firmware/myproject_axi.cpp" linenumber="12" name="out_local_V_data_1_V" contextFuncName="myproject_axi" moduleName="myproject_axi" rtlName="out_local_V_data_1_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"><\/item>
<item  id="321" filename="firmware/myproject_axi.cpp" linenumber="12" name="out_local_V_data_2_V" contextFuncName="myproject_axi" moduleName="myproject_axi" rtlName="out_local_V_data_2_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"><\/item>
<item  id="331" filename="firmware/myproject_axi.cpp" linenumber="27" name="_ln27" contextFuncName="myproject_axi" moduleName="myproject_axi" rtlName="myproject_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/prabhav/CXR-FPGA-INF/cxr_cnn"><\/item>
</annotationInfo>
