<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd"><html><head></head><body>






















<div class="WordSection1">

<p class="MsoNormal" align="center" style="text-align:center;"><b><span style="font-size:18.0pt;color:#009900;">E-A 001 – September 2022.</span></b><span></span></p>

<p align="center" style="text-align:center;"><b><span style="font-size:18.0pt;color:#990000;">Homework 2 </span></b></p>

<p align="center" style="text-align:center;"><b><span style="font-size:18.0pt;color:#990000;">(Due online by Sunday, September 18<sup> </sup>at 11:59pm IST)</span></b></p>

<p align="center" style="text-align:center;"><b><span style="font-size:14.0pt;">Total:
42 points</span></b><span style="font-size:14.0pt;"></span></p>

<p><b>Q. <span class="GramE">1<span>&#160; </span><span style="font-weight:normal;">Fill</span></span></b><span> in the blanks:<span>&#160;&#160;&#160;&#160;&#160; </span>(12 * 1 = 12 points)</span></p>

<p><span>(a) The type of parallelism
exploited by VLIW processors is called __<u>_________</u> _________________________.</span></p>

<p><span>(b) A _____<u>________</u>____________
dependence is when whether an instruction executes or not depends on the
outcome of an earlier CTI.</span></p>

<p><span>(c) In a superscalar processor, the
task of finding independent instructions to execute in the same cycle is done
by the ________________________.</span></p>

<p><span>(d) Modern GPUs are most often built
using ____________________________, which are a type of parallel computers.</span></p>

<p><span>(e) A __________________________
design is more hardware efficient than an Array Processor design, even though
they exploit the same type of parallelism.</span></p>

<p><span>(f)<span>&#160;
</span>Computers that can run multiple independent _________________________ at
the same time are called multi-processors or multi-cores.</span></p>

<p><span>(g) In a ____________________________
computer, a vision of a unified address space accessible from any core is
presented to the programmer, on top of a memory that is physically divided
among multiple processors or cores.</span></p>

<p><span>(h) In flash memory, whether or not
a low voltage at the ___________________________ turns on the cell determines
whether the read value is a 0 or 1.</span></p>

<p><span>(<span class="SpellE">i</span>) A
computer with 32GB of memory needs at least _________________________ bits to
represent memory addresses.</span></p>

<p><span>(j) Big-endian and little-endian
layouts are only relevant for storage of words in memory, not storage of words
in __________________________.</span></p>

<p><span>(k) In a direct-mapped cache, the
fact that every cache line is brought into cache whenever it is accessed
ensures ___________________________ locality.</span></p>

<p><span>(l) When the computer boots up, the
_________________________ bit of each cache line is initialized to zero.</span></p>

<p><span>&#160;</span></p>

<p><b>Q. 2</b>&#160;<span>&#160; </span>A program on a
5-stage DLX pipeline executes 800,000 instructions. Of these, 100,000 are
instructions that access data memory. For both the L1 I-cache and D-cache, the
hit time is 1 cycle, and the miss penalty is 10 cycles. The hit rates for the
I-cache and D-cache are 98% and 92% respectively. Assume that all data and
control hazards are resolved without any stalls or delays. <span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; </span><span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160; </span><b>(3 + 4 + 4 = 11 points)</b></p>

<p style="margin-left:.5in;text-indent:-.25in;"><span><span>a)<span style="font:7.0pt &quot;Times New Roman&quot;;">&#160;&#160;&#160;&#160; </span></span></span>What
is the AMAT of the I-cache? Of the D-cache?</p>

<p style="margin-left:.5in;text-indent:-.25in;"><span><span>b)<span style="font:7.0pt &quot;Times New Roman&quot;;">&#160;&#160;&#160; </span></span></span>What
is the run-time of this program in cycles?</p>

<p style="margin-left:.5in;text-indent:-.25in;"><span><span>c)<span style="font:7.0pt &quot;Times New Roman&quot;;">&#160;&#160;&#160;&#160; </span></span></span>What
<span class="GramE">is</span> the average instructions per cycle (IPC) of this
program? What is the ideal IPC of a DLX pipeline (i.e., with no stalls or
delays of any kind)?</p>

<p><b>Q. 3.</b>&#160; Suppose you have a 16-bit machine with a 256-entry direct-mapped
cache.&#160; Each cache entry can hold 16 bytes of data.&#160; A program is run
on this machine that makes the following memory accesses in hexadecimal (each
memory address addresses a byte of data):</p>

<p class="MsoNormal"><span>&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;
6F8E, 4F8E, 4F8D, 4FC2, 0000, 0002, 2F01, 4F8E, 2F67, 2E38, 3F69, 2E32</span></p>

<p class="MsoNormal"><span>(3 + 5 + 3 + 3 = 14 points)</span></p>

<p class="MsoNormal"><b><span>a.</span></b><span>&#160; How many bits wide is the
cache&#39;s tag field?</span></p>

<p class="MsoNormal"><b><span>b.</span></b><span>&#160; Assuming the cache is
initially empty, what are the final contents of the cache after the program
runs?&#160; Draw a diagram of the cache showing its valid entries only, and all
its fields for each entry, but fill in the tag fields only!</span></p>

<p class="MsoNormal"><b><span>c.</span></b><span>&#160; Suppose a cache hit takes
1 cycle, a cache miss takes 30 cycles, and a memory access without a cache
takes 30 cycles.&#160; How much time is saved by this cache on this program
over an equivalent cache-less machine running this program?</span></p>

<p class="MsoNormal"><b><span>d.</span></b><span>&#160; Give an example each of
spatial and temporal memory access locality exhibited by this program.</span></p>

<p style="margin:0in;"><b>Q. 4.</b>&#160;&#160;&#160;A MIPS32 compiler wants to perform
a conditional branch of the form ‘BEQZ $x, <span class="SpellE"><i>long_disp</i></span>’,
where <span class="SpellE"><i>long_disp</i></span><i> </i>is a 28-bit pc-relative
displacement constant, just like in the J instruction.&#160; Unfortunately, in
MIPS32, conditional branch displacements are restricted to 18 bits, so this is not
directly possible. Write a sequence of MIPS32 instructions that effectively
perform a 28-bit pc-relative branch to <span class="SpellE"><i>long_disp</i></span>.&#160;
(<b>Hint</b>: use the J unconditional jump instruction as part of your
sequence.&#160; It allows for displacements up to 28 bits.)</p>

<p style="margin:0in;">&#160;</p>

<p style="margin:0in;">(5 points)</p>

</div>




<script type="module" src="https://s.brightspace.com/lib/bsi/20.22.8-213/unbundled/mathjax.js"></script><script type="text/javascript">document.addEventListener('DOMContentLoaded', function() {
					if (document.querySelector('math') || /\$\$|\\\(|\\\[|\\begin{|\\ref{|\\eqref{/.test(document.body.innerHTML)) {
						document.querySelectorAll('mspace[linebreak="newline"]').forEach(elm => {
							elm.setAttribute('style', 'display: block; height: 0.5rem;');
						});

						window.D2L.MathJax.loadMathJax({
							'outputScale': 1.3,
							'renderLatex': true
						});
					}
				});</script><script type="module" src="https://s.brightspace.com/lib/bsi/20.22.8-213/unbundled/prism.js"></script><script type="text/javascript">document.addEventListener('DOMContentLoaded', function() {
					document.querySelectorAll('.d2l-code').forEach(code => {
						window.D2L.Prism.formatCodeElement(code);
					});
				});</script></body></html>