,Components,alpha_in,alpha_out,alpha_inout,power [nW],est [nW],err_est [%],VL,err_VL [%],area [um2],est_area [um2],est_area_err [%]
0,add0,38.36,44.73,40.48,17167.1,,,,,,,
1,add1,41.54,46.73,43.27,18367.2,,,,,,,
2,add2,42.49,47.89,44.29,18741.1,,,,,,,
3,mul0,10,39.34,24.17,78075.5,,,,,,,
4,mul1,9.94,39.38,24.16,77898.8,,,,,,,
5,mul2,9.97,39.35,24.16,78154.5,,,,,,,
6,mul3,10,39.25,24.13,78589.6,,,,,,,
7,reg_Q0,38.34,38.34,38.34,23131,,,,,,,
8,reg_Q1,44.73,44.73,44.73,24201,,,,,,,
9,reg_Q2,46.73,46.73,46.73,24538,,,,,,,
10,reg_Y,47.89,47.89,47.89,23702,,,,,,,
11,zfir_8bit,10,47.89,47.89,480929,,,,,,,
