Flow report for RV32IM_pipeline
Mon Dec 05 16:46:52 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Mon Dec 05 16:46:52 2022           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; RV32IM_pipeline                                 ;
; Top-level Entity Name           ; system                                          ;
; Family                          ; Stratix V                                       ;
; Device                          ; 5SGXEA7N2F45C2                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 11,745 / 234,720 ( 5 % )                        ;
; Total registers                 ; 13484                                           ;
; Total pins                      ; 1 / 1,064 ( < 1 % )                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,143,232 / 52,428,800 ( 4 % )                  ;
; Total DSP Blocks                ; 15 / 256 ( 6 % )                                ;
; Total HSSI STD RX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI 10G RX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 RX PCSs         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 0 / 48 ( 0 % )                                  ;
; Total HSSI STD TX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI 10G TX PCSs          ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3 TX PCSs         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 0 / 48 ( 0 % )                                  ;
; Total HSSI PIPE GEN1_2s         ; 0 / 48 ( 0 % )                                  ;
; Total HSSI GEN3s                ; 0 / 48 ( 0 % )                                  ;
; Total PLLs                      ; 0 / 92 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/05/2022 11:59:50 ;
; Main task         ; Compilation         ;
; Revision Name     ; RV32IM_pipeline     ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                             ;
+-------------------------------------+-------------------------------------------------------+-----------------+-------------+----------------+
; Assignment Name                     ; Value                                                 ; Default Value   ; Entity Name ; Section Id     ;
+-------------------------------------+-------------------------------------------------------+-----------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 79232741010464.167022178903304                        ; --              ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                  ; --              ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                                ; <None>          ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                    ; --              ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                     ; --              ; --          ; --             ;
; MISC_FILE                           ; debug_SoC/synthesis/../SoC.cmp                        ; --              ; --          ; --             ;
; MISC_FILE                           ; debug_SoC/synthesis/../SoC.qsys                       ; --              ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                     ; --              ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                     ; --              ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                            ; --              ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                            ; --              ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                ; --              ; system      ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                ; --              ; system      ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                ; --              ; system      ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                   ; --              ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                 ; --              ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                          ; --              ; --          ; --             ;
; SLD_INFO                            ; QSYS_NAME SoC HAS_SOPCINFO 1 GENERATION_ID 1669301475 ; --              ; SoC         ; --             ;
; SOPCINFO_FILE                       ; debug_SoC/synthesis/../SoC.sopcinfo                   ; --              ; --          ; --             ;
; SYNTHESIS_ONLY_QIP                  ; On                                                    ; --              ; --          ; --             ;
; TOP_LEVEL_ENTITY                    ; system                                                ; RV32IM_pipeline ; --          ; --             ;
+-------------------------------------+-------------------------------------------------------+-----------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:47     ; 1.0                     ; 5122 MB             ; 00:01:12                           ;
; Partition Merge      ; 00:00:17     ; 1.0                     ; 5491 MB             ; 00:00:16                           ;
; Fitter               ; 00:02:08     ; 1.0                     ; 8802 MB             ; 00:03:16                           ;
; Assembler            ; 00:01:06     ; 1.0                     ; 5439 MB             ; 00:01:06                           ;
; Timing Analyzer      ; 00:00:27     ; 1.7                     ; 5826 MB             ; 00:00:43                           ;
; EDA Netlist Writer   ; 00:00:08     ; 1.0                     ; 5050 MB             ; 00:00:08                           ;
; Partition Merge      ; 00:00:15     ; 1.0                     ; 5530 MB             ; 00:00:15                           ;
; Fitter               ; 00:01:41     ; 1.0                     ; 8331 MB             ; 00:02:42                           ;
; Assembler            ; 00:01:09     ; 1.0                     ; 5435 MB             ; 00:01:06                           ;
; Timing Analyzer      ; 00:00:29     ; 1.6                     ; 5826 MB             ; 00:00:43                           ;
; EDA Netlist Writer   ; 00:00:11     ; 1.0                     ; 5050 MB             ; 00:00:11                           ;
; Total                ; 00:08:38     ; --                      ; --                  ; 00:11:38                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Partition Merge      ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-TFBPJ4B  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --recompile=on
quartus_cdb --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --merge=on --recompile=on
quartus_fit --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --recompile=on
quartus_asm --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline
quartus_sta RV32IM_pipeline -c RV32IM_pipeline
quartus_eda --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline
quartus_cdb --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --merge=on --recompile=on
quartus_fit --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --recompile=on
quartus_asm --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline
quartus_sta RV32IM_pipeline -c RV32IM_pipeline
quartus_eda --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline



