#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Mar 11 22:57:45 2015
# Process ID: 8548
# Log file: C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.runs/dds_compiler_0_synth_1/dds_compiler_0.vds
# Journal file: C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.runs/dds_compiler_0_synth_1\vivado.jou
#-----------------------------------------------------------
source dds_compiler_0.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.cache/wt [current_project]
# set_property parent.project_path C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:zc702:part0:1.1 [current_project]
# read_ip c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_0' generated file not found 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files -all c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp]
# set_property is_locked true [get_files c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file dds_compiler_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top dds_compiler_0 -part xc7z020clg484-1 -mode out_of_context
Command: synth_design -top dds_compiler_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 236.965 ; gain = 75.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:69]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:112' bound to instance 'U0' of component 'dds_compiler_v6_0' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0__parameterized0' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45808' bound to instance 'i_synth' of component 'dds_compiler_v6_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:229]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_viv__parameterized0' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45932]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (1#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_core' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44678]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_v6_0_rdy' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44422]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_rdy' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44504]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (1#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_rdy' (2#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44422]
INFO: [Synth 8-638] synthesizing module 'accum' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:40824]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_ph_inc_ctrl2dsp_speedup' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:41144]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (2#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_resync_ctrl2dsp_speedup' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:41158]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (2#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_phase_acc' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:41175]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (2#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'pipe_add' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:37252' bound to instance 'i_accum' of component 'pipe_add' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:41205]
INFO: [Synth 8-638] synthesizing module 'pipe_add__parameterized0' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:37269]
INFO: [Synth 8-256] done synthesizing module 'pipe_add__parameterized0' (3#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:37269]
INFO: [Synth 8-256] done synthesizing module 'accum' (4#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:40824]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_ph_adj_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45191]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (4#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_dither_pipe' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45230]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_phase_final_speedup' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45427]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'del' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45457]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (4#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'sin_cos' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:37730' bound to instance 'i_rom' of component 'sin_cos' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45499]
INFO: [Synth 8-638] synthesizing module 'sin_cos__parameterized0' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:37764]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:38071]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = block [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:38072]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_addr_reg_a' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:38199]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (4#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_addr_reg_b' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:38211]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_op_reg_a' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:38298]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (4#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_op_reg_b' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:38310]
INFO: [Synth 8-256] done synthesizing module 'sin_cos__parameterized0' (5#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:37764]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_final_sin' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45632]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_final_cos' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45644]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_sin_op' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45672]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (5#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_cos_op' of component 'xbip_pipe_v3_0_viv' [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45688]
WARNING: [Synth 8-3848] Net RFD in module/entity dds_compiler_v6_0_core does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44666]
WARNING: [Synth 8-3848] Net CHANNEL in module/entity dds_compiler_v6_0_core does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44667]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_core' (6#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44678]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45889]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45890]
WARNING: [Synth 8-3848] Net m_axis_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45895]
WARNING: [Synth 8-3848] Net m_axis_phase_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45896]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0_viv__parameterized0' (7#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45932]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_v6_0__parameterized0' (8#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'dds_compiler_0' (9#1) [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/synth/dds_compiler_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 290.758 ; gain = 129.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 290.758 ; gain = 129.672
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.runs/dds_compiler_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.runs/dds_compiler_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 597.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.runs/dds_compiler_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3848] Net RFD in module/entity dds_compiler_v6_0_core does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44666]
WARNING: [Synth 8-3848] Net CHANNEL in module/entity dds_compiler_v6_0_core does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:44667]
WARNING: [Synth 8-3848] Net m_axis_data_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45889]
WARNING: [Synth 8-3848] Net m_axis_data_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45890]
WARNING: [Synth 8-3848] Net m_axis_phase_tlast in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45895]
WARNING: [Synth 8-3848] Net m_axis_phase_tuser in module/entity dds_compiler_v6_0_viv__parameterized0 does not have driver. [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_v6_0/hdl/dds_compiler_v6_0_vh_rfs.vhd:45896]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "i_dds/I_SINCOS.i_std_rom.i_rom/p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
Trying to map ROM "i_dds/I_SINCOS.i_std_rom.i_rom/p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     7|
|2     |LUT1     |    28|
|3     |LUT2     |     3|
|4     |RAMB18E1 |     1|
|5     |FDRE     |   110|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 597.508 ; gain = 102.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 597.508 ; gain = 436.422
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 597.508 ; gain = 409.574
# rename_ref -prefix_all dds_compiler_0_
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
# write_checkpoint -noxdef dds_compiler_0.dcp
# catch { report_utilization -file dds_compiler_0_utilization_synth.rpt -pb dds_compiler_0_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 597.508 ; gain = 0.000
# if { [catch {
#   file copy -force C:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.runs/dds_compiler_0_synth_1/dds_compiler_0.dcp c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim c:/Users/Natalie/Documents/GitHub/rm-star/demoDDS/demoDDS/demoDDS.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 22:58:34 2015...
