{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -y 230 -defaultsOSRD
preplace port dac_clk_o -pg 1 -y 300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -y 250 -defaultsOSRD
preplace portBus digital_i -pg 1 -y 635 -defaultsOSRD
preplace portBus led_o -pg 1 -y 540 -defaultsOSRD
preplace portBus adc_data1_i -pg 1 -y 395 -defaultsOSRD
preplace portBus digital_o -pg 1 -y 520 -defaultsOSRD
preplace portBus dac_rst_o -pg 1 -y 360 -defaultsOSRD
preplace portBus dac_data_o -pg 1 -y 280 -defaultsOSRD
preplace portBus dac_sel_o -pg 1 -y 340 -defaultsOSRD
preplace portBus adc_cdcs_o -pg 1 -y 210 -defaultsOSRD
preplace portBus adc_data2_i -pg 1 -y 515 -defaultsOSRD
preplace portBus dac_wrt_o -pg 1 -y 320 -defaultsOSRD
preplace inst DAC -pg 1 -lvl 6 -y 320 -defaultsOSRD
preplace inst convertType_32_14_DAC1 -pg 1 -lvl 5 -y 330 -defaultsOSRD -resize 325 93
preplace inst sync_digitalIn -pg 1 -lvl 2 -y 630 -defaultsOSRD -resize 318 93
preplace inst DSP_core -pg 1 -lvl 4 -y 468 -defaultsOSRD
preplace inst convertType_32_14_DAC2 -pg 1 -lvl 5 -y 450 -defaultsOSRD -resize 336 95
preplace inst PS_ZYNQ -pg 1 -lvl 3 -y 110 -defaultsOSRD
preplace inst ADC -pg 1 -lvl 1 -y 230 -defaultsOSRD
preplace inst convertType_14_32_ADC1 -pg 1 -lvl 2 -y 388 -defaultsOSRD -resize 320 93
preplace inst convertType_14_32_ADC2 -pg 1 -lvl 2 -y 510 -defaultsOSRD -resize 310 93
preplace netloc processing_system7_0_DDR 1 3 4 N 60 NJ 60 N 60 N
preplace netloc NET2FPGA_base_DSP_co_0_led_o 1 4 3 1280J 540 N 540 N
preplace netloc NET2FPGA_base_DSP_co_0_dac_data1_o 1 5 1 N
preplace netloc PS_ZYNQ_peripheral_reset 1 0 4 20 300 NJ 300 N 300 950
preplace netloc ADC_and_DAC_clk_clk250 1 1 5 NJ 250 N 250 N 250 N 250 1690
preplace netloc NET2FPGA_base_conver_0_dataOut 1 2 2 N 388 950
preplace netloc NET2FPGA_base_DSP_co_0_dac_data2_o 1 5 1 1680
preplace netloc NET2FPGA_base_DAC_dac_sel_o 1 6 1 N
preplace netloc NET2FPGA_base_DSP_co_0_digital_o 1 4 3 1290J 520 N 520 N
preplace netloc NET2FPGA_base_convertType_14_32_ADC2_dataOut 1 2 2 670 508 N
preplace netloc PS_ZYNQ_gpio_io_o 1 3 1 990
preplace netloc adc_data2_i_1 1 0 2 NJ 515 300J
preplace netloc PS_ZYNQ_Dout 1 3 1 970
preplace netloc adc_clk_n_i_1 1 0 1 NJ
preplace netloc NET2FPGA_base_DSP_core_dac1 1 4 1 1280
preplace netloc ADC_and_DAC_clk_clk_out1 1 1 5 310 240 670 240 980 260 1290 260 1680
preplace netloc NET2FPGA_base_DSP_core_dac2 1 4 1 N
preplace netloc processing_system7_0_FIXED_IO 1 3 4 N 80 NJ 80 N 80 N
preplace netloc NET2FPGA_base_DAC_dac_dat_o 1 6 1 N
preplace netloc ADC_clk_adc_cdcs_o 1 1 6 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ
preplace netloc NET2FPGA_base_DAC_dac_rst_o 1 6 1 N
preplace netloc NET2FPGA_base_DAC_dac_wrt_o 1 6 1 N
preplace netloc PS_ZYNQ_gpio_io_o1 1 3 1 960
preplace netloc digital_i_1 1 0 2 NJ 635 300J
preplace netloc adc_data1_i_1 1 0 2 NJ 395 NJ
preplace netloc NET2FPGA_base_DAC_dac_clk_o 1 6 1 N
preplace netloc NET2FPGA_base_sync_0_dataOut 1 2 2 N 630 970
preplace netloc adc_clk_p_i_1 1 0 1 NJ
levelinfo -pg 1 0 160 490 810 1140 1490 1850 2030 -top 0 -bot 690
"
}
{
   "da_board_cnt":"9",
   "da_clkrst_cnt":"12",
   "da_ps7_cnt":"1"
}
