
Cadence Tempus(TM) Timing Signoff Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s077_1, built Thu Mar 30 16:48:22 PDT 2023
Options:	
Date:		Fri Jul 12 16:14:21 2024
Host:		c2s (x86_64 w/Linux 4.18.0-513.24.1.el8_9.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-1620 v3 @ 3.50GHz 10240KB)
OS:		Red Hat Enterprise Linux 8.9 (Ootpa)

License:
		[16:14:21.275833] Configured Lic search path (21.01-s002): 5280@14.139.1.126

		tpsxl	Tempus Timing Signoff Solution XL	21.1	checkout succeeded
		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
environment variable TMPDIR is '/tmp/ssv_tmpdir_1708904_mhZ2Jz'.
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
<CMD> set_design_mode -process 180
##  Process: 180           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

<CMD> set_table_style -no_frame_fix_width -nosplit
<CMD> read_lib -min {/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib  /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib} -max {/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib  /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib }
<CMD> read_lib -lef {/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef  /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef  /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef }
<CMD> read_verilog /run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/Signoff/ram_signoff_withPG.v
<CMD> set_top_module single_port_ram
#% Begin Load MMMC data ... (date=07/12 16:15:07, mem=950.7M)
Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
#% End Load MMMC data ... (date=07/12 16:15:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.8M, current mem=950.8M)
default_emulate_early_rc_corner default_emulate_late_rc_corner default_emulate_rc_corner

Loading LEF file /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...

Loading LEF file /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
Set DBUPerIGU to M2 pitch 560.

Loading LEF file /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
**WARN: (EMS-62):	Message <IMPLF-200> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from .ssv_emulate_view_definition_1708904.tcl
Reading default_emulate_libset_max timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
Read 534 cells in library 'tsl18fs120_scl_ss' 
Reading default_emulate_libset_max timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib' ...
Read 93 cells in library 'tsl18cio150_max' 
Reading default_emulate_libset_min timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /run/media/user1/c2s/sriram/SCLPDK/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
Read 534 cells in library 'tsl18fs120_scl_ff' 
Reading default_emulate_libset_min timing library '/run/media/user1/c2s/sriram/SCLPDK/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib' ...
Read 93 cells in library 'tsl18cio150_min' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=47.4M, fe_cpu=0.32min, fe_real=0.80min, fe_mem=1102.9M) ***
#% Begin Load netlist data ... (date=07/12 16:15:08, mem=1017.2M)
*** Begin netlist parsing (mem=1102.9M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
**WARN: (EMS-62):	Message <IMPVL-159> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message by
using the set_message -limit <number> command.
The message limit can be removed by using the set_message -no_limit command.
Note that setting a very large number using the set_message -limit command
or removing the message limit using the set_message -no_limit command can
significantly increase the log file size.
To suppress a message, use the set_message -suppress command.
Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Reading verilog netlist '/run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/Signoff/ram_signoff_withPG.v'

*** Memory Usage v#1 (Current mem = 1256.863M, initial mem = 481.633M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1256.9M) ***
#% End Load netlist data ... (date=07/12 16:15:09, total cpu=0:00:00.4, real=0:00:01.0, peak res=1124.2M, current mem=1116.0M)
Set top cell to single_port_ram.
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Building hierarchical netlist for Cell single_port_ram ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 1286 modules.
** info: there are 566 stdCell insts.
** info: there are 32 Pad insts.

*** Memory Usage v#1 (Current mem = 1612.309M, initial mem = 481.633M) ***
Initializing I/O assignment ...
Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
**WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 280 (derived)
Start create_tracks
Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
Set Default Input Pin Transition as 0.1 ps.
Pre-connect netlist-defined P/G connections...
  Updated 16 instances.
/dev/null
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
late library set: default_emulate_libset_max
early library set: default_emulate_libset_min
Completed consistency checks. Status: Successful
Reading timing constraints file '/dev/null' ...
Current (total cpu=0:00:20.0, real=0:00:48.0, peak res=1680.2M, current mem=1680.2M)
Total number of combinational cells: 321
Total number of sequential cells: 203
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
Total number of usable buffers: 13
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
Total number of usable inverters: 12
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
Total number of identified usable delay cells: 13
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
default_emulate_constraint_mode
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
Extraction setup Started 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
Initializing multi-corner resistance tables ...
default_emulate_libset_max default_emulate_libset_min
<CMD> read_sdc /run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/Signoff/ram_signoff.sdc
Current (total cpu=0:00:20.4, real=0:00:49.0, peak res=1754.9M, current mem=1754.9M)
single_port_ram
**WARN: (TCLCMD-1142):	Virtual clock 'wr_vir_clk_i' is being created with no source objects. (File /run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/Signoff/ram_signoff.sdc, Line 17).

INFO (CTE): Reading of timing constraints file /run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/Signoff/ram_signoff.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1760.1M, current mem=1760.1M)
Current (total cpu=0:00:20.5, real=0:00:49.0, peak res=1760.1M, current mem=1760.1M)
<CMD> read_spef /run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/single_port_ram_signoff.spef

SPEF files for RC Corner default_emulate_rc_corner:
Top-level spef file '/run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/single_port_ram_signoff.spef'.
Start spef parsing (MEM=2035.92).
SPEF file /run/media/user1/c2s/sriram/singlePortRAM/17_singlePortRAM_PhysicalDesign_Signoff/single_port_ram_signoff.spef.
Number of Resistors     : 8608
Number of Ground Caps   : 8951
Number of Coupling Caps : 2272

End spef parsing (MEM=2048.92 CPU=0:00:00.2 REAL=0:00:00.0).
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
<CMD> set_analysis_mode -analysisType onChipVariation
default_emulate_constraint_mode
<CMD> set_analysis_mode -cppr true
**WARN: (IMPTCM-70):	Option "-cppr true" for command set_analysis_mode is obsolete and has been replaced by "-cppr both". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-cppr both".
default_emulate_constraint_mode
<CMD> set_delay_cal_mode -siAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> set_si_mode -enable_delay_report true
<CMD> set_si_mode -enable_glitch_report true
<CMD> set_si_mode -enable_glitch_propagation true
<CMD> update_timing -full
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2066.82 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps for all the views. 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Name: single_port_ram
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2098.35)
/dev/null
/dev/null
**WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  99.3 percent of the nets selected for SI analysis
**WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2200.93 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2200.93 CPU=0:00:00.3 REAL=0:00:00.0)
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2192.9M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2192.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2165.93)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2232.7 CPU=0:00:00.0 REAL=0:00:00.0)
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2237.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation. (MEM=2237.22 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2237.22 CPU=0:00:00.0 REAL=0:00:00.0)
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
<CMD> report_timing
Path 1: MET Setup Check with Pin ram_1/dataOut_reg[4]/CP 
Endpoint:   ram_1/dataOut_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.977
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.535  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.344  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   10.968  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.186  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.452  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.656  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.334  
      ram_1/g3688__6131     A2 ^ -> ZN v    aoi22d1   0.161  11.710   12.495  
      ram_1/g3486__1617     A4 v -> ZN ^    nd04d1    0.411  12.121   12.905  
      ram_1/g3413__3680     B ^ -> Z ^      aor211d1  0.215  12.336   13.121  
      ram_1/FE_PHC17_n_276  I ^ -> Z ^      dl03d1    2.641  14.977   15.761  
      ram_1/dataOut_reg[4]  D ^             dfnrq1    0.000  14.977   15.762  
      ------------------------------------------------------------------------

<CMD> report_timing -late
Path 1: MET Setup Check with Pin ram_1/dataOut_reg[4]/CP 
Endpoint:   ram_1/dataOut_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Other End Arrival Time          1.250
- Setup                         0.113
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.762
- Arrival Time                 14.977
= Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
      ------------------------------------------------------------------------
      Instance              Arc             Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -      7.750    8.535  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809  9.559    10.344  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.624  10.183   10.968  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218  10.402   11.186  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266  10.668   11.452  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.204  10.872   11.656  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.678  11.549   12.334  
      ram_1/g3688__6131     A2 ^ -> ZN v    aoi22d1   0.161  11.710   12.495  
      ram_1/g3486__1617     A4 v -> ZN ^    nd04d1    0.411  12.121   12.905  
      ram_1/g3413__3680     B ^ -> Z ^      aor211d1  0.215  12.336   13.121  
      ram_1/FE_PHC17_n_276  I ^ -> Z ^      dl03d1    2.641  14.977   15.761  
      ram_1/dataOut_reg[4]  D ^             dfnrq1    0.000  14.977   15.762  
      ------------------------------------------------------------------------

<CMD> report_timing -early
Path 1: MET Hold Check with Pin ram_1/mem_reg[5][0]/CP 
Endpoint:   ram_1/mem_reg[5][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: ram_1/mem_reg[5][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Other End Arrival Time          1.250
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.375
= Required Time                 1.658
  Arrival Time                  2.724
  Slack Time                    1.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 1.250
     = Beginpoint Arrival Time       1.250
      -------------------------------------------------------------------
      Instance              Arc          Cell    Delay  Arrival  Required  
                                                        Time     Time  
      -------------------------------------------------------------------
      ram_1/mem_reg[5][0]   CP ^         -       -      1.250    0.183  
      ram_1/mem_reg[5][0]   CP ^ -> Q v  dfnrq1  0.248  1.498    0.431  
      ram_1/g3654__1617     I1 v -> Z v  mx02d1  0.100  1.598    0.532  
      ram_1/FE_PHC44_n_163  I v -> Z v   dl03d1  1.126  2.724    1.658  
      ram_1/mem_reg[5][0]   D v          dfnrq1  0.000  2.724    1.658  
      -------------------------------------------------------------------

<CMD> write_sdf -version 2.1 -edges noedge -recrem split -setuphold merge_when_paired -recompute_parallel_arcs  fifo_postTiming.sdf
*Info: outputing delay to SDF file "fifo_postTiming.sdf".
**WARN: (TCLCMD-1465):	The write_sdf option -recompute_parallel_arcs has been deprecated and replaced by the -recompute_delay_calc option. It will continue to function in this release, but you should update your scripts to use the new option. Refer to the command reference for additional information on the new option.
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: resetNetProps for all the views. 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Name: single_port_ram
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2237.22)
**WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  99.3 percent of the nets selected for SI analysis
**WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2237.22 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2237.22 CPU=0:00:00.3 REAL=0:00:00.0)
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2237.2M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2237.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2192.22)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2260 CPU=0:00:00.0 REAL=0:00:00.0)
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2260 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation. (MEM=2260 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2260 CPU=0:00:00.0 REAL=0:00:00.0)
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
<CMD> check_design -type timing -out_file reports/check_design.rpt
Begin: Design checking
        No issues found during checks.
		(Real time: 0:00:00.0, Memory: 2251.8M)

**INFO: Identified 0 error(s) and 0 warning(s) during 'check_design -type {timing}'.
        The details of the error(s) and warning(s) can be found in report 'reports/check_design.rpt'
End: Design checking
<CMD> check_timing -verbose > ${reportDir}/check_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: resetNetProps for all the views. 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Name: single_port_ram
# Design Mode: 180nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2260)
**WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  99.3 percent of the nets selected for SI analysis
**WARN: (IMPESI-3095):	Net: 'data_pad[7]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[6]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[5]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[4]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[3]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[2]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[1]' has no receivers. SI analysis is not performed.
**WARN: (IMPESI-3095):	Net: 'data_pad[0]' has no receivers. SI analysis is not performed.
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2260 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2260 CPU=0:00:00.2 REAL=0:00:01.0)
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2260.0M)
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2260.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2216)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2282.77 CPU=0:00:00.0 REAL=0:00:00.0)
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.2 percent of the nets selected for SI analysis
Total number of fetched objects 597
AAE_INFO-618: Total number of nets in the design is 601,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2287.29 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation. (MEM=2287.29 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2287.29 CPU=0:00:00.0 REAL=0:00:00.0)
Has not load the powerDB, will keep enabled
Has not load the powerDB, will keep enabled
<CMD> report_annotated_parasitics > reports/annotated.rpt
<CMD> report_analysis_coverage            > ${reportDir}/coverage.rpt
<CMD> report_clocks                       > ${reportDir}/clocks.rpt
<CMD> report_case_analysis                > ${reportDir}/case_analysis.rpt
<CMD> report_inactive_arcs                > ${reportDir}/inactive_arcs.rpt
<CMD> report_constraint -all_violators > reports/allviol.rpt
<CMD> report_analysis_summary                                         > ${reportDir}/analysis_summary.rpt
<CMD> report_timing -path_type summary_slack_only -late -max_paths 5  > ${reportDir}/start_end_slack.rpt
<CMD> report_timing -late   -max_paths 50 -nworst 1 -path_group clk  > ${reportDir}/sck_setup.rpt
<CMD> report_timing -early   -max_paths 50 -nworst 1 -path_group lk  > ${reportDir}/sck_HOLD.rpt
**WARN: (TA-201):	The software could not find a defined path group matching the name 'lk'. You can use the report_path_groups or get_path_groups commands to see the currently defined path groups.
<CMD> report_timing -late   -max_paths 50 -nworst 1 -path_type full_clock -net  > ${reportDir}/worst_max_path.rpt
<CMD> report_timing -early  -max_paths 50 -nworst 1 -path_type full_clock -net  > ${reportDir}/worst_min_path.rpt
<CMD> report_timing -path_type end_slack_only                       > ${reportDir}/setup_1.rpt
<CMD> report_timing -path_type end_slack_only  -early               > ${reportDir}/hold_1.rpt
<CMD> report_timing -late    -max_paths 100                         > ${reportDir}/setup_100.rpt
<CMD> report_timing -early   -max_paths 100                         > ${reportDir}/hold_100.rpt
<CMD> report_timing -retime path_slew_propagation -max_paths 50 -nworst 1 -path_type full_clock    > ${reportDir}/pba_50_paths.rpt
INFO: Path Based Analysis (PBA) performed on total '50' paths
All done
Loading  (single_port_ram)
Traverse HInst (single_port_ram)
<CMD> exit

*** Memory Usage v#1 (Current mem = 2276.441M, initial mem = 481.633M) ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPESI-3095         48  Net: '%s' has no receivers. SI analysis ...
WARNING   IMPTCM-70            1  Option "%s" for command %s is obsolete a...
WARNING   TA-201               1  The software could not find a defined pa...
WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1465          1  The write_sdf option -recompute_parallel...
*** Message Summary: 1538 warning(s), 0 error(s)

--- Ending "Tempus Timing Signoff Solution" (totcpu=0:00:33.5, real=0:02:21, mem=2276.4M) ---
