OpenROAD 7f6c37aa57467242807155c654deb350022d75c1 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/tmp/routing/22-fill.odb'â€¦
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   core
Die area:                 ( 0 0 ) ( 250000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     8557
Number of terminals:      324
Number of snets:          2
Number of nets:           3570

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 253.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 130676.
[INFO DRT-0033] mcon shape region query size = 108173.
[INFO DRT-0033] met1 shape region query size = 27124.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 620.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 938.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 942 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 235 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0084]   Complete 2115 groups.
#scanned instances     = 8557
#unique  instances     = 253
#stdCellGenAp          = 7184
#stdCellValidPlanarAp  = 56
#stdCellValidViaAp     = 5453
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 12046
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:59, elapsed time = 00:00:29, memory = 162.45 (MB), peak = 162.48 (MB)

Number of guides:     31134

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 36 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 9631.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 8141.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 4755.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 984.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 230.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 14616 vertical wires in 1 frboxes and 9127 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1864 vertical wires in 1 frboxes and 3044 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 210.72 (MB), peak = 210.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 210.92 (MB), peak = 210.92 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 314.97 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 466.77 (MB).
    Completing 30% with 587 violations.
    elapsed time = 00:00:18, memory = 402.93 (MB).
    Completing 40% with 587 violations.
    elapsed time = 00:00:24, memory = 481.95 (MB).
    Completing 50% with 587 violations.
    elapsed time = 00:00:29, memory = 533.00 (MB).
    Completing 60% with 1094 violations.
    elapsed time = 00:00:37, memory = 415.00 (MB).
    Completing 70% with 1094 violations.
    elapsed time = 00:00:39, memory = 455.84 (MB).
    Completing 80% with 1687 violations.
    elapsed time = 00:00:56, memory = 419.90 (MB).
    Completing 90% with 1687 violations.
    elapsed time = 00:01:07, memory = 451.16 (MB).
    Completing 100% with 2250 violations.
    elapsed time = 00:01:08, memory = 357.22 (MB).
[INFO DRT-0199]   Number of violations = 3498.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      4      0      1      0      0      0
Metal Spacing       24      0    325      0    101     26      0
Min Hole             0      0     22      0      0      0      0
NS Metal             1      0      0      0      0      0      0
Recheck              1      0    742      0    406     86     13
Short                0      1   1523      3    212      7      0
[INFO DRT-0267] cpu time = 00:01:53, elapsed time = 00:01:08, memory = 565.07 (MB), peak = 565.29 (MB)
Total wire length = 150789 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 57367 um.
Total wire length on LAYER met2 = 60919 um.
Total wire length on LAYER met3 = 20228 um.
Total wire length on LAYER met4 = 12076 um.
Total wire length on LAYER met5 = 196 um.
Total number of vias = 27905.
Up-via summary (total 27905):.

------------------------
 FR_MASTERSLICE        0
            li1    11691
           met1    14263
           met2     1500
           met3      447
           met4        4
------------------------
                   27905


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3498 violations.
    elapsed time = 00:00:02, memory = 637.44 (MB).
    Completing 20% with 3498 violations.
    elapsed time = 00:00:08, memory = 715.04 (MB).
    Completing 30% with 3035 violations.
    elapsed time = 00:00:13, memory = 585.82 (MB).
    Completing 40% with 3035 violations.
    elapsed time = 00:00:21, memory = 656.37 (MB).
    Completing 50% with 3035 violations.
    elapsed time = 00:00:25, memory = 657.66 (MB).
    Completing 60% with 2559 violations.
    elapsed time = 00:00:29, memory = 613.99 (MB).
    Completing 70% with 2559 violations.
    elapsed time = 00:00:31, memory = 654.59 (MB).
    Completing 80% with 2028 violations.
    elapsed time = 00:00:46, memory = 620.18 (MB).
    Completing 90% with 2028 violations.
    elapsed time = 00:00:53, memory = 651.84 (MB).
    Completing 100% with 1470 violations.
    elapsed time = 00:00:59, memory = 562.39 (MB).
[INFO DRT-0199]   Number of violations = 1921.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          2      0      0      0      0
Metal Spacing        0    164     57      1      1
Min Hole             0     11      0      0      0
Recheck              0     12      2    437      0
Short                0   1127    107      0      0
[INFO DRT-0267] cpu time = 00:01:36, elapsed time = 00:00:59, memory = 564.97 (MB), peak = 751.50 (MB)
Total wire length = 149374 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 56811 um.
Total wire length on LAYER met2 = 60303 um.
Total wire length on LAYER met3 = 20084 um.
Total wire length on LAYER met4 = 11979 um.
Total wire length on LAYER met5 = 195 um.
Total number of vias = 27658.
Up-via summary (total 27658):.

------------------------
 FR_MASTERSLICE        0
            li1    11686
           met1    13997
           met2     1534
           met3      437
           met4        4
------------------------
                   27658


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1921 violations.
    elapsed time = 00:00:00, memory = 565.19 (MB).
    Completing 20% with 1921 violations.
    elapsed time = 00:00:05, memory = 639.38 (MB).
    Completing 30% with 1905 violations.
    elapsed time = 00:00:15, memory = 555.64 (MB).
    Completing 40% with 1905 violations.
    elapsed time = 00:00:20, memory = 629.68 (MB).
    Completing 50% with 1905 violations.
    elapsed time = 00:00:29, memory = 675.91 (MB).
    Completing 60% with 1892 violations.
    elapsed time = 00:00:33, memory = 632.54 (MB).
    Completing 70% with 1892 violations.
    elapsed time = 00:00:37, memory = 666.05 (MB).
    Completing 80% with 1859 violations.
    elapsed time = 00:00:44, memory = 615.75 (MB).
    Completing 90% with 1859 violations.
    elapsed time = 00:00:50, memory = 687.36 (MB).
    Completing 100% with 1404 violations.
    elapsed time = 00:01:03, memory = 557.02 (MB).
[INFO DRT-0199]   Number of violations = 2085.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    168     81      1
Min Hole             0     14      0      0
Recheck              0      5      1    675
Short                0   1071     68      0
[INFO DRT-0267] cpu time = 00:01:38, elapsed time = 00:01:04, memory = 568.10 (MB), peak = 751.50 (MB)
Total wire length = 149023 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 56493 um.
Total wire length on LAYER met2 = 60268 um.
Total wire length on LAYER met3 = 20137 um.
Total wire length on LAYER met4 = 11928 um.
Total wire length on LAYER met5 = 195 um.
Total number of vias = 27529.
Up-via summary (total 27529):.

------------------------
 FR_MASTERSLICE        0
            li1    11686
           met1    13891
           met2     1509
           met3      439
           met4        4
------------------------
                   27529


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2085 violations.
    elapsed time = 00:00:05, memory = 681.19 (MB).
    Completing 20% with 2085 violations.
    elapsed time = 00:00:06, memory = 699.62 (MB).
    Completing 30% with 1787 violations.
    elapsed time = 00:00:20, memory = 603.48 (MB).
    Completing 40% with 1787 violations.
    elapsed time = 00:00:33, memory = 657.02 (MB).
    Completing 50% with 1787 violations.
    elapsed time = 00:00:34, memory = 657.02 (MB).
    Completing 60% with 802 violations.
    elapsed time = 00:00:41, memory = 653.95 (MB).
    Completing 70% with 802 violations.
    elapsed time = 00:00:43, memory = 732.80 (MB).
    Completing 80% with 545 violations.
    elapsed time = 00:00:50, memory = 636.38 (MB).
    Completing 90% with 545 violations.
    elapsed time = 00:00:57, memory = 652.53 (MB).
    Completing 100% with 222 violations.
    elapsed time = 00:01:00, memory = 558.54 (MB).
[INFO DRT-0199]   Number of violations = 222.
Viol/Layer        met1   met2
Metal Spacing       67     13
Short              140      2
[INFO DRT-0267] cpu time = 00:01:45, elapsed time = 00:01:00, memory = 562.66 (MB), peak = 751.50 (MB)
Total wire length = 148734 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 53055 um.
Total wire length on LAYER met2 = 59717 um.
Total wire length on LAYER met3 = 23438 um.
Total wire length on LAYER met4 = 12332 um.
Total wire length on LAYER met5 = 189 um.
Total number of vias = 28131.
Up-via summary (total 28131):.

------------------------
 FR_MASTERSLICE        0
            li1    11686
           met1    13921
           met2     2024
           met3      496
           met4        4
------------------------
                   28131


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 222 violations.
    elapsed time = 00:00:00, memory = 562.66 (MB).
    Completing 20% with 222 violations.
    elapsed time = 00:00:00, memory = 609.07 (MB).
    Completing 30% with 174 violations.
    elapsed time = 00:00:03, memory = 609.46 (MB).
    Completing 40% with 174 violations.
    elapsed time = 00:00:04, memory = 642.03 (MB).
    Completing 50% with 174 violations.
    elapsed time = 00:00:06, memory = 652.86 (MB).
    Completing 60% with 122 violations.
    elapsed time = 00:00:06, memory = 613.25 (MB).
    Completing 70% with 122 violations.
    elapsed time = 00:00:06, memory = 613.42 (MB).
    Completing 80% with 58 violations.
    elapsed time = 00:00:08, memory = 559.74 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:09, memory = 628.84 (MB).
    Completing 100% with 24 violations.
    elapsed time = 00:00:10, memory = 558.64 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Metal Spacing        4
Short               20
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:10, memory = 558.64 (MB), peak = 751.50 (MB)
Total wire length = 148697 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 52900 um.
Total wire length on LAYER met2 = 59661 um.
Total wire length on LAYER met3 = 23598 um.
Total wire length on LAYER met4 = 12348 um.
Total wire length on LAYER met5 = 189 um.
Total number of vias = 28123.
Up-via summary (total 28123):.

------------------------
 FR_MASTERSLICE        0
            li1    11686
           met1    13896
           met2     2037
           met3      500
           met4        4
------------------------
                   28123


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 558.64 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 558.64 (MB).
    Completing 30% with 24 violations.
    elapsed time = 00:00:00, memory = 558.64 (MB).
    Completing 40% with 24 violations.
    elapsed time = 00:00:00, memory = 558.86 (MB).
    Completing 50% with 24 violations.
    elapsed time = 00:00:00, memory = 614.80 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 558.70 (MB).
    Completing 70% with 16 violations.
    elapsed time = 00:00:00, memory = 558.70 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 558.70 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 558.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 558.70 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 558.70 (MB), peak = 751.50 (MB)
Total wire length = 148694 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 52912 um.
Total wire length on LAYER met2 = 59658 um.
Total wire length on LAYER met3 = 23586 um.
Total wire length on LAYER met4 = 12348 um.
Total wire length on LAYER met5 = 189 um.
Total number of vias = 28116.
Up-via summary (total 28116):.

------------------------
 FR_MASTERSLICE        0
            li1    11686
           met1    13896
           met2     2030
           met3      500
           met4        4
------------------------
                   28116


[INFO DRT-0198] Complete detail routing.
Total wire length = 148694 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 52912 um.
Total wire length on LAYER met2 = 59658 um.
Total wire length on LAYER met3 = 23586 um.
Total wire length on LAYER met4 = 12348 um.
Total wire length on LAYER met5 = 189 um.
Total number of vias = 28116.
Up-via summary (total 28116):.

------------------------
 FR_MASTERSLICE        0
            li1    11686
           met1    13896
           met2     2030
           met3      500
           met4        4
------------------------
                   28116


[INFO DRT-0267] cpu time = 00:07:13, elapsed time = 00:04:26, memory = 558.70 (MB), peak = 751.50 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cellsâ€¦
Writing OpenROAD database to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/routing/core.odb'â€¦
Writing netlist to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/routing/core.nl.v'â€¦
Writing powered netlist to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/routing/core.pnl.v'â€¦
Writing layout to '/openlane/designs/sv_core/runs/RUN_2023.05.14_22.42.33/results/routing/core.def'â€¦
