# do {C:\Users\jorge\Desktop\Insper\Z01-Coldzera\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:31 on May 11,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture BarrelShifter16_FOLKS of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture hardcore of BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture jor of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture jor of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture jor of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture jor of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture mux4_16 of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture jor of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture jor of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture jor of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of OR16
# -- Compiling entity Or8Way
# -- Compiling architecture jor of Or8Way
# End time: 09:03:31 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:31 on May 11,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture aaa of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture behavi of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture rtl of Register16
# -- Compiling entity Register32
# -- Compiling architecture rtl of Register32
# -- Compiling entity Register64
# -- Compiling architecture reg64 of Register64
# -- Compiling entity Register8
# -- Compiling architecture behavioral of Register8
# End time: 09:03:31 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:31 on May 11,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:03:31 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:32 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:03:32 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:32 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 09:03:32 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:32 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 09:03:32 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:32 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 09:03:32 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:32 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 09:03:32 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:32 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 09:03:32 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:03:32 on May 11,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 09:03:32 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.computador_tb 
# Start time: 09:03:32 on May 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.mux16(jor)
# Loading work.register16(rtl)
# Loading work.register8(behavioral)
# Loading work.binarydigit(aaa)
# Loading work.flipflopd(arch)
# Loading work.mux2way(jor)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.halfadder(rtl)
# Loading work.comparador16(rtl)
# Loading work.controlunit(arch)
# Loading work.memoryio(logic)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 16400 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
do {C:\Users\jorge\Desktop\Insper\Z01-Coldzera\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:04 on May 11,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture BarrelShifter16_FOLKS of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture hardcore of BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture jor of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture jor of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture jor of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture jor of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture mux4_16 of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture jor of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture jor of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture jor of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of OR16
# -- Compiling entity Or8Way
# -- Compiling architecture jor of Or8Way
# End time: 09:08:04 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:04 on May 11,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture aaa of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture behavi of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture rtl of Register16
# -- Compiling entity Register32
# -- Compiling architecture rtl of Register32
# -- Compiling entity Register64
# -- Compiling architecture reg64 of Register64
# -- Compiling entity Register8
# -- Compiling architecture behavioral of Register8
# End time: 09:08:04 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:05 on May 11,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 09:08:05 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:08:07 on May 11,2018, Elapsed time: 0:04:35
# Errors: 0, Warnings: 27
# vsim work.computador_tb 
# Start time: 09:08:07 on May 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.mux16(jor)
# Loading work.register16(rtl)
# Loading work.register8(behavioral)
# Loading work.binarydigit(aaa)
# Loading work.flipflopd(arch)
# Loading work.mux2way(jor)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.halfadder(rtl)
# Loading work.comparador16(rtl)
# Loading work.controlunit(arch)
# Loading work.memoryio(logic)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 16400 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
do {C:\Users\jorge\Desktop\Insper\Z01-Coldzera\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:39 on May 11,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture BarrelShifter16_FOLKS of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture hardcore of BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture funk of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture jor of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture jor of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture jor of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture jor of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture mux4_16 of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture jor of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture jor of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture jor of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of OR16
# -- Compiling entity Or8Way
# -- Compiling architecture jor of Or8Way
# End time: 09:12:39 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:39 on May 11,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture aaa of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture behavi of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture rtl of Register16
# -- Compiling entity Register32
# -- Compiling architecture rtl of Register32
# -- Compiling entity Register64
# -- Compiling architecture reg64 of Register64
# -- Compiling entity Register8
# -- Compiling architecture behavioral of Register8
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:40 on May 11,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 09:12:40 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:12:43 on May 11,2018, Elapsed time: 0:04:36
# Errors: 0, Warnings: 27
# vsim work.computador_tb 
# Start time: 09:12:43 on May 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.mux16(jor)
# Loading work.register16(rtl)
# Loading work.register8(behavioral)
# Loading work.binarydigit(aaa)
# Loading work.flipflopd(arch)
# Loading work.mux2way(jor)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.halfadder(rtl)
# Loading work.comparador16(rtl)
# Loading work.controlunit(arch)
# Loading work.memoryio(logic)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 16400 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
do {C:\Users\jorge\Desktop\Insper\Z01-Coldzera\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:16 on May 11,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture BarrelShifter16_FOLKS of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture hardcore of BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture funk of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture jor of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture jor of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture jor of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture jor of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture mux4_16 of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture jor of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture jor of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture jor of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of OR16
# -- Compiling entity Or8Way
# -- Compiling architecture jor of Or8Way
# End time: 09:16:16 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:16 on May 11,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture aaa of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture behavi of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture rtl of Register16
# -- Compiling entity Register32
# -- Compiling architecture rtl of Register32
# -- Compiling entity Register64
# -- Compiling architecture reg64 of Register64
# -- Compiling entity Register8
# -- Compiling architecture behavioral of Register8
# End time: 09:16:16 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:16 on May 11,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:16:16 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:16 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:16:17 on May 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:17 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 09:16:17 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:17 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 09:16:17 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:17 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 09:16:17 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:17 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 09:16:17 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:17 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 09:16:17 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:16:17 on May 11,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 09:16:17 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:16:19 on May 11,2018, Elapsed time: 0:03:36
# Errors: 0, Warnings: 27
# vsim work.computador_tb 
# Start time: 09:16:19 on May 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.mux16(jor)
# Loading work.register16(rtl)
# Loading work.register8(behavioral)
# Loading work.binarydigit(aaa)
# Loading work.flipflopd(arch)
# Loading work.mux2way(jor)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.halfadder(rtl)
# Loading work.comparador16(rtl)
# Loading work.controlunit(arch)
# Loading work.memoryio(logic)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 16400 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
do {C:\Users\jorge\Desktop\Insper\Z01-Coldzera\Projetos\G-Computador\Z01-Simulator-RTL\do\sim.do}
# 1
# 1
# 1
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:42 on May 11,2018
# vcom -reportprogress 300 -work work ../../C-LogicaCombinacional/src/rtl/And16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd ../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd ../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd ../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux16.vhd ../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd ../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd ../../C-LogicaCombinacional/src/rtl/Nand.vhd ../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd ../../C-LogicaCombinacional/src/rtl/Not16.vhd ../../C-LogicaCombinacional/src/rtl/Or16.vhd ../../C-LogicaCombinacional/src/rtl/Or8Way.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity And16
# -- Compiling architecture rtl of And16
# -- Compiling entity BarrelShifter16
# -- Compiling architecture BS of BarrelShifter16
# -- Compiling entity BarrelShifter8
# -- Compiling architecture hardcore of BarrelShifter8
# -- Compiling entity DMux2Way
# -- Compiling architecture funk of DMux2Way
# -- Compiling entity DMux4Way
# -- Compiling architecture rtl of DMux4Way
# -- Compiling entity DMux8Way
# -- Compiling architecture jor of DMux8Way
# -- Compiling entity Mux16
# -- Compiling architecture jor of Mux16
# -- Compiling entity Mux2Way
# -- Compiling architecture jor of Mux2Way
# -- Compiling entity Mux4Way
# -- Compiling architecture jor of Mux4Way
# -- Compiling entity Mux4Way16
# -- Compiling architecture mux4_16 of Mux4Way16
# -- Compiling entity Mux8Way
# -- Compiling architecture rtl of Mux8Way
# -- Compiling entity Mux8Way16
# -- Compiling architecture jor of Mux8Way16
# -- Compiling entity nand_z01
# -- Compiling architecture jor of nand_z01
# -- Compiling entity Nor8Way
# -- Compiling architecture jor of Nor8Way
# -- Compiling entity Not16
# -- Compiling architecture rtl of Not16
# -- Compiling entity Or16
# -- Compiling architecture rtl of OR16
# -- Compiling entity Or8Way
# -- Compiling architecture jor of Or8Way
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd ../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd ../../E-LogicaSequencial/src/rtl/PC.vhd ../../E-LogicaSequencial/src/rtl/Ram4K.vhd ../../E-LogicaSequencial/src/rtl/Ram512.vhd ../../E-LogicaSequencial/src/rtl/Ram64.vhd ../../E-LogicaSequencial/src/rtl/Ram8.vhd ../../E-LogicaSequencial/src/rtl/Register16.vhd ../../E-LogicaSequencial/src/rtl/Register32.vhd ../../E-LogicaSequencial/src/rtl/Register64.vhd ../../E-LogicaSequencial/src/rtl/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BinaryDigit
# -- Compiling architecture aaa of BinaryDigit
# -- Compiling entity FlipFlopD
# -- Compiling architecture arch of FlipFlopD
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture arch of PC
# -- Compiling entity Ram4K
# -- Compiling architecture rtl of Ram4K
# -- Compiling entity Ram512
# -- Compiling architecture behavi of Ram512
# -- Compiling entity Ram64
# -- Compiling architecture rtl of Ram64
# -- Compiling entity Ram8
# -- Compiling architecture rtl of Ram8
# -- Compiling entity Register16
# -- Compiling architecture rtl of Register16
# -- Compiling entity Register32
# -- Compiling architecture rtl of Register32
# -- Compiling entity Register64
# -- Compiling architecture reg64 of Register64
# -- Compiling entity Register8
# -- Compiling architecture behavioral of Register8
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd ../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture rtl of alu
# -- Compiling entity Add16
# -- Compiling architecture rtl of Add16
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of FullAdder
# -- Compiling entity HalfAdder
# -- Compiling architecture rtl of HalfAdder
# -- Compiling entity Inc16
# -- Compiling architecture rtl of Inc16
# -- Compiling entity comparador16
# -- Compiling architecture rtl of comparador16
# -- Compiling entity inversor16
# -- Compiling architecture rtl of inversor16
# -- Compiling entity zerador16
# -- Compiling architecture rtl of zerador16
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/CPU.vhd ../src/rtl/Computador.vhd ../src/rtl/ControlUnit.vhd ../src/rtl/MemoryIO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CPU
# -- Compiling architecture arch of CPU
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador
# -- Compiling architecture logic of Computador
# -- Compiling entity ControlUnit
# -- Compiling architecture arch of ControlUnit
# -- Compiling entity MemoryIO
# -- Compiling architecture logic of MemoryIO
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/PLL/PLL_sim/PLL.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Compiling entity PLL
# -- Compiling architecture RTL of PLL
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/RAM/RAM16K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM16K
# -- Compiling architecture SYN of ram16k
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/ROM/ROM32K.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ROM32K
# -- Compiling architecture SYN of rom32k
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO16x4096
# -- Compiling architecture SYN of fifo16x4096
# End time: 09:29:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:43 on May 11,2018
# vcom -reportprogress 300 -work work ../src/rtl/Dispositivos/Screen/Screen.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Screen
# -- Compiling architecture logic of Screen
# End time: 09:29:44 on May 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:29:44 on May 11,2018
# vcom -reportprogress 300 -work work ../tests/Computador_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Computador_tb
# -- Compiling architecture rtl of Computador_tb
# End time: 09:29:44 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:29:46 on May 11,2018, Elapsed time: 0:13:27
# Errors: 0, Warnings: 27
# vsim work.computador_tb 
# Start time: 09:29:46 on May 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.computador_tb(rtl)
# Loading work.computador(logic)
# Loading altera_lnsim.altera_lnsim_components
# Loading work.pll(rtl)
# Loading sv_std.std
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.altera_pll
# Loading altera_lnsim.dps_extra_kick
# Loading altera_lnsim.dprio_init
# Loading altera_lnsim.altera_generic_pll_functions
# Loading altera_lnsim.generic_pll
# Loading altera_mf.altera_mf_components
# Loading work.rom32k(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.cpu(arch)
# Loading work.mux16(jor)
# Loading work.register16(rtl)
# Loading work.register8(behavioral)
# Loading work.binarydigit(aaa)
# Loading work.flipflopd(arch)
# Loading work.mux2way(jor)
# Loading work.pc(arch)
# Loading work.alu(rtl)
# Loading work.zerador16(rtl)
# Loading work.inversor16(rtl)
# Loading work.and16(rtl)
# Loading work.add16(rtl)
# Loading work.fulladder(rtl)
# Loading work.halfadder(rtl)
# Loading work.comparador16(rtl)
# Loading work.controlunit(arch)
# Loading work.memoryio(logic)
# Loading work.ram16k(syn)
# Loading work.screen(logic)
# ** Warning: Design size of 16466 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_CS_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_D(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RD_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RESET_N has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_RS has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /computador_tb/c1/MEMORY_MAPED/SRC/LCD_WR_N has no driver.
# This port will contribute value (U) to the signal network.
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = computador_tb.c1.PLL_inst.pll_altera_pll_altera_pll_i_1098.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 100 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 5000.000000
# Info: output_clock_low_period = 5000.000000
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 501 ns  Iteration: 6  Instance: /computador_tb/c1/MEMORY_MAPED/RAM/altsyncram_component
