DSP48E1-FP
======

A floating point adder/subtractor. Written in Verilog for a Virtex-6 FPGA. The goal is to use the DSP48E1 DSP slice for all computations in order to save fabric resources.