library ieee;
use ieee.std_logic_1164.all;

entity reg_LR is
	generic (k: integer:= 3);
	port (R, resetn, clock : in std_logic;
		  Q		: buffer std_logic_vector (k-1 downto 0));
end reg_LR;

architecture solve of reg_LR is
begin 
	process (Resetn, clock)
	begin 
		if Resetn='0' then
			Q <= (others =>'0');
		elsif (clock'event and clock = '1')then 
			desplazamiento: for i in 0 to k-2 loop
				Q(i) <= Q(i+1);
			end loop;
			Q(k-1) <= R;
		end if;
	end process;
end solve;