{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653982552734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653982552734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 00:35:52 2022 " "Processing started: Tue May 31 00:35:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653982552734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653982552734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vqe_solver -c vqe_solver " "Command: quartus_sta vqe_solver -c vqe_solver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653982552735 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653982552768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653982553226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653982553226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982553271 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982553271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vqe_solver.sdc " "Synopsys Design Constraints File file not found: 'vqe_solver.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653982553875 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982553875 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fpga_clock fpga_clock " "create_clock -period 1.000 -name fpga_clock fpga_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653982553880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk\|count\[14\] clock_divider:clk\|count\[14\] " "create_clock -period 1.000 -name clock_divider:clk\|count\[14\] clock_divider:clk\|count\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653982553880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name listener_flag listener_flag " "create_clock -period 1.000 -name listener_flag listener_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653982553880 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653982553880 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653982553887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653982554465 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653982554466 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1653982554470 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653982554739 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653982554739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.771 " "Worst-case setup slack is -14.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.771            -217.580 listener_flag  " "  -14.771            -217.580 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.644           -6974.248 clock_divider:clk\|count\[14\]  " "  -13.644           -6974.248 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.114             -76.569 fpga_clock  " "   -5.114             -76.569 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982554740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.026 " "Worst-case hold slack is -10.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.026             -83.125 listener_flag  " "  -10.026             -83.125 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.699             -13.106 fpga_clock  " "   -4.699             -13.106 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 clock_divider:clk\|count\[14\]  " "    0.204               0.000 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982554751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982554752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982554753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.580 " "Worst-case minimum pulse width slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580             -12.038 fpga_clock  " "   -0.580             -12.038 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568            -538.793 clock_divider:clk\|count\[14\]  " "   -0.568            -538.793 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -47.309 listener_flag  " "   -0.538             -47.309 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982554753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982554753 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1653982554766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653982554802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653982556486 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653982557212 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653982557243 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653982557243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.340 " "Worst-case setup slack is -14.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.340            -224.868 listener_flag  " "  -14.340            -224.868 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.267           -7082.695 clock_divider:clk\|count\[14\]  " "  -14.267           -7082.695 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.068             -72.912 fpga_clock  " "   -5.068             -72.912 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982557243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.012 " "Worst-case hold slack is -10.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.012             -83.451 listener_flag  " "  -10.012             -83.451 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.462             -19.393 fpga_clock  " "   -4.462             -19.393 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clock_divider:clk\|count\[14\]  " "    0.190               0.000 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982557254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982557255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982557256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.543 " "Worst-case minimum pulse width slack is -0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543             -12.841 fpga_clock  " "   -0.543             -12.841 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -512.816 clock_divider:clk\|count\[14\]  " "   -0.538            -512.816 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -48.151 listener_flag  " "   -0.538             -48.151 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982557256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982557256 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1653982557268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653982557489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653982558681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653982559381 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653982559392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653982559392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.733 " "Worst-case setup slack is -7.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.733             -83.018 listener_flag  " "   -7.733             -83.018 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.678           -3405.311 clock_divider:clk\|count\[14\]  " "   -6.678           -3405.311 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.677             -40.036 fpga_clock  " "   -2.677             -40.036 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982559393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.842 " "Worst-case hold slack is -4.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.842             -39.754 listener_flag  " "   -4.842             -39.754 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.521              -6.469 fpga_clock  " "   -2.521              -6.469 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 clock_divider:clk\|count\[14\]  " "    0.050               0.000 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982559406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982559407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982559407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.519 " "Worst-case minimum pulse width slack is -0.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -1.879 fpga_clock  " "   -0.519              -1.879 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226             -13.454 listener_flag  " "   -0.226             -13.454 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212             -36.075 clock_divider:clk\|count\[14\]  " "   -0.212             -36.075 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982559408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982559408 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1653982559419 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653982560196 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653982560207 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653982560207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.270 " "Worst-case setup slack is -6.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.270             -68.270 listener_flag  " "   -6.270             -68.270 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.712           -2918.521 clock_divider:clk\|count\[14\]  " "   -5.712           -2918.521 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.241             -31.256 fpga_clock  " "   -2.241             -31.256 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982560208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.649 " "Worst-case hold slack is -4.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.649             -38.616 listener_flag  " "   -4.649             -38.616 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266              -9.987 fpga_clock  " "   -2.266              -9.987 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 clock_divider:clk\|count\[14\]  " "    0.025               0.000 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982560219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982560220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653982560220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.480 " "Worst-case minimum pulse width slack is -0.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480              -1.843 fpga_clock  " "   -0.480              -1.843 fpga_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235             -14.157 listener_flag  " "   -0.235             -14.157 listener_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -4.493 clock_divider:clk\|count\[14\]  " "   -0.074              -4.493 clock_divider:clk\|count\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653982560221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653982560221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653982561404 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653982561405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653982561432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 00:36:01 2022 " "Processing ended: Tue May 31 00:36:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653982561432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653982561432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653982561432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653982561432 ""}
